Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Feb 16 14:37:29 2024
| Host         : SOE-EE-237552 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.222        0.000                      0                 2779        0.149        0.000                      0                 2779        4.500        0.000                       0                  1263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.222        0.000                      0                 2779        0.149        0.000                      0                 2779        4.500        0.000                       0                  1263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 DUM/decode/first/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid1/temp_encoded_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 1.529ns (19.785%)  route 6.199ns (80.216%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 13.897 - 10.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.235     4.166    DUM/decode/first/clk_IBUF_BUFG
    SLICE_X15Y138        FDRE                                         r  DUM/decode/first/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_fdre_C_Q)         0.341     4.507 r  DUM/decode/first/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          0.951     5.457    DUM/decode/first/encoded_data_1[106]
    SLICE_X30Y139        LUT5 (Prop_lut5_I3_O)        0.100     5.557 r  DUM/decode/first/g0_b0__56_i_7/O
                         net (fo=1, routed)           0.491     6.048    DUM/decode/first/g0_b0__56_i_7_n_0
    SLICE_X30Y139        LUT6 (Prop_lut6_I0_O)        0.234     6.282 r  DUM/decode/first/g0_b0__56_i_2/O
                         net (fo=32, routed)          1.122     7.405    DUM/decode/first/mid1/DUM1/data_after_mixcol[118]
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.097     7.502 f  DUM/decode/first/g0_b5__56/O
                         net (fo=1, routed)           0.492     7.994    DUM/decode/mid1/DUM2/RiAk/temp_encoded_data_reg[24]
    SLICE_X15Y142        LUT6 (Prop_lut6_I0_O)        0.097     8.091 r  DUM/decode/mid1/DUM2/RiAk/g0_b0__42_i_17/O
                         net (fo=10, routed)          1.206     9.297    DUM/decode/first/data_with_key[44]
    SLICE_X45Y136        LUT4 (Prop_lut4_I2_O)        0.097     9.394 r  DUM/decode/first/g0_b0__32_i_11/O
                         net (fo=4, routed)           0.854    10.248    DUM/decode/first/g0_b0__32_i_11_n_0
    SLICE_X46Y138        LUT6 (Prop_lut6_I2_O)        0.239    10.487 r  DUM/decode/first/g0_b0__35_i_4/O
                         net (fo=32, routed)          1.083    11.570    DUM/decode/first/mid1/DUM2/data_after_mixcol[60]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.097    11.667 r  DUM/decode/first/g3_b3__35/O
                         net (fo=1, routed)           0.000    11.667    DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[37]_14
    SLICE_X56Y140        MUXF7 (Prop_muxf7_I1_O)      0.160    11.827 r  DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[35]_i_3/O
                         net (fo=1, routed)           0.000    11.827    DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[35]_i_3_n_0
    SLICE_X56Y140        MUXF8 (Prop_muxf8_I1_O)      0.067    11.894 r  DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    11.894    DUM/decode/mid1/tempered_data2[35]
    SLICE_X56Y140        FDRE                                         r  DUM/decode/mid1/temp_encoded_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.119    13.897    DUM/decode/mid1/clk_IBUF_BUFG
    SLICE_X56Y140        FDRE                                         r  DUM/decode/mid1/temp_encoded_data_reg[35]/C
                         clock pessimism              0.158    14.055    
                         clock uncertainty           -0.035    14.020    
    SLICE_X56Y140        FDRE (Setup_fdre_C_D)        0.096    14.116    DUM/decode/mid1/temp_encoded_data_reg[35]
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 DUM/decode/mid2/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid3/temp_encoded_data_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 1.442ns (18.744%)  route 6.251ns (81.256%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 14.050 - 10.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.370     4.301    DUM/decode/mid2/clk_IBUF_BUFG
    SLICE_X53Y154        FDRE                                         r  DUM/decode/mid2/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDRE (Prop_fdre_C_Q)         0.341     4.642 r  DUM/decode/mid2/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          1.470     6.112    DUM/decode/mid2/encoded_data_3[106]
    SLICE_X29Y147        LUT6 (Prop_lut6_I0_O)        0.097     6.209 r  DUM/decode/mid2/g0_b0__114_i_18/O
                         net (fo=8, routed)           0.607     6.816    DUM/decode/mid2/g0_b0__114_i_18_n_0
    SLICE_X31Y149        LUT6 (Prop_lut6_I2_O)        0.097     6.913 r  DUM/decode/mid2/g0_b0__123_i_2/O
                         net (fo=32, routed)          1.384     8.297    DUM/decode/mid2/mid3/DUM1/data_after_mixcol[126]
    SLICE_X11Y156        LUT6 (Prop_lut6_I1_O)        0.097     8.394 f  DUM/decode/mid2/g0_b5__123/O
                         net (fo=1, routed)           0.492     8.886    DUM/decode/mid3/DUM2/RiAk/temp_encoded_data_reg[16]_3
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.097     8.983 r  DUM/decode/mid3/DUM2/RiAk/g0_b0__97_i_38/O
                         net (fo=10, routed)          0.782     9.766    DUM/decode/mid2/data_with_key_1[43]
    SLICE_X15Y159        LUT4 (Prop_lut4_I1_O)        0.113     9.879 r  DUM/decode/mid2/g0_b0__97_i_24/O
                         net (fo=4, routed)           0.648    10.527    DUM/decode/mid2/g0_b0__97_i_24_n_0
    SLICE_X14Y159        LUT6 (Prop_lut6_I2_O)        0.239    10.766 r  DUM/decode/mid2/g0_b0__103_i_4/O
                         net (fo=32, routed)          0.868    11.633    DUM/decode/mid2/mid3/DUM2/data_after_mixcol[28]
    SLICE_X22Y165        LUT6 (Prop_lut6_I3_O)        0.097    11.730 r  DUM/decode/mid2/g1_b7__103/O
                         net (fo=1, routed)           0.000    11.730    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[79]_28
    SLICE_X22Y165        MUXF7 (Prop_muxf7_I1_O)      0.188    11.918 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[71]_i_3/O
                         net (fo=1, routed)           0.000    11.918    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[71]_i_3_n_0
    SLICE_X22Y165        MUXF8 (Prop_muxf8_I0_O)      0.076    11.994 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[71]_i_1/O
                         net (fo=1, routed)           0.000    11.994    DUM/decode/mid3/tempered_data2[71]
    SLICE_X22Y165        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.272    14.050    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X22Y165        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[71]/C
                         clock pessimism              0.166    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X22Y165        FDRE (Setup_fdre_C_D)        0.057    14.237    DUM/decode/mid3/temp_encoded_data_reg[71]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 DUM/decode/mid2/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid3/temp_encoded_data_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 1.442ns (18.789%)  route 6.233ns (81.211%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 14.051 - 10.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.370     4.301    DUM/decode/mid2/clk_IBUF_BUFG
    SLICE_X53Y154        FDRE                                         r  DUM/decode/mid2/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDRE (Prop_fdre_C_Q)         0.341     4.642 r  DUM/decode/mid2/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          1.470     6.112    DUM/decode/mid2/encoded_data_3[106]
    SLICE_X29Y147        LUT6 (Prop_lut6_I0_O)        0.097     6.209 r  DUM/decode/mid2/g0_b0__114_i_18/O
                         net (fo=8, routed)           0.607     6.816    DUM/decode/mid2/g0_b0__114_i_18_n_0
    SLICE_X31Y149        LUT6 (Prop_lut6_I2_O)        0.097     6.913 r  DUM/decode/mid2/g0_b0__123_i_2/O
                         net (fo=32, routed)          1.384     8.297    DUM/decode/mid2/mid3/DUM1/data_after_mixcol[126]
    SLICE_X11Y156        LUT6 (Prop_lut6_I1_O)        0.097     8.394 f  DUM/decode/mid2/g0_b5__123/O
                         net (fo=1, routed)           0.492     8.886    DUM/decode/mid3/DUM2/RiAk/temp_encoded_data_reg[16]_3
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.097     8.983 r  DUM/decode/mid3/DUM2/RiAk/g0_b0__97_i_38/O
                         net (fo=10, routed)          0.782     9.766    DUM/decode/mid2/data_with_key_1[43]
    SLICE_X15Y159        LUT4 (Prop_lut4_I1_O)        0.113     9.879 r  DUM/decode/mid2/g0_b0__97_i_24/O
                         net (fo=4, routed)           0.648    10.527    DUM/decode/mid2/g0_b0__97_i_24_n_0
    SLICE_X14Y159        LUT6 (Prop_lut6_I2_O)        0.239    10.766 r  DUM/decode/mid2/g0_b0__103_i_4/O
                         net (fo=32, routed)          0.849    11.615    DUM/decode/mid2/mid3/DUM2/data_after_mixcol[28]
    SLICE_X22Y164        LUT6 (Prop_lut6_I3_O)        0.097    11.712 r  DUM/decode/mid2/g1_b6__103/O
                         net (fo=1, routed)           0.000    11.712    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[79]_24
    SLICE_X22Y164        MUXF7 (Prop_muxf7_I1_O)      0.188    11.900 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[70]_i_2/O
                         net (fo=1, routed)           0.000    11.900    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[70]_i_2_n_0
    SLICE_X22Y164        MUXF8 (Prop_muxf8_I0_O)      0.076    11.976 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[70]_i_1/O
                         net (fo=1, routed)           0.000    11.976    DUM/decode/mid3/tempered_data2[70]
    SLICE_X22Y164        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.273    14.051    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X22Y164        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[70]/C
                         clock pessimism              0.166    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X22Y164        FDRE (Setup_fdre_C_D)        0.057    14.238    DUM/decode/mid3/temp_encoded_data_reg[70]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 DUM/decode/first/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid1/temp_encoded_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 1.541ns (20.168%)  route 6.100ns (79.832%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 13.894 - 10.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.235     4.166    DUM/decode/first/clk_IBUF_BUFG
    SLICE_X15Y138        FDRE                                         r  DUM/decode/first/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_fdre_C_Q)         0.341     4.507 r  DUM/decode/first/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          0.951     5.457    DUM/decode/first/encoded_data_1[106]
    SLICE_X30Y139        LUT5 (Prop_lut5_I3_O)        0.100     5.557 r  DUM/decode/first/g0_b0__56_i_7/O
                         net (fo=1, routed)           0.491     6.048    DUM/decode/first/g0_b0__56_i_7_n_0
    SLICE_X30Y139        LUT6 (Prop_lut6_I0_O)        0.234     6.282 r  DUM/decode/first/g0_b0__56_i_2/O
                         net (fo=32, routed)          1.122     7.405    DUM/decode/first/mid1/DUM1/data_after_mixcol[118]
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.097     7.502 f  DUM/decode/first/g0_b5__56/O
                         net (fo=1, routed)           0.492     7.994    DUM/decode/mid1/DUM2/RiAk/temp_encoded_data_reg[24]
    SLICE_X15Y142        LUT6 (Prop_lut6_I0_O)        0.097     8.091 r  DUM/decode/mid1/DUM2/RiAk/g0_b0__42_i_17/O
                         net (fo=10, routed)          1.206     9.297    DUM/decode/first/data_with_key[44]
    SLICE_X45Y136        LUT4 (Prop_lut4_I2_O)        0.097     9.394 r  DUM/decode/first/g0_b0__32_i_11/O
                         net (fo=4, routed)           0.854    10.248    DUM/decode/first/g0_b0__32_i_11_n_0
    SLICE_X46Y138        LUT6 (Prop_lut6_I2_O)        0.239    10.487 r  DUM/decode/first/g0_b0__35_i_4/O
                         net (fo=32, routed)          0.984    11.471    DUM/decode/first/mid1/DUM2/data_after_mixcol[60]
    SLICE_X55Y141        LUT6 (Prop_lut6_I3_O)        0.097    11.568 r  DUM/decode/first/g3_b7__35/O
                         net (fo=1, routed)           0.000    11.568    DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[37]_30
    SLICE_X55Y141        MUXF7 (Prop_muxf7_I1_O)      0.167    11.735 r  DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[39]_i_4/O
                         net (fo=1, routed)           0.000    11.735    DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[39]_i_4_n_0
    SLICE_X55Y141        MUXF8 (Prop_muxf8_I1_O)      0.072    11.807 r  DUM/decode/mid1/DUM2/RiSB/invaes12/temp_encoded_data_reg[39]_i_1/O
                         net (fo=1, routed)           0.000    11.807    DUM/decode/mid1/tempered_data2[39]
    SLICE_X55Y141        FDRE                                         r  DUM/decode/mid1/temp_encoded_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.116    13.894    DUM/decode/mid1/clk_IBUF_BUFG
    SLICE_X55Y141        FDRE                                         r  DUM/decode/mid1/temp_encoded_data_reg[39]/C
                         clock pessimism              0.158    14.052    
                         clock uncertainty           -0.035    14.017    
    SLICE_X55Y141        FDRE (Setup_fdre_C_D)        0.057    14.074    DUM/decode/mid1/temp_encoded_data_reg[39]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 DUM/decode/mid3/temp_encoded_data_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/last/temp_encoded_data_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.417ns (18.479%)  route 6.251ns (81.521%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.388     4.319    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X23Y155        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_fdre_C_Q)         0.341     4.660 r  DUM/decode/mid3/temp_encoded_data_reg[115]/Q
                         net (fo=5, routed)           1.113     5.773    DUM/decode/mid3/encoded_data_4[12]
    SLICE_X23Y162        LUT5 (Prop_lut5_I0_O)        0.101     5.874 r  DUM/decode/mid3/g0_b0__142_i_9/O
                         net (fo=1, routed)           0.418     6.293    DUM/decode/mid3/g0_b0__142_i_9_n_0
    SLICE_X23Y163        LUT6 (Prop_lut6_I3_O)        0.247     6.540 r  DUM/decode/mid3/g0_b0__142_i_4/O
                         net (fo=32, routed)          1.047     7.587    DUM/decode/mid3/last/DUM1/data_after_mixcol[4]
    SLICE_X19Y170        LUT6 (Prop_lut6_I3_O)        0.097     7.684 f  DUM/decode/mid3/g1_b6__142/O
                         net (fo=1, routed)           0.447     8.131    DUM/decode/last/DUM2/RiAk/temp_encoded_data_reg[104]_0
    SLICE_X19Y170        LUT6 (Prop_lut6_I2_O)        0.097     8.228 r  DUM/decode/last/DUM2/RiAk/temp_encoded_data[127]_i_14/O
                         net (fo=12, routed)          0.825     9.053    DUM/decode/mid3/data_with_key_1[60]
    SLICE_X22Y172        LUT2 (Prop_lut2_I0_O)        0.101     9.154 r  DUM/decode/mid3/g0_b0__145_i_15/O
                         net (fo=3, routed)           0.720     9.874    DUM/decode/mid3/g0_b0__145_i_15_n_0
    SLICE_X24Y172        LUT6 (Prop_lut6_I2_O)        0.239    10.113 r  DUM/decode/mid3/g0_b0__151_i_2/O
                         net (fo=32, routed)          1.025    11.138    DUM/decode/mid3/last/DUM2/data_after_mixcol[30]
    SLICE_X31Y180        LUT6 (Prop_lut6_I1_O)        0.097    11.235 f  DUM/decode/mid3/g0_b3__151/O
                         net (fo=1, routed)           0.655    11.891    DUM/decode/last/DUM3/RFAK/temp_encoded_data_reg[69]_3
    SLICE_X32Y180        LUT6 (Prop_lut6_I0_O)        0.097    11.988 r  DUM/decode/last/DUM3/RFAK/temp_encoded_data[67]_i_1/O
                         net (fo=1, routed)           0.000    11.988    DUM/decode/last/tempered_data3[67]
    SLICE_X32Y180        FDRE                                         r  DUM/decode/last/temp_encoded_data_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.265    14.043    DUM/decode/last/clk_IBUF_BUFG
    SLICE_X32Y180        FDRE                                         r  DUM/decode/last/temp_encoded_data_reg[67]/C
                         clock pessimism              0.219    14.262    
                         clock uncertainty           -0.035    14.227    
    SLICE_X32Y180        FDRE (Setup_fdre_C_D)        0.030    14.257    DUM/decode/last/temp_encoded_data_reg[67]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 DUM/decode/mid3/temp_encoded_data_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/last/temp_encoded_data_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 1.417ns (18.523%)  route 6.233ns (81.477%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.388     4.319    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X23Y155        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_fdre_C_Q)         0.341     4.660 r  DUM/decode/mid3/temp_encoded_data_reg[115]/Q
                         net (fo=5, routed)           1.113     5.773    DUM/decode/mid3/encoded_data_4[12]
    SLICE_X23Y162        LUT5 (Prop_lut5_I0_O)        0.101     5.874 r  DUM/decode/mid3/g0_b0__142_i_9/O
                         net (fo=1, routed)           0.418     6.293    DUM/decode/mid3/g0_b0__142_i_9_n_0
    SLICE_X23Y163        LUT6 (Prop_lut6_I3_O)        0.247     6.540 r  DUM/decode/mid3/g0_b0__142_i_4/O
                         net (fo=32, routed)          1.047     7.587    DUM/decode/mid3/last/DUM1/data_after_mixcol[4]
    SLICE_X19Y170        LUT6 (Prop_lut6_I3_O)        0.097     7.684 f  DUM/decode/mid3/g1_b6__142/O
                         net (fo=1, routed)           0.447     8.131    DUM/decode/last/DUM2/RiAk/temp_encoded_data_reg[104]_0
    SLICE_X19Y170        LUT6 (Prop_lut6_I2_O)        0.097     8.228 r  DUM/decode/last/DUM2/RiAk/temp_encoded_data[127]_i_14/O
                         net (fo=12, routed)          0.825     9.053    DUM/decode/mid3/data_with_key_1[60]
    SLICE_X22Y172        LUT2 (Prop_lut2_I0_O)        0.101     9.154 r  DUM/decode/mid3/g0_b0__145_i_15/O
                         net (fo=3, routed)           0.720     9.874    DUM/decode/mid3/g0_b0__145_i_15_n_0
    SLICE_X24Y172        LUT6 (Prop_lut6_I2_O)        0.239    10.113 r  DUM/decode/mid3/g0_b0__151_i_2/O
                         net (fo=32, routed)          1.205    11.318    DUM/decode/mid3/last/DUM2/data_after_mixcol[30]
    SLICE_X34Y180        LUT6 (Prop_lut6_I1_O)        0.097    11.415 f  DUM/decode/mid3/g2_b0__151/O
                         net (fo=1, routed)           0.457    11.872    DUM/decode/last/DUM3/RFAK/temp_encoded_data_reg[69]_1
    SLICE_X33Y180        LUT6 (Prop_lut6_I4_O)        0.097    11.969 r  DUM/decode/last/DUM3/RFAK/temp_encoded_data[64]_i_1/O
                         net (fo=1, routed)           0.000    11.969    DUM/decode/last/tempered_data3[64]
    SLICE_X33Y180        FDRE                                         r  DUM/decode/last/temp_encoded_data_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.265    14.043    DUM/decode/last/clk_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  DUM/decode/last/temp_encoded_data_reg[64]/C
                         clock pessimism              0.219    14.262    
                         clock uncertainty           -0.035    14.227    
    SLICE_X33Y180        FDRE (Setup_fdre_C_D)        0.030    14.257    DUM/decode/last/temp_encoded_data_reg[64]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 DUM/decode/mid2/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid3/temp_encoded_data_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 1.413ns (18.498%)  route 6.226ns (81.502%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 14.050 - 10.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.370     4.301    DUM/decode/mid2/clk_IBUF_BUFG
    SLICE_X53Y154        FDRE                                         r  DUM/decode/mid2/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDRE (Prop_fdre_C_Q)         0.341     4.642 r  DUM/decode/mid2/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          1.470     6.112    DUM/decode/mid2/encoded_data_3[106]
    SLICE_X29Y147        LUT6 (Prop_lut6_I0_O)        0.097     6.209 r  DUM/decode/mid2/g0_b0__114_i_18/O
                         net (fo=8, routed)           0.607     6.816    DUM/decode/mid2/g0_b0__114_i_18_n_0
    SLICE_X31Y149        LUT6 (Prop_lut6_I2_O)        0.097     6.913 r  DUM/decode/mid2/g0_b0__123_i_2/O
                         net (fo=32, routed)          1.384     8.297    DUM/decode/mid2/mid3/DUM1/data_after_mixcol[126]
    SLICE_X11Y156        LUT6 (Prop_lut6_I1_O)        0.097     8.394 f  DUM/decode/mid2/g0_b5__123/O
                         net (fo=1, routed)           0.492     8.886    DUM/decode/mid3/DUM2/RiAk/temp_encoded_data_reg[16]_3
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.097     8.983 r  DUM/decode/mid3/DUM2/RiAk/g0_b0__97_i_38/O
                         net (fo=10, routed)          0.782     9.766    DUM/decode/mid2/data_with_key_1[43]
    SLICE_X15Y159        LUT4 (Prop_lut4_I1_O)        0.113     9.879 r  DUM/decode/mid2/g0_b0__97_i_24/O
                         net (fo=4, routed)           0.648    10.527    DUM/decode/mid2/g0_b0__97_i_24_n_0
    SLICE_X14Y159        LUT6 (Prop_lut6_I2_O)        0.239    10.766 r  DUM/decode/mid2/g0_b0__103_i_4/O
                         net (fo=32, routed)          0.842    11.608    DUM/decode/mid2/mid3/DUM2/data_after_mixcol[28]
    SLICE_X23Y165        LUT6 (Prop_lut6_I3_O)        0.097    11.705 r  DUM/decode/mid2/g2_b2__103/O
                         net (fo=1, routed)           0.000    11.705    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[79]_9
    SLICE_X23Y165        MUXF7 (Prop_muxf7_I0_O)      0.163    11.868 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[66]_i_3/O
                         net (fo=1, routed)           0.000    11.868    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[66]_i_3_n_0
    SLICE_X23Y165        MUXF8 (Prop_muxf8_I1_O)      0.072    11.940 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[66]_i_1/O
                         net (fo=1, routed)           0.000    11.940    DUM/decode/mid3/tempered_data2[66]
    SLICE_X23Y165        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.272    14.050    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X23Y165        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[66]/C
                         clock pessimism              0.166    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X23Y165        FDRE (Setup_fdre_C_D)        0.057    14.237    DUM/decode/mid3/temp_encoded_data_reg[66]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 DUM/decode/mid2/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid3/temp_encoded_data_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 1.435ns (18.825%)  route 6.188ns (81.175%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 14.051 - 10.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.370     4.301    DUM/decode/mid2/clk_IBUF_BUFG
    SLICE_X53Y154        FDRE                                         r  DUM/decode/mid2/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDRE (Prop_fdre_C_Q)         0.341     4.642 r  DUM/decode/mid2/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          1.470     6.112    DUM/decode/mid2/encoded_data_3[106]
    SLICE_X29Y147        LUT6 (Prop_lut6_I0_O)        0.097     6.209 r  DUM/decode/mid2/g0_b0__114_i_18/O
                         net (fo=8, routed)           0.607     6.816    DUM/decode/mid2/g0_b0__114_i_18_n_0
    SLICE_X31Y149        LUT6 (Prop_lut6_I2_O)        0.097     6.913 r  DUM/decode/mid2/g0_b0__123_i_2/O
                         net (fo=32, routed)          1.384     8.297    DUM/decode/mid2/mid3/DUM1/data_after_mixcol[126]
    SLICE_X11Y156        LUT6 (Prop_lut6_I1_O)        0.097     8.394 f  DUM/decode/mid2/g0_b5__123/O
                         net (fo=1, routed)           0.492     8.886    DUM/decode/mid3/DUM2/RiAk/temp_encoded_data_reg[16]_3
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.097     8.983 r  DUM/decode/mid3/DUM2/RiAk/g0_b0__97_i_38/O
                         net (fo=10, routed)          0.782     9.766    DUM/decode/mid2/data_with_key_1[43]
    SLICE_X15Y159        LUT4 (Prop_lut4_I1_O)        0.113     9.879 r  DUM/decode/mid2/g0_b0__97_i_24/O
                         net (fo=4, routed)           0.648    10.527    DUM/decode/mid2/g0_b0__97_i_24_n_0
    SLICE_X14Y159        LUT6 (Prop_lut6_I2_O)        0.239    10.766 r  DUM/decode/mid2/g0_b0__103_i_4/O
                         net (fo=32, routed)          0.804    11.570    DUM/decode/mid2/mid3/DUM2/data_after_mixcol[28]
    SLICE_X19Y165        LUT6 (Prop_lut6_I3_O)        0.097    11.667 r  DUM/decode/mid2/g0_b4__103/O
                         net (fo=1, routed)           0.000    11.667    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[79]_15
    SLICE_X19Y165        MUXF7 (Prop_muxf7_I0_O)      0.181    11.848 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[68]_i_2/O
                         net (fo=1, routed)           0.000    11.848    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[68]_i_2_n_0
    SLICE_X19Y165        MUXF8 (Prop_muxf8_I0_O)      0.076    11.924 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[68]_i_1/O
                         net (fo=1, routed)           0.000    11.924    DUM/decode/mid3/tempered_data2[68]
    SLICE_X19Y165        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.273    14.051    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X19Y165        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[68]/C
                         clock pessimism              0.166    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X19Y165        FDRE (Setup_fdre_C_D)        0.057    14.238    DUM/decode/mid3/temp_encoded_data_reg[68]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 DUM/decode/mid2/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid3/temp_encoded_data_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.442ns (18.923%)  route 6.178ns (81.077%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.052ns = ( 14.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.370     4.301    DUM/decode/mid2/clk_IBUF_BUFG
    SLICE_X53Y154        FDRE                                         r  DUM/decode/mid2/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDRE (Prop_fdre_C_Q)         0.341     4.642 r  DUM/decode/mid2/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          1.470     6.112    DUM/decode/mid2/encoded_data_3[106]
    SLICE_X29Y147        LUT6 (Prop_lut6_I0_O)        0.097     6.209 r  DUM/decode/mid2/g0_b0__114_i_18/O
                         net (fo=8, routed)           0.607     6.816    DUM/decode/mid2/g0_b0__114_i_18_n_0
    SLICE_X31Y149        LUT6 (Prop_lut6_I2_O)        0.097     6.913 r  DUM/decode/mid2/g0_b0__123_i_2/O
                         net (fo=32, routed)          1.384     8.297    DUM/decode/mid2/mid3/DUM1/data_after_mixcol[126]
    SLICE_X11Y156        LUT6 (Prop_lut6_I1_O)        0.097     8.394 f  DUM/decode/mid2/g0_b5__123/O
                         net (fo=1, routed)           0.492     8.886    DUM/decode/mid3/DUM2/RiAk/temp_encoded_data_reg[16]_3
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.097     8.983 r  DUM/decode/mid3/DUM2/RiAk/g0_b0__97_i_38/O
                         net (fo=10, routed)          0.782     9.766    DUM/decode/mid2/data_with_key_1[43]
    SLICE_X15Y159        LUT4 (Prop_lut4_I1_O)        0.113     9.879 r  DUM/decode/mid2/g0_b0__97_i_24/O
                         net (fo=4, routed)           0.648    10.527    DUM/decode/mid2/g0_b0__97_i_24_n_0
    SLICE_X14Y159        LUT6 (Prop_lut6_I2_O)        0.239    10.766 r  DUM/decode/mid2/g0_b0__103_i_4/O
                         net (fo=32, routed)          0.795    11.561    DUM/decode/mid2/mid3/DUM2/data_after_mixcol[28]
    SLICE_X20Y163        LUT6 (Prop_lut6_I3_O)        0.097    11.658 r  DUM/decode/mid2/g1_b1__103/O
                         net (fo=1, routed)           0.000    11.658    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[79]_4
    SLICE_X20Y163        MUXF7 (Prop_muxf7_I1_O)      0.188    11.846 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[65]_i_2/O
                         net (fo=1, routed)           0.000    11.846    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[65]_i_2_n_0
    SLICE_X20Y163        MUXF8 (Prop_muxf8_I0_O)      0.076    11.922 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[65]_i_1/O
                         net (fo=1, routed)           0.000    11.922    DUM/decode/mid3/tempered_data2[65]
    SLICE_X20Y163        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.274    14.052    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X20Y163        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[65]/C
                         clock pessimism              0.166    14.218    
                         clock uncertainty           -0.035    14.182    
    SLICE_X20Y163        FDRE (Setup_fdre_C_D)        0.057    14.239    DUM/decode/mid3/temp_encoded_data_reg[65]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 DUM/decode/mid2/temp_encoded_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/decode/mid3/temp_encoded_data_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 1.442ns (18.927%)  route 6.177ns (81.073%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.052ns = ( 14.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.370     4.301    DUM/decode/mid2/clk_IBUF_BUFG
    SLICE_X53Y154        FDRE                                         r  DUM/decode/mid2/temp_encoded_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDRE (Prop_fdre_C_Q)         0.341     4.642 r  DUM/decode/mid2/temp_encoded_data_reg[21]/Q
                         net (fo=10, routed)          1.470     6.112    DUM/decode/mid2/encoded_data_3[106]
    SLICE_X29Y147        LUT6 (Prop_lut6_I0_O)        0.097     6.209 r  DUM/decode/mid2/g0_b0__114_i_18/O
                         net (fo=8, routed)           0.607     6.816    DUM/decode/mid2/g0_b0__114_i_18_n_0
    SLICE_X31Y149        LUT6 (Prop_lut6_I2_O)        0.097     6.913 r  DUM/decode/mid2/g0_b0__123_i_2/O
                         net (fo=32, routed)          1.384     8.297    DUM/decode/mid2/mid3/DUM1/data_after_mixcol[126]
    SLICE_X11Y156        LUT6 (Prop_lut6_I1_O)        0.097     8.394 f  DUM/decode/mid2/g0_b5__123/O
                         net (fo=1, routed)           0.492     8.886    DUM/decode/mid3/DUM2/RiAk/temp_encoded_data_reg[16]_3
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.097     8.983 r  DUM/decode/mid3/DUM2/RiAk/g0_b0__97_i_38/O
                         net (fo=10, routed)          0.782     9.766    DUM/decode/mid2/data_with_key_1[43]
    SLICE_X15Y159        LUT4 (Prop_lut4_I1_O)        0.113     9.879 r  DUM/decode/mid2/g0_b0__97_i_24/O
                         net (fo=4, routed)           0.648    10.527    DUM/decode/mid2/g0_b0__97_i_24_n_0
    SLICE_X14Y159        LUT6 (Prop_lut6_I2_O)        0.239    10.766 r  DUM/decode/mid2/g0_b0__103_i_4/O
                         net (fo=32, routed)          0.793    11.559    DUM/decode/mid2/mid3/DUM2/data_after_mixcol[28]
    SLICE_X21Y163        LUT6 (Prop_lut6_I3_O)        0.097    11.656 r  DUM/decode/mid2/g1_b5__103/O
                         net (fo=1, routed)           0.000    11.656    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[79]_20
    SLICE_X21Y163        MUXF7 (Prop_muxf7_I1_O)      0.188    11.844 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[69]_i_2/O
                         net (fo=1, routed)           0.000    11.844    DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[69]_i_2_n_0
    SLICE_X21Y163        MUXF8 (Prop_muxf8_I0_O)      0.076    11.920 r  DUM/decode/mid3/DUM2/RiSB/invaes08/temp_encoded_data_reg[69]_i_1/O
                         net (fo=1, routed)           0.000    11.920    DUM/decode/mid3/tempered_data2[69]
    SLICE_X21Y163        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.274    14.052    DUM/decode/mid3/clk_IBUF_BUFG
    SLICE_X21Y163        FDRE                                         r  DUM/decode/mid3/temp_encoded_data_reg[69]/C
                         clock pessimism              0.166    14.218    
                         clock uncertainty           -0.035    14.182    
    SLICE_X21Y163        FDRE (Setup_fdre_C_D)        0.057    14.239    DUM/decode/mid3/temp_encoded_data_reg[69]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  2.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.629%)  route 0.056ns (30.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.549     1.468    DUT1/clk_IBUF_BUFG
    SLICE_X41Y124        FDRE                                         r  DUT1/temp_temp_data_out_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.128     1.596 r  DUT1/temp_temp_data_out_reg[77]/Q
                         net (fo=1, routed)           0.056     1.652    DUT1/temp_temp_data_out[77]
    SLICE_X40Y124        FDRE                                         r  DUT1/temp_data_out_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.818     1.983    DUT1/clk_IBUF_BUFG
    SLICE_X40Y124        FDRE                                         r  DUT1/temp_data_out_reg[85]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.022     1.503    DUT1/temp_data_out_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.768%)  route 0.116ns (45.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.553     1.472    DUT1/clk_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  DUT1/temp_temp_data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DUT1/temp_temp_data_out_reg[10]/Q
                         net (fo=1, routed)           0.116     1.730    DUT1/temp_temp_data_out[10]
    SLICE_X31Y124        FDRE                                         r  DUT1/temp_data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.820     1.985    DUT1/clk_IBUF_BUFG
    SLICE_X31Y124        FDRE                                         r  DUT1/temp_data_out_reg[18]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X31Y124        FDRE (Hold_fdre_C_D)         0.066     1.571    DUT1/temp_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DUT3/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT3/temp_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.694%)  route 0.106ns (36.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.630     1.550    DUT3/clk_IBUF_BUFG
    SLICE_X47Y176        FDRE                                         r  DUT3/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  DUT3/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.106     1.797    DUT3/bit_counter_reg_n_0_[3]
    SLICE_X46Y176        LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  DUT3/temp_out_i_2/O
                         net (fo=1, routed)           0.000     1.842    DUT3/temp_out
    SLICE_X46Y176        FDRE                                         r  DUT3/temp_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.902     2.067    DUT3/clk_IBUF_BUFG
    SLICE_X46Y176        FDRE                                         r  DUT3/temp_out_reg/C
                         clock pessimism             -0.504     1.563    
    SLICE_X46Y176        FDRE (Hold_fdre_C_D)         0.120     1.683    DUT3/temp_out_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.620%)  route 0.056ns (30.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.556     1.475    DUT1/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  DUT1/temp_temp_data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.128     1.603 r  DUT1/temp_temp_data_out_reg[62]/Q
                         net (fo=1, routed)           0.056     1.659    DUT1/temp_temp_data_out[62]
    SLICE_X10Y124        FDRE                                         r  DUT1/temp_data_out_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.824     1.989    DUT1/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  DUT1/temp_data_out_reg[70]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X10Y124        FDRE (Hold_fdre_C_D)         0.010     1.498    DUT1/temp_data_out_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DUT1/output_array_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.947%)  route 0.130ns (48.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.561     1.480    DUT1/clk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  DUT1/output_array_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  DUT1/output_array_reg[2]/Q
                         net (fo=2, routed)           0.130     1.752    DUT1/output_array[2]
    SLICE_X28Y113        FDRE                                         r  DUT1/temp_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.831     1.996    DUT1/clk_IBUF_BUFG
    SLICE_X28Y113        FDRE                                         r  DUT1/temp_data_out_reg[2]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.070     1.586    DUT1/temp_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT1/no_data_recieved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_no_data_recieved_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.903%)  route 0.121ns (39.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.562     1.481    DUT1/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  DUT1/no_data_recieved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DUT1/no_data_recieved_reg[0]/Q
                         net (fo=11, routed)          0.121     1.744    DUT1/no_data_recieved_reg_n_0_[0]
    SLICE_X30Y112        LUT3 (Prop_lut3_I1_O)        0.048     1.792 r  DUT1/temp_no_data_recieved[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    DUT1/temp_no_data_recieved[2]_i_1_n_0
    SLICE_X30Y112        FDRE                                         r  DUT1/temp_no_data_recieved_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.832     1.997    DUT1/clk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  DUT1/temp_no_data_recieved_reg[2]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X30Y112        FDRE (Hold_fdre_C_D)         0.131     1.625    DUT1/temp_no_data_recieved_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.557     1.476    DUT1/clk_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  DUT1/temp_temp_data_out_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DUT1/temp_temp_data_out_reg[57]/Q
                         net (fo=1, routed)           0.107     1.725    DUT1/temp_temp_data_out[57]
    SLICE_X11Y125        FDRE                                         r  DUT1/temp_data_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.824     1.989    DUT1/clk_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  DUT1/temp_data_out_reg[65]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X11Y125        FDRE (Hold_fdre_C_D)         0.070     1.558    DUT1/temp_data_out_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.554     1.473    DUT1/clk_IBUF_BUFG
    SLICE_X37Y128        FDRE                                         r  DUT1/temp_temp_data_out_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DUT1/temp_temp_data_out_reg[99]/Q
                         net (fo=1, routed)           0.098     1.713    DUT1/temp_temp_data_out[99]
    SLICE_X34Y128        FDRE                                         r  DUT1/temp_data_out_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.823     1.988    DUT1/clk_IBUF_BUFG
    SLICE_X34Y128        FDRE                                         r  DUT1/temp_data_out_reg[107]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X34Y128        FDRE (Hold_fdre_C_D)         0.059     1.546    DUT1/temp_data_out_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.549     1.468    DUT1/clk_IBUF_BUFG
    SLICE_X41Y124        FDRE                                         r  DUT1/temp_temp_data_out_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DUT1/temp_temp_data_out_reg[74]/Q
                         net (fo=1, routed)           0.109     1.719    DUT1/temp_temp_data_out[74]
    SLICE_X40Y124        FDRE                                         r  DUT1/temp_data_out_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.818     1.983    DUT1/clk_IBUF_BUFG
    SLICE_X40Y124        FDRE                                         r  DUT1/temp_data_out_reg[82]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.071     1.552    DUT1/temp_data_out_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DUT1/temp_data_out_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/data_out128_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.387%)  route 0.109ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.557     1.476    DUT1/clk_IBUF_BUFG
    SLICE_X32Y119        FDRE                                         r  DUT1/temp_data_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DUT1/temp_data_out_reg[121]/Q
                         net (fo=1, routed)           0.109     1.726    DUT1/temp_data_out[121]
    SLICE_X32Y118        FDRE                                         r  DUT1/data_out128_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.827     1.992    DUT1/clk_IBUF_BUFG
    SLICE_X32Y118        FDRE                                         r  DUT1/data_out128_reg[121]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y118        FDRE (Hold_fdre_C_D)         0.066     1.557    DUT1/data_out128_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y116   DUM/decode/mid1/temp_encoded_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y153   DUM/decode/mid2/temp_encoded_data_reg[88]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y154   DUM/decode/mid2/temp_encoded_data_reg[89]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y149   DUM/decode/mid2/temp_encoded_data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y151   DUM/decode/mid2/temp_encoded_data_reg[90]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y154   DUM/decode/mid2/temp_encoded_data_reg[91]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y153   DUM/decode/mid2/temp_encoded_data_reg[92]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y154   DUM/decode/mid2/temp_encoded_data_reg[93]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y154   DUM/decode/mid2/temp_encoded_data_reg[94]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y164   DUM/decode/mid3/temp_encoded_data_reg[70]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y159   DUM/decode/mid3/temp_encoded_data_reg[80]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y158   DUM/decode/mid3/temp_encoded_data_reg[82]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y157   DUM/decode/mid3/temp_encoded_data_reg[83]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y159   DUM/decode/mid3/temp_encoded_data_reg[86]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y158   DUM/decode/mid3/temp_encoded_data_reg[87]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y112   DUT1/clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y128   DUT1/data_out128_reg[105]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y128   DUT1/data_out128_reg[110]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y121   DUT1/data_out128_reg[112]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y164   DUM/decode/mid3/temp_encoded_data_reg[70]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y160   DUM/decode/mid3/temp_encoded_data_reg[81]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y160   DUM/decode/mid3/temp_encoded_data_reg[84]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y160   DUM/decode/mid3/temp_encoded_data_reg[85]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y128   DUT1/data_out128_reg[106]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y126   DUT1/data_out128_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y126   DUT1/data_out128_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y126   DUT1/data_out128_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y126   DUT1/data_out128_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   DUT1/data_out128_reg[79]/C



