//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer _Globals
// {
//
//   int VRS_FrameCount;                // Offset:    0 Size:     4
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// __V__BackBuffer                   texture  float4          2d             t4      1 
// V__wVRS                               UAV  float4          2d             u0      1 
// V__wVRSUpdated                        UAV   float          2d             u1      1 
// _Globals                          cbuffer      NA          NA            cb0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB0[1], immediateIndexed
dcl_resource_texture2d (float,float,float,float) t4
dcl_uav_typed_texture2d (float,float,float,float) u0
dcl_uav_typed_texture2d (float,float,float,float) u1
dcl_input vThreadIDInGroup.xy
dcl_input vThreadID.xy
dcl_temps 8
dcl_tgsm_structured g0, 12, 100
dcl_tgsm_structured g1, 4, 100
dcl_tgsm_structured g2, 4, 100
dcl_tgsm_raw g3, 16
dcl_tgsm_raw g4, 16
dcl_tgsm_raw g5, 16
dcl_thread_group 8, 8, 1
ushr r0.xyzw, vThreadID.xyyy, l(3, 3, 3, 3)
ishl r1.xy, r0.xwxx, l(4, 4, 0, 0)
iadd r1.xy, r1.xyxx, l(-2, -2, 0, 0)
imad r1.z, vThreadIDInGroup.y, l(8), vThreadIDInGroup.x
ieq r2.xy, vThreadID.xyxx, l(0, 0, 0, 0)
and r1.w, r2.y, r2.x
if_nz r1.w
  store_uav_typed u1.xyzw, vThreadIDInGroup.xyyy, cb0[0].xxxx
endif 
mov r2.zw, l(0,0,0,0)
mov r3.zw, l(0,0,0,0)
mov r4.zw, l(0,0,0,0)
mov r5.zw, l(0,0,0,0)
mov r1.w, r1.z
loop 
  uge r6.x, r1.w, l(100)
  breakc_nz r6.x
  udiv r6.x, r7.x, r1.w, l(10)
  mov r7.y, r6.x
  ishl r6.xy, r7.xyxx, l(1, 1, 0, 0)
  iadd r2.xy, r1.xyxx, r6.xyxx
  ld_indexable(texture2d)(float,float,float,float) r6.xyz, r2.xyzw, t4.xyzw
  dp3 r6.x, r6.xyzx, l(0.299000, 0.587000, 0.114000, 0.000000)
  iadd r7.xyzw, r2.xyxy, l(1, 0, 0, 1)
  mov r3.xy, r7.xyxx
  ld_indexable(texture2d)(float,float,float,float) r6.yzw, r3.xyzw, t4.wxyz
  dp3 r3.x, r6.yzwy, l(0.299000, 0.587000, 0.114000, 0.000000)
  mov r4.xy, r7.zwzz
  ld_indexable(texture2d)(float,float,float,float) r6.yzw, r4.xyzw, t4.wxyz
  dp3 r3.y, r6.yzwy, l(0.299000, 0.587000, 0.114000, 0.000000)
  iadd r5.xy, r2.xyxx, l(1, 1, 0, 0)
  ld_indexable(texture2d)(float,float,float,float) r6.yzw, r5.xyzw, t4.wxyz
  dp3 r2.x, r6.yzwy, l(0.299000, 0.587000, 0.114000, 0.000000)
  add r2.y, -r3.x, r6.x
  add r4.x, -r2.x, r3.y
  max r7.x, |r2.y|, |r4.x|
  add r2.y, -r3.y, r6.x
  add r4.x, -r2.x, r3.x
  max r7.y, |r2.y|, |r4.x|
  min r2.y, r3.x, r6.x
  min r2.y, r3.y, r2.y
  min r2.y, r2.x, r2.y
  max r3.x, r3.x, r6.x
  max r3.x, r3.y, r3.x
  max r2.x, r2.x, r3.x
  add r7.z, -r2.y, r2.x
  store_structured g0.xyz, r1.w, l(0), r7.xyzx
  store_structured g1.x, r1.w, l(0), r2.y
  store_structured g2.x, r1.w, l(0), r2.x
  iadd r1.w, r1.w, l(64)
endloop 
ieq r1.xy, vThreadIDInGroup.xyxx, l(0, 0, 0, 0)
and r1.x, r1.y, r1.x
if_nz r1.x
  store_raw g3.xyzw, l(0), l(0,0,0,0)
  store_raw g4.xyzw, l(0), l(0,0,0,0)
  store_raw g5.xyzw, l(0), l(0,0,0,0)
endif 
sync_g_t
iadd r2.xyzw, vThreadIDInGroup.xyxy, l(1, 1, 1, 0)
imad r1.xy, r2.ywyy, l(10, 10, 0, 0), r2.xzxx
ld_structured r2.xyz, r1.x, l(0), g0.xyzx
ld_structured r1.w, r1.y, l(0), g1.xxxx
iadd r3.xyzw, vThreadIDInGroup.xyxy, l(0, 1, 1, 2)
imad r3.xy, r3.ywyy, l(10, 10, 0, 0), r3.xzxx
ld_structured r2.w, r3.x, l(0), g1.xxxx
min r1.w, r1.w, r2.w
ld_structured r2.w, r3.y, l(0), g1.xxxx
min r1.w, r1.w, r2.w
iadd r3.zw, vThreadIDInGroup.xxxy, l(0, 0, 2, 1)
imad r2.w, r3.w, l(10), r3.z
ld_structured r3.z, r2.w, l(0), g1.xxxx
min r1.w, r1.w, r3.z
ld_structured r3.z, r1.x, l(0), g1.xxxx
add r1.w, -r1.w, r3.z
ld_structured r1.y, r1.y, l(0), g2.xxxx
ld_structured r3.x, r3.x, l(0), g2.xxxx
max r1.y, r1.y, r3.x
ld_structured r3.x, r3.y, l(0), g2.xxxx
max r1.y, r1.y, r3.x
ld_structured r2.w, r2.w, l(0), g2.xxxx
max r1.y, r1.y, r2.w
ld_structured r1.x, r1.x, l(0), g2.xxxx
add r1.x, -r1.x, r1.y
max r1.xw, r1.xxxw, l(0.000000, 0.000000, 0.000000, 0.000000)
add r2.xyz, r1.wwww, r2.xyzx
add r1.xyw, r1.xxxx, r2.xyxz
max r1.xyw, r1.xyxw, l(0.000000, 0.000000, 0.000000, 0.000000)
ige r2.xyz, r1.xywx, l(0, 0, 0, 0)
xor r3.xyz, r1.xywx, l(0x7fffffff, 0x7fffffff, 0x7fffffff, 0)
movc r1.xyw, r2.xyxz, r1.xyxw, r3.xyxz
bfi r2.x, l(1), l(3), vThreadIDInGroup.y, l(0)
bfi r2.x, l(1), l(2), vThreadIDInGroup.x, r2.x
atomic_umax g3, r2.x, r1.x
atomic_umax g4, r2.x, r1.y
atomic_umax g5, r2.x, r1.w
ult r1.x, r1.z, l(4)
if_nz r1.x
  ishl r1.x, vThreadIDInGroup.x, l(2)
  imad r1.x, vThreadIDInGroup.y, l(32), r1.x
  ld_raw r1.y, r1.x, g3.xxxx
  ige r1.w, r1.y, l(0)
  xor r2.x, r1.y, l(0x7fffffff)
  movc r2.x, r1.w, r1.y, r2.x
  ld_raw r1.y, r1.x, g4.xxxx
  ige r1.w, r1.y, l(0)
  xor r2.w, r1.y, l(0x7fffffff)
  movc r2.y, r1.w, r1.y, r2.w
  ld_raw r1.x, r1.x, g5.xxxx
  ige r1.y, r1.x, l(0)
  xor r1.w, r1.x, l(0x7fffffff)
  movc r2.z, r1.y, r1.x, r1.w
  lt r1.x, r2.z, l(0.050000)
  lt r1.y, r2.y, r2.x
  lt r3.xy, l(0.050000, 0.050000, 0.000000, 0.000000), r2.yxyy
  movc r3.xy, r3.xyxx, l(0,0,0,0), l(1,4,0,0)
  movc r1.y, r1.y, r3.x, r3.y
  ishl r0.xyzw, r0.xyzw, l(1, 1, 1, 1)
  ushr r3.x, r1.z, l(1)
  and r3.yzw, r1.zzzz, l(0, 1, 1, 1)
  iadd r0.xyzw, r0.xyzw, r3.xyzw
  mul r2.xyz, r2.xyzx, l(4.000000, 4.000000, 4.000000, 0.000000)
  utof r1.y, r1.y
  mul r1.y, r1.y, l(0.003922)
  movc r2.w, r1.x, l(0.019608), r1.y
  store_uav_typed u0.xyzw, r0.xyzw, r2.xyzw
endif 
ret 
// Approximately 128 instruction slots used
