import modelsim
import pathlib
import subprocess

p = pathlib.Path("/home/ff/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/")
print("ehadasasd")
a = modelsim.VlibDriver(p)
print(a.process.stdout.realine())

print(a.process.stdout.realine())

print(a.process.stdout.realine())

print(a.process.stdout.realine())