INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week8/project1/project_2/project_2.srcs/sources_1/new/counter8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week8/project1/project_2/project_2.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week8/project1/project_2/project_2.srcs/sim_1/new/logic_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week8/project1/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
