<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>qsimd_x86.cpp source code [qtbase-6.5.0/src/corelib/global/qsimd_x86.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="X86Architecture,X86CpuidLeaves,XSaveBits,XSaveRequirementMapping "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'qtbase-6.5.0/src/corelib/global/qsimd_x86.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>qtbase-6.5.0</a>/<a href='../..'>src</a>/<a href='..'>corelib</a>/<a href='./'>global</a>/<a href='qsimd_x86.cpp.html'>qsimd_x86.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// Copyright (C) 2022 Intel Corporation.</i></td></tr>
<tr><th id="2">2</th><td><i>// SPDX-License-Identifier: LicenseRef-Qt-Commercial OR LGPL-3.0-only OR GPL-2.0-only OR GPL-3.0-only</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>// This is a generated file. DO NOT EDIT.</i></td></tr>
<tr><th id="5">5</th><td><i>// Please see util/x86simdgen/README.md</i></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="qsimd_x86_p.h.html">"qsimd_x86_p.h"</a></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><em>static</em> <em>const</em> <em>char</em> <dfn class="decl def" id="features_string" title='features_string' data-ref="features_string">features_string</dfn>[] =</td></tr>
<tr><th id="9">9</th><td>    <q>" sse2\0"</q></td></tr>
<tr><th id="10">10</th><td>    <q>" sse3\0"</q></td></tr>
<tr><th id="11">11</th><td>    <q>" ssse3\0"</q></td></tr>
<tr><th id="12">12</th><td>    <q>" fma\0"</q></td></tr>
<tr><th id="13">13</th><td>    <q>" sse4.1\0"</q></td></tr>
<tr><th id="14">14</th><td>    <q>" sse4.2\0"</q></td></tr>
<tr><th id="15">15</th><td>    <q>" movbe\0"</q></td></tr>
<tr><th id="16">16</th><td>    <q>" popcnt\0"</q></td></tr>
<tr><th id="17">17</th><td>    <q>" aes\0"</q></td></tr>
<tr><th id="18">18</th><td>    <q>" avx\0"</q></td></tr>
<tr><th id="19">19</th><td>    <q>" f16c\0"</q></td></tr>
<tr><th id="20">20</th><td>    <q>" rdrnd\0"</q></td></tr>
<tr><th id="21">21</th><td>    <q>" bmi\0"</q></td></tr>
<tr><th id="22">22</th><td>    <q>" avx2\0"</q></td></tr>
<tr><th id="23">23</th><td>    <q>" bmi2\0"</q></td></tr>
<tr><th id="24">24</th><td>    <q>" avx512f\0"</q></td></tr>
<tr><th id="25">25</th><td>    <q>" avx512dq\0"</q></td></tr>
<tr><th id="26">26</th><td>    <q>" rdseed\0"</q></td></tr>
<tr><th id="27">27</th><td>    <q>" avx512ifma\0"</q></td></tr>
<tr><th id="28">28</th><td>    <q>" avx512cd\0"</q></td></tr>
<tr><th id="29">29</th><td>    <q>" sha\0"</q></td></tr>
<tr><th id="30">30</th><td>    <q>" avx512bw\0"</q></td></tr>
<tr><th id="31">31</th><td>    <q>" avx512vl\0"</q></td></tr>
<tr><th id="32">32</th><td>    <q>" avx512vbmi\0"</q></td></tr>
<tr><th id="33">33</th><td>    <q>" avx512vbmi2\0"</q></td></tr>
<tr><th id="34">34</th><td>    <q>" shstk\0"</q></td></tr>
<tr><th id="35">35</th><td>    <q>" gfni\0"</q></td></tr>
<tr><th id="36">36</th><td>    <q>" vaes\0"</q></td></tr>
<tr><th id="37">37</th><td>    <q>" avx512vnni\0"</q></td></tr>
<tr><th id="38">38</th><td>    <q>" avx512bitalg\0"</q></td></tr>
<tr><th id="39">39</th><td>    <q>" avx512vpopcntdq\0"</q></td></tr>
<tr><th id="40">40</th><td>    <q>" hybrid\0"</q></td></tr>
<tr><th id="41">41</th><td>    <q>" ibt\0"</q></td></tr>
<tr><th id="42">42</th><td>    <q>" avx512fp16\0"</q></td></tr>
<tr><th id="43">43</th><td>    <q>"\0"</q>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="features_indices" title='features_indices' data-ref="features_indices">features_indices</dfn>[] = {</td></tr>
<tr><th id="46">46</th><td>      <var>0</var>,   <var>6</var>,  <var>12</var>,  <var>19</var>,  <var>24</var>,  <var>32</var>,  <var>40</var>,  <var>47</var>,</td></tr>
<tr><th id="47">47</th><td>     <var>55</var>,  <var>60</var>,  <var>65</var>,  <var>71</var>,  <var>78</var>,  <var>83</var>,  <var>89</var>,  <var>95</var>,</td></tr>
<tr><th id="48">48</th><td>    <var>104</var>, <var>114</var>, <var>122</var>, <var>134</var>, <var>144</var>, <var>149</var>, <var>159</var>, <var>169</var>,</td></tr>
<tr><th id="49">49</th><td>    <var>181</var>, <var>194</var>, <var>201</var>, <var>207</var>, <var>213</var>, <var>225</var>, <var>239</var>, <var>256</var>,</td></tr>
<tr><th id="50">50</th><td>    <var>264</var>, <var>269</var>,</td></tr>
<tr><th id="51">51</th><td>};</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>enum</b> <dfn class="type def" id="X86CpuidLeaves" title='X86CpuidLeaves' data-ref="X86CpuidLeaves">X86CpuidLeaves</dfn> {</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="Leaf01EDX" title='Leaf01EDX' data-ref="Leaf01EDX">Leaf01EDX</dfn>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</dfn>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</dfn>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</dfn>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="Leaf07_00EDX" title='Leaf07_00EDX' data-ref="Leaf07_00EDX">Leaf07_00EDX</dfn>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="Leaf07_01EAX" title='Leaf07_01EAX' data-ref="Leaf07_01EAX">Leaf07_01EAX</dfn>,</td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="Leaf13_01EAX" title='Leaf13_01EAX' data-ref="Leaf13_01EAX">Leaf13_01EAX</dfn>,</td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="Leaf80000001hECX" title='Leaf80000001hECX' data-ref="Leaf80000001hECX">Leaf80000001hECX</dfn>,</td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="Leaf80000008hEBX" title='Leaf80000008hEBX' data-ref="Leaf80000008hEBX">Leaf80000008hEBX</dfn>,</td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="X86CpuidMaxLeaf" title='X86CpuidMaxLeaf' data-ref="X86CpuidMaxLeaf">X86CpuidMaxLeaf</dfn></td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="x86_locators" title='x86_locators' data-ref="x86_locators">x86_locators</dfn>[] = {</td></tr>
<tr><th id="67">67</th><td>    <a class="enum" href="#Leaf01EDX" title='Leaf01EDX' data-ref="Leaf01EDX">Leaf01EDX</a>*<var>32</var> + <var>26</var>,                <i>// sse2</i></td></tr>
<tr><th id="68">68</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> +  <var>0</var>,                <i>// sse3</i></td></tr>
<tr><th id="69">69</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> +  <var>9</var>,                <i>// ssse3</i></td></tr>
<tr><th id="70">70</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>12</var>,                <i>// fma</i></td></tr>
<tr><th id="71">71</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>19</var>,                <i>// sse4.1</i></td></tr>
<tr><th id="72">72</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>20</var>,                <i>// sse4.2</i></td></tr>
<tr><th id="73">73</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>22</var>,                <i>// movbe</i></td></tr>
<tr><th id="74">74</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>23</var>,                <i>// popcnt</i></td></tr>
<tr><th id="75">75</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>25</var>,                <i>// aes</i></td></tr>
<tr><th id="76">76</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>28</var>,                <i>// avx</i></td></tr>
<tr><th id="77">77</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>29</var>,                <i>// f16c</i></td></tr>
<tr><th id="78">78</th><td>    <a class="enum" href="#Leaf01ECX" title='Leaf01ECX' data-ref="Leaf01ECX">Leaf01ECX</a>*<var>32</var> + <var>30</var>,                <i>// rdrnd</i></td></tr>
<tr><th id="79">79</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> +  <var>3</var>,             <i>// bmi</i></td></tr>
<tr><th id="80">80</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> +  <var>5</var>,             <i>// avx2</i></td></tr>
<tr><th id="81">81</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> +  <var>8</var>,             <i>// bmi2</i></td></tr>
<tr><th id="82">82</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>16</var>,             <i>// avx512f</i></td></tr>
<tr><th id="83">83</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>17</var>,             <i>// avx512dq</i></td></tr>
<tr><th id="84">84</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>18</var>,             <i>// rdseed</i></td></tr>
<tr><th id="85">85</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>21</var>,             <i>// avx512ifma</i></td></tr>
<tr><th id="86">86</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>28</var>,             <i>// avx512cd</i></td></tr>
<tr><th id="87">87</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>29</var>,             <i>// sha</i></td></tr>
<tr><th id="88">88</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>30</var>,             <i>// avx512bw</i></td></tr>
<tr><th id="89">89</th><td>    <a class="enum" href="#Leaf07_00EBX" title='Leaf07_00EBX' data-ref="Leaf07_00EBX">Leaf07_00EBX</a>*<var>32</var> + <var>31</var>,             <i>// avx512vl</i></td></tr>
<tr><th id="90">90</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> +  <var>1</var>,             <i>// avx512vbmi</i></td></tr>
<tr><th id="91">91</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> +  <var>6</var>,             <i>// avx512vbmi2</i></td></tr>
<tr><th id="92">92</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> +  <var>7</var>,             <i>// shstk</i></td></tr>
<tr><th id="93">93</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> +  <var>8</var>,             <i>// gfni</i></td></tr>
<tr><th id="94">94</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> +  <var>9</var>,             <i>// vaes</i></td></tr>
<tr><th id="95">95</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> + <var>11</var>,             <i>// avx512vnni</i></td></tr>
<tr><th id="96">96</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> + <var>12</var>,             <i>// avx512bitalg</i></td></tr>
<tr><th id="97">97</th><td>    <a class="enum" href="#Leaf07_00ECX" title='Leaf07_00ECX' data-ref="Leaf07_00ECX">Leaf07_00ECX</a>*<var>32</var> + <var>14</var>,             <i>// avx512vpopcntdq</i></td></tr>
<tr><th id="98">98</th><td>    <a class="enum" href="#Leaf07_00EDX" title='Leaf07_00EDX' data-ref="Leaf07_00EDX">Leaf07_00EDX</a>*<var>32</var> + <var>15</var>,             <i>// hybrid</i></td></tr>
<tr><th id="99">99</th><td>    <a class="enum" href="#Leaf07_00EDX" title='Leaf07_00EDX' data-ref="Leaf07_00EDX">Leaf07_00EDX</a>*<var>32</var> + <var>20</var>,             <i>// ibt</i></td></tr>
<tr><th id="100">100</th><td>    <a class="enum" href="#Leaf07_00EDX" title='Leaf07_00EDX' data-ref="Leaf07_00EDX">Leaf07_00EDX</a>*<var>32</var> + <var>23</var>,             <i>// avx512fp16</i></td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><b>struct</b> <dfn class="type def" id="X86Architecture" title='X86Architecture' data-ref="X86Architecture">X86Architecture</dfn></td></tr>
<tr><th id="104">104</th><td>{</td></tr>
<tr><th id="105">105</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="X86Architecture::features" title='X86Architecture::features' data-ref="X86Architecture::features">features</dfn>;</td></tr>
<tr><th id="106">106</th><td>    <em>char</em> <dfn class="decl field" id="X86Architecture::name" title='X86Architecture::name' data-ref="X86Architecture::name">name</dfn>[<var>17</var> + <var>1</var>];</td></tr>
<tr><th id="107">107</th><td>};</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#X86Architecture" title='X86Architecture' data-ref="X86Architecture">X86Architecture</a> <dfn class="decl def" id="x86_architectures" title='x86_architectures' data-ref="x86_architectures">x86_architectures</dfn>[] = {</td></tr>
<tr><th id="110">110</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#142" title="(((((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32))))" data-ref="_M/cpu_sapphirerapids">cpu_sapphirerapids</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Sapphire Rapids"</q> },</td></tr>
<tr><th id="111">111</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#143" title="((((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32)))" data-ref="_M/cpu_tigerlake">cpu_tigerlake</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Tiger Lake"</q> },</td></tr>
<tr><th id="112">112</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#140" title="((((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30))))" data-ref="_M/cpu_icelake_server">cpu_icelake_server</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Ice Lake (Server)"</q> },</td></tr>
<tr><th id="113">113</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#139" title="(((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)))" data-ref="_M/cpu_icelake_client">cpu_icelake_client</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Ice Lake (Client)"</q> },</td></tr>
<tr><th id="114">114</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#141" title="(((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32)))" data-ref="_M/cpu_alderlake">cpu_alderlake</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Alder Lake"</q> },</td></tr>
<tr><th id="115">115</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#138" title="((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)))" data-ref="_M/cpu_cannonlake">cpu_cannonlake</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Cannon Lake"</q> },</td></tr>
<tr><th id="116">116</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#137" title="(((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 28))))" data-ref="_M/cpu_cooperlake">cpu_cooperlake</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Cooper Lake"</q> },</td></tr>
<tr><th id="117">117</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#136" title="((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 28)))" data-ref="_M/cpu_cascadelake">cpu_cascadelake</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Cascade Lake"</q> },</td></tr>
<tr><th id="118">118</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#135" title="(((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)))" data-ref="_M/cpu_skylake_avx512">cpu_skylake_avx512</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Skylake (Avx512)"</q> },</td></tr>
<tr><th id="119">119</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#134" title="((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))))" data-ref="_M/cpu_skylake">cpu_skylake</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Skylake"</q> },</td></tr>
<tr><th id="120">120</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#146" title="((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)) | (1UL &lt;&lt; 26)))" data-ref="_M/cpu_tremont">cpu_tremont</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Tremont"</q> },</td></tr>
<tr><th id="121">121</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#133" title="(((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)))" data-ref="_M/cpu_broadwell">cpu_broadwell</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Broadwell"</q> },</td></tr>
<tr><th id="122">122</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#132" title="((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)))" data-ref="_M/cpu_haswell">cpu_haswell</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Haswell"</q> },</td></tr>
<tr><th id="123">123</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#145" title="(((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)))" data-ref="_M/cpu_goldmont">cpu_goldmont</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Goldmont"</q> },</td></tr>
<tr><th id="124">124</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#131" title="(((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)))" data-ref="_M/cpu_ivybridge">cpu_ivybridge</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Ivy Bridge"</q> },</td></tr>
<tr><th id="125">125</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#144" title="((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)))" data-ref="_M/cpu_silvermont">cpu_silvermont</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Silvermont"</q> },</td></tr>
<tr><th id="126">126</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#130" title="((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)))" data-ref="_M/cpu_sandybridge">cpu_sandybridge</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Sandy Bridge"</q> },</td></tr>
<tr><th id="127">127</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#129" title="(((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))))" data-ref="_M/cpu_westmere">cpu_westmere</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Westmere"</q> },</td></tr>
<tr><th id="128">128</th><td>    { <a class="macro" href="qsimd_x86_p.h.html#69" title="((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2))" data-ref="_M/cpu_core2">cpu_core2</a>, <span class='inlayHint'>.name:&nbsp;</span><q>"Core2"</q> },</td></tr>
<tr><th id="129">129</th><td>};</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><b>enum</b> <dfn class="type def" id="XSaveBits" title='XSaveBits' data-ref="XSaveBits">XSaveBits</dfn> {</td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="XSave_X87" title='XSave_X87' data-ref="XSave_X87">XSave_X87</dfn>          = <var>0x0001</var>,            <i>// X87 and MMX state</i></td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="XSave_SseState" title='XSave_SseState' data-ref="XSave_SseState">XSave_SseState</dfn>     = <var>0x0002</var>,            <i>// SSE: 128 bits of XMM registers</i></td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="XSave_Ymm_Hi128" title='XSave_Ymm_Hi128' data-ref="XSave_Ymm_Hi128">XSave_Ymm_Hi128</dfn>    = <var>0x0004</var>,            <i>// AVX: high 128 bits in YMM registers</i></td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="XSave_Bndregs" title='XSave_Bndregs' data-ref="XSave_Bndregs">XSave_Bndregs</dfn>      = <var>0x0008</var>,            <i>// Memory Protection Extensions</i></td></tr>
<tr><th id="136">136</th><td>    <dfn class="enum" id="XSave_Bndcsr" title='XSave_Bndcsr' data-ref="XSave_Bndcsr">XSave_Bndcsr</dfn>       = <var>0x0010</var>,            <i>// Memory Protection Extensions</i></td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="XSave_OpMask" title='XSave_OpMask' data-ref="XSave_OpMask">XSave_OpMask</dfn>       = <var>0x0020</var>,            <i>// AVX512: k0 through k7</i></td></tr>
<tr><th id="138">138</th><td>    <dfn class="enum" id="XSave_Zmm_Hi256" title='XSave_Zmm_Hi256' data-ref="XSave_Zmm_Hi256">XSave_Zmm_Hi256</dfn>    = <var>0x0040</var>,            <i>// AVX512: high 256 bits of ZMM0-15</i></td></tr>
<tr><th id="139">139</th><td>    <dfn class="enum" id="XSave_Hi16_Zmm" title='XSave_Hi16_Zmm' data-ref="XSave_Hi16_Zmm">XSave_Hi16_Zmm</dfn>     = <var>0x0080</var>,            <i>// AVX512: all 512 bits of ZMM16-31</i></td></tr>
<tr><th id="140">140</th><td>    <dfn class="enum" id="XSave_PTState" title='XSave_PTState' data-ref="XSave_PTState">XSave_PTState</dfn>      = <var>0x0100</var>,            <i>// Processor Trace</i></td></tr>
<tr><th id="141">141</th><td>    <dfn class="enum" id="XSave_PKRUState" title='XSave_PKRUState' data-ref="XSave_PKRUState">XSave_PKRUState</dfn>    = <var>0x0200</var>,            <i>// Protection Key</i></td></tr>
<tr><th id="142">142</th><td>    <dfn class="enum" id="XSave_CetUState" title='XSave_CetUState' data-ref="XSave_CetUState">XSave_CetUState</dfn>    = <var>0x0800</var>,            <i>// CET: user mode</i></td></tr>
<tr><th id="143">143</th><td>    <dfn class="enum" id="XSave_CetSState" title='XSave_CetSState' data-ref="XSave_CetSState">XSave_CetSState</dfn>    = <var>0x1000</var>,            <i>// CET: supervisor mode</i></td></tr>
<tr><th id="144">144</th><td>    <dfn class="enum" id="XSave_HdcState" title='XSave_HdcState' data-ref="XSave_HdcState">XSave_HdcState</dfn>     = <var>0x2000</var>,            <i>// Hardware Duty Cycle</i></td></tr>
<tr><th id="145">145</th><td>    <dfn class="enum" id="XSave_UintrState" title='XSave_UintrState' data-ref="XSave_UintrState">XSave_UintrState</dfn>   = <var>0x4000</var>,            <i>// User Interrupts</i></td></tr>
<tr><th id="146">146</th><td>    <dfn class="enum" id="XSave_HwpState" title='XSave_HwpState' data-ref="XSave_HwpState">XSave_HwpState</dfn>     = <var>0x10000</var>,           <i>// Hardware P-State</i></td></tr>
<tr><th id="147">147</th><td>    <dfn class="enum" id="XSave_Xtilecfg" title='XSave_Xtilecfg' data-ref="XSave_Xtilecfg">XSave_Xtilecfg</dfn>     = <var>0x20000</var>,           <i>// AMX: XTILECFG register</i></td></tr>
<tr><th id="148">148</th><td>    <dfn class="enum" id="XSave_Xtiledata" title='XSave_Xtiledata' data-ref="XSave_Xtiledata">XSave_Xtiledata</dfn>    = <var>0x40000</var>,           <i>// AMX: data in the tiles</i></td></tr>
<tr><th id="149">149</th><td>    <dfn class="enum" id="XSave_AvxState" title='XSave_AvxState' data-ref="XSave_AvxState">XSave_AvxState</dfn>     = <a class="enum" href="#XSave_SseState" title='XSave_SseState' data-ref="XSave_SseState">XSave_SseState</a> | <a class="enum" href="#XSave_Ymm_Hi128" title='XSave_Ymm_Hi128' data-ref="XSave_Ymm_Hi128">XSave_Ymm_Hi128</a>,</td></tr>
<tr><th id="150">150</th><td>    <dfn class="enum" id="XSave_MPXState" title='XSave_MPXState' data-ref="XSave_MPXState">XSave_MPXState</dfn>     = <a class="enum" href="#XSave_Bndregs" title='XSave_Bndregs' data-ref="XSave_Bndregs">XSave_Bndregs</a> | <a class="enum" href="#XSave_Bndcsr" title='XSave_Bndcsr' data-ref="XSave_Bndcsr">XSave_Bndcsr</a>,</td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="XSave_Avx512State" title='XSave_Avx512State' data-ref="XSave_Avx512State">XSave_Avx512State</dfn>  = <a class="enum" href="#XSave_AvxState" title='XSave_AvxState' data-ref="XSave_AvxState">XSave_AvxState</a> | <a class="enum" href="#XSave_OpMask" title='XSave_OpMask' data-ref="XSave_OpMask">XSave_OpMask</a> | <a class="enum" href="#XSave_Zmm_Hi256" title='XSave_Zmm_Hi256' data-ref="XSave_Zmm_Hi256">XSave_Zmm_Hi256</a> | <a class="enum" href="#XSave_Hi16_Zmm" title='XSave_Hi16_Zmm' data-ref="XSave_Hi16_Zmm">XSave_Hi16_Zmm</a>,</td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="XSave_CetState" title='XSave_CetState' data-ref="XSave_CetState">XSave_CetState</dfn>     = <a class="enum" href="#XSave_CetUState" title='XSave_CetUState' data-ref="XSave_CetUState">XSave_CetUState</a> | <a class="enum" href="#XSave_CetSState" title='XSave_CetSState' data-ref="XSave_CetSState">XSave_CetSState</a>,</td></tr>
<tr><th id="153">153</th><td>    <dfn class="enum" id="XSave_AmxState" title='XSave_AmxState' data-ref="XSave_AmxState">XSave_AmxState</dfn>     = <a class="enum" href="#XSave_Xtilecfg" title='XSave_Xtilecfg' data-ref="XSave_Xtilecfg">XSave_Xtilecfg</a> | <a class="enum" href="#XSave_Xtiledata" title='XSave_Xtiledata' data-ref="XSave_Xtiledata">XSave_Xtiledata</a>,</td></tr>
<tr><th id="154">154</th><td>};</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>// List of features requiring XSave_AvxState</i></td></tr>
<tr><th id="157">157</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="XSaveReq_AvxState" title='XSaveReq_AvxState' data-ref="XSaveReq_AvxState">XSaveReq_AvxState</dfn> = <var>0</var></td></tr>
<tr><th id="158">158</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#28" title="(1UL &lt;&lt; 3)" data-ref="_M/cpu_feature_fma">cpu_feature_fma</a></td></tr>
<tr><th id="159">159</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#34" title="(1UL &lt;&lt; 9)" data-ref="_M/cpu_feature_avx">cpu_feature_avx</a></td></tr>
<tr><th id="160">160</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#35" title="(1UL &lt;&lt; 10)" data-ref="_M/cpu_feature_f16c">cpu_feature_f16c</a></td></tr>
<tr><th id="161">161</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#40" title="(1UL &lt;&lt; 13)" data-ref="_M/cpu_feature_avx2">cpu_feature_avx2</a></td></tr>
<tr><th id="162">162</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#42" title="(1UL &lt;&lt; 15)" data-ref="_M/cpu_feature_avx512f">cpu_feature_avx512f</a></td></tr>
<tr><th id="163">163</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#43" title="(1UL &lt;&lt; 16)" data-ref="_M/cpu_feature_avx512dq">cpu_feature_avx512dq</a></td></tr>
<tr><th id="164">164</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#45" title="(1UL &lt;&lt; 18)" data-ref="_M/cpu_feature_avx512ifma">cpu_feature_avx512ifma</a></td></tr>
<tr><th id="165">165</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#46" title="(1UL &lt;&lt; 19)" data-ref="_M/cpu_feature_avx512cd">cpu_feature_avx512cd</a></td></tr>
<tr><th id="166">166</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#48" title="(1UL &lt;&lt; 21)" data-ref="_M/cpu_feature_avx512bw">cpu_feature_avx512bw</a></td></tr>
<tr><th id="167">167</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#49" title="(1UL &lt;&lt; 22)" data-ref="_M/cpu_feature_avx512vl">cpu_feature_avx512vl</a></td></tr>
<tr><th id="168">168</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#52" title="(1UL &lt;&lt; 23)" data-ref="_M/cpu_feature_avx512vbmi">cpu_feature_avx512vbmi</a></td></tr>
<tr><th id="169">169</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#53" title="(1UL &lt;&lt; 24)" data-ref="_M/cpu_feature_avx512vbmi2">cpu_feature_avx512vbmi2</a></td></tr>
<tr><th id="170">170</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#56" title="(1UL &lt;&lt; 27)" data-ref="_M/cpu_feature_vaes">cpu_feature_vaes</a></td></tr>
<tr><th id="171">171</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#57" title="(1UL &lt;&lt; 28)" data-ref="_M/cpu_feature_avx512vnni">cpu_feature_avx512vnni</a></td></tr>
<tr><th id="172">172</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#58" title="(1UL &lt;&lt; 29)" data-ref="_M/cpu_feature_avx512bitalg">cpu_feature_avx512bitalg</a></td></tr>
<tr><th id="173">173</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#59" title="(1UL &lt;&lt; 30)" data-ref="_M/cpu_feature_avx512vpopcntdq">cpu_feature_avx512vpopcntdq</a></td></tr>
<tr><th id="174">174</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#64" title="(1UL &lt;&lt; 33)" data-ref="_M/cpu_feature_avx512fp16">cpu_feature_avx512fp16</a>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>// List of features requiring XSave_Avx512State</i></td></tr>
<tr><th id="177">177</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="XSaveReq_Avx512State" title='XSaveReq_Avx512State' data-ref="XSaveReq_Avx512State">XSaveReq_Avx512State</dfn> = <var>0</var></td></tr>
<tr><th id="178">178</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#42" title="(1UL &lt;&lt; 15)" data-ref="_M/cpu_feature_avx512f">cpu_feature_avx512f</a></td></tr>
<tr><th id="179">179</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#43" title="(1UL &lt;&lt; 16)" data-ref="_M/cpu_feature_avx512dq">cpu_feature_avx512dq</a></td></tr>
<tr><th id="180">180</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#45" title="(1UL &lt;&lt; 18)" data-ref="_M/cpu_feature_avx512ifma">cpu_feature_avx512ifma</a></td></tr>
<tr><th id="181">181</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#46" title="(1UL &lt;&lt; 19)" data-ref="_M/cpu_feature_avx512cd">cpu_feature_avx512cd</a></td></tr>
<tr><th id="182">182</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#48" title="(1UL &lt;&lt; 21)" data-ref="_M/cpu_feature_avx512bw">cpu_feature_avx512bw</a></td></tr>
<tr><th id="183">183</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#49" title="(1UL &lt;&lt; 22)" data-ref="_M/cpu_feature_avx512vl">cpu_feature_avx512vl</a></td></tr>
<tr><th id="184">184</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#52" title="(1UL &lt;&lt; 23)" data-ref="_M/cpu_feature_avx512vbmi">cpu_feature_avx512vbmi</a></td></tr>
<tr><th id="185">185</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#53" title="(1UL &lt;&lt; 24)" data-ref="_M/cpu_feature_avx512vbmi2">cpu_feature_avx512vbmi2</a></td></tr>
<tr><th id="186">186</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#57" title="(1UL &lt;&lt; 28)" data-ref="_M/cpu_feature_avx512vnni">cpu_feature_avx512vnni</a></td></tr>
<tr><th id="187">187</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#58" title="(1UL &lt;&lt; 29)" data-ref="_M/cpu_feature_avx512bitalg">cpu_feature_avx512bitalg</a></td></tr>
<tr><th id="188">188</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#59" title="(1UL &lt;&lt; 30)" data-ref="_M/cpu_feature_avx512vpopcntdq">cpu_feature_avx512vpopcntdq</a></td></tr>
<tr><th id="189">189</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#64" title="(1UL &lt;&lt; 33)" data-ref="_M/cpu_feature_avx512fp16">cpu_feature_avx512fp16</a>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>// List of features requiring XSave_CetState</i></td></tr>
<tr><th id="192">192</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="XSaveReq_CetState" title='XSaveReq_CetState' data-ref="XSaveReq_CetState">XSaveReq_CetState</dfn> = <var>0</var></td></tr>
<tr><th id="193">193</th><td>        | <a class="macro" href="qsimd_x86_p.h.html#54" title="(1UL &lt;&lt; 25)" data-ref="_M/cpu_feature_shstk">cpu_feature_shstk</a>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><b>struct</b> <dfn class="type def" id="XSaveRequirementMapping" title='XSaveRequirementMapping' data-ref="XSaveRequirementMapping">XSaveRequirementMapping</dfn></td></tr>
<tr><th id="196">196</th><td>{</td></tr>
<tr><th id="197">197</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="XSaveRequirementMapping::cpu_features" title='XSaveRequirementMapping::cpu_features' data-ref="XSaveRequirementMapping::cpu_features">cpu_features</dfn>;</td></tr>
<tr><th id="198">198</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="XSaveRequirementMapping::xsave_state" title='XSaveRequirementMapping::xsave_state' data-ref="XSaveRequirementMapping::xsave_state">xsave_state</dfn>;</td></tr>
<tr><th id="199">199</th><td>};</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#XSaveRequirementMapping" title='XSaveRequirementMapping' data-ref="XSaveRequirementMapping">XSaveRequirementMapping</a> <dfn class="decl def" id="xsave_requirements" title='xsave_requirements' data-ref="xsave_requirements">xsave_requirements</dfn>[] = {</td></tr>
<tr><th id="202">202</th><td>    { <span class='inlayHint'>.cpu_features:&nbsp;</span><a class="ref" href="#XSaveReq_AvxState" title='XSaveReq_AvxState' data-ref="XSaveReq_AvxState">XSaveReq_AvxState</a>, <span class='inlayHint'>.xsave_state:&nbsp;</span><a class="enum" href="#XSave_AvxState" title='XSave_AvxState' data-ref="XSave_AvxState">XSave_AvxState</a> },</td></tr>
<tr><th id="203">203</th><td>    { <span class='inlayHint'>.cpu_features:&nbsp;</span><a class="ref" href="#XSaveReq_Avx512State" title='XSaveReq_Avx512State' data-ref="XSaveReq_Avx512State">XSaveReq_Avx512State</a>, <span class='inlayHint'>.xsave_state:&nbsp;</span><a class="enum" href="#XSave_Avx512State" title='XSave_Avx512State' data-ref="XSave_Avx512State">XSave_Avx512State</a> },</td></tr>
<tr><th id="204">204</th><td>    { <span class='inlayHint'>.cpu_features:&nbsp;</span><a class="ref" href="#XSaveReq_CetState" title='XSaveReq_CetState' data-ref="XSaveReq_CetState">XSaveReq_CetState</a>, <span class='inlayHint'>.xsave_state:&nbsp;</span><a class="enum" href="#XSave_CetState" title='XSave_CetState' data-ref="XSave_CetState">XSave_CetState</a> },</td></tr>
<tr><th id="205">205</th><td>};</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='qsimd.cpp.html'>qtbase-6.5.0/src/corelib/global/qsimd.cpp</a><br/>Generated on <em>2024-Jun-13</em> from project qtbase-6.5.0 revision <em>6.5.0</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
