
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o ES4_Lab_7_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui ES4_Lab_7_impl_1.udb 
// Netlist created on Thu Nov 30 21:26:56 2023
// Netlist written on Thu Nov 30 21:27:07 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( osc, valid_test, clk_test, vsync, hsync, rgb );
  input  osc;
  output valid_test, clk_test, vsync, hsync;
  output [5:0] rgb;
  wire   \my_vga.row_9__N_1[4] , \my_vga.row_9__N_1[3] , \my_vga.n2526 , 
         \row[4] , \my_vga.n1527 , \my_vga.row[3] , \my_vga.col_0__N_50 , 
         \my_vga.row_0__N_30 , outglobal_o, \my_vga.n1529 , 
         \my_vga.col_9__N_31[9] , \my_vga.n2553 , \my_vga.n1571 , \col[9] , 
         \my_vga.row_9__N_1[9] , \my_vga.n2595 , \my_vga.n1533 , \row[9] , 
         \my_vga.col_9__N_31[8] , \my_vga.col_9__N_31[7] , \my_vga.n2550 , 
         \col[8] , \my_vga.n1569 , \col[7] , \my_vga.row_9__N_1[2] , 
         \my_vga.row_9__N_1[1] , \my_vga.n2520 , \my_vga.row[2] , 
         \my_vga.n1525 , \my_vga.row[1] , \my_vga.col_9__N_31[6] , 
         \my_vga.col_9__N_31[5] , \my_vga.n2547 , \col[6] , \my_vga.n1567 , 
         \col[5] , \my_vga.col_9__N_31[4] , \my_vga.col_9__N_31[3] , 
         \my_vga.n2544 , \col[4] , \my_vga.n1565 , \my_vga.col[3]_2 , 
         \my_vga.col_9__N_31[2] , \my_vga.col_9__N_31[1] , \my_vga.n2541 , 
         \my_vga.col[2]_2 , \my_vga.n1563 , \col[1] , \my_vga.col_9__N_31[0] , 
         \my_vga.n2535 , \my_vga.col[0]_2 , \valid_test_pad.vcc , 
         \my_vga.row_9__N_1[0] , \my_vga.n2517 , \my_vga.row[0] , 
         \my_vga.row_9__N_1[8] , \my_vga.row_9__N_1[7] , \my_vga.n2538 , 
         \row[8] , \my_vga.n1531 , \row[7] , \my_vga.row_9__N_1[6] , 
         \my_vga.row_9__N_1[5] , \my_vga.n2529 , \row[6] , \row[5] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[2] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[1] , 
         \my_pattern_gen.piece_drop_clock.n2556 , 
         \my_pattern_gen.piece_drop_clock.n24 , 
         \my_pattern_gen.piece_drop_clock.n1536 , 
         \my_pattern_gen.piece_drop_clock.n25 , 
         \my_pattern_gen.piece_drop_clock.clk , 
         \my_pattern_gen.piece_drop_clock.n1538 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[18] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[17] , 
         \my_pattern_gen.piece_drop_clock.n2580 , 
         \my_pattern_gen.piece_drop_clock.n8 , 
         \my_pattern_gen.piece_drop_clock.n1552 , 
         \my_pattern_gen.piece_drop_clock.n9 , 
         \my_pattern_gen.piece_drop_clock.n1554 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[16] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[15] , 
         \my_pattern_gen.piece_drop_clock.n2577 , 
         \my_pattern_gen.piece_drop_clock.n10 , 
         \my_pattern_gen.piece_drop_clock.n1550 , 
         \my_pattern_gen.piece_drop_clock.n11 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[0] , 
         \my_pattern_gen.piece_drop_clock.n2532 , 
         \my_pattern_gen.piece_drop_clock.n26 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[14] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[13] , 
         \my_pattern_gen.piece_drop_clock.n2574 , 
         \my_pattern_gen.piece_drop_clock.n12 , 
         \my_pattern_gen.piece_drop_clock.n1548 , 
         \my_pattern_gen.piece_drop_clock.n13 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[12] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[11] , 
         \my_pattern_gen.piece_drop_clock.n2571 , 
         \my_pattern_gen.piece_drop_clock.n14 , 
         \my_pattern_gen.piece_drop_clock.n1546 , 
         \my_pattern_gen.piece_drop_clock.n15 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[10] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[9] , 
         \my_pattern_gen.piece_drop_clock.n2568 , 
         \my_pattern_gen.piece_drop_clock.n16 , 
         \my_pattern_gen.piece_drop_clock.n1544 , 
         \my_pattern_gen.piece_drop_clock.n17 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[25] , 
         \my_pattern_gen.piece_drop_clock.n2592 , 
         \my_pattern_gen.piece_drop_clock.n1560 , \my_pattern_gen.game_clock , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[24] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[23] , 
         \my_pattern_gen.piece_drop_clock.n2589 , 
         \my_pattern_gen.piece_drop_clock.n2 , 
         \my_pattern_gen.piece_drop_clock.n1558 , 
         \my_pattern_gen.piece_drop_clock.n3 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[8] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[7] , 
         \my_pattern_gen.piece_drop_clock.n2565 , 
         \my_pattern_gen.piece_drop_clock.n18 , 
         \my_pattern_gen.piece_drop_clock.n1542 , 
         \my_pattern_gen.piece_drop_clock.n19 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[6] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[5] , 
         \my_pattern_gen.piece_drop_clock.n2562 , 
         \my_pattern_gen.piece_drop_clock.n20 , 
         \my_pattern_gen.piece_drop_clock.n1540 , 
         \my_pattern_gen.piece_drop_clock.n21 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[4] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[3] , 
         \my_pattern_gen.piece_drop_clock.n2559 , 
         \my_pattern_gen.piece_drop_clock.n22 , 
         \my_pattern_gen.piece_drop_clock.n23 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[22] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[21] , 
         \my_pattern_gen.piece_drop_clock.n2586 , 
         \my_pattern_gen.piece_drop_clock.n4 , 
         \my_pattern_gen.piece_drop_clock.n1556 , 
         \my_pattern_gen.piece_drop_clock.n5 , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[20] , 
         \my_pattern_gen.piece_drop_clock.game_clock_N_72[19] , 
         \my_pattern_gen.piece_drop_clock.n2583 , 
         \my_pattern_gen.piece_drop_clock.n6 , 
         \my_pattern_gen.piece_drop_clock.n7 , piece_loc_y_3__N_51, 
         piece_loc_y_2__N_52, \piece_loc_y[3] , \piece_loc_y[0] , 
         \piece_loc_y[2] , \piece_loc_y[1] , piece_loc_y_1__N_53, 
         \my_pattern_gen.piece_loc_y_0__N_54 , n183, n2078, n189, n82, n1963, 
         n177, n1855, \my_pattern_gen.n4 , \my_pattern_gen.rgb_c_5_N_56 , 
         \my_pattern_gen.rgb_c_0_N_64 , valid_test_c, rgb_c_5_N_55, 
         \my_pattern_gen.n11 , \my_pattern_gen.n12_adj_76 , rgb_c_1, 
         \my_pattern_gen.n876 , \my_pattern_gen.n9 , \my_pattern_gen.n12 , 
         \my_pattern_gen.n8_adj_77 , \my_pattern_gen.n8_c , n1851, n897, 
         \my_pattern_gen.n53 , \my_pattern_gen.n4_adj_78 , 
         \my_pattern_gen.n45 , \my_vga.vsync_c_N_68 , \my_vga.n1983 , 
         \my_vga.n1873 , \my_pattern_gen.rgb_c_0_N_65 , \my_vga.n8_c , n1277, 
         \my_vga.n84 , \my_vga.vsync_c_N_67 , \my_pattern_gen.n691 , 
         \my_vga.valid_test_c_N_71 , \my_vga.valid_test_c_N_70 , 
         \my_vga.vsync_c_N_69 , vsync_c, \my_vga.hsync_c_N_66 , hsync_c, 
         \my_pattern_gen.n1331 , \my_pattern_gen.n218 , \my_pattern_gen.n14 , 
         \my_pattern_gen.n213[3] , \my_pattern_gen.n6_adj_73 , n8, 
         \my_pattern_gen.rgb_c_0_N_63 , rgb_c_0, \my_vga.n7 , \my_vga.n80 , 
         \my_vga.n8_adj_81 , n1985, \my_pattern_gen.n213[2] , n1957, 
         rgb_c_5_N_57, rgb_c_5, \my_pattern_gen.n1967 , \my_pattern_gen.n1868 , 
         \my_pattern_gen.n2085 , \my_pattern_gen.n39 , \my_pattern_gen.n6 , 
         \my_pattern_gen.n263[3] , \my_pattern_gen.n7 , \my_pattern_gen.n42 , 
         \my_pattern_gen.n1335 , \my_pattern_gen.n1871 , 
         \my_pattern_gen.collision , \my_pattern_gen.rgb_c_4_N_58 , rgb_c_4, 
         \my_pattern_gen.n2429 , \my_pattern_gen.n4_adj_74 , 
         \my_pattern_gen.n6_adj_75 , \my_pattern_gen.n48 , osc_c, 
         \my_pll.lscc_pll_inst.feedback_w , clk_test_c;

  my_vga_SLICE_0 \my_vga.SLICE_0 ( .DI1(\my_vga.row_9__N_1[4] ), 
    .DI0(\my_vga.row_9__N_1[3] ), .D1(\my_vga.n2526 ), .C1(\row[4] ), 
    .D0(\my_vga.n1527 ), .C0(\my_vga.row[3] ), .CE(\my_vga.col_0__N_50 ), 
    .LSR(\my_vga.row_0__N_30 ), .CLK(outglobal_o), .CIN0(\my_vga.n1527 ), 
    .CIN1(\my_vga.n2526 ), .Q0(\my_vga.row[3] ), .Q1(\row[4] ), 
    .F0(\my_vga.row_9__N_1[3] ), .F1(\my_vga.row_9__N_1[4] ), 
    .COUT1(\my_vga.n1529 ), .COUT0(\my_vga.n2526 ));
  my_vga_SLICE_1 \my_vga.SLICE_1 ( .DI0(\my_vga.col_9__N_31[9] ), 
    .D1(\my_vga.n2553 ), .D0(\my_vga.n1571 ), .C0(\col[9] ), 
    .LSR(\my_vga.col_0__N_50 ), .CLK(outglobal_o), .CIN0(\my_vga.n1571 ), 
    .CIN1(\my_vga.n2553 ), .Q0(\col[9] ), .F0(\my_vga.col_9__N_31[9] ), 
    .COUT0(\my_vga.n2553 ));
  my_vga_SLICE_2 \my_vga.SLICE_2 ( .DI0(\my_vga.row_9__N_1[9] ), 
    .D1(\my_vga.n2595 ), .D0(\my_vga.n1533 ), .C0(\row[9] ), 
    .CE(\my_vga.col_0__N_50 ), .LSR(\my_vga.row_0__N_30 ), .CLK(outglobal_o), 
    .CIN0(\my_vga.n1533 ), .CIN1(\my_vga.n2595 ), .Q0(\row[9] ), 
    .F0(\my_vga.row_9__N_1[9] ), .COUT0(\my_vga.n2595 ));
  my_vga_SLICE_3 \my_vga.SLICE_3 ( .DI1(\my_vga.col_9__N_31[8] ), 
    .DI0(\my_vga.col_9__N_31[7] ), .D1(\my_vga.n2550 ), .C1(\col[8] ), 
    .D0(\my_vga.n1569 ), .C0(\col[7] ), .LSR(\my_vga.col_0__N_50 ), 
    .CLK(outglobal_o), .CIN0(\my_vga.n1569 ), .CIN1(\my_vga.n2550 ), 
    .Q0(\col[7] ), .Q1(\col[8] ), .F0(\my_vga.col_9__N_31[7] ), 
    .F1(\my_vga.col_9__N_31[8] ), .COUT1(\my_vga.n1571 ), 
    .COUT0(\my_vga.n2550 ));
  my_vga_SLICE_4 \my_vga.SLICE_4 ( .DI1(\my_vga.row_9__N_1[2] ), 
    .DI0(\my_vga.row_9__N_1[1] ), .D1(\my_vga.n2520 ), .C1(\my_vga.row[2] ), 
    .D0(\my_vga.n1525 ), .C0(\my_vga.row[1] ), .CE(\my_vga.col_0__N_50 ), 
    .LSR(\my_vga.row_0__N_30 ), .CLK(outglobal_o), .CIN0(\my_vga.n1525 ), 
    .CIN1(\my_vga.n2520 ), .Q0(\my_vga.row[1] ), .Q1(\my_vga.row[2] ), 
    .F0(\my_vga.row_9__N_1[1] ), .F1(\my_vga.row_9__N_1[2] ), 
    .COUT1(\my_vga.n1527 ), .COUT0(\my_vga.n2520 ));
  my_vga_SLICE_5 \my_vga.SLICE_5 ( .DI1(\my_vga.col_9__N_31[6] ), 
    .DI0(\my_vga.col_9__N_31[5] ), .D1(\my_vga.n2547 ), .C1(\col[6] ), 
    .D0(\my_vga.n1567 ), .C0(\col[5] ), .LSR(\my_vga.col_0__N_50 ), 
    .CLK(outglobal_o), .CIN0(\my_vga.n1567 ), .CIN1(\my_vga.n2547 ), 
    .Q0(\col[5] ), .Q1(\col[6] ), .F0(\my_vga.col_9__N_31[5] ), 
    .F1(\my_vga.col_9__N_31[6] ), .COUT1(\my_vga.n1569 ), 
    .COUT0(\my_vga.n2547 ));
  my_vga_SLICE_6 \my_vga.SLICE_6 ( .DI1(\my_vga.col_9__N_31[4] ), 
    .DI0(\my_vga.col_9__N_31[3] ), .D1(\my_vga.n2544 ), .C1(\col[4] ), 
    .D0(\my_vga.n1565 ), .C0(\my_vga.col[3]_2 ), .LSR(\my_vga.col_0__N_50 ), 
    .CLK(outglobal_o), .CIN0(\my_vga.n1565 ), .CIN1(\my_vga.n2544 ), 
    .Q0(\my_vga.col[3]_2 ), .Q1(\col[4] ), .F0(\my_vga.col_9__N_31[3] ), 
    .F1(\my_vga.col_9__N_31[4] ), .COUT1(\my_vga.n1567 ), 
    .COUT0(\my_vga.n2544 ));
  my_vga_SLICE_7 \my_vga.SLICE_7 ( .DI1(\my_vga.col_9__N_31[2] ), 
    .DI0(\my_vga.col_9__N_31[1] ), .D1(\my_vga.n2541 ), .C1(\my_vga.col[2]_2 ), 
    .D0(\my_vga.n1563 ), .C0(\col[1] ), .LSR(\my_vga.col_0__N_50 ), 
    .CLK(outglobal_o), .CIN0(\my_vga.n1563 ), .CIN1(\my_vga.n2541 ), 
    .Q0(\col[1] ), .Q1(\my_vga.col[2]_2 ), .F0(\my_vga.col_9__N_31[1] ), 
    .F1(\my_vga.col_9__N_31[2] ), .COUT1(\my_vga.n1565 ), 
    .COUT0(\my_vga.n2541 ));
  my_vga_SLICE_8 \my_vga.SLICE_8 ( .DI1(\my_vga.col_9__N_31[0] ), 
    .D1(\my_vga.n2535 ), .C1(\my_vga.col[0]_2 ), .B1(\valid_test_pad.vcc ), 
    .LSR(\my_vga.col_0__N_50 ), .CLK(outglobal_o), .CIN1(\my_vga.n2535 ), 
    .Q1(\my_vga.col[0]_2 ), .F1(\my_vga.col_9__N_31[0] ), 
    .COUT1(\my_vga.n1563 ), .COUT0(\my_vga.n2535 ));
  my_vga_SLICE_9 \my_vga.SLICE_9 ( .DI1(\my_vga.row_9__N_1[0] ), 
    .D1(\my_vga.n2517 ), .C1(\my_vga.row[0] ), .B1(\valid_test_pad.vcc ), 
    .CE(\my_vga.col_0__N_50 ), .LSR(\my_vga.row_0__N_30 ), .CLK(outglobal_o), 
    .CIN1(\my_vga.n2517 ), .Q1(\my_vga.row[0] ), .F1(\my_vga.row_9__N_1[0] ), 
    .COUT1(\my_vga.n1525 ), .COUT0(\my_vga.n2517 ));
  my_vga_SLICE_10 \my_vga.SLICE_10 ( .DI1(\my_vga.row_9__N_1[8] ), 
    .DI0(\my_vga.row_9__N_1[7] ), .D1(\my_vga.n2538 ), .C1(\row[8] ), 
    .D0(\my_vga.n1531 ), .C0(\row[7] ), .CE(\my_vga.col_0__N_50 ), 
    .LSR(\my_vga.row_0__N_30 ), .CLK(outglobal_o), .CIN0(\my_vga.n1531 ), 
    .CIN1(\my_vga.n2538 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\my_vga.row_9__N_1[7] ), .F1(\my_vga.row_9__N_1[8] ), 
    .COUT1(\my_vga.n1533 ), .COUT0(\my_vga.n2538 ));
  my_vga_SLICE_11 \my_vga.SLICE_11 ( .DI1(\my_vga.row_9__N_1[6] ), 
    .DI0(\my_vga.row_9__N_1[5] ), .D1(\my_vga.n2529 ), .C1(\row[6] ), 
    .D0(\my_vga.n1529 ), .C0(\row[5] ), .CE(\my_vga.col_0__N_50 ), 
    .LSR(\my_vga.row_0__N_30 ), .CLK(outglobal_o), .CIN0(\my_vga.n1529 ), 
    .CIN1(\my_vga.n2529 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\my_vga.row_9__N_1[5] ), .F1(\my_vga.row_9__N_1[6] ), 
    .COUT1(\my_vga.n1531 ), .COUT0(\my_vga.n2529 ));
  my_pattern_gen_piece_drop_clock_SLICE_12 
    \my_pattern_gen.piece_drop_clock.SLICE_12 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[2] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[1] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2556 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n24 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1536 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n25 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1536 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2556 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n25 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n24 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[1] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[2] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1538 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2556 ));
  my_pattern_gen_piece_drop_clock_SLICE_13 
    \my_pattern_gen.piece_drop_clock.SLICE_13 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[18] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[17] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2580 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n8 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1552 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n9 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1552 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2580 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n9 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n8 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[17] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[18] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1554 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2580 ));
  my_pattern_gen_piece_drop_clock_SLICE_14 
    \my_pattern_gen.piece_drop_clock.SLICE_14 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[16] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[15] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2577 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n10 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1550 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n11 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1550 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2577 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n11 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n10 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[15] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[16] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1552 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2577 ));
  my_pattern_gen_piece_drop_clock_SLICE_15 
    \my_pattern_gen.piece_drop_clock.SLICE_15 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[0] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2532 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n26 ), .B1(\valid_test_pad.vcc ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2532 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n26 ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[0] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1536 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2532 ));
  my_pattern_gen_piece_drop_clock_SLICE_16 
    \my_pattern_gen.piece_drop_clock.SLICE_16 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[14] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[13] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2574 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n12 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1548 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n13 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1548 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2574 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n13 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n12 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[13] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[14] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1550 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2574 ));
  my_pattern_gen_piece_drop_clock_SLICE_17 
    \my_pattern_gen.piece_drop_clock.SLICE_17 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[12] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[11] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2571 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n14 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1546 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n15 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1546 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2571 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n15 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n14 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[11] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[12] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1548 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2571 ));
  my_pattern_gen_piece_drop_clock_SLICE_18 
    \my_pattern_gen.piece_drop_clock.SLICE_18 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[10] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[9] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2568 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n16 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1544 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n17 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1544 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2568 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n17 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n16 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[9] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[10] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1546 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2568 ));
  my_pattern_gen_piece_drop_clock_SLICE_19 
    \my_pattern_gen.piece_drop_clock.SLICE_19 ( 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[25] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2592 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1560 ), 
    .C0(\my_pattern_gen.game_clock ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1560 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2592 ), 
    .Q0(\my_pattern_gen.game_clock ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[25] ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2592 ));
  my_pattern_gen_piece_drop_clock_SLICE_20 
    \my_pattern_gen.piece_drop_clock.SLICE_20 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[24] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[23] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2589 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n2 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1558 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n3 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1558 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2589 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n3 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n2 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[23] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[24] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1560 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2589 ));
  my_pattern_gen_piece_drop_clock_SLICE_21 
    \my_pattern_gen.piece_drop_clock.SLICE_21 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[8] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[7] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2565 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n18 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1542 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n19 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1542 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2565 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n19 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n18 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[7] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[8] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1544 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2565 ));
  my_pattern_gen_piece_drop_clock_SLICE_22 
    \my_pattern_gen.piece_drop_clock.SLICE_22 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[6] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[5] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2562 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n20 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1540 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n21 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1540 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2562 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n21 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n20 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[5] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[6] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1542 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2562 ));
  my_pattern_gen_piece_drop_clock_SLICE_23 
    \my_pattern_gen.piece_drop_clock.SLICE_23 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[4] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[3] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2559 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n22 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1538 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n23 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1538 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2559 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n23 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n22 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[3] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[4] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1540 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2559 ));
  my_pattern_gen_piece_drop_clock_SLICE_24 
    \my_pattern_gen.piece_drop_clock.SLICE_24 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[22] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[21] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2586 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n4 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1556 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n5 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1556 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2586 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n5 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n4 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[21] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[22] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1558 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2586 ));
  my_pattern_gen_piece_drop_clock_SLICE_25 
    \my_pattern_gen.piece_drop_clock.SLICE_25 ( 
    .DI1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[20] ), 
    .DI0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[19] ), 
    .D1(\my_pattern_gen.piece_drop_clock.n2583 ), 
    .C1(\my_pattern_gen.piece_drop_clock.n6 ), 
    .D0(\my_pattern_gen.piece_drop_clock.n1554 ), 
    .C0(\my_pattern_gen.piece_drop_clock.n7 ), 
    .CLK(\my_pattern_gen.piece_drop_clock.clk ), 
    .CIN0(\my_pattern_gen.piece_drop_clock.n1554 ), 
    .CIN1(\my_pattern_gen.piece_drop_clock.n2583 ), 
    .Q0(\my_pattern_gen.piece_drop_clock.n7 ), 
    .Q1(\my_pattern_gen.piece_drop_clock.n6 ), 
    .F0(\my_pattern_gen.piece_drop_clock.game_clock_N_72[19] ), 
    .F1(\my_pattern_gen.piece_drop_clock.game_clock_N_72[20] ), 
    .COUT1(\my_pattern_gen.piece_drop_clock.n1556 ), 
    .COUT0(\my_pattern_gen.piece_drop_clock.n2583 ));
  SLICE_26 SLICE_26( .DI1(piece_loc_y_3__N_51), .DI0(piece_loc_y_2__N_52), 
    .D1(\piece_loc_y[3] ), .C1(\piece_loc_y[0] ), .B1(\piece_loc_y[2] ), 
    .A1(\piece_loc_y[1] ), .D0(\piece_loc_y[0] ), .C0(\piece_loc_y[3] ), 
    .B0(\piece_loc_y[1] ), .A0(\piece_loc_y[2] ), 
    .CLK(\my_pattern_gen.game_clock ), .Q0(\piece_loc_y[2] ), 
    .Q1(\piece_loc_y[3] ), .F0(piece_loc_y_2__N_52), .F1(piece_loc_y_3__N_51));
  my_pattern_gen_SLICE_28 \my_pattern_gen.SLICE_28 ( .DI1(piece_loc_y_1__N_53), 
    .DI0(\my_pattern_gen.piece_loc_y_0__N_54 ), .D1(\piece_loc_y[3] ), 
    .C1(\piece_loc_y[0] ), .B1(\piece_loc_y[2] ), .A1(\piece_loc_y[1] ), 
    .D0(\piece_loc_y[0] ), .C0(\piece_loc_y[3] ), .B0(\piece_loc_y[1] ), 
    .A0(\piece_loc_y[2] ), .CLK(\my_pattern_gen.game_clock ), 
    .Q0(\piece_loc_y[0] ), .Q1(\piece_loc_y[1] ), 
    .F0(\my_pattern_gen.piece_loc_y_0__N_54 ), .F1(piece_loc_y_1__N_53));
  SLICE_30 SLICE_30( .D1(\col[6] ), .C1(n183), .B1(\col[4] ), 
    .A1(\piece_loc_y[1] ), .D0(\piece_loc_y[0] ), .C0(\row[4] ), .F0(n183), 
    .F1(n2078));
  SLICE_31 SLICE_31( .D1(\piece_loc_y[3] ), .C1(n189), .B1(n82), .A1(n1963), 
    .D0(n177), .C0(n2078), .B0(\col[5] ), .A0(\col[6] ), .F0(n189), .F1(n1855));
  my_pattern_gen_SLICE_32 \my_pattern_gen.SLICE_32 ( .D1(\col[7] ), 
    .C1(\my_pattern_gen.n4 ), .B1(\col[9] ), .A1(\col[8] ), .D0(\col[5] ), 
    .C0(\col[6] ), .F0(\my_pattern_gen.n4 ), 
    .F1(\my_pattern_gen.rgb_c_5_N_56 ));
  my_pattern_gen_SLICE_33 \my_pattern_gen.SLICE_33 ( 
    .D1(\my_pattern_gen.rgb_c_5_N_56 ), .C1(\my_pattern_gen.rgb_c_0_N_64 ), 
    .B1(valid_test_c), .A1(rgb_c_5_N_55), .D0(\my_pattern_gen.n11 ), 
    .C0(\my_pattern_gen.n12_adj_76 ), .B0(\col[7] ), 
    .A0(\my_pattern_gen.rgb_c_5_N_56 ), .F0(\my_pattern_gen.rgb_c_0_N_64 ), 
    .F1(rgb_c_1));
  my_pattern_gen_SLICE_34 \my_pattern_gen.SLICE_34 ( 
    .D1(\my_pattern_gen.n876 ), .C1(\my_pattern_gen.n9 ), 
    .B1(\piece_loc_y[0] ), .A1(\row[4] ), .D0(\piece_loc_y[1] ), .C0(\row[5] ), 
    .F0(\my_pattern_gen.n9 ), .F1(\my_pattern_gen.n12 ));
  my_pattern_gen_SLICE_35 \my_pattern_gen.SLICE_35 ( 
    .D1(\my_pattern_gen.n876 ), .C1(\my_pattern_gen.n8_adj_77 ), 
    .B1(\my_pattern_gen.n12 ), .A1(\my_pattern_gen.n8_c ), .D0(\col[5] ), 
    .C0(\col[6] ), .B0(\col[7] ), .F0(\my_pattern_gen.n8_adj_77 ), 
    .F1(\my_pattern_gen.n11 ));
  my_pattern_gen_SLICE_36 \my_pattern_gen.SLICE_36 ( .D1(n1851), .C1(n897), 
    .B1(\col[7] ), .A1(\col[4] ), .D0(\row[7] ), .C0(\row[6] ), .B0(\row[5] ), 
    .F0(n897), .F1(\my_pattern_gen.n53 ));
  my_pattern_gen_SLICE_37 \my_pattern_gen.SLICE_37 ( .D1(\my_vga.row[2] ), 
    .C1(\my_vga.row[3] ), .B1(\row[4] ), .A1(\my_vga.row[1] ), 
    .D0(\my_pattern_gen.n4_adj_78 ), .C0(\my_pattern_gen.n53 ), .B0(\col[4] ), 
    .A0(\row[4] ), .F0(\my_pattern_gen.n45 ), .F1(\my_vga.vsync_c_N_68 ));
  my_vga_SLICE_38 \my_vga.SLICE_38 ( .D1(\col[7] ), .C1(\my_vga.n1983 ), 
    .B1(\col[9] ), .A1(\my_vga.n1873 ), .D0(\col[5] ), .C0(\col[8] ), 
    .F0(\my_vga.n1983 ), .F1(\my_vga.col_0__N_50 ));
  my_vga_SLICE_40 \my_vga.SLICE_40 ( .D1(\my_pattern_gen.rgb_c_5_N_56 ), 
    .C1(\row[8] ), .B1(\row[9] ), .D0(\row[8] ), .C0(\row[9] ), 
    .F0(rgb_c_5_N_55), .F1(\my_pattern_gen.rgb_c_0_N_65 ));
  my_vga_SLICE_42 \my_vga.SLICE_42 ( .D1(\row[8] ), .C1(\my_vga.n8_c ), 
    .B1(\row[9] ), .A1(\row[5] ), .D0(\row[7] ), .C0(n82), .B0(\row[6] ), 
    .F0(\my_vga.n8_c ), .F1(n1277));
  my_vga_SLICE_43 \my_vga.SLICE_43 ( .D1(\my_vga.row[0] ), .C1(\my_vga.n84 ), 
    .B1(\row[4] ), .A1(\my_vga.row[3] ), .D0(\my_vga.row[2] ), 
    .C0(\my_vga.row[1] ), .F0(\my_vga.n84 ), .F1(n82));
  my_vga_SLICE_44 \my_vga.SLICE_44 ( .D1(\row[6] ), .C1(\row[5] ), 
    .D0(\row[7] ), .C0(\row[8] ), .B0(\row[5] ), .A0(\row[6] ), 
    .F0(\my_vga.vsync_c_N_67 ), .F1(\my_pattern_gen.n691 ));
  my_vga_SLICE_45 \my_vga.SLICE_45 ( .D1(\row[9] ), 
    .C1(\my_vga.valid_test_c_N_71 ), .B1(\col[9] ), 
    .A1(\my_vga.valid_test_c_N_70 ), .D0(\my_vga.vsync_c_N_67 ), .B0(n82), 
    .F0(\my_vga.valid_test_c_N_71 ), .F1(valid_test_c));
  my_vga_SLICE_47 \my_vga.SLICE_47 ( .D1(\my_vga.vsync_c_N_68 ), 
    .C1(\my_vga.vsync_c_N_69 ), .B1(\my_vga.vsync_c_N_67 ), .A1(\row[9] ), 
    .D0(n897), .C0(\my_vga.row[2] ), .B0(\row[4] ), .A0(\my_vga.row[3] ), 
    .F0(\my_vga.vsync_c_N_69 ), .F1(vsync_c));
  my_vga_SLICE_50 \my_vga.SLICE_50 ( .D1(\col[7] ), .C1(\my_vga.hsync_c_N_66 ), 
    .B1(\col[9] ), .A1(\col[8] ), .D0(\col[4] ), .C0(\col[5] ), .B0(\col[6] ), 
    .F0(\my_vga.hsync_c_N_66 ), .F1(hsync_c));
  my_pattern_gen_SLICE_53 \my_pattern_gen.SLICE_53 ( 
    .D1(\my_pattern_gen.n1331 ), .C1(\my_pattern_gen.n218 ), .B1(n1277), 
    .A1(\my_pattern_gen.n14 ), .D0(\my_pattern_gen.n213[3] ), 
    .C0(\my_pattern_gen.n6_adj_73 ), .B0(\row[7] ), .F0(\my_pattern_gen.n218 ), 
    .F1(\my_pattern_gen.n12_adj_76 ));
  my_vga_SLICE_54 \my_vga.SLICE_54 ( .D0(\col[5] ), .C0(\my_vga.n1873 ), 
    .B0(\col[7] ), .A0(\col[8] ), .F0(\my_vga.valid_test_c_N_70 ));
  my_vga_SLICE_55 \my_vga.SLICE_55 ( .D1(\my_vga.col[2]_2 ), .C1(n8), 
    .B1(\my_vga.col[3]_2 ), .A1(\my_vga.col[0]_2 ), .D0(\col[1] ), 
    .C0(\col[4] ), .B0(\col[6] ), .F0(n8), .F1(\my_vga.n1873 ));
  my_pattern_gen_SLICE_57 \my_pattern_gen.SLICE_57 ( 
    .D0(\my_pattern_gen.rgb_c_0_N_64 ), .C0(\my_pattern_gen.rgb_c_0_N_63 ), 
    .B0(valid_test_c), .A0(\my_pattern_gen.rgb_c_0_N_65 ), .F0(rgb_c_0));
  my_vga_SLICE_58 \my_vga.SLICE_58 ( .D1(\my_vga.n7 ), .C1(\my_vga.n80 ), 
    .B1(\my_vga.row[0] ), .A1(\my_vga.n8_adj_81 ), .D0(\my_vga.row[2] ), 
    .C0(\my_vga.row[3] ), .F0(\my_vga.n80 ), .F1(\my_vga.row_0__N_30 ));
  my_vga_SLICE_60 \my_vga.SLICE_60 ( .D1(\row[4] ), .C1(n1985), .B1(\row[8] ), 
    .A1(\my_vga.row[1] ), .D0(\row[7] ), .C0(\row[6] ), .B0(\row[5] ), 
    .F0(n1985), .F1(\my_vga.n8_adj_81 ));
  SLICE_62 SLICE_62( .D1(\piece_loc_y[0] ), .C1(\piece_loc_y[2] ), 
    .B1(\piece_loc_y[1] ), .D0(\piece_loc_y[2] ), .C0(\piece_loc_y[1] ), 
    .B0(\row[5] ), .F0(n1963), .F1(\my_pattern_gen.n213[2] ));
  SLICE_64 SLICE_64( .D1(\row[4] ), .C1(\piece_loc_y[0] ), .B1(\col[4] ), 
    .A1(\piece_loc_y[1] ), .D0(\piece_loc_y[0] ), .C0(\row[4] ), .B0(\row[9] ), 
    .F0(n1957), .F1(n177));
  SLICE_65 SLICE_65( .D1(\my_pattern_gen.rgb_c_5_N_56 ), .C1(rgb_c_5_N_57), 
    .B1(valid_test_c), .A1(rgb_c_5_N_55), .D0(n1957), .C0(n1855), .B0(n1985), 
    .A0(\col[7] ), .F0(rgb_c_5_N_57), .F1(rgb_c_5));
  my_pattern_gen_SLICE_66 \my_pattern_gen.SLICE_66 ( 
    .D1(\my_pattern_gen.n691 ), .C1(\my_pattern_gen.n1967 ), 
    .B1(\my_pattern_gen.n1868 ), .A1(\col[5] ), .D0(\row[4] ), .C0(\col[4] ), 
    .F0(\my_pattern_gen.n1967 ), .F1(\my_pattern_gen.n2085 ));
  my_pattern_gen_SLICE_68 \my_pattern_gen.SLICE_68 ( .D1(\my_pattern_gen.n39 ), 
    .C1(\my_pattern_gen.n6 ), .B1(\col[6] ), .D0(\my_pattern_gen.n263[3] ), 
    .C0(\my_pattern_gen.n1967 ), .B0(\col[5] ), .A0(n897), 
    .F0(\my_pattern_gen.n6 ), .F1(\my_pattern_gen.n7 ));
  my_pattern_gen_SLICE_69 \my_pattern_gen.SLICE_69 ( .D1(\col[4] ), 
    .C1(\my_pattern_gen.n263[3] ), .B1(\col[5] ), .A1(n897), .C0(\row[7] ), 
    .B0(\row[5] ), .A0(\row[6] ), .F0(\my_pattern_gen.n263[3] ), 
    .F1(\my_pattern_gen.n42 ));
  my_pattern_gen_SLICE_71 \my_pattern_gen.SLICE_71 ( 
    .D1(\my_pattern_gen.n213[2] ), .C1(\my_pattern_gen.n1335 ), .B1(\row[6] ), 
    .D0(\row[4] ), .C0(\piece_loc_y[0] ), .B0(\row[5] ), .A0(\piece_loc_y[1] ), 
    .F0(\my_pattern_gen.n1335 ), .F1(\my_pattern_gen.n6_adj_73 ));
  my_pattern_gen_SLICE_73 \my_pattern_gen.SLICE_73 ( .D1(n897), 
    .C1(\my_pattern_gen.n1871 ), .B1(\row[4] ), .A1(\col[4] ), .D0(\row[7] ), 
    .C0(\row[6] ), .F0(\my_pattern_gen.n1871 ), .F1(\my_pattern_gen.n39 ));
  my_pattern_gen_SLICE_74 \my_pattern_gen.SLICE_74 ( .D1(\piece_loc_y[3] ), 
    .C1(\piece_loc_y[2] ), .B1(\piece_loc_y[0] ), .A1(\piece_loc_y[1] ), 
    .D0(\piece_loc_y[2] ), .C0(\piece_loc_y[3] ), .B0(\piece_loc_y[1] ), 
    .A0(\piece_loc_y[0] ), .F0(\my_pattern_gen.n213[3] ), 
    .F1(\my_pattern_gen.collision ));
  my_pattern_gen_SLICE_76 \my_pattern_gen.SLICE_76 ( 
    .D1(\my_pattern_gen.rgb_c_0_N_65 ), .C1(\my_pattern_gen.rgb_c_4_N_58 ), 
    .B1(valid_test_c), .A1(\my_pattern_gen.rgb_c_0_N_64 ), 
    .D0(\my_pattern_gen.collision ), .C0(\my_pattern_gen.n2085 ), 
    .B0(\my_pattern_gen.n7 ), .A0(\col[7] ), 
    .F0(\my_pattern_gen.rgb_c_4_N_58 ), .F1(rgb_c_4));
  my_pattern_gen_SLICE_80 \my_pattern_gen.SLICE_80 ( .D1(\col[4] ), 
    .C1(\my_pattern_gen.n2429 ), .B1(\col[6] ), .A1(\col[5] ), .D0(\row[4] ), 
    .C0(\piece_loc_y[0] ), .F0(\my_pattern_gen.n2429 ), 
    .F1(\my_pattern_gen.n14 ));
  my_pattern_gen_SLICE_82 \my_pattern_gen.SLICE_82 ( .D1(\piece_loc_y[2] ), 
    .C1(\my_pattern_gen.n4_adj_74 ), .B1(\row[6] ), .D0(\piece_loc_y[0] ), 
    .C0(\row[4] ), .B0(\piece_loc_y[1] ), .A0(\row[5] ), 
    .F0(\my_pattern_gen.n4_adj_74 ), .F1(\my_pattern_gen.n6_adj_75 ));
  my_pattern_gen_SLICE_84 \my_pattern_gen.SLICE_84 ( .D1(\row[7] ), 
    .C1(\col[6] ), .D0(\my_pattern_gen.n4 ), .C0(\my_pattern_gen.n6_adj_75 ), 
    .B0(\row[7] ), .A0(\piece_loc_y[3] ), .F0(\my_pattern_gen.n8_c ), 
    .F1(\my_pattern_gen.n1868 ));
  my_pattern_gen_SLICE_87 \my_pattern_gen.SLICE_87 ( .D1(\my_pattern_gen.n45 ), 
    .C1(\my_pattern_gen.n48 ), .B1(\col[5] ), .A1(\col[7] ), 
    .D0(\my_pattern_gen.n39 ), .C0(\my_pattern_gen.n42 ), .B0(\col[6] ), 
    .F0(\my_pattern_gen.n48 ), .F1(\my_pattern_gen.rgb_c_0_N_63 ));
  my_pattern_gen_SLICE_88 \my_pattern_gen.SLICE_88 ( .D1(\col[7] ), .C1(n1851), 
    .D0(\row[5] ), .C0(\row[6] ), .B0(\row[7] ), .A0(\col[6] ), .F0(n1851), 
    .F1(\my_pattern_gen.n4_adj_78 ));
  my_vga_SLICE_94 \my_vga.SLICE_94 ( .D0(\row[9] ), .C0(\my_vga.col_0__N_50 ), 
    .F0(\my_vga.n7 ));
  my_pattern_gen_SLICE_98 \my_pattern_gen.SLICE_98 ( .D1(\col[6] ), 
    .C1(\col[5] ), .D0(\col[5] ), .C0(\col[6] ), .F0(\my_pattern_gen.n876 ), 
    .F1(\my_pattern_gen.n1331 ));
  valid_test_pad_SLICE_105 \valid_test_pad.SLICE_105 ( 
    .F0(\valid_test_pad.vcc ));
  my_pattern_gen_piece_drop_clock_osc \my_pattern_gen.piece_drop_clock.osc ( 
    .CLKHFPU(\valid_test_pad.vcc ), .CLKHFEN(\valid_test_pad.vcc ), 
    .CLKHF(\my_pattern_gen.piece_drop_clock.clk ));
  my_pll_lscc_pll_inst_u_PLL_B \my_pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), .FEEDBACK(\my_pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(\valid_test_pad.vcc ), 
    .INTFBOUT(\my_pll.lscc_pll_inst.feedback_w ), .OUTCORE(clk_test_c), 
    .OUTGLOBAL(outglobal_o));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  valid_test valid_test_I( .PADDO(valid_test_c), .valid_test(valid_test));
  clk_test clk_test_I( .PADDO(clk_test_c), .clk_test(clk_test));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_0), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_5), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
endmodule

module my_vga_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \my_vga/row_temp_96_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \my_vga/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module my_vga_SLICE_1 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \my_vga/col_temp_95_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module my_vga_SLICE_2 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \my_vga/row_temp_96_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \my_vga/col_temp_95_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_vga/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \my_vga/row_temp_96_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \my_vga/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \my_vga/col_temp_95_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_vga/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \my_vga/col_temp_95_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_vga/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \my_vga/col_temp_95_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_vga/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_8 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \my_vga/col_temp_95_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_vga/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_9 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \my_vga/row_temp_96_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_vga/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \my_vga/row_temp_96_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \my_vga/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_vga_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \my_vga/row_temp_96_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_vga/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \my_vga/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_12 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_13 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_19 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i18 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_14 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i16 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i17 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_15 ( input DI1, D1, C1, B1, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_16 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i14 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i15 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_17 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i12 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i13 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_18 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_19 ( input DI0, D1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_27 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/game_clock_I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_20 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_25 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i25 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_21 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_22 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i6 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i7 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_23 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_24 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_23 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module my_pattern_gen_piece_drop_clock_SLICE_25 ( input DI1, DI0, D1, C1, D0, 
    C0, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \my_pattern_gen/piece_drop_clock/counter_97_add_4_21 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \my_pattern_gen/piece_drop_clock/counter_97__i21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i580_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 i581_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \my_pattern_gen/piece_loc_y_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_loc_y_2__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x26AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_28 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 i28_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \my_pattern_gen/i1585_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \my_pattern_gen/piece_loc_y_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \my_pattern_gen/piece_loc_y_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x3A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x605F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_30 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40004 i1573_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \my_pattern_gen/i1_4_lut_4_lut_4_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_31 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40006 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i225_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_32 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40008 \my_pattern_gen/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \my_pattern_gen/i187_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_33 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40010 \my_pattern_gen/rgb_c_1_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \my_pattern_gen/i1_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_34 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40012 \my_pattern_gen/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \my_pattern_gen/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x4BD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_35 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40014 \my_pattern_gen/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \my_pattern_gen/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x8228") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_36 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40016 \my_pattern_gen/i75_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \my_pattern_gen/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_37 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40018 \my_vga/i110_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 \my_pattern_gen/i1_4_lut_adj_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_38 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40020 \my_vga/i1646_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \my_vga/i1484_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_40 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40022 \my_pattern_gen/i1482_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \my_vga/i895_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_42 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40023 \my_vga/i911_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \my_vga/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_43 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40025 \my_vga/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \my_vga/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_44 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \my_pattern_gen/i893_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \my_vga/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_45 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \my_vga/row_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \my_vga/i1_2_lut_adj_26 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x0007") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_47 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 \my_vga/vsync_c_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \my_vga/i1474_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_50 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \my_vga/col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \my_vga/i28_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40035 \my_pattern_gen/i5_4_lut_adj_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \my_pattern_gen/LessThan_13_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_54 ( input D0, C0, B0, A0, output F0 );

  lut40037 \my_vga/i945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40038 \my_vga/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \my_pattern_gen/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_57 ( input D0, C0, B0, A0, output F0 );

  lut40040 \my_pattern_gen/rgb_c_0_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_58 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40041 \my_vga/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \my_vga/i1_2_lut_adj_27 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_60 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40042 \my_vga/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 i1486_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_62 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \my_pattern_gen/i160_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 i1464_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40045 i224_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 i1458_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x5485") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 \my_pattern_gen/rgb_c_5_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 i4_4_lut_adj_29( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x00C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_66 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40049 \my_pattern_gen/i1576_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \my_pattern_gen/i1468_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_68 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40051 \my_pattern_gen/Mux_32_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \my_pattern_gen/Mux_32_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_69 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40053 \my_pattern_gen/i74_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \my_pattern_gen/i919_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_71 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40055 \my_pattern_gen/LessThan_13_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \my_pattern_gen/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xD848") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_73 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40057 \my_pattern_gen/i77_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \my_pattern_gen/i1_2_lut_adj_25 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40058 \my_pattern_gen/my_bottom_check/piece_loc_y_2__I_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40059 \my_pattern_gen/i167_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x7800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40060 \my_pattern_gen/rgb_c_4_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \my_pattern_gen/i933_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_80 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \my_pattern_gen.Mux_22_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \my_pattern_gen/i1_rep_51_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xAA96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_82 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40064 \my_pattern_gen/LessThan_11_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \my_pattern_gen/LessThan_11_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xB2BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_84 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \my_pattern_gen/i1_2_lut_adj_21 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \my_pattern_gen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40068 \my_pattern_gen/i1_4_lut_adj_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \my_pattern_gen/i76_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_88 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \my_pattern_gen/i1_2_lut_adj_22 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 i1_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_vga_SLICE_94 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40072 \my_vga/i1_2_lut_adj_28 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_SLICE_98 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40027 \my_pattern_gen/i964_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \my_pattern_gen/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module valid_test_pad_SLICE_105 ( output F0 );
  wire   GNDI;

  lut40073 \valid_test_pad.vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pattern_gen_piece_drop_clock_osc ( input CLKHFPU, CLKHFEN, output 
    CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \my_pattern_gen/piece_drop_clock/osc ( .CLKHFPU(CLKHFPU), 
    .CLKHFEN(CLKHFEN), .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), 
    .TRIM5(GNDI), .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), 
    .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module my_pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \my_pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module valid_test ( input PADDO, output valid_test );
  wire   VCCI;

  BB_B_B \valid_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(valid_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => valid_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_test ( input PADDO, output clk_test );
  wire   VCCI;

  BB_B_B \clk_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(clk_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => clk_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule
