# ğŸ§  Zybo Z7-20 Edge AI í†µí•© êµìœ¡ ì›Œí¬ë¶ â€“ 2ì£¼ì°¨  
## Verilog IP ì„¤ê³„ ë° AXI Slave ì¸í„°í˜ì´ìŠ¤ ì‹¤ìŠµ

---

## ğŸ¯ í•™ìŠµ ëª©í‘œ
- FPGA ë‚´ë¶€ì— ì‚¬ìš©ì ì •ì˜ Verilog IPë¥¼ ìƒì„±í•˜ê³  AXI4-Lite ì¸í„°í˜ì´ìŠ¤ë¡œ Zynq PSì™€ í†µì‹ í•œë‹¤.  
- PSì—ì„œ ë ˆì§€ìŠ¤í„°ë¥¼ ì½ê³  ì“°ëŠ” ë°©ë²•ì„ ìµíˆê³ , ê¸°ë³¸ ì—°ì‚°(ALU)ì„ ìˆ˜í–‰í•´ë³¸ë‹¤.  
- Vivadoì˜ IP Packagerë¥¼ í™œìš©í•˜ì—¬ ì‚¬ìš©ì IPë¥¼ Block Designì— ì¶”ê°€í•œë‹¤.

---

## ğŸ§© 1. ì¤€ë¹„ ì‚¬í•­

| í•­ëª© | ë‚´ìš© |
|------|------|
| ë³´ë“œ | Zybo Z7-20 |
| íˆ´ | Vivado + Vitis (2022.2 ì´ìƒ) |
| í”„ë¡œì íŠ¸ | `Zybo_AXI_Slave` |
| ì£¼ìš” í•™ìŠµ í¬ì¸íŠ¸ | Verilog IP ìƒì„±, AXI ì¸í„°í˜ì´ìŠ¤ êµ¬ì¡°, Register Mapping |

---

## ğŸ§± 2. AXI4-Lite êµ¬ì¡° ìš”ì•½

AXI4-LiteëŠ” ARM Cortex-A9(PS)ì™€ ì‚¬ìš©ì IP(PL) ê°„ **ì €ì† ì œì–´ìš© ë²„ìŠ¤**ì…ë‹ˆë‹¤.  
- **ì£¼ì†Œ ê³µê°„ ê¸°ë°˜ í†µì‹ ** (PSê°€ 32bit ë ˆì§€ìŠ¤í„° ì£¼ì†Œë¡œ ì ‘ê·¼)  
- **ë°ì´í„° í­:** 32bit  
- **ë‹¨ì¼ ì „ì†¡ êµ¬ì¡°** (burst ì—†ìŒ)

| ì±„ë„ | ì—­í•  |
|------|------|
| AW | Address Write |
| W | Data Write |
| B | Write Response |
| AR | Address Read |
| R | Data Read |

---

## ğŸ§  3. Vivado IP Template ìƒì„±

1. **Vivado ì‹¤í–‰ â†’ Tools â†’ Create and Package New IP**
2. ì„ íƒ  
   - **Create a new AXI4 peripheral**  
   - Name: `my_axi_alu`  
   - Location: í”„ë¡œì íŠ¸ ê²½ë¡œ ë‚´ `ip_repo` í´ë”
3. Interface  
   - Bus Interface: **S_AXI (AXI4-Lite)**  
   - Number of Registers: **4ê°œ** (a, b, opcode, result)
4. Finish â†’ Verilog Template ìë™ ìƒì„±

---

## ğŸ§¾ 4. Verilog ì½”ë“œ ìˆ˜ì •

`my_axi_alu_v1_0_S00_AXI.v` íŒŒì¼ì˜ `user logic` ë¶€ë¶„ì„ ì•„ë˜ì²˜ëŸ¼ ìˆ˜ì •í•©ë‹ˆë‹¤.

```verilog
//---------------------------------------------------------
// User Logic : Simple 8-bit ALU (AXI4-Lite Control)
//---------------------------------------------------------
reg [7:0] reg_a, reg_b, reg_opcode;
reg [15:0] reg_result;

always @(posedge S_AXI_ACLK) begin
  if (!S_AXI_ARESETN) begin
    reg_a <= 0;
    reg_b <= 0;
    reg_opcode <= 0;
    reg_result <= 0;
  end else begin
    // Write registers
    if (slv_reg_wren) begin
      case (axi_awaddr[3:2])
        2'b00: reg_a <= S_AXI_WDATA[7:0];
        2'b01: reg_b <= S_AXI_WDATA[7:0];
        2'b10: reg_opcode <= S_AXI_WDATA[2:0];
      endcase
    end

    // Simple ALU logic
    case (reg_opcode)
      3'b000: reg_result <= reg_a + reg_b;
      3'b001: reg_result <= reg_a - reg_b;
      3'b010: reg_result <= reg_a & reg_b;
      3'b011: reg_result <= reg_a | reg_b;
      3'b100: reg_result <= reg_a ^ reg_b;
      default: reg_result <= 16'h0000;
    endcase
  end
end

// Read registers
always @(*) begin
  case (axi_araddr[3:2])
    2'b00: reg_data_out = {24'd0, reg_a};
    2'b01: reg_data_out = {24'd0, reg_b};
    2'b10: reg_data_out = {29'd0, reg_opcode};
    2'b11: reg_data_out = {16'd0, reg_result};
    default: reg_data_out = 0;
  endcase
end
```

âœ… ì´ ì½”ë“œë¡œ PSì—ì„œ

REG0 = ì…ë ¥ A

REG1 = ì…ë ¥ B

REG2 = ì—°ì‚° ì½”ë“œ (opcode)

REG3 = ê²°ê³¼ ê°’

ì„ AXI ì£¼ì†Œ ê³µê°„ì—ì„œ ì§ì ‘ ì œì–´í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

âš™ï¸ 5. IP Packager ë“±ë¡ ë° Vivado Block Design í†µí•©

Tools â†’ Create and Package New IP â†’ Package IP

Repository ìœ„ì¹˜ë¥¼ ip_repo ë¡œ ì„¤ì •

Vivado â†’ Project Settings â†’ IP Repository ê²½ë¡œì— ip_repo ì¶”ê°€

Block Design ì—´ê¸° â†’ Add IP â†’ my_axi_alu ì¶”ê°€

S_AXI â†’ PSì˜ M_AXI_GP0 ì—°ê²°

aclk â†’ PSì˜ FCLK_CLK0, aresetn â†’ Processor System Resetì˜ peripheral_aresetn ì—°ê²°

Address Editor â†’ ìë™ ì£¼ì†Œ í• ë‹¹ í™•ì¸ (ì˜ˆ: 0x43C0_0000)

LED ì¶œë ¥ì„ ì¶”ê°€í•˜ë ¤ë©´ result[3:0]ì„ External ë¡œ Export í›„ LED í•€ ë§¤í•‘ (ì„ íƒ)

ğŸ§° 6. Bitstream ìƒì„± ë° XSA ë‚´ë³´ë‚´ê¸°

Validate Design

Generate HDL Wrapper

Run Synthesis â†’ Implementation â†’ Generate Bitstream

Export Hardware (Include Bitstream) â†’ my_axi_alu.xsa

ğŸ’» 7. Vitisì—ì„œ ì œì–´ ì½”ë“œ ì‘ì„±

main.c íŒŒì¼:

#include "xil_io.h"
#include "xparameters.h"
#include "xil_printf.h"
#include "sleep.h"

#define ALU_BASE XPAR_MY_AXI_ALU_0_S00_AXI_BASEADDR

int main() {
    u32 a = 5, b = 3, opcode, result;
    xil_printf("Zybo Z7-20 AXI ALU test start\r\n");

    for (opcode = 0; opcode < 5; opcode++) {
        Xil_Out32(ALU_BASE + 0x0, a);
        Xil_Out32(ALU_BASE + 0x4, b);
        Xil_Out32(ALU_BASE + 0x8, opcode);
        result = Xil_In32(ALU_BASE + 0xC);
        xil_printf("a=%d, b=%d, opcode=%d â†’ result=%d\r\n", a, b, opcode, result);
        sleep(1);
    }

    xil_printf("Test done.\r\n");
    return 0;
}


âœ… ì½˜ì†” ì¶œë ¥ ì˜ˆì‹œ:

Zybo Z7-20 AXI ALU test start
a=5, b=3, opcode=0 â†’ result=8
a=5, b=3, opcode=1 â†’ result=2
a=5, b=3, opcode=2 â†’ result=1
a=5, b=3, opcode=3 â†’ result=7
a=5, b=3, opcode=4 â†’ result=6
Test done.

ğŸ§© 8. ê²€ì¦ í¬ì¸íŠ¸ ì²´í¬ë¦¬ìŠ¤íŠ¸
í•­ëª©	í™•ì¸
[ ] PS â†’ AXI â†’ my_axi_alu ì—°ê²° ì™„ë£Œ	
[ ] Address Editor ì— ë² ì´ìŠ¤ ì£¼ì†Œ ë“±ë¡ë¨	
[ ] IPì˜ ë ˆì§€ìŠ¤í„° 4ê°œ ì •ìƒ ë™ì‘	
[ ] Vitis ì½˜ì†”ì—ì„œ ì—°ì‚° ê²°ê³¼ í™•ì¸ ê°€ëŠ¥	
[ ] Reset í›„ ë‹¤ì‹œ ì ‘ê·¼ ì‹œ ì •ìƒ	
ğŸš€ 9. í™•ì¥ ì•„ì´ë””ì–´

ë²„ì „ 2 ì‹¤ìŠµ: LED ë˜ëŠ” 7-Segmentì— ê²°ê³¼ê°’ í‘œì‹œ

ë²„ì „ 3 ì‹¤ìŠµ: UART í†µí•´ a, b, opcode ì…ë ¥ ë°›ì•„ì„œ ì‹¤ì‹œê°„ ì—°ì‚°

ë²„ì „ 4 ì‹¤ìŠµ: PSì—ì„œ DMAë¥¼ í†µí•´ ëŒ€ëŸ‰ì˜ ë°ì´í„° ì—°ì‚° (HLSì™€ ì—°ê³„ ì˜ˆì •)

### ğŸ“‚ ê²°ê³¼ë¬¼ ì •ë¦¬ (Git êµ¬ì¡° ì˜ˆì‹œ)
```
ZyboAI/
â””â”€â”€ week02_axi_slave/
    â”œâ”€â”€ vivado_project/
    â”‚   â”œâ”€â”€ ip_repo/my_axi_alu/
    â”‚   â””â”€â”€ design_1/
    â”œâ”€â”€ vitis_app/
    â”‚   â”œâ”€â”€ src/main.c
    â”‚   â””â”€â”€ system/platform/
    â””â”€â”€ README.md
```

### âœ… ë‹¤ìŒ ì£¼ì°¨(3ì£¼ì°¨):
   * Vivado HLSë¥¼ ì´ìš©í•œ Conv2D / Sobel í•„í„° ê°€ì†ê¸° ì„¤ê³„ë¡œ í™•ì¥í•©ë‹ˆë‹¤.
   * HLS IPë¥¼ AXI Stream + DMA ë°©ì‹ìœ¼ë¡œ ì—°ê²°í•˜ê³ , PSì—ì„œ ê°€ì†ê¸° ì œì–´ë¥¼ ì‹¤ìŠµí•©ë‹ˆë‹¤.

### ì‚¬ìš© ì•ˆë‚´ (ìš”ì•½)
   1. Vivado ì—´ê³  create_alu_project.tclì„ ì†ŒìŠ¤í•˜ì„¸ìš”.
      * Vivado Tcl ì½˜ì†” â†’  source /full/path/to/create_alu_project.tcl
      * í”„ë¡œì íŠ¸/BD ìƒì„±, PS7 ì„¤ì •, proc_sys_reset, (IP repoì— ìˆì„ ê²½ìš°) my_axi_alu ìë™ ì—°ê²°, ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„±, XSAê¹Œì§€ ìë™ ì§„í–‰ë©ë‹ˆë‹¤.
      * my_axi_alu IPê°€ ì•„ì§ íŒ¨í‚¤ì§€ë˜ì§€ ì•Šì•˜ë‹¤ë©´, ìŠ¤í¬ë¦½íŠ¸ê°€ ê·¸ ìƒíƒœë¡œ ë„˜ì–´ê°€ë©° ì•ˆë‚´ ë©”ì‹œì§€ë¥¼ ì¶œë ¥í•©ë‹ˆë‹¤. (ë‚˜ì¤‘ì— ip_repoì— IP ì¶”ê°€ í›„ ë‹¤ì‹œ ë°°ì„ /ì£¼ì†Œ í• ë‹¹ ë¶€ë¶„ë§Œ ì¬ì‹¤í–‰í•˜ë©´ ë©ë‹ˆë‹¤.)
   2. Vitisì—ì„œ ë°©ê¸ˆ ìƒì„±ëœ XSAë¥¼ Platformìœ¼ë¡œ ì‚¬ìš©í•œ ë’¤, main.cë¥¼ ì•±ì— ë„£ê³  ë¹Œë“œ â†’ Program Device í•˜ë©´ ë©ë‹ˆë‹¤.
      * ë² ì´ìŠ¤ ì£¼ì†ŒëŠ” ìë™ ìƒì„±ëœ xparameters.hì˜ XPAR_MY_AXI_ALU_0_S00_AXI_BASEADDRë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤(ìŠ¤í¬ë¦½íŠ¸ì—ë„ ì•ˆì „ì¥ì¹˜ í¬í•¨).
