Loading plugins phase: Elapsed time ==> 0s.208ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -d CY8C4248LQI-BL583 -s C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.454ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.114ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CyberPong.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -dcpsoc3 CyberPong.v -verilog
======================================================================

======================================================================
Compiling:  CyberPong.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -dcpsoc3 CyberPong.v -verilog
======================================================================

======================================================================
Compiling:  CyberPong.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -dcpsoc3 -verilog CyberPong.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jan 14 17:37:00 2022


======================================================================
Compiling:  CyberPong.v
Program  :   vpp
Options  :    -yv2 -q10 CyberPong.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jan 14 17:37:00 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanController_v4_10\B_FanController_v4_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanTach_v4_10\B_FanTach_v4_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CyberPong.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CyberPong.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -dcpsoc3 -verilog CyberPong.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jan 14 17:37:01 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\codegentemp\CyberPong.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\codegentemp\CyberPong.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanController_v4_10\B_FanController_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanTach_v4_10\B_FanTach_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
tovif:  CyberPong.v:  Warning: (W5120) Attempt to connect scalar net 'f0_data_ready' with a formal 'f0_bus_stat' of size 2. Some bits of the formal 'f0_bus_stat' will be left unconnected.
tovif:  CyberPong.v:  Warning: (W5120) Attempt to connect scalar net 'f0_data_ready' with a formal 'f0_bus_stat' of size 2. Some bits of the formal 'f0_bus_stat' will be left unconnected.

tovif:  No errors.  2 warnings.


======================================================================
Compiling:  CyberPong.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -dcpsoc3 -verilog CyberPong.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jan 14 17:37:01 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\codegentemp\CyberPong.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\codegentemp\CyberPong.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanController_v4_10\B_FanController_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_FanTach_v4_10\B_FanTach_v4_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_189
	Net_190
	Net_191
	Net_192
	Net_193
	Net_194
	Net_195
	Net_198
	Net_199
	Net_206
	\FanController:tach_bus_14\
	\FanController:wtch15\
	\FanController:tach_bus_13\
	\FanController:wtch14\
	\FanController:tach_bus_12\
	\FanController:wtch13\
	\FanController:tach_bus_15\
	\FanController:wtch16\
	\FanController:tach_bus_10\
	\FanController:wtch11\
	\FanController:tach_bus_9\
	\FanController:wtch10\
	\FanController:tach_bus_8\
	\FanController:wtch9\
	\FanController:tach_bus_11\
	\FanController:wtch12\
	\FanController:tach_bus_6\
	\FanController:wtch7\
	\FanController:tach_bus_5\
	\FanController:wtch6\
	\FanController:tach_bus_4\
	\FanController:wtch5\
	\FanController:tach_bus_7\
	\FanController:wtch8\
	\FanController:B_FanCtrl:enable\
	\FanController:B_FanCtrl:override\
	\FanController:alrt\
	\FanController:alert_mask_0\
	\FanController:alert_mask_1\
	\FanController:alert_mask_2\
	\FanController:alert_mask_3\
	\FanController:alert_mask_4\
	\FanController:alert_mask_5\
	\FanController:alert_mask_6\
	\FanController:alert_mask_7\
	\FanController:alert_mask_8\
	\FanController:alert_mask_9\
	\FanController:alert_mask_10\
	\FanController:alert_mask_11\
	\FanController:alert_mask_12\
	\FanController:alert_mask_13\
	\FanController:alert_mask_14\
	\FanController:alert_mask_15\
	\FanController:override\
	Net_638
	Net_639
	Net_640
	Net_641
	Net_626
	Net_627
	Net_628
	Net_629
	Net_630
	Net_631
	Net_632
	Net_633
	Net_622
	Net_623
	Net_624
	Net_625
	\FanController:address_3\
	\FanController:address_2\
	\FanController:Net_6149_15\
	\FanController:Net_6149_14\
	\FanController:Net_6149_13\
	\FanController:Net_6149_12\
	\FanController:Net_6149_11\
	\FanController:Net_6149_10\
	\FanController:Net_6149_9\
	\FanController:Net_6149_8\
	\FanController:Net_6149_7\
	\FanController:Net_6149_6\
	\FanController:Net_6149_5\
	\FanController:Net_6149_4\
	\FanController:Net_6149_3\
	\FanController:Net_6149_2\
	\FanController:Net_6149_1\
	\FanController:Net_6149_0\
	\FanController:Net_436\
	\FanController:Net_431\
	\FanController:Net_438\
	\FanController:Net_441\
	Net_617
	Net_646_4
	Net_646_3
	Net_646_2
	Net_646_1
	Net_618
	Net_619
	Net_620
	Net_621
	Net_822
	Net_711_4
	Net_711_3
	Net_711_2
	Net_711_1
	\FanController:btch_16\
	\FanController:btch_15\
	\FanController:btch_14\
	\FanController:btch_13\
	\FanController:btch_12\
	\FanController:btch_11\
	\FanController:btch_10\
	\FanController:btch_9\
	\FanController:btch_8\
	\FanController:btch_7\
	\FanController:btch_6\
	\FanController:btch_5\
	\FanController:btch_4\
	\FanController:btch_3\
	\FanController:btch_2\
	\FanController:btch_1\


Deleted 126 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Input_LEFT_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Pin_Output_LEFT_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Pin_Output_LEFT_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \FanController:B_FanCtrl:status_6\ to zero
Aliasing \FanController:B_FanCtrl:status_5\ to zero
Aliasing \FanController:B_FanCtrl:status_4\ to zero
Aliasing \FanController:B_FanCtrl:status_3\ to zero
Aliasing \FanController:B_FanCtrl:status_2\ to zero
Aliasing \FanController:FW_PWM4:Net_75\ to zero
Aliasing \FanController:FW_PWM4:Net_69\ to tmpOE__Pin_Output_LEFT_net_0
Aliasing \FanController:FW_PWM4:Net_66\ to zero
Aliasing \FanController:FW_PWM4:Net_82\ to zero
Aliasing \FanController:FW_PWM4:Net_72\ to zero
Aliasing \FanController:FW_PWM2:Net_81\ to \FanController:FW_PWM4:Net_81\
Aliasing \FanController:FW_PWM2:Net_75\ to zero
Aliasing \FanController:FW_PWM2:Net_69\ to tmpOE__Pin_Output_LEFT_net_0
Aliasing \FanController:FW_PWM2:Net_66\ to zero
Aliasing \FanController:FW_PWM2:Net_82\ to zero
Aliasing \FanController:FW_PWM2:Net_72\ to zero
Aliasing \FanController:FW_PWM3:Net_81\ to \FanController:FW_PWM4:Net_81\
Aliasing \FanController:FW_PWM3:Net_75\ to zero
Aliasing \FanController:FW_PWM3:Net_69\ to tmpOE__Pin_Output_LEFT_net_0
Aliasing \FanController:FW_PWM3:Net_66\ to zero
Aliasing \FanController:FW_PWM3:Net_82\ to zero
Aliasing \FanController:FW_PWM3:Net_72\ to zero
Aliasing \FanController:FW_PWM1:Net_81\ to \FanController:FW_PWM4:Net_81\
Aliasing \FanController:FW_PWM1:Net_75\ to zero
Aliasing \FanController:FW_PWM1:Net_69\ to tmpOE__Pin_Output_LEFT_net_0
Aliasing \FanController:FW_PWM1:Net_66\ to zero
Aliasing \FanController:FW_PWM1:Net_82\ to zero
Aliasing \FanController:FW_PWM1:Net_72\ to zero
Aliasing \FanController:FanTach:damping_cntr_cs_1\ to \FanController:Net_393\
Aliasing \FanController:FanTach:glitch_filter_cntr_cs_1\ to \FanController:FanTach:damping_cntr_cs_2\
Aliasing tmpOE__Pin_Output_DOWN_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Input_RIGHT_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Output_RIGHT_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Input_DOWN_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Output_UP_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Input_UP_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Input_BallTrigger_net_0 to tmpOE__Pin_Output_LEFT_net_0
Aliasing tmpOE__Pin_Serve_net_0 to tmpOE__Pin_Output_LEFT_net_0
Removing Rhs of wire Net_656[2] = \FanController:pwm_1\[427]
Removing Rhs of wire Net_656[2] = \FanController:Net_433_1\[206]
Removing Lhs of wire one[7] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Input_LEFT_net_0[10] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[17] = zero[6]
Removing Rhs of wire \UART:rx_wire\[18] = \UART:Net_1268\[19]
Removing Lhs of wire \UART:Net_1170\[22] = \UART:Net_847\[16]
Removing Lhs of wire \UART:sclk_s_wire\[23] = zero[6]
Removing Lhs of wire \UART:mosi_s_wire\[24] = zero[6]
Removing Lhs of wire \UART:miso_m_wire\[25] = zero[6]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[27] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[36] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \UART:cts_wire\[40] = zero[6]
Removing Rhs of wire \FanController:fan_clk\[66] = \FanController:Net_323\[67]
Removing Rhs of wire \FanController:fan_clk\[66] = \FanController:Net_317\[100]
Removing Rhs of wire \FanController:tach_bus_2\[70] = \FanController:wtch3\[71]
Removing Lhs of wire \FanController:tach_bus_2\[70] = Net_779[467]
Removing Rhs of wire \FanController:tach_bus_1\[78] = \FanController:wtch2\[79]
Removing Lhs of wire \FanController:tach_bus_1\[78] = Net_825[466]
Removing Rhs of wire \FanController:tach_bus_0\[86] = \FanController:wtch1\[87]
Removing Lhs of wire \FanController:tach_bus_0\[86] = Net_824[11]
Removing Rhs of wire \FanController:tach_bus_3\[94] = \FanController:wtch4\[95]
Removing Lhs of wire \FanController:tach_bus_3\[94] = Net_823[468]
Removing Rhs of wire \FanController:sync\[114] = \FanController:B_FanCtrl:control_3\[110]
Removing Lhs of wire \FanController:B_FanCtrl:alert_pin_en\[115] = \FanController:B_FanCtrl:control_0\[113]
Removing Lhs of wire \FanController:B_FanCtrl:stall_alert_en\[116] = \FanController:B_FanCtrl:control_1\[112]
Removing Lhs of wire \FanController:B_FanCtrl:speed_alert_en\[117] = \FanController:B_FanCtrl:control_2\[111]
Removing Lhs of wire \FanController:B_FanCtrl:status_6\[127] = zero[6]
Removing Lhs of wire \FanController:B_FanCtrl:status_5\[128] = zero[6]
Removing Lhs of wire \FanController:B_FanCtrl:status_4\[129] = zero[6]
Removing Lhs of wire \FanController:B_FanCtrl:status_3\[130] = zero[6]
Removing Lhs of wire \FanController:B_FanCtrl:status_2\[131] = zero[6]
Removing Lhs of wire \FanController:B_FanCtrl:status_1\[132] = \FanController:B_FanCtrl:speed_status\[120]
Removing Lhs of wire \FanController:B_FanCtrl:status_0\[133] = \FanController:B_FanCtrl:stall_status\[125]
Removing Rhs of wire \FanController:enable\[150] = \FanController:B_FanCtrl:control_5\[108]
Removing Rhs of wire \FanController:Net_393\[153] = \FanController:FanTach:damping_factor_tc\[244]
Removing Lhs of wire \FanController:FW_PWM4:Net_81\[158] = \FanController:fan_clk\[66]
Removing Lhs of wire \FanController:FW_PWM4:Net_75\[159] = zero[6]
Removing Lhs of wire \FanController:FW_PWM4:Net_69\[160] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \FanController:FW_PWM4:Net_66\[161] = zero[6]
Removing Lhs of wire \FanController:FW_PWM4:Net_82\[162] = zero[6]
Removing Lhs of wire \FanController:FW_PWM4:Net_72\[163] = zero[6]
Removing Lhs of wire \FanController:FW_PWM2:Net_81\[171] = \FanController:fan_clk\[66]
Removing Lhs of wire \FanController:FW_PWM2:Net_75\[172] = zero[6]
Removing Lhs of wire \FanController:FW_PWM2:Net_69\[173] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \FanController:FW_PWM2:Net_66\[174] = zero[6]
Removing Lhs of wire \FanController:FW_PWM2:Net_82\[175] = zero[6]
Removing Lhs of wire \FanController:FW_PWM2:Net_72\[176] = zero[6]
Removing Lhs of wire \FanController:FW_PWM3:Net_81\[184] = \FanController:fan_clk\[66]
Removing Lhs of wire \FanController:FW_PWM3:Net_75\[185] = zero[6]
Removing Lhs of wire \FanController:FW_PWM3:Net_69\[186] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \FanController:FW_PWM3:Net_66\[187] = zero[6]
Removing Lhs of wire \FanController:FW_PWM3:Net_82\[188] = zero[6]
Removing Lhs of wire \FanController:FW_PWM3:Net_72\[189] = zero[6]
Removing Lhs of wire \FanController:FW_PWM1:Net_81\[197] = \FanController:fan_clk\[66]
Removing Lhs of wire \FanController:FW_PWM1:Net_75\[198] = zero[6]
Removing Lhs of wire \FanController:FW_PWM1:Net_69\[199] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \FanController:FW_PWM1:Net_66\[200] = zero[6]
Removing Lhs of wire \FanController:FW_PWM1:Net_82\[201] = zero[6]
Removing Lhs of wire \FanController:FW_PWM1:Net_72\[202] = zero[6]
Removing Rhs of wire \FanController:address_1\[238] = \FanController:FanTach:addrCtrl_1\[234]
Removing Rhs of wire \FanController:address_0\[239] = \FanController:FanTach:addrCtrl_0\[235]
Removing Rhs of wire \FanController:FanTach:damping_cntr_cs_0\[241] = \FanController:FanTach:damping_cntr_reload_a0\[242]
Removing Lhs of wire \FanController:FanTach:damping_cntr_cs_1\[243] = \FanController:Net_393\[153]
Removing Rhs of wire \FanController:FanTach:damping_cntr_cs_2\[245] = \FanController:FanTach:div10_tc\[246]
Removing Lhs of wire \FanController:FanTach:enable\[282] = \FanController:FanTach:reg_enable\[281]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_0\[287] = \FanController:FanTach:glitch_filter_ld\[285]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_1\[288] = \FanController:FanTach:damping_cntr_cs_2\[245]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_2\[289] = \FanController:FanTach:gf_dmp_state\[280]
Removing Rhs of wire \FanController:FanTach:tach_data_ready\[324] = \FanController:FanTach:f0_data_ready\[329]
Removing Lhs of wire \FanController:pwm_3\[426] = \FanController:Net_434_3\[193]
Removing Lhs of wire \FanController:pwm_2\[429] = \FanController:Net_427_2\[180]
Removing Lhs of wire \FanController:pwm_4\[431] = \FanController:Net_426_4\[167]
Removing Rhs of wire Net_740[447] = \FanController:Net_427_2\[180]
Removing Rhs of wire Net_757[448] = \FanController:Net_434_3\[193]
Removing Rhs of wire Net_759[449] = \FanController:Net_426_4\[167]
Removing Lhs of wire tmpOE__Pin_Output_DOWN_net_0[470] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Input_RIGHT_net_0[476] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Output_RIGHT_net_0[481] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Input_DOWN_net_0[487] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Output_UP_net_0[492] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Input_UP_net_0[498] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Input_BallTrigger_net_0[503] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire tmpOE__Pin_Serve_net_0[510] = tmpOE__Pin_Output_LEFT_net_0[1]
Removing Lhs of wire \FanController:drq\\D\[515] = \FanController:FanTach:tach_data_ready\[324]
Removing Lhs of wire \FanController:B_FanCtrl:stall_alrt\\D\[517] = \FanController:B_FanCtrl:control_7\[106]
Removing Lhs of wire \FanController:FanTach:end_of_measurement\\D\[520] = \FanController:FanTach:eom\[228]

------------------------------------------------------
Aliased 0 equations, 87 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -dcpsoc3 CyberPong.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.783ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 14 January 2022 17:37:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ade0n\Desktop\PR\CyberPong\CyberPong.cydsn\CyberPong.cyprj -d CY8C4248LQI-BL583 CyberPong.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'FanController_PWM_CLOCK_25k_10b_1'. Signal=\FanController:fan_clk_ff7\
    Fixed Function Clock 8: Automatic-assigning  clock 'FanController_PWM_CLOCK_25k_10b_1'. Signal=\FanController:fan_clk_ff8\
    Fixed Function Clock 9: Automatic-assigning  clock 'FanController_PWM_CLOCK_25k_10b_1'. Signal=\FanController:fan_clk_ff9\
    Fixed Function Clock 10: Automatic-assigning  clock 'FanController_PWM_CLOCK_25k_10b_1'. Signal=\FanController:fan_clk_ff10\
    Digital Clock 0: Automatic-assigning  clock 'FanController_PWM_CLOCK_25k_10b_1'. Fanout=1, Signal=\FanController:fan_clk_digital\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
    Digital Clock 1: Automatic-assigning  clock 'FanController_TACH_CLK_500K'. Fanout=1, Signal=\FanController:tach_clk_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \FanController:B_FanCtrl:FanClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \FanController:FanTach:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: \FanController:B_FanCtrl:GlobalControlReg\:controlcell.control_5 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: \FanController:B_FanCtrl:GlobalControlReg\:controlcell.control_5
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Output_LEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_LEFT(0)__PA ,
            pin_input => Net_656 ,
            pad => Pin_Output_LEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_LEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_LEFT(0)__PA ,
            fb => Net_824 ,
            pad => Pin_Input_LEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Output_DOWN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_DOWN(0)__PA ,
            pin_input => Net_759 ,
            pad => Pin_Output_DOWN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_RIGHT(0)__PA ,
            fb => Net_825 ,
            pad => Pin_Input_RIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Output_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_RIGHT(0)__PA ,
            pin_input => Net_740 ,
            pad => Pin_Output_RIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_DOWN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_DOWN(0)__PA ,
            fb => Net_823 ,
            pad => Pin_Input_DOWN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Output_UP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Output_UP(0)__PA ,
            pin_input => Net_757 ,
            pad => Pin_Output_UP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_UP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_UP(0)__PA ,
            fb => Net_779 ,
            pad => Pin_Input_UP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Input_BallTrigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Input_BallTrigger(0)__PA ,
            fb => Net_828 ,
            pad => Pin_Input_BallTrigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Serve(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Serve(0)__PA ,
            pad => Pin_Serve(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\FanController:B_FanCtrl:speed_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_4\ * 
              \FanController:B_FanCtrl:control_2\
        );
        Output = \FanController:B_FanCtrl:speed_status\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:stall_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_1\ * 
              \FanController:B_FanCtrl:stall_alrt\
        );
        Output = \FanController:B_FanCtrl:stall_status\ (fanout=1)

    MacroCell: Name=\FanController:drq\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_data_ready\
        );
        Output = \FanController:drq\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:alert_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:fan_clk_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:B_FanCtrl:control_0\ * \FanController:sync\ * 
              \FanController:B_FanCtrl:interrupt\
            + !\FanController:sync\ * \FanController:B_FanCtrl:alert_reg\ * 
              \FanController:B_FanCtrl:interrupt\
        );
        Output = \FanController:B_FanCtrl:alert_reg\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:stall_alrt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:fan_clk_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_7\
        );
        Output = \FanController:B_FanCtrl:stall_alrt\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:tach\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 4 pterms
        (
              Net_824 * !\FanController:address_1\ * 
              !\FanController:address_0\
            + !\FanController:address_1\ * \FanController:address_0\ * 
              Net_825
            + \FanController:address_1\ * !\FanController:address_0\ * 
              Net_779
            + \FanController:address_1\ * \FanController:address_0\ * Net_823
        );
        Output = \FanController:FanTach:tach\ (fanout=2)

    MacroCell: Name=\FanController:Net_393\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:damping_cntr_cs_0\ * 
              \FanController:FanTach:damping_cntr_tc\ * 
              \FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:Net_393\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:end_of_measurement\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:eom\
        );
        Output = \FanController:FanTach:end_of_measurement\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:gf_dmp_state\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:enable\ * !\FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:FanTach:gf_dmp_state\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:reg_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:enable\ * \FanController:Net_393\
            + !\FanController:Net_393\ * 
              !\FanController:FanTach:end_of_measurement\ * 
              \FanController:FanTach:reg_enable\
        );
        Output = \FanController:FanTach:reg_enable\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:glitch_filter_state\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach\ * 
              \FanController:FanTach:glitch_filter_state\
            + !\FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:glitch_filter_state\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:glitch_filter_ld\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        !(
              \FanController:FanTach:tach\ * 
              !\FanController:FanTach:glitch_filter_state\
        );
        Output = \FanController:FanTach:glitch_filter_ld\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:filtered_rising_tach\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:filtered_rising_tach\ (fanout=4)

    MacroCell: Name=\FanController:FanTach:tach_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_2\ (fanout=7)

    MacroCell: Name=\FanController:FanTach:tach_state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 6 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:co_1\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_1\ (fanout=6)

    MacroCell: Name=\FanController:FanTach:tach_state_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 6 pterms
        (
              \FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_data_ready\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
        );
        Output = \FanController:FanTach:tach_state_0\ (fanout=7)

    MacroCell: Name=\FanController:FanTach:sync2_tach_cnt3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_data_ready\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
        );
        Output = \FanController:FanTach:sync2_tach_cnt3\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:fifo_load\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:fifo_load\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\
        PORT MAP (
            clock => \FanController:tach_clk_digital\ ,
            cs_addr_2 => \FanController:FanTach:damping_cntr_cs_2\ ,
            cs_addr_1 => \FanController:Net_393\ ,
            cs_addr_0 => \FanController:FanTach:damping_cntr_cs_0\ ,
            z0_comb => \FanController:FanTach:damping_cntr_cs_0\ ,
            z1_comb => \FanController:FanTach:damping_cntr_tc\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000010100000010000000100000001010000100100000100000001100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)

    datapathcell: Name =\FanController:FanTach:GlitchFilterTimer:u0\
        PORT MAP (
            clock => \FanController:tach_clk_digital\ ,
            cs_addr_2 => \FanController:FanTach:gf_dmp_state\ ,
            cs_addr_1 => \FanController:FanTach:damping_cntr_cs_2\ ,
            cs_addr_0 => \FanController:FanTach:glitch_filter_ld\ ,
            z0_comb => \FanController:FanTach:glitch_filter_tc\ ,
            z1_comb => \FanController:FanTach:damping_cntr_cs_2\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)

    datapathcell: Name =\FanController:FanTach:FanTachCounter:u0\
        PORT MAP (
            clock => \FanController:tach_clk_digital\ ,
            cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
            cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
            cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
            f0_load => \FanController:FanTach:fifo_load\ ,
            f0_bus_stat_comb => \FanController:FanTach:tach_data_ready\ ,
            chain_out => \FanController:FanTach:FanTachCounter:carry\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
        Next in chain : \FanController:FanTach:FanTachCounter:u1\

    datapathcell: Name =\FanController:FanTach:FanTachCounter:u1\
        PORT MAP (
            clock => \FanController:tach_clk_digital\ ,
            cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
            cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
            cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
            f0_load => \FanController:FanTach:fifo_load\ ,
            co_msb_comb => \FanController:FanTach:co_1\ ,
            chain_in => \FanController:FanTach:FanTachCounter:carry\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000001000011110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
        Previous in chain : \FanController:FanTach:FanTachCounter:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\FanController:B_FanCtrl:AlertStatusReg\
        PORT MAP (
            clock => \FanController:fan_clk_digital\ ,
            status_1 => \FanController:B_FanCtrl:speed_status\ ,
            status_0 => \FanController:B_FanCtrl:stall_status\ ,
            interrupt => \FanController:B_FanCtrl:interrupt\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FanController:B_FanCtrl:GlobalControlReg\
        PORT MAP (
            clock => \FanController:fan_clk_digital\ ,
            control_7 => \FanController:B_FanCtrl:control_7\ ,
            control_6 => \FanController:B_FanCtrl:control_6\ ,
            control_5 => \FanController:enable\ ,
            control_4 => \FanController:B_FanCtrl:control_4\ ,
            control_3 => \FanController:sync\ ,
            control_2 => \FanController:B_FanCtrl:control_2\ ,
            control_1 => \FanController:B_FanCtrl:control_1\ ,
            control_0 => \FanController:B_FanCtrl:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00011000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FanController:FanTach:P4:TachAddrControl\
        PORT MAP (
            clock => \FanController:tach_clk_digital\ ,
            control_7 => \FanController:FanTach:eom\ ,
            control_6 => \FanController:FanTach:nc5\ ,
            control_5 => \FanController:FanTach:nc4\ ,
            control_4 => \FanController:FanTach:nc3\ ,
            control_3 => \FanController:FanTach:addrCtrl_3\ ,
            control_2 => \FanController:FanTach:addrCtrl_2\ ,
            control_1 => \FanController:address_1\ ,
            control_0 => \FanController:address_0\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "10000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\FanController:DataSend\
        PORT MAP (
            interrupt => \FanController:drq\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\FanController:PID_ISR\
        PORT MAP (
            interrupt => \FanController:Net_393\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ISR_Ball_Trigger
        PORT MAP (
            interrupt => Net_828 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   16 :   22 :   38 : 42.11 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   18 :   14 :   32 : 56.25 %
  Unique P-terms              :   35 :   29 :   64 : 54.69 %
  Total P-terms               :   37 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.153ms
Tech Mapping phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_Output_LEFT(0)                  : [IOP=(1)][IoId=(1)]                
Pin_Input_LEFT(0)                   : [IOP=(0)][IoId=(0)]                
\UART:tx(0)\                        : [IOP=(1)][IoId=(5)]                
\UART:rx(0)\                        : [IOP=(1)][IoId=(4)]                
Pin_Output_DOWN(0)                  : [IOP=(1)][IoId=(7)]                
Pin_Input_RIGHT(0)                  : [IOP=(0)][IoId=(2)]                
Pin_Output_RIGHT(0)                 : [IOP=(1)][IoId=(3)]                
Pin_Input_DOWN(0)                   : [IOP=(0)][IoId=(5)]                
Pin_Output_UP(0)                    : [IOP=(1)][IoId=(2)]                
Pin_Input_UP(0)                     : [IOP=(0)][IoId=(4)]                
Pin_Input_BallTrigger(0)            : [IOP=(1)][IoId=(6)]                
Pin_Serve(0)                        : [IOP=(1)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   
\FanController:FW_PWM3:cy_m0s8_tcpwm_1\ : TCPWM_[FFB(TCPWM,1)]               
\FanController:FW_PWM4:cy_m0s8_tcpwm_1\ : TCPWM_[FFB(TCPWM,0)]               
\FanController:FW_PWM2:cy_m0s8_tcpwm_1\ : TCPWM_[FFB(TCPWM,2)]               
\FanController:FW_PWM1:cy_m0s8_tcpwm_1\ : TCPWM_[FFB(TCPWM,3)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2347643s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.563ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0011044 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.00
                   Pterms :            6.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.75 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:tach_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:gf_dmp_state\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:enable\ * !\FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:FanTach:gf_dmp_state\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\FanController:Net_393\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:damping_cntr_cs_0\ * 
              \FanController:FanTach:damping_cntr_tc\ * 
              \FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:Net_393\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:reg_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:enable\ * \FanController:Net_393\
            + !\FanController:Net_393\ * 
              !\FanController:FanTach:end_of_measurement\ * 
              \FanController:FanTach:reg_enable\
        );
        Output = \FanController:FanTach:reg_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\
    PORT MAP (
        clock => \FanController:tach_clk_digital\ ,
        cs_addr_2 => \FanController:FanTach:damping_cntr_cs_2\ ,
        cs_addr_1 => \FanController:Net_393\ ,
        cs_addr_0 => \FanController:FanTach:damping_cntr_cs_0\ ,
        z0_comb => \FanController:FanTach:damping_cntr_cs_0\ ,
        z1_comb => \FanController:FanTach:damping_cntr_tc\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000010100000010000000100000001010000100100000100000001100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FanController:drq\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_data_ready\
        );
        Output = \FanController:drq\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:fifo_load\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:tach_state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 6 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:co_1\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:FanTach:tach_state_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:end_of_measurement\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:eom\
        );
        Output = \FanController:FanTach:end_of_measurement\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:tach_state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 6 pterms
        (
              \FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_data_ready\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
            + \FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              \FanController:FanTach:co_1\
        );
        Output = \FanController:FanTach:tach_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:sync2_tach_cnt3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:reg_enable\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_data_ready\ * 
              \FanController:FanTach:sync2_tach_cnt3\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:sync2_tach_cnt3\
        );
        Output = \FanController:FanTach:sync2_tach_cnt3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:FanTach:FanTachCounter:u0\
    PORT MAP (
        clock => \FanController:tach_clk_digital\ ,
        cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
        cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
        cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
        f0_load => \FanController:FanTach:fifo_load\ ,
        f0_bus_stat_comb => \FanController:FanTach:tach_data_ready\ ,
        chain_out => \FanController:FanTach:FanTachCounter:carry\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)
    Next in chain : \FanController:FanTach:FanTachCounter:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FanController:B_FanCtrl:alert_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:fan_clk_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:B_FanCtrl:control_0\ * \FanController:sync\ * 
              \FanController:B_FanCtrl:interrupt\
            + !\FanController:sync\ * \FanController:B_FanCtrl:alert_reg\ * 
              \FanController:B_FanCtrl:interrupt\
        );
        Output = \FanController:B_FanCtrl:alert_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:B_FanCtrl:stall_status\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_1\ * 
              \FanController:B_FanCtrl:stall_alrt\
        );
        Output = \FanController:B_FanCtrl:stall_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:B_FanCtrl:stall_alrt\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:fan_clk_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_7\
        );
        Output = \FanController:B_FanCtrl:stall_alrt\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanController:B_FanCtrl:speed_status\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_4\ * 
              \FanController:B_FanCtrl:control_2\
        );
        Output = \FanController:B_FanCtrl:speed_status\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:FanTach:GlitchFilterTimer:u0\
    PORT MAP (
        clock => \FanController:tach_clk_digital\ ,
        cs_addr_2 => \FanController:FanTach:gf_dmp_state\ ,
        cs_addr_1 => \FanController:FanTach:damping_cntr_cs_2\ ,
        cs_addr_0 => \FanController:FanTach:glitch_filter_ld\ ,
        z0_comb => \FanController:FanTach:glitch_filter_tc\ ,
        z1_comb => \FanController:FanTach:damping_cntr_cs_2\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

statusicell: Name =\FanController:B_FanCtrl:AlertStatusReg\
    PORT MAP (
        clock => \FanController:fan_clk_digital\ ,
        status_1 => \FanController:B_FanCtrl:speed_status\ ,
        status_0 => \FanController:B_FanCtrl:stall_status\ ,
        interrupt => \FanController:B_FanCtrl:interrupt\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FanController:B_FanCtrl:GlobalControlReg\
    PORT MAP (
        clock => \FanController:fan_clk_digital\ ,
        control_7 => \FanController:B_FanCtrl:control_7\ ,
        control_6 => \FanController:B_FanCtrl:control_6\ ,
        control_5 => \FanController:enable\ ,
        control_4 => \FanController:B_FanCtrl:control_4\ ,
        control_3 => \FanController:sync\ ,
        control_2 => \FanController:B_FanCtrl:control_2\ ,
        control_1 => \FanController:B_FanCtrl:control_1\ ,
        control_0 => \FanController:B_FanCtrl:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00011000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:tach\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 4 pterms
        (
              Net_824 * !\FanController:address_1\ * 
              !\FanController:address_0\
            + !\FanController:address_1\ * \FanController:address_0\ * 
              Net_825
            + \FanController:address_1\ * !\FanController:address_0\ * 
              Net_779
            + \FanController:address_1\ * \FanController:address_0\ * Net_823
        );
        Output = \FanController:FanTach:tach\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:glitch_filter_state\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach\ * 
              \FanController:FanTach:glitch_filter_state\
            + !\FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:glitch_filter_state\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:filtered_rising_tach\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:filtered_rising_tach\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:glitch_filter_ld\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk_digital\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        !(
              \FanController:FanTach:tach\ * 
              !\FanController:FanTach:glitch_filter_state\
        );
        Output = \FanController:FanTach:glitch_filter_ld\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:FanTach:FanTachCounter:u1\
    PORT MAP (
        clock => \FanController:tach_clk_digital\ ,
        cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
        cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
        cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
        f0_load => \FanController:FanTach:fifo_load\ ,
        co_msb_comb => \FanController:FanTach:co_1\ ,
        chain_in => \FanController:FanTach:FanTachCounter:carry\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000001000011110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)
    Previous in chain : \FanController:FanTach:FanTachCounter:u0\

controlcell: Name =\FanController:FanTach:P4:TachAddrControl\
    PORT MAP (
        clock => \FanController:tach_clk_digital\ ,
        control_7 => \FanController:FanTach:eom\ ,
        control_6 => \FanController:FanTach:nc5\ ,
        control_5 => \FanController:FanTach:nc4\ ,
        control_4 => \FanController:FanTach:nc3\ ,
        control_3 => \FanController:FanTach:addrCtrl_3\ ,
        control_2 => \FanController:FanTach:addrCtrl_2\ ,
        control_1 => \FanController:address_1\ ,
        control_0 => \FanController:address_0\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "10000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_Ball_Trigger
        PORT MAP (
            interrupt => Net_828 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\FanController:DataSend\
        PORT MAP (
            interrupt => \FanController:drq\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\FanController:PID_ISR\
        PORT MAP (
            interrupt => \FanController:Net_393\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Input_LEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_LEFT(0)__PA ,
        fb => Net_824 ,
        pad => Pin_Input_LEFT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Input_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_RIGHT(0)__PA ,
        fb => Net_825 ,
        pad => Pin_Input_RIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Input_UP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_UP(0)__PA ,
        fb => Net_779 ,
        pad => Pin_Input_UP(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Input_DOWN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_DOWN(0)__PA ,
        fb => Net_823 ,
        pad => Pin_Input_DOWN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Serve(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Serve(0)__PA ,
        pad => Pin_Serve(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Output_LEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_LEFT(0)__PA ,
        pin_input => Net_656 ,
        pad => Pin_Output_LEFT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Output_UP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_UP(0)__PA ,
        pin_input => Net_757 ,
        pad => Pin_Output_UP(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Output_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_RIGHT(0)__PA ,
        pin_input => Net_740 ,
        pad => Pin_Output_RIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Input_BallTrigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Input_BallTrigger(0)__PA ,
        fb => Net_828 ,
        pad => Pin_Input_BallTrigger(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Output_DOWN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Output_DOWN(0)__PA ,
        pin_input => Net_759 ,
        pad => Pin_Output_DOWN(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \FanController:fan_clk_ff7\ ,
            ff_div_8 => \FanController:fan_clk_ff8\ ,
            ff_div_9 => \FanController:fan_clk_ff9\ ,
            ff_div_10 => \FanController:fan_clk_ff10\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_1 => \UART:Net_847_ff1\ ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_187 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_205 ,
            tr_rx_req => Net_196 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\FanController:FW_PWM1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => \FanController:fan_clk_ff7\ ,
            capture => zero ,
            count => tmpOE__Pin_Output_LEFT_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => \FanController:Net_342\ ,
            tr_overflow => \FanController:Net_341\ ,
            tr_compare_match => \FanController:Net_343\ ,
            line => Net_656 ,
            line_compl => \FanController:Net_344\ ,
            interrupt => \FanController:Net_340\ );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\FanController:FW_PWM3:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => \FanController:fan_clk_ff9\ ,
            capture => zero ,
            count => tmpOE__Pin_Output_LEFT_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => \FanController:Net_419\ ,
            tr_overflow => \FanController:Net_418\ ,
            tr_compare_match => \FanController:Net_420\ ,
            line => Net_757 ,
            line_compl => \FanController:Net_421\ ,
            interrupt => \FanController:Net_417\ );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\FanController:FW_PWM2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => \FanController:fan_clk_ff8\ ,
            capture => zero ,
            count => tmpOE__Pin_Output_LEFT_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => \FanController:Net_362\ ,
            tr_overflow => \FanController:Net_361\ ,
            tr_compare_match => \FanController:Net_363\ ,
            line => Net_740 ,
            line_compl => \FanController:Net_364\ ,
            interrupt => \FanController:Net_360\ );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\FanController:FW_PWM4:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => \FanController:fan_clk_ff10\ ,
            capture => zero ,
            count => tmpOE__Pin_Output_LEFT_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => \FanController:Net_372\ ,
            tr_overflow => \FanController:Net_371\ ,
            tr_compare_match => \FanController:Net_373\ ,
            line => Net_759 ,
            line_compl => \FanController:Net_374\ ,
            interrupt => \FanController:Net_370\ );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \FanController:fan_clk_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => \FanController:tach_clk_digital\ ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+-------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |        Pin_Input_LEFT(0) | FB(Net_824)
     |   2 |     * |      NONE |      RES_PULL_UP |       Pin_Input_RIGHT(0) | FB(Net_825)
     |   4 |     * |      NONE |      RES_PULL_UP |          Pin_Input_UP(0) | FB(Net_779)
     |   5 |     * |      NONE |      RES_PULL_UP |        Pin_Input_DOWN(0) | FB(Net_823)
-----+-----+-------+-----------+------------------+--------------------------+-------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |             Pin_Serve(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       Pin_Output_LEFT(0) | In(Net_656)
     |   2 |     * |      NONE |         CMOS_OUT |         Pin_Output_UP(0) | In(Net_757)
     |   3 |     * |      NONE |         CMOS_OUT |      Pin_Output_RIGHT(0) | In(Net_740)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |             \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |             \UART:tx(0)\ | In(\UART:tx_wire\)
     |   6 |     * |      NONE |      RES_PULL_UP | Pin_Input_BallTrigger(0) | FB(Net_828)
     |   7 |     * |      NONE |         CMOS_OUT |       Pin_Output_DOWN(0) | In(Net_759)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.050ms
Digital Placement phase: Elapsed time ==> 1s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "CyberPong_r.vh2" --pcf-path "CyberPong.pco" --des-name "CyberPong" --dsf-path "CyberPong.dsf" --sdc-path "CyberPong.sdc" --lib-path "CyberPong_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.316ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CyberPong_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.438ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.416ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.707ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.707ms
API generation phase: Elapsed time ==> 3s.106ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
