
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.695312 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.695312 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.625732 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.625732 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.731201 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.731201 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009541    0.058143    1.556145 2315.287354 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.058143    0.000000 2315.287354 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035301    0.174980    0.206683 2315.493896 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.174980    0.000455 2315.494385 ^ io_west_out[6] (out)
                                           2315.494385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.494385   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.255859   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.695312 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.695312 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.625732 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.625732 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.731201 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.731201 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005154    0.040074    1.486342 2315.217529 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.040074    0.000000 2315.217529 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172429    0.197815 2315.415283 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.172429    0.000455 2315.415771 ^ io_south_out[6] (out)
                                           2315.415771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.415771   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.334473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.730225 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.730225 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.309326 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.309326 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.522217 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.522217 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007208    0.048887    1.669832 2315.192139 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.048887    0.000000 2315.192139 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035364    0.175221    0.203272 2315.395264 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.175221    0.000455 2315.395752 ^ io_west_out[4] (out)
                                           2315.395752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.395752   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.354492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.938232 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.938232 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.592041 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.592041 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.436279 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.436279 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022238    0.113211    1.660283 2315.096436 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.113211    0.000000 2315.096436 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035115    0.174469    0.226237 2315.322754 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.174469    0.000455 2315.323242 ^ io_west_out[12] (out)
                                           2315.323242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.323242   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.426758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.938232 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.938232 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.592041 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.592041 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.436279 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.436279 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004543    0.038163    1.614353 2315.050537 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.038163    0.000000 2315.050537 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.172389    0.197133 2315.247803 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.172389    0.000455 2315.248291 ^ io_south_out[12] (out)
                                           2315.248291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.248291   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.501953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.503662 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.503662 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.587158 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.587158 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.279541 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.279541 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005153    0.041595    1.767376 2315.046875 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.041595    0.000000 2315.046875 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172425    0.198497 2315.245361 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.172425    0.000455 2315.245850 ^ io_south_out[13] (out)
                                           2315.245850   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.245850   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.503906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.730225 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.730225 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.309326 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.309326 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.522217 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.522217 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004782    0.035152    1.494982 2315.017090 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035152    0.000000 2315.017090 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034729    0.172309    0.195769 2315.212891 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.172309    0.000455 2315.213379 ^ io_south_out[4] (out)
                                           2315.213379   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.213379   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.536621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.503662 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.503662 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.587158 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.587158 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.279541 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.279541 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.024664    0.123702    1.702119 2314.981689 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.123702    0.000000 2314.981689 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035011    0.174033    0.229647 2315.211426 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.174033    0.000455 2315.211914 ^ io_west_out[13] (out)
                                           2315.211914   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.211914   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.538574   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.837402 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.837402 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.573242 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.573242 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.383301 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.383301 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008919    0.054734    1.623903 2315.007080 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.054734    0.000000 2315.007080 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035095    0.174027    0.204636 2315.211914 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.174027    0.000455 2315.212158 ^ io_west_out[7] (out)
                                           2315.212158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.212158   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.537598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.837402 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.837402 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.573242 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.573242 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.383301 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.383301 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005014    0.036493    1.490435 2314.873779 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.036493    0.000000 2314.873779 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172441    0.196451 2315.070068 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.172441    0.000455 2315.070557 ^ io_south_out[7] (out)
                                           2315.070557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.070557   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.679688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.332764 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.332764 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.913818 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.913818 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.988770 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.988770 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007841    0.060210    1.711214 2314.699951 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.060210    0.000000 2314.699951 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.173794    0.206455 2314.906494 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.173794    0.000455 2314.906982 ^ io_west_out[5] (out)
                                           2314.906982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.906982   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.843262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.332764 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.332764 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.913818 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.913818 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.988770 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.988770 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004443    0.042696    1.490889 2314.479736 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.042696    0.000000 2314.479736 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.172379    0.198725 2314.678467 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.172379    0.000455 2314.678955 ^ io_south_out[5] (out)
                                           2314.678955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.678955   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.071289   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.837402 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.837402 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.573242 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.573242 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006073    0.041420    2.249863 2313.822998 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.041420    0.000000 2313.822998 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035168    0.174324    0.199861 2314.022949 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.174324    0.000455 2314.023438 ^ io_east_out[7] (out)
                                           2314.023438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.023438   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.726562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.695312 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.695312 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.625732 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.625732 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009099    0.053140    2.183242 2313.808838 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.053140    0.000000 2313.808838 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.174721    0.204636 2314.013672 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.174721    0.000455 2314.013916 ^ io_east_out[6] (out)
                                           2314.013916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.013916   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.736328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.730225 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.730225 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.309326 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.309326 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.008795    0.052081    2.445177 2313.754639 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.052081    0.000000 2313.754639 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035196    0.174474    0.203954 2313.958496 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.174474    0.000455 2313.958984 ^ io_east_out[4] (out)
                                           2313.958984   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.958984   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.791016   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.695312 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.695312 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.625732 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.625732 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005038    0.039642    2.013167 2313.638916 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.039642    0.000000 2313.638916 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.172637    0.197815 2313.836670 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.172637    0.000455 2313.837158 ^ io_south_out[22] (out)
                                           2313.837158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.837158   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.912598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.938232 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.938232 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.592041 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.592041 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005506    0.038297    1.996568 2313.588623 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.038297    0.000000 2313.588623 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035168    0.174335    0.198497 2313.787109 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.174335    0.000455 2313.787598 ^ io_east_out[12] (out)
                                           2313.787598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.787598   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.962891   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.503662 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.503662 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.587158 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.587158 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.004631    0.035199    1.915169 2313.502441 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.035199    0.000000 2313.502441 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035311    0.175014    0.197815 2313.700195 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.175014    0.000455 2313.700684 ^ io_east_out[13] (out)
                                           2313.700684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.700684   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.049316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.938232 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.938232 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.592041 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.592041 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.004688    0.038682    1.733497 2313.325439 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.038682    0.000000 2313.325439 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172431    0.197360 2313.522949 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.172431    0.000455 2313.523438 ^ io_south_out[28] (out)
                                           2313.523438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.523438   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.226562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.503662 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.503662 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.587158 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.587158 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005032    0.041163    1.724629 2313.312012 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.041163    0.000000 2313.312012 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.172634    0.198270 2313.510254 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.172634    0.000455 2313.510498 ^ io_south_out[29] (out)
                                           2313.510498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.510498   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.239258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.730225 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.730225 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.309326 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.309326 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.004830    0.035344    1.997250 2313.306641 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035344    0.000000 2313.306641 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034793    0.172609    0.196223 2313.502930 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.172609    0.000455 2313.503418 ^ io_south_out[20] (out)
                                           2313.503418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.503418   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.246582   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.837402 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.837402 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.573242 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.573242 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.004832    0.035768    1.632316 2313.205566 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.035768    0.000000 2313.205566 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.172399    0.196223 2313.401611 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.172399    0.000455 2313.402100 ^ io_south_out[23] (out)
                                           2313.402100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.402100   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.348145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.332764 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.332764 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.913818 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.913818 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007043    0.044626    2.115485 2313.029297 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.044626    0.000000 2313.029297 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035220    0.174564    0.201226 2313.230469 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.174564    0.000455 2313.230957 ^ io_east_out[5] (out)
                                           2313.230957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.230957   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.519531   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.617920 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.617920 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.475586 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.475586 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.047363 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.047363 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006935    0.043913    1.973831 2313.021240 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.043913    0.000000 2313.021240 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034712    0.172205    0.199179 2313.220459 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.172205    0.000455 2313.220947 ^ io_north_out[1] (out)
                                           2313.220947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.220947   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.529297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.332764 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.332764 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.913818 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.913818 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004580    0.043134    1.827175 2312.740967 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.043134    0.000000 2312.740967 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172421    0.198952 2312.939941 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.172421    0.000455 2312.940430 ^ io_south_out[21] (out)
                                           2312.940430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.940430   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.809570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.617920 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.617920 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.475586 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.475586 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.047363 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.047363 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006461    0.044884    1.544322 2312.591797 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.044884    0.000000 2312.591797 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173577    0.200544 2312.792236 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.173577    0.000455 2312.792725 ^ io_west_out[17] (out)
                                           2312.792725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.792725   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.957520   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.837402 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.837402 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.008812    0.051987    2.458592 2312.295898 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.051987    0.000000 2312.295898 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034943    0.173323    0.203045 2312.499023 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.173323    0.000455 2312.499512 ^ io_north_out[23] (out)
                                           2312.499512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.499512   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.250488   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.695312 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.695312 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008965    0.052580    2.493834 2312.189209 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.052580    0.000000 2312.189209 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.172855    0.202817 2312.391846 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.172855    0.000455 2312.392334 ^ io_north_out[22] (out)
                                           2312.392334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.392334   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.357910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.837402 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.837402 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006178    0.041844    2.278966 2312.116455 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.041844    0.000000 2312.116455 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035141    0.174179    0.199861 2312.316162 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.174179    0.000227 2312.316406 ^ io_east_out[23] (out)
                                           2312.316406   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.316406   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.433594   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.938232 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.938232 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011531    0.063944    2.040906 2311.979004 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.063944    0.000000 2311.979004 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.172618    0.206910 2312.186035 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.172618    0.000455 2312.186279 ^ io_north_out[28] (out)
                                           2312.186279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.186279   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.563477   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.730225 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.730225 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009865    0.056526    2.051820 2311.782227 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.056526    0.000000 2311.782227 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.172605    0.204182 2311.986328 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.172605    0.000455 2311.986816 ^ io_north_out[20] (out)
                                           2311.986816   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.986816   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.763672   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.938232 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.938232 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005549    0.038474    1.841954 2311.780029 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.038474    0.000000 2311.780029 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035114    0.174059    0.198497 2311.978516 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.174059    0.000227 2311.978760 ^ io_east_out[28] (out)
                                           2311.978760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.978760   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.771484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.503662 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.503662 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004415    0.034342    2.259640 2311.763184 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034342    0.000000 2311.763184 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.174310    0.197133 2311.960449 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.174310    0.000455 2311.960938 ^ io_east_out[29] (out)
                                           2311.960938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.960938   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.789062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.695312 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.695312 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009148    0.053348    2.013621 2311.708984 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.053348    0.000000 2311.708984 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035281    0.174839    0.204864 2311.913818 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.174839    0.000227 2311.914062 ^ io_east_out[22] (out)
                                           2311.914062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.914062   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.836426   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.730225 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.730225 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009022    0.053066    1.929948 2311.660156 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.053066    0.000000 2311.660156 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035186    0.174420    0.204409 2311.864746 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.174420    0.000455 2311.864990 ^ io_east_out[20] (out)
                                           2311.864990   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.864990   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.884766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.503662 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.503662 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.013765    0.073361    1.965418 2311.468994 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.073361    0.000000 2311.468994 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.172972    0.210548 2311.679688 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.172972    0.000455 2311.679932 ^ io_north_out[29] (out)
                                           2311.679932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.679932   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.069824   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.617920 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.617920 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.475586 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.475586 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006995    0.044166    1.996114 2311.471680 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.044166    0.000000 2311.471680 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034837    0.172791    0.199634 2311.671387 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.172791    0.000455 2311.671875 ^ io_north_out[17] (out)
                                           2311.671875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.671875   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.078125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.332764 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.332764 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005131    0.036187    2.039087 2311.371826 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.036187    0.000000 2311.371826 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.172548    0.196451 2311.568359 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.172548    0.000455 2311.568848 ^ io_north_out[21] (out)
                                           2311.568848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.568848   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.181152   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.617920 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.617920 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.475586 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.475586 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004477    0.035167    1.789204 2311.264893 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.035167    0.000000 2311.264893 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035249    0.174705    0.197815 2311.462646 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.174705    0.000227 2311.462891 ^ io_east_out[17] (out)
                                           2311.462891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.462891   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.287598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.332764 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.332764 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.006966    0.044304    1.810122 2311.143066 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.044304    0.000000 2311.143066 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035082    0.173917    0.200544 2311.343506 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.173917    0.000455 2311.343994 ^ io_east_out[21] (out)
                                           2311.343994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.343994   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.406250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008971    0.052607    2.136176 2310.166260 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.052607    0.000000 2310.166260 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034940    0.173309    0.203272 2310.369385 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.173309    0.000455 2310.369873 ^ io_north_out[6] (out)
                                           2310.369873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.369873   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.380371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011341    0.063106    2.076376 2310.115967 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.063106    0.000000 2310.115967 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.172623    0.206683 2310.322510 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.172623    0.000455 2310.322998 ^ io_north_out[12] (out)
                                           2310.322998   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.322998   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.427246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008746    0.051700    2.286925 2310.000977 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.051700    0.000000 2310.000977 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.172557    0.202363 2310.203125 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.172557    0.000455 2310.203613 ^ io_north_out[7] (out)
                                           2310.203613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.203613   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.546387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009789    0.056193    2.065235 2309.842285 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.056193    0.000000 2309.842285 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.172245    0.203727 2310.046143 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.172245    0.000455 2310.046631 ^ io_north_out[4] (out)
                                           2310.046631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.046631   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.703613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.287109 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.287109 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.039551 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.039551 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022232    0.113178    1.660055 2309.699707 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.113178    0.000000 2309.699707 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.174435    0.226009 2309.925537 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.174435    0.000455 2309.926025 ^ io_west_out[28] (out)
                                           2309.926025   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.926025   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.824219   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.439697 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.439697 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.030029 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.030029 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009053    0.056115    1.554554 2309.584473 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.056115    0.000000 2309.584473 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173622    0.204864 2309.789307 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.173622    0.000455 2309.789795 ^ io_west_out[22] (out)
                                           2309.789795   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.789795   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.959961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.004941    0.035411    2.007710 2309.558594 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.035411    0.000000 2309.558594 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.172559    0.195996 2309.754639 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.172559    0.000455 2309.755127 ^ io_north_out[5] (out)
                                           2309.755127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.755127   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.995117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.051025 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.051025 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.777100 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.777100 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007248    0.049048    1.670060 2309.447266 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.049048    0.000000 2309.447266 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173569    0.202135 2309.649414 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.173569    0.000455 2309.649902 ^ io_west_out[20] (out)
                                           2309.649902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.649902   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.100098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.185791 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.185791 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.713867 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.713867 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008953    0.054875    1.623903 2309.337891 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.054875    0.000000 2309.337891 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035155    0.174311    0.204864 2309.542725 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.174311    0.000455 2309.543213 ^ io_west_out[23] (out)
                                           2309.543213   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.543213   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.207031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.047363 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.047363 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.551025 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.551025 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008184    0.061432    1.712579 2309.263428 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.061432    0.000000 2309.263428 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035240    0.174714    0.207592 2309.471191 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.174714    0.000455 2309.471436 ^ io_west_out[21] (out)
                                           2309.471436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.471436   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.278320   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.617920 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.617920 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004371    0.034764    1.645958 2309.263916 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.034764    0.000000 2309.263916 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035240    0.174682    0.197360 2309.461426 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.174682    0.000455 2309.461670 ^ io_east_out[1] (out)
                                           2309.461670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.461670   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.288086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.024652    0.123640    1.701892 2309.218994 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.123640    0.000000 2309.218994 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.174111    0.229647 2309.448486 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.174111    0.000455 2309.448975 ^ io_west_out[29] (out)
                                           2309.448975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.448975   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.301270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.631836 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.631836 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.517090 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.517090 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.013745    0.073269    1.666876 2309.183838 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.073269    0.000000 2309.183838 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.172672    0.210321 2309.394287 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.172672    0.000455 2309.394775 ^ io_north_out[13] (out)
                                           2309.394775   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.394775   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.355469   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.617920 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.617920 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005011    0.037616    1.345825 2308.963867 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.037616    0.000000 2308.963867 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.172757    0.197133 2309.160889 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.172757    0.000455 2309.161377 ^ io_south_out[17] (out)
                                           2309.161377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.161377   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.588379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007943    0.034030   14.216766 2305.709229 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034030    0.000000 2305.709229 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006205    0.030430    1.937906 2307.647217 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.030430    0.000000 2307.647217 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034789    0.090673    0.174850 2307.822021 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.090675    0.000455 2307.822510 v io_north_out[19] (out)
                                           2307.822510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.822510   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.927734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007943    0.050738   14.473472 2305.965820 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.050738    0.000000 2305.965820 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007623    0.048690    1.605031 2307.571045 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.048690    0.000000 2307.571045 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035126    0.174110    0.202363 2307.773193 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.174110    0.000455 2307.773682 ^ io_east_out[19] (out)
                                           2307.773682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.773682   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.976562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006937    0.046789    1.545914 2307.396240 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.046789    0.000000 2307.396240 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035310    0.174971    0.202363 2307.598633 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.174971    0.000455 2307.599121 ^ io_west_out[1] (out)
                                           2307.599121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.599121   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.150879   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.850342 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.850342 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004933    0.037315    1.466560 2307.316895 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.037315    0.000000 2307.316895 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.172098    0.196451 2307.513428 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.172098    0.000455 2307.513916 ^ io_south_out[1] (out)
                                           2307.513916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.513916   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.236328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006873    0.044387   14.712441 2306.204834 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.044387    0.000000 2306.204834 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035304    0.174954    0.201453 2306.406250 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.174954    0.000455 2306.406738 ^ io_east_out[8] (out)
                                           2306.406738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.406738   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.343262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006298    0.042057   14.657417 2306.149902 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.042057    0.000000 2306.149902 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035255    0.174730    0.200316 2306.350098 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.174730    0.000455 2306.350586 ^ io_east_out[11] (out)
                                           2306.350586   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.350586   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.399902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007697    0.048997   14.581929 2306.074463 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.048997    0.000000 2306.074463 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035304    0.174944    0.203045 2306.277344 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.174944    0.000455 2306.277832 ^ io_east_out[3] (out)
                                           2306.277832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.277832   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.472656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006891    0.044386   14.550778 2306.043213 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.044386    0.000000 2306.043213 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.174354    0.200998 2306.244141 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.174354    0.000455 2306.244629 ^ io_east_out[9] (out)
                                           2306.244629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.244629   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.505371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004698    0.039457   14.338411 2305.830811 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.039457    0.000000 2305.830811 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.172748    0.197815 2306.028564 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.172748    0.000455 2306.029053 ^ io_south_out[24] (out)
                                           2306.029053   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.029053   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.720703   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005923    0.040662   14.194939 2305.687256 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.040662    0.000000 2305.687256 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.172461    0.198042 2305.885498 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.172461    0.000455 2305.885986 ^ io_south_out[27] (out)
                                           2305.885986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.885986   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.864258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004945    0.036624   14.131729 2305.624268 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.036624    0.000000 2305.624268 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.172397    0.196451 2305.820557 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.172397    0.000455 2305.821045 ^ io_south_out[19] (out)
                                           2305.821045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.821045   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.929199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004773    0.035609   14.138096 2305.630615 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.035609    0.000000 2305.630615 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.172101    0.195769 2305.826172 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.172101    0.000455 2305.826660 ^ io_south_out[25] (out)
                                           2305.826660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.826660   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.923340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008089    0.050610   13.877070 2305.369385 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.050610    0.000000 2305.369385 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.174306    0.203272 2305.572754 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.174306    0.000455 2305.573242 ^ io_east_out[2] (out)
                                           2305.573242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.573242   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.176758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005272    0.038408   13.789987 2305.282471 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.038408    0.000000 2305.282471 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.174720    0.198952 2305.481445 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.174720    0.000455 2305.481934 ^ io_east_out[10] (out)
                                           2305.481934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.481934   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.268066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006557    0.043096   13.774525 2305.266846 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.043096    0.000000 2305.266846 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035243    0.174672    0.200544 2305.467529 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.174672    0.000455 2305.468018 ^ io_east_out[0] (out)
                                           2305.468018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.468018   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.281738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013136    0.071229   11.790689 2301.378418 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.071229    0.000000 2301.378418 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034841    0.172946    0.209639 2301.588135 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.172946    0.000455 2301.588623 ^ io_north_out[24] (out)
                                           2301.588623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.588623   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.161621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006857    0.044316   11.744533 2301.332275 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.044316    0.000000 2301.332275 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.174284    0.200771 2301.532959 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.174284    0.000455 2301.533447 ^ io_east_out[24] (out)
                                           2301.533447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.533447   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.216309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006349    0.042266   11.689735 2301.277344 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.042266    0.000000 2301.277344 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035237    0.174630    0.200316 2301.477783 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.174630    0.000227 2301.478027 ^ io_east_out[27] (out)
                                           2301.478027   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.478027   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.271973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015219    0.079982   11.665634 2301.253418 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.079982    0.000000 2301.253418 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.172721    0.212822 2301.466064 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.172721    0.000455 2301.466553 ^ io_north_out[27] (out)
                                           2301.466553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.466553   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.283691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.010626    0.059937   11.601970 2301.189697 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.059937    0.000000 2301.189697 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.172267    0.205091 2301.394775 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.172267    0.000455 2301.395264 ^ io_north_out[25] (out)
                                           2301.395264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.395264   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.354492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007322    0.046223   11.584689 2301.172363 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.046223    0.000000 2301.172363 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035193    0.174431    0.201680 2301.374023 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.174431    0.000455 2301.374512 ^ io_east_out[25] (out)
                                           2301.374512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.374512   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.375488   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008184    0.051005   10.909616 2300.497314 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.051005    0.000000 2300.497314 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035120    0.174080    0.203499 2300.700928 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.174080    0.000227 2300.701172 ^ io_east_out[18] (out)
                                           2300.701172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.701172   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.048828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005136    0.037873   10.821851 2300.409668 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.037873    0.000000 2300.409668 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035138    0.174197    0.198270 2300.607910 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.174197    0.000455 2300.608398 ^ io_east_out[26] (out)
                                           2300.608398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.608398   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.141602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006504    0.042874   10.806389 2300.394043 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.042874    0.000000 2300.394043 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035070    0.173843    0.200089 2300.594238 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.173843    0.000227 2300.594482 ^ io_east_out[16] (out)
                                           2300.594482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.594482   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.155762   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005326    0.028806    7.882363 2299.374756 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.028806    0.000000 2299.374756 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.090449    0.173941 2299.548828 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.090451    0.000455 2299.549072 v io_south_out[18] (out)
                                           2299.549072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.549072   data arrival time
---------------------------------------------------------------------------------------------
                                           5700.200684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.492432 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.492432 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004172    0.026712    4.574076 2296.066406 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.026712    0.000000 2296.066406 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.090607    0.173259 2296.239746 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.090609    0.000455 2296.240234 v io_south_out[26] (out)
                                           2296.240234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.240234   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.509766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005460    0.029046    5.656375 2295.244141 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029046    0.000000 2295.244141 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.090507    0.174168 2295.418213 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.090509    0.000455 2295.418701 v io_north_out[18] (out)
                                           2295.418701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.418701   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.331543   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.011905    0.042420    5.065658 2294.653320 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042420    0.000000 2294.653320 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034789    0.090586    0.180080 2294.833496 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.090588    0.000455 2294.833984 v io_north_out[26] (out)
                                           2294.833984   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.833984   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.916016   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.783203 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.783203 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.110596 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.110596 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.881104 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.881104 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.245117 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.245117 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.587646 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.587646 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007582    0.046682    4.468348 2294.056152 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.046682    0.000000 2294.056152 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.172530    0.200316 2294.256348 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.172530    0.000455 2294.256836 ^ io_north_out[16] (out)
                                           2294.256836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.256836   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.493164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006391    0.041576    1.812168 2269.666992 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.041576    0.000000 2269.666992 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.172531    0.198497 2269.865479 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.172531    0.000455 2269.865967 ^ io_north_out[3] (out)
                                           2269.865967   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.865967   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.884277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.389160 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.389160 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.854980 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.854980 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008068    0.055022    1.719172 2269.573975 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.055022    0.000000 2269.573975 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.173764    0.204409 2269.778564 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.173764    0.000455 2269.778809 ^ io_west_out[19] (out)
                                           2269.778809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.778809   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.971191   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013035    0.070778   15.617162 2253.373779 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.070778    0.000000 2253.373779 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034712    0.172335    0.209184 2253.582764 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.172335    0.000455 2253.583252 ^ io_north_out[8] (out)
                                           2253.583252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.583252   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.166992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015189    0.079849   15.492333 2253.248779 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.079849    0.000000 2253.248779 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.172383    0.212594 2253.461426 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.172383    0.000455 2253.461914 ^ io_north_out[11] (out)
                                           2253.461914   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.461914   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.288086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010648    0.060040   15.428896 2253.185303 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.060040    0.000000 2253.185303 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.172897    0.205546 2253.390869 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.172897    0.000455 2253.391357 ^ io_north_out[9] (out)
                                           2253.391357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.391357   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.358887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009661    0.060286   15.278602 2253.035156 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.060286    0.000000 2253.035156 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.173794    0.206455 2253.241699 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.173794    0.000455 2253.241943 ^ io_west_out[24] (out)
                                           2253.241943   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.241943   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.507812   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.026778    0.135715   15.168553 2252.925049 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.135715    0.000000 2252.925049 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.174021    0.232831 2253.157959 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.174021    0.000455 2253.158447 ^ io_west_out[27] (out)
                                           2253.158447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.158447   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.591309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009992    0.060644   15.171054 2252.927490 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.060644    0.000000 2252.927490 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035002    0.173624    0.206455 2253.134033 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.173624    0.000455 2253.134521 ^ io_west_out[25] (out)
                                           2253.134521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.134521   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.615723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005490    0.029098    9.483074 2247.239502 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029098    0.000000 2247.239502 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.090806    0.174396 2247.414062 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.090808    0.000455 2247.414551 v io_north_out[2] (out)
                                           2247.414551   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.414551   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.335938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007568    0.055608    8.953521 2246.709961 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.055608    0.000000 2246.709961 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035162    0.174347    0.205091 2246.915039 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.174347    0.000455 2246.915527 ^ io_west_out[18] (out)
                                           2246.915527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.915527   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.834473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012091    0.066438    8.892130 2246.648682 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.066438    0.000000 2246.648682 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.172632    0.207820 2246.856445 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.172632    0.000455 2246.856934 ^ io_north_out[10] (out)
                                           2246.856934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.856934   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.893555   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007770    0.047488    8.473763 2246.230225 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.047488    0.000000 2246.230225 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.172518    0.200771 2246.431152 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.172518    0.000455 2246.431396 ^ io_north_out[0] (out)
                                           2246.431396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.431396   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.318359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007564    0.034082    5.557695 2243.314209 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034082    0.000000 2243.314209 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035373    0.091835    0.177806 2243.491943 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.091836    0.000455 2243.492432 v io_west_out[26] (out)
                                           2243.492432   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.492432   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.257812   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.323975 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.323975 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.352539 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.352539 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.197510 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.197510 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.086914 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.086914 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.738770 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.738770 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.313477 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.313477 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.756592 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.756592 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005667    0.042226    1.488616 2239.245117 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.042226    0.000000 2239.245117 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.174628    0.200316 2239.445557 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.174628    0.000227 2239.445801 ^ io_west_out[16] (out)
                                           2239.445801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.445801   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.304199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027256    0.137921    1.526360 2220.960938 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.137921    0.000000 2220.960938 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035429    0.175974    0.234877 2221.195801 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.175974    0.000455 2221.196289 ^ io_west_out[11] (out)
                                           2221.196289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.196289   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.553711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.181152 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.181152 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.984619 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.984619 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.836182 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.836182 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.618164 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.618164 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.002686 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.002686 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.434570 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.434570 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005887    0.040516    1.410172 2220.844727 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040516    0.000000 2220.844727 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.172086    0.197815 2221.042480 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.172086    0.000455 2221.042969 ^ io_south_out[11] (out)
                                           2221.042969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.042969   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.707031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010107    0.061121    1.526360 2197.925537 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.061121    0.000000 2197.925537 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035376    0.175350    0.207820 2198.133545 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.175350    0.000455 2198.134033 ^ io_west_out[9] (out)
                                           2198.134033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.134033   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.615723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.905029 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.905029 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.114014 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.114014 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.956787 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.956787 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.907715 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.907715 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.824951 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.824951 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.399414 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.399414 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.004861    0.035959    1.352419 2197.751709 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.035959    0.000000 2197.751709 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.172760    0.196451 2197.948242 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.172760    0.000455 2197.948730 ^ io_south_out[9] (out)
                                           2197.948730   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.948730   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.801270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009637    0.060192    1.645958 2173.600098 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.060192    0.000000 2173.600098 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.173549    0.206228 2173.806396 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.173549    0.000455 2173.806885 ^ io_west_out[8] (out)
                                           2173.806885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.806885   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.942871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.571533 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.571533 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.954102 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.954102 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.004633    0.039228    1.564558 2173.518799 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.039228    0.000000 2173.518799 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.172089    0.197360 2173.716064 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.172089    0.000455 2173.716553 ^ io_south_out[8] (out)
                                           2173.716553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.716553   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.033691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008067    0.055021   15.234036 2161.142090 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.055021    0.000000 2161.142090 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173615    0.204409 2161.346436 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.173615    0.000455 2161.346924 ^ io_west_out[3] (out)
                                           2161.346924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.346924   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.403320   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005036    0.036982   14.990974 2160.898926 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.036982    0.000000 2160.898926 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034793    0.172605    0.196678 2161.095703 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.172605    0.000455 2161.096191 ^ io_south_out[3] (out)
                                           2161.096191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.096191   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.654297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007537    0.055493    8.953294 2154.861328 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.055493    0.000000 2154.861328 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035095    0.174031    0.204864 2155.066162 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.174031    0.000455 2155.066650 ^ io_west_out[2] (out)
                                           2155.066650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.066650   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.683105   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005401    0.028939    8.741609 2154.649658 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.028939    0.000000 2154.649658 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.090763    0.174396 2154.823975 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.090765    0.000455 2154.824463 v io_south_out[2] (out)
                                           2154.824463   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.824463   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.925781   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007160    0.033258    5.556558 2151.464600 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033258    0.000000 2151.464600 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035035    0.091162    0.176669 2151.641357 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.091164    0.000455 2151.641602 v io_west_out[10] (out)
                                           2151.641602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.641602   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.108398   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004338    0.027187    5.433549 2151.341553 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027187    0.000000 2151.341553 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.090624    0.173486 2151.515137 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.090626    0.000455 2151.515625 v io_south_out[10] (out)
                                           2151.515625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.515625   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.234863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005319    0.040902    1.487479 2147.395508 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.040902    0.000000 2147.395508 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.173683    0.198952 2147.594482 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.173683    0.000455 2147.594971 ^ io_west_out[0] (out)
                                           2147.594971   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.594971   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.155273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.907959 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.907959 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006016    0.040022    1.317176 2147.225098 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040022    0.000000 2147.225098 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172428    0.197815 2147.423096 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.172428    0.000455 2147.423584 ^ io_south_out[0] (out)
                                           2147.423584   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.423584   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.326660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003740    0.023807    0.013642 2000.013672 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.023807    0.000000 2000.013672 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.092766    0.108230 2000.121948 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.092766    0.000000 2000.121948 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.515137 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.515137 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.333130 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.333130 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.682617 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.682617 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.639648 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.639648 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.429321 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.429321 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.860718 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.860718 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.492432 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.492432 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.310303 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.310303 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.537842 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.537842 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.308350 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.308350 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.672363 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.672363 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.713135 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.713135 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.582275 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.582520 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.372070 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.372070 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.020020 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.020020 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.157471 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.157471 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.062256 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.062256 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.739746 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.739746 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.506592 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.506592 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.235596 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.235596 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.004945    0.035592    1.487024 2145.722656 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.035592    0.000000 2145.722656 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.172400    0.195996 2145.918701 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.172400    0.000455 2145.919189 ^ io_south_out[16] (out)
                                           2145.919189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2145.919189   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.831055   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.092718    0.063948    0.063948 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000    0.063948 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160992    0.224940 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000113    0.225054 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199055    0.424109 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126414    0.004939    0.429047 ^ cell3/clk (fpgacell)
     2    0.025323    0.130654    1.916365    2.345412 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.130654    0.002800    2.348212 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035118    0.174486    0.231972    2.580184 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.174486    0.000227    2.580412 ^ config_data_out (out)
                                              2.580412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.580412   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.169922   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010856    0.055237    0.036835 2000.036865 ^ config_en (in)
                                                         config_en (net)
                      0.055237    0.000000 2000.036865 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109757    0.132538    0.168939 2000.205811 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.132566    0.001592 2000.207397 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.155153    0.180944    0.194404 2000.401855 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.212278    0.057071 2000.458862 ^ cell0/config_en (fpgacell)
                                           2000.458862   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004547 10000.229492 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.200089 10000.429688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.132818    0.005457 10000.434570 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.184570   clock uncertainty
                                  0.000000 10000.184570   clock reconvergence pessimism
                                 -2.448860 9997.735352   library setup time
                                           9997.735352   data required time
---------------------------------------------------------------------------------------------
                                           9997.735352   data required time
                                           -2000.458862   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.276367   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010856    0.055237    0.036835 2000.036865 ^ config_en (in)
                                                         config_en (net)
                      0.055237    0.000000 2000.036865 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109757    0.132538    0.168939 2000.205811 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.132566    0.001592 2000.207397 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.155153    0.180944    0.194404 2000.401855 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.205165    0.049795 2000.451660 ^ cell1/config_en (fpgacell)
                                           2000.451660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004547 10000.229492 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.200089 10000.429688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135278    0.014552 10000.444336 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.193359   clock uncertainty
                                  0.000000 10000.193359   clock reconvergence pessimism
                                 -2.448860 9997.744141   library setup time
                                           9997.744141   data required time
---------------------------------------------------------------------------------------------
                                           9997.744141   data required time
                                           -2000.451660   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.292480   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010856    0.055237    0.036835 2000.036865 ^ config_en (in)
                                                         config_en (net)
                      0.055237    0.000000 2000.036865 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109757    0.132538    0.168939 2000.205811 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.133861    0.010459 2000.216309 ^ cell2/config_en (fpgacell)
                                           2000.216309   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000000 10000.224609 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199179 10000.423828 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126554    0.006366 10000.430664 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.179688   clock uncertainty
                                  0.000000 10000.179688   clock reconvergence pessimism
                                 -2.448860 9997.730469   library setup time
                                           9997.730469   data required time
---------------------------------------------------------------------------------------------
                                           9997.730469   data required time
                                           -2000.216309   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.514648   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010856    0.055237    0.036835 2000.036865 ^ config_en (in)
                                                         config_en (net)
                      0.055237    0.000000 2000.036865 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109757    0.132538    0.168939 2000.205811 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.132609    0.002501 2000.208374 ^ cell3/config_en (fpgacell)
                                           2000.208374   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000000 10000.224609 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199179 10000.423828 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126414    0.005457 10000.429688 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.179688   clock uncertainty
                                  0.000000 10000.179688   clock reconvergence pessimism
                                 -2.448860 9997.729492   library setup time
                                           9997.729492   data required time
---------------------------------------------------------------------------------------------
                                           9997.729492   data required time
                                           -2000.208374   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.521973   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011147    0.056538    0.037744 2000.037842 ^ nrst (in)
                                                         nrst (net)
                      0.056539    0.000000 2000.037842 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114326    0.137556    0.171895 2000.209717 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.137570    0.001137 2000.210815 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.160125    0.185973    0.196451 2000.407227 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.220719    0.060936 2000.468262 ^ cell0/nrst (fpgacell)
                                           2000.468262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004547 10000.229492 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.200089 10000.429688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.132818    0.005457 10000.434570 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.184570   clock uncertainty
                                  0.000000 10000.184570   clock reconvergence pessimism
                                 -1.055470 9999.128906   library setup time
                                           9999.128906   data required time
---------------------------------------------------------------------------------------------
                                           9999.128906   data required time
                                           -2000.468262   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.660645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011147    0.056538    0.037744 2000.037842 ^ nrst (in)
                                                         nrst (net)
                      0.056539    0.000000 2000.037842 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114326    0.137556    0.171895 2000.209717 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.137570    0.001137 2000.210815 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.160125    0.185973    0.196451 2000.407227 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.212225    0.052296 2000.459595 ^ cell1/nrst (fpgacell)
                                           2000.459595   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004547 10000.229492 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.200089 10000.429688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135278    0.014552 10000.444336 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.193359   clock uncertainty
                                  0.000000 10000.193359   clock reconvergence pessimism
                                 -1.055470 9999.137695   library setup time
                                           9999.137695   data required time
---------------------------------------------------------------------------------------------
                                           9999.137695   data required time
                                           -2000.459595   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.678711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011147    0.056538    0.037744 2000.037842 ^ nrst (in)
                                                         nrst (net)
                      0.056539    0.000000 2000.037842 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114326    0.137556    0.171895 2000.209717 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.139254    0.012051 2000.221802 ^ cell2/nrst (fpgacell)
                                           2000.221802   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000000 10000.224609 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199179 10000.423828 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126554    0.006366 10000.430664 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.179688   clock uncertainty
                                  0.000000 10000.179688   clock reconvergence pessimism
                                 -1.055470 9999.124023   library setup time
                                           9999.124023   data required time
---------------------------------------------------------------------------------------------
                                           9999.124023   data required time
                                           -2000.221802   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.902344   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011147    0.056538    0.037744 2000.037842 ^ nrst (in)
                                                         nrst (net)
                      0.056539    0.000000 2000.037842 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114326    0.137556    0.171895 2000.209717 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.137629    0.002728 2000.212402 ^ cell3/nrst (fpgacell)
                                           2000.212402   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000000 10000.224609 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199179 10000.423828 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126414    0.005457 10000.429688 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.179688   clock uncertainty
                                  0.000000 10000.179688   clock reconvergence pessimism
                                 -1.055470 9999.123047   library setup time
                                           9999.123047   data required time
---------------------------------------------------------------------------------------------
                                           9999.123047   data required time
                                           -2000.212402   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.910645   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.003749    0.010833    0.006139 2000.006226 v config_data_in (in)
                                                         config_data_in (net)
                      0.010833    0.000000 2000.006226 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037104    0.084938    0.171667 2000.177856 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.084960    0.001364 2000.179199 v cell0/config_data_in (fpgacell)
                                           2000.179199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004547 10000.229492 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.200089 10000.429688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.132818    0.005457 10000.434570 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.184570   clock uncertainty
                                  0.000000 10000.184570   clock reconvergence pessimism
                                  0.225470 10000.410156   library setup time
                                           10000.410156   data required time
---------------------------------------------------------------------------------------------
                                           10000.410156   data required time
                                           -2000.179199   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.231445   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.092718    0.063948    0.063948 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000    0.063948 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160992    0.224940 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004424    0.229364 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.199463    0.428827 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135278    0.015358    0.444185 ^ cell1/clk (fpgacell)
     1    0.094579    0.456162    2.135751    2.579935 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.457270    0.020252    2.600187 ^ cell2/config_data_in (fpgacell)
                                              2.600187   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000000 10000.224609 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199179 10000.423828 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126554    0.006366 10000.430664 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.179688   clock uncertainty
                                  0.000000 10000.179688   clock reconvergence pessimism
                                  0.387480 10000.567383   library setup time
                                           10000.567383   data required time
---------------------------------------------------------------------------------------------
                                           10000.567383   data required time
                                             -2.600187   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.967773   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.092718    0.063948    0.063948 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000    0.063948 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160992    0.224940 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004424    0.229364 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.199463    0.428827 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.132818    0.006073    0.434900 ^ cell0/clk (fpgacell)
     1    0.084614    0.408970    2.105532    2.540432 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.409408    0.012054    2.552486 ^ cell1/config_data_in (fpgacell)
                                              2.552486   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063380    0.004547 10000.229492 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.132400    0.200089 10000.429688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135278    0.014552 10000.444336 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.193359   clock uncertainty
                                  0.000000 10000.193359   clock reconvergence pessimism
                                  0.387480 10000.581055   library setup time
                                           10000.581055   data required time
---------------------------------------------------------------------------------------------
                                           10000.581055   data required time
                                             -2.552486   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.029297   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.092718    0.063948    0.063948 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000    0.063948 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160992    0.224940 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000113    0.225054 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199055    0.424109 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126554    0.005950    0.430059 ^ cell2/clk (fpgacell)
     1    0.082089    0.397038    2.097519    2.527577 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.397457    0.011633    2.539210 ^ cell3/config_data_in (fpgacell)
                                              2.539210   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.092718    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092742    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.062866    0.160981 10000.224609 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062866    0.000000 10000.224609 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.126115    0.199179 10000.423828 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.126414    0.005457 10000.429688 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.179688   clock uncertainty
                                  0.000000 10000.179688   clock reconvergence pessimism
                                  0.387480 10000.566406   library setup time
                                           10000.566406   data required time
---------------------------------------------------------------------------------------------
                                           10000.566406   data required time
                                             -2.539210   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.027344   slack (MET)



