#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 10 22:37:05 2021
# Process ID: 12992
# Current directory: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {13}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top txem7310_pll__s3100_ms__top -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2190.293 ; gain = 540.656 ; free physical = 2471 ; free virtual = 3971
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
WARNING: [Vivado 12-507] No nets matched 'w_SSPI_TEST_SS_B'. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'w_SSPI_TEST_MOSI'. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'w_SSPI_TEST_MCLK'. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'nBUF_DATA_OE'. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'GPIB_nCS'. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'GPIB_SW_nOE'. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'txem7310_pll__s3100_ms__top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

10 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 2203.293 ; gain = 1033.070 ; free physical = 2486 ; free virtual = 3985
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2267.324 ; gain = 64.031 ; free physical = 2482 ; free virtual = 3982

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "398dcd8fd146f60e".
INFO: [Netlist 29-17] Analyzing 1348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "546a69e3e6ed40b6".
INFO: [Netlist 29-17] Analyzing 1523 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "0dd90b0988d0c78f".
INFO: [Netlist 29-17] Analyzing 1656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_2
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "40af5a36da68a962".
INFO: [Netlist 29-17] Analyzing 1716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2294.371 ; gain = 0.000 ; free physical = 2257 ; free virtual = 3851
Phase 1 Generate And Synthesize Debug Cores | Checksum: 253fede53

Time (s): cpu = 00:01:54 ; elapsed = 00:03:25 . Memory (MB): peak = 2294.371 ; gain = 27.047 ; free physical = 2257 ; free virtual = 3851
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 18eb6dfc7

Time (s): cpu = 00:01:58 ; elapsed = 00:03:28 . Memory (MB): peak = 2383.371 ; gain = 116.047 ; free physical = 2249 ; free virtual = 3843
INFO: [Opt 31-389] Phase Retarget created 1040 cells and removed 1203 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 19581e8cc

Time (s): cpu = 00:02:00 ; elapsed = 00:03:30 . Memory (MB): peak = 2383.371 ; gain = 116.047 ; free physical = 2250 ; free virtual = 3844
INFO: [Opt 31-389] Phase Constant propagation created 584 cells and removed 2675 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: b9cb22a1

Time (s): cpu = 00:02:02 ; elapsed = 00:03:32 . Memory (MB): peak = 2383.371 ; gain = 116.047 ; free physical = 2248 ; free virtual = 3842
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 2256 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: b9cb22a1

Time (s): cpu = 00:02:03 ; elapsed = 00:03:33 . Memory (MB): peak = 2383.371 ; gain = 116.047 ; free physical = 2248 ; free virtual = 3842
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: b9cb22a1

Time (s): cpu = 00:02:03 ; elapsed = 00:03:33 . Memory (MB): peak = 2383.371 ; gain = 116.047 ; free physical = 2247 ; free virtual = 3841
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2383.371 ; gain = 0.000 ; free physical = 2246 ; free virtual = 3841
Ending Logic Optimization Task | Checksum: b5c8035b

Time (s): cpu = 00:02:04 ; elapsed = 00:03:34 . Memory (MB): peak = 2383.371 ; gain = 116.047 ; free physical = 2246 ; free virtual = 3841
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:06 ; elapsed = 00:03:36 . Memory (MB): peak = 2383.371 ; gain = 180.078 ; free physical = 2247 ; free virtual = 3842
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2383.371 ; gain = 0.000 ; free physical = 2243 ; free virtual = 3838
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.371 ; gain = 0.000 ; free physical = 2239 ; free virtual = 3833
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2415.387 ; gain = 0.000 ; free physical = 2225 ; free virtual = 3821
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6dd58b1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2415.387 ; gain = 0.000 ; free physical = 2225 ; free virtual = 3821
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2415.387 ; gain = 0.000 ; free physical = 2226 ; free virtual = 3822

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/EEPROM_fifo_wr_inst_i_2' is driving clock pin of 10 registers. This could lead to large hold time violations. First few involved registers are:
	control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c20bd70d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.387 ; gain = 0.000 ; free physical = 2175 ; free virtual = 3778

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fa10fe07

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.547 ; gain = 81.160 ; free physical = 2110 ; free virtual = 3716

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fa10fe07

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.547 ; gain = 81.160 ; free physical = 2110 ; free virtual = 3716
Phase 1 Placer Initialization | Checksum: fa10fe07

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.547 ; gain = 81.160 ; free physical = 2110 ; free virtual = 3716

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 180a6b9e8

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2051 ; free virtual = 3658

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 180a6b9e8

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2051 ; free virtual = 3658

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15943c69b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:48 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2044 ; free virtual = 3651

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1273f1039

Time (s): cpu = 00:01:36 ; elapsed = 00:00:48 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2044 ; free virtual = 3651

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 193cdf281

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2044 ; free virtual = 3651

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 193cdf281

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2044 ; free virtual = 3651

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18d4666cd

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2043 ; free virtual = 3650

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: 21fc18aad

Time (s): cpu = 00:01:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 1997 ; free virtual = 3605
Phase 3.7 Small Shape Detail Placement | Checksum: 21fc18aad

Time (s): cpu = 00:01:50 ; elapsed = 00:01:05 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2008 ; free virtual = 3616

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16417644b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:06 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2009 ; free virtual = 3616

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16417644b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:06 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2009 ; free virtual = 3616
Phase 3 Detail Placement | Checksum: 16417644b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:06 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2009 ; free virtual = 3616

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 171647582

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 171647582

Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2020 ; free virtual = 3628
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.364. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ebabe68c

Time (s): cpu = 00:02:02 ; elapsed = 00:01:18 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2020 ; free virtual = 3627
Phase 4.1 Post Commit Optimization | Checksum: 1ebabe68c

Time (s): cpu = 00:02:02 ; elapsed = 00:01:18 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2020 ; free virtual = 3628

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ebabe68c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2022 ; free virtual = 3630

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ebabe68c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2022 ; free virtual = 3630

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14546838c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2022 ; free virtual = 3630
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14546838c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2022 ; free virtual = 3630
Ending Placer Task | Checksum: a5feb6e0

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2086 ; free virtual = 3694
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 2599.176 ; gain = 183.789 ; free physical = 2087 ; free virtual = 3694
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2067 ; free virtual = 3675
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2077 ; free virtual = 3685
INFO: [runtcl-4] Executing : report_io -file txem7310_pll__s3100_ms__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2066 ; free virtual = 3674
INFO: [runtcl-4] Executing : report_utilization -file txem7310_pll__s3100_ms__top_utilization_placed.rpt -pb txem7310_pll__s3100_ms__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2076 ; free virtual = 3684
INFO: [runtcl-4] Executing : report_control_sets -verbose -file txem7310_pll__s3100_ms__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2075 ; free virtual = 3684
Command: phys_opt_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: RuntimeOptimized
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2073 ; free virtual = 3682

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.348 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11e1c7438

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2048 ; free virtual = 3658
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.348 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 11e1c7438

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2046 ; free virtual = 3656

Phase 3 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 3 Critical Cell Optimization | Checksum: 11e1c7438

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2046 ; free virtual = 3656

Phase 4 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 4 Placement Based Optimization | Checksum: 11e1c7438

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2046 ; free virtual = 3656

Phase 5 BRAM Enable Optimization
Phase 5 BRAM Enable Optimization | Checksum: 11e1c7438

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2046 ; free virtual = 3656
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2047 ; free virtual = 3657
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.348 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization      |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Enable       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 14e96551d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2046 ; free virtual = 3657
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2064 ; free virtual = 3674
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2050 ; free virtual = 3661
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2599.176 ; gain = 0.000 ; free physical = 2059 ; free virtual = 3669
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 81f1173f ConstDB: 0 ShapeSum: 7e1122dd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1103e8491

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 2752.258 ; gain = 138.066 ; free physical = 1842 ; free virtual = 3452
Post Restoration Checksum: NetGraph: 5dbabfda NumContArr: b283c4b7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1103e8491

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2752.258 ; gain = 138.066 ; free physical = 1840 ; free virtual = 3451

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1103e8491

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2765.246 ; gain = 151.055 ; free physical = 1801 ; free virtual = 3412

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1103e8491

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2765.246 ; gain = 151.055 ; free physical = 1801 ; free virtual = 3412
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f8630417

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1774 ; free virtual = 3385
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.512  | TNS=0.000  | WHS=-0.862 | THS=-972.508|

Phase 2 Router Initialization | Checksum: 10b4ccd4b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1769 ; free virtual = 3380

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13d996051

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1751 ; free virtual = 3363

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4058
 Number of Nodes with overlaps = 560
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.008 | TNS=-0.008 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e9f784eb

Time (s): cpu = 00:03:24 ; elapsed = 00:01:13 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1757 ; free virtual = 3369
Phase 4 Rip-up And Reroute | Checksum: 1e9f784eb

Time (s): cpu = 00:03:24 ; elapsed = 00:01:13 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1756 ; free virtual = 3369

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2203f787c

Time (s): cpu = 00:03:26 ; elapsed = 00:01:13 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1752 ; free virtual = 3365

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2203f787c

Time (s): cpu = 00:03:26 ; elapsed = 00:01:13 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1752 ; free virtual = 3365
Phase 5 Delay and Skew Optimization | Checksum: 2203f787c

Time (s): cpu = 00:03:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1752 ; free virtual = 3365

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e6617bfe

Time (s): cpu = 00:03:28 ; elapsed = 00:01:14 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1753 ; free virtual = 3365
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a2b452bc

Time (s): cpu = 00:03:28 ; elapsed = 00:01:14 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1753 ; free virtual = 3365
Phase 6 Post Hold Fix | Checksum: 1a2b452bc

Time (s): cpu = 00:03:28 ; elapsed = 00:01:15 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1752 ; free virtual = 3365

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.92092 %
  Global Horizontal Routing Utilization  = 3.88516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1723a5eb6

Time (s): cpu = 00:03:29 ; elapsed = 00:01:15 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1751 ; free virtual = 3363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1723a5eb6

Time (s): cpu = 00:03:29 ; elapsed = 00:01:15 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1751 ; free virtual = 3363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 135505c8e

Time (s): cpu = 00:03:31 ; elapsed = 00:01:17 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1751 ; free virtual = 3364

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 135505c8e

Time (s): cpu = 00:03:31 ; elapsed = 00:01:17 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1753 ; free virtual = 3365
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:32 ; elapsed = 00:01:17 . Memory (MB): peak = 2824.824 ; gain = 210.633 ; free physical = 1813 ; free virtual = 3426

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:37 ; elapsed = 00:01:20 . Memory (MB): peak = 2824.824 ; gain = 225.648 ; free physical = 1813 ; free virtual = 3426
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2827.820 ; gain = 0.000 ; free physical = 1801 ; free virtual = 3413
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2827.820 ; gain = 2.996 ; free physical = 1808 ; free virtual = 3421
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
Command: report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__CPU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2933.840 ; gain = 9.973 ; free physical = 1670 ; free virtual = 3283
INFO: [runtcl-4] Executing : report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
Command: report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
120 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.953 ; gain = 109.113 ; free physical = 1649 ; free virtual = 3262
INFO: [runtcl-4] Executing : report_route_status -file txem7310_pll__s3100_ms__top_route_status.rpt -pb txem7310_pll__s3100_ms__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file txem7310_pll__s3100_ms__top_timing_summary_routed.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file txem7310_pll__s3100_ms__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file txem7310_pll__s3100_ms__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.953 ; gain = 0.000 ; free physical = 1634 ; free virtual = 3248
Command: write_bitstream -force txem7310_pll__s3100_ms__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD16__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD17__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD18__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD19__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD20__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD21__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD22__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD23__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD24__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD25__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD26__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD27__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD28__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD29__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD30__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD31__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__EXT_I2C_4_SDA__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__SCIO_1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDRC-153] Gated clock check: Net lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/gwakn.WR_ACK_reg is a gated clock net sourced by a combinational pin lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/EEPROM_fifo_wr_inst_i_2/O, cell lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/EEPROM_fifo_wr_inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_03/EEPROM_fifo_wr_inst_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 59 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 51112224 bits.
Writing bitstream ./txem7310_pll__s3100_ms__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 41 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3369.824 ; gain = 326.871 ; free physical = 1596 ; free virtual = 3216
INFO: [Common 17-206] Exiting Vivado at Tue Aug 10 22:46:13 2021...
