Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Mar  3 18:32:04 2016
| Host         : strudel running 64-bit SUSE Linux Enterprise Server 11 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file NoC_integration_wrapper_timing_summary_routed.rpt -rpx NoC_integration_wrapper_timing_summary_routed.rpx
| Design       : NoC_integration_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.568        0.000                      0                 3415        0.038        0.000                      0                 3415        4.020        0.000                       0                  1489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.568        0.000                      0                 3415        0.038        0.000                      0                 3415        4.020        0.000                       0                  1489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/rd_ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 2.341ns (25.172%)  route 6.959ns (74.828%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.642     2.936    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    SLICE_X40Y82         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/rd_ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/rd_ptr_reg[7]/Q
                         net (fo=6, routed)           0.999     4.391    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/rd_ptr_reg_n_0_[7]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.515 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg_i_6__0/O
                         net (fo=8, routed)           0.875     5.390    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg_i_6__0_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.152     5.542 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/rd_ptr_rep[7]_i_5__0/O
                         net (fo=2, routed)           0.654     6.195    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/rd_ptr_rep[7]_i_5__0_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.332     6.527 f  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/wr_ptr[6]_i_10__0/O
                         net (fo=1, routed)           0.816     7.343    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/wr_ptr[6]_i_10__0_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124     7.467 f  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/wr_ptr[6]_i_6__0/O
                         net (fo=22, routed)          0.708     8.175    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/wr_ptr[6]_i_6__0_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.299 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg_i_5__0/O
                         net (fo=12, routed)          0.640     8.939    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg_i_5__0_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/wr_ptr[3]_i_1__0/O
                         net (fo=7, routed)           0.896     9.959    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/wr_ptr[3]_i_1__0_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.083 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_i_14__0/O
                         net (fo=1, routed)           0.653    10.736    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_i_14__0_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_i_5__0/O
                         net (fo=1, routed)           0.000    10.860    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_i_5__0_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.393 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.719    12.112    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_reg_i_2__0_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I1_O)        0.124    12.236 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_i_1__0/O
                         net (fo=1, routed)           0.000    12.236    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_i_1__0_n_0
    SLICE_X38Y84         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.473    12.652    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_reg/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X38Y84         FDRE (Setup_fdre_C_D)        0.077    12.804    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Almost_full_reg
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.586ns (27.847%)  route 6.701ns (72.153%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.686     2.980    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/s00_axi_aclk
    SLICE_X28Y79         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr_reg[0]/Q
                         net (fo=18, routed)          1.046     4.482    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr[0]
    SLICE_X27Y78         LUT4 (Prop_lut4_I3_O)        0.152     4.634 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr_rep[7]_i_8/O
                         net (fo=9, routed)           0.887     5.521    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr_rep[7]_i_8_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.358     5.879 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr_rep[7]_i_5/O
                         net (fo=2, routed)           0.703     6.582    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/rd_ptr_rep[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I1_O)        0.326     6.908 f  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/wr_ptr[6]_i_9/O
                         net (fo=1, routed)           0.636     7.544    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/wr_ptr[6]_i_9_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.668 f  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/wr_ptr[6]_i_6/O
                         net (fo=20, routed)          0.721     8.389    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/wr_ptr[6]_i_6_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.513 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg_i_5/O
                         net (fo=10, routed)          0.682     9.194    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg_i_5_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.318 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/wr_ptr[3]_i_1/O
                         net (fo=7, routed)           0.782    10.101    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/wr_ptr[3]_i_1_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.225 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_i_14/O
                         net (fo=1, routed)           0.639    10.864    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_i_14_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.988 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_i_5/O
                         net (fo=1, routed)           0.000    10.988    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_i_5_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.538 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_reg_i_2/CO[3]
                         net (fo=1, routed)           0.605    12.143    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_reg_i_2_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124    12.267 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_i_1/O
                         net (fo=1, routed)           0.000    12.267    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.515    12.694    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/s00_axi_aclk
    SLICE_X31Y81         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_reg/C
                         clock pessimism              0.264    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.032    12.836    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Almost_full_reg
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 2.831ns (33.028%)  route 5.741ns (66.972%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.639    11.602    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y94         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.525    12.704    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y94         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[57]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.574    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[57]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.831ns (33.470%)  route 5.627ns (66.530%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.526    11.489    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.523    12.702    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[84]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.572    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[84]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.831ns (33.470%)  route 5.627ns (66.530%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.526    11.489    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.523    12.702    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[88]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.572    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[88]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.831ns (33.470%)  route 5.627ns (66.530%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.526    11.489    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.523    12.702    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[90]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.572    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[90]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[91]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.831ns (33.470%)  route 5.627ns (66.530%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.526    11.489    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.523    12.702    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[91]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.572    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[91]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.831ns (33.470%)  route 5.627ns (66.530%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.526    11.489    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.523    12.702    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[92]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.572    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[92]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[93]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.831ns (33.470%)  route 5.627ns (66.530%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.526    11.489    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[93]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.523    12.702    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[93]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.572    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[93]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.831ns (33.470%)  route 5.627ns (66.530%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.737     3.031    NoC_integration_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      1.450     4.481 r  NoC_integration_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.437     5.918    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8/O
                         net (fo=1, routed)           0.000     6.042    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.575 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           1.385     7.960    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_avalid_en315_out
    SLICE_X31Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.110 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0/O
                         net (fo=6, routed)           1.082     9.192    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_4__0_n_0
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.326     9.518 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0/O
                         net (fo=36, routed)          0.777    10.295    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.419 f  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=1, routed)           0.421    10.839    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.963 r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=13, routed)          0.526    11.489    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        1.523    12.702    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y90         FDRE                                         r  NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[94]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.572    NoC_integration_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_id_reg[94]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.556     0.892    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[28]/Q
                         net (fo=1, routed)           0.108     1.140    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Q[28]
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.102    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.554     0.890    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.112     1.166    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y87         SRLC32E                                      r  NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.821     1.187    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.886%)  route 0.166ns (54.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.554     0.890    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[8]/Q
                         net (fo=1, routed)           0.166     1.197    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Q[8]
    RAMB18_X2Y34         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/s00_axi_aclk
    RAMB18_X2Y34         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.119    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.886%)  route 0.166ns (54.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.554     0.890    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[9]/Q
                         net (fo=1, routed)           0.166     1.197    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Q[9]
    RAMB18_X2Y34         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/s00_axi_aclk
    RAMB18_X2Y34         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.119    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.782%)  route 0.167ns (54.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.554     0.890    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER1/data_wr_ctlr_reg[20]/Q
                         net (fo=1, routed)           0.167     1.198    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Q[20]
    RAMB18_X2Y34         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/s00_axi_aclk
    RAMB18_X2Y34         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.119    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.903%)  route 0.109ns (46.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.556     0.892    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[4]/Q
                         net (fo=1, routed)           0.109     1.129    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Q[4]
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.102     1.049    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.839%)  route 0.129ns (50.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.555     0.891    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[8]/Q
                         net (fo=1, routed)           0.129     1.147    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Q[8]
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.102     1.066    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.372%)  route 0.112ns (46.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.556     0.892    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[30]/Q
                         net (fo=1, routed)           0.112     1.131    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Q[30]
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.102     1.049    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.403%)  route 0.112ns (46.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.556     0.892    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[29]/Q
                         net (fo=1, routed)           0.112     1.131    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Q[29]
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.101     1.048    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.543%)  route 0.162ns (53.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.556     0.892    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/WRITE_CONTROLLER2/data_wr_ctlr_reg[18]/Q
                         net (fo=1, routed)           0.162     1.195    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Q[18]
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1489, routed)        0.862     1.228    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/s00_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.102    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE1/Memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/RNI_PORTMAP/FIFO_PE2/Memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y87    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y86    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y104   NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y104   NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y103   NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y103   NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y86    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    NoC_integration_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



