/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "DMU" of TriCore TC1796B (50 SFRs) */

#ifndef _HAVE_TRICORE_DMU_ADDRESSES_H_
#define _HAVE_TRICORE_DMU_ADDRESSES_H_

#define DMU_ID_ADDR           0xF8010108     /* "DMU Module Identification Register" */
#define DMU_RABR0_ADDR        0xF8010120     /* "DMU Redirected Address Base Register 0" */
#define DMU_OTAR0_ADDR        0xF8010124     /* "DMU Overlay Target Address Register 0" */
#define DMU_OMASK0_ADDR       0xF8010128     /* "DMU Overlay Mask Register 0" */
#define DMU_RABR1_ADDR        0xF801012C     /* "DMU Redirected Address Base Register 1" */
#define DMU_OTAR1_ADDR        0xF8010130     /* "DMU Overlay Target Address Register 1" */
#define DMU_OMASK1_ADDR       0xF8010134     /* "DMU Overlay Mask Register 1" */
#define DMU_RABR2_ADDR        0xF8010138     /* "DMU Redirected Address Base Register 2" */
#define DMU_OTAR2_ADDR        0xF801013C     /* "DMU Overlay Target Address Register 2" */
#define DMU_OMASK2_ADDR       0xF8010140     /* "DMU Overlay Mask Register 2" */
#define DMU_RABR3_ADDR        0xF8010144     /* "DMU Redirected Address Base Register 3" */
#define DMU_OTAR3_ADDR        0xF8010148     /* "DMU Overlay Target Address Register 3" */
#define DMU_OMASK3_ADDR       0xF801014C     /* "DMU Overlay Mask Register 3" */
#define DMU_RABR4_ADDR        0xF8010150     /* "DMU Redirected Address Base Register 4" */
#define DMU_OTAR4_ADDR        0xF8010154     /* "DMU Overlay Target Address Register 4" */
#define DMU_OMASK4_ADDR       0xF8010158     /* "DMU Overlay Mask Register 4" */
#define DMU_RABR5_ADDR        0xF801015C     /* "DMU Redirected Address Base Register 5" */
#define DMU_OTAR5_ADDR        0xF8010160     /* "DMU Overlay Target Address Register 5" */
#define DMU_OMASK5_ADDR       0xF8010164     /* "DMU Overlay Mask Register 5" */
#define DMU_RABR6_ADDR        0xF8010168     /* "DMU Redirected Address Base Register 6" */
#define DMU_OTAR6_ADDR        0xF801016C     /* "DMU Overlay Target Address Register 6" */
#define DMU_OMASK6_ADDR       0xF8010170     /* "DMU Overlay Mask Register 6" */
#define DMU_RABR7_ADDR        0xF8010174     /* "DMU Redirected Address Base Register 7" */
#define DMU_OTAR7_ADDR        0xF8010178     /* "DMU Overlay Target Address Register 7" */
#define DMU_OMASK7_ADDR       0xF801017C     /* "DMU Overlay Mask Register 7" */
#define DMU_RABR8_ADDR        0xF8010180     /* "DMU Redirected Address Base Register 8" */
#define DMU_OTAR8_ADDR        0xF8010184     /* "DMU Overlay Target Address Register 8" */
#define DMU_OMASK8_ADDR       0xF8010188     /* "DMU Overlay Mask Register 8" */
#define DMU_RABR9_ADDR        0xF801018C     /* "DMU Redirected Address Base Register 9" */
#define DMU_OTAR9_ADDR        0xF8010190     /* "DMU Overlay Target Address Register 9" */
#define DMU_OMASK9_ADDR       0xF8010194     /* "DMU Overlay Mask Register 9" */
#define DMU_RABR10_ADDR       0xF8010198     /* "DMU Redirected Address Base Register 10" */
#define DMU_OTAR10_ADDR       0xF801019C     /* "DMU Overlay Target Address Register 10" */
#define DMU_OMASK10_ADDR      0xF80101A0     /* "DMU Overlay Mask Register 10" */
#define DMU_RABR11_ADDR       0xF80101A4     /* "DMU Redirected Address Base Register 11" */
#define DMU_OTAR11_ADDR       0xF80101A8     /* "DMU Overlay Target Address Register 11" */
#define DMU_OMASK11_ADDR      0xF80101AC     /* "DMU Overlay Mask Register 11" */
#define DMU_RABR12_ADDR       0xF80101B0     /* "DMU Redirected Address Base Register 12" */
#define DMU_OTAR12_ADDR       0xF80101B4     /* "DMU Overlay Target Address Register 12" */
#define DMU_OMASK12_ADDR      0xF80101B8     /* "DMU Overlay Mask Register 12" */
#define DMU_RABR13_ADDR       0xF80101BC     /* "DMU Redirected Address Base Register 13" */
#define DMU_OTAR13_ADDR       0xF80101C0     /* "DMU Overlay Target Address Register 13" */
#define DMU_OMASK13_ADDR      0xF80101C4     /* "DMU Overlay Mask Register 13" */
#define DMU_RABR14_ADDR       0xF80101C8     /* "DMU Redireced Address Base Register 14" */
#define DMU_OTAR14_ADDR       0xF80101CC     /* "DMU Overlay Target Address Register 14" */
#define DMU_OMASK14_ADDR      0xF80101D0     /* "DMU Overlay Mask Register 14" */
#define DMU_RABR15_ADDR       0xF80101D4     /* "DMU Redirected Address Base Register 15" */
#define DMU_OTAR15_ADDR       0xF80101D8     /* "DMU Overlay Target Address Register 15" */
#define DMU_OMASK15_ADDR      0xF80101DC     /* "DMU Overlay Mask Register 15" */
#define DMU_SBRCTR_ADDR       0xF80101E0     /* "DMU Stand-by SRAM Control Register" */


#endif /* _HAVE_TRICORE_DMU_ADDRESSES_H_ (block "DMU") */


