git clone --depth 1 --no-tags https://github.com/shezwad/Traffic-light-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389178467
git clone --depth 1 --no-tags https://github.com/ae-96/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393804267
git clone --depth 1 --no-tags https://github.com/SouravB97/testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392326229
git clone --depth 1 --no-tags https://github.com/CycloneIV/si.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396426262
git clone --depth 1 --no-tags https://github.com/Dhanraj98/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396439508
git clone --depth 1 --no-tags https://github.com/Simon-Carballo/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395428251
git clone --depth 1 --no-tags https://github.com/yeyunchao/anlogic_fan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391827934
git clone --depth 1 --no-tags https://github.com/serpret/i2c_passthru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396055386
git clone --depth 1 --no-tags https://github.com/iuming/Verilog_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388969133
git clone --depth 1 --no-tags https://github.com/Artsadthavud/testVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388854446
git clone --depth 1 --no-tags https://github.com/adithyasunil26/basejump_stl_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387918250
git clone --depth 1 --no-tags https://github.com/hemachandra10/VerilogCodeGeneration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387885157
git clone --depth 1 --no-tags https://github.com/J-StrawHat/74LS191-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387875628
git clone --depth 1 --no-tags https://github.com/ebahtiyar/EYE-CHART-VGA_Proje-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389301291
git clone --depth 1 --no-tags https://github.com/snyder-verilog/switches-leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392851939
git clone --depth 1 --no-tags https://github.com/flockeyrocks/morse-decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392847129
git clone --depth 1 --no-tags https://github.com/BillDior/MIPS_PIPELINE_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392821922
git clone --depth 1 --no-tags https://github.com/Puqiyuan/light_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391652136
git clone --depth 1 --no-tags https://github.com/praneeth-github/Tic-Tac-Toe-Game-win-predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390616781
git clone --depth 1 --no-tags https://github.com/Manasa369/vedic-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390767125
git clone --depth 1 --no-tags https://github.com/MariaAceves/Practica-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390557713
git clone --depth 1 --no-tags https://github.com/zenith-1st/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390491765
git clone --depth 1 --no-tags https://github.com/jakdurider/verilog_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394002516
git clone --depth 1 --no-tags https://github.com/satish-reddy-vattigunta/16_bit_dadda_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391453468
git clone --depth 1 --no-tags https://github.com/amanda-ariyaratne/fpga-som.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391253280
git clone --depth 1 --no-tags https://github.com/surendra-del/Braille-Translator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385997949
git clone --depth 1 --no-tags https://github.com/quangtran2796/Traffic_light_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385241331
git clone --depth 1 --no-tags https://github.com/Vaceee/ElectronicKeyboard-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385956485
git clone --depth 1 --no-tags https://github.com/erictsai1224tw/2017_ic_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386168254
git clone --depth 1 --no-tags https://github.com/mark81806/heartattackandmolebuster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387130069
git clone --depth 1 --no-tags https://github.com/srikanishk/UART_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387193348
git clone --depth 1 --no-tags https://github.com/zenith-1st/FIFFO-Verilg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387245068
git clone --depth 1 --no-tags https://github.com/AnandMaha/CS120ALogic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395886432
git clone --depth 1 --no-tags https://github.com/CuongLuVan/des_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394124700
git clone --depth 1 --no-tags https://github.com/gbsf/MC030-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393616948
git clone --depth 1 --no-tags https://github.com/RuntimeErrorGr/Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393652556
git clone --depth 1 --no-tags https://github.com/RishabhAdiga/Computer-Organisation-EE2003-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392749812
git clone --depth 1 --no-tags https://github.com/SachiniW/System_BUS_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396219552
git clone --depth 1 --no-tags https://github.com/andrewchandlerramirez/MIPS-Pipelined-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394196804
git clone --depth 1 --no-tags https://github.com/benjunzh/ecc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385280442
git clone --depth 1 --no-tags https://github.com/satyaprakash-ops/Voting_machine_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389441040
git clone --depth 1 --no-tags https://github.com/Papu-RTL-Work/I2C_Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389268937
git clone --depth 1 --no-tags https://github.com/RookieLT/FTDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388251350
git clone --depth 1 --no-tags https://github.com/zwmurray/adler32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388489933
git clone --depth 1 --no-tags https://github.com/huangchink/pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388414443
git clone --depth 1 --no-tags https://github.com/Thomas-Overmeire/Team-3-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389610679
git clone --depth 1 --no-tags https://github.com/surajs15/IEEE-754-Floating-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390657970
git clone --depth 1 --no-tags https://github.com/armleo/ArmleoPC_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389993972
git clone --depth 1 --no-tags https://github.com/InvincibleJuggernaut/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389963444
git clone --depth 1 --no-tags https://github.com/Manav2003/four_bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391324705
git clone --depth 1 --no-tags https://github.com/MrNextor/HC-SR04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391659111
git clone --depth 1 --no-tags https://github.com/luoshui9/Frequency-Meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392171290
git clone --depth 1 --no-tags https://github.com/HKhademian/UniArchLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392229015
git clone --depth 1 --no-tags https://github.com/SarahElzayat/CombinationalMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386072905
git clone --depth 1 --no-tags https://github.com/jsmendaros/riscv-singlecycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385290361
git clone --depth 1 --no-tags https://github.com/makhalid1999/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385329527
git clone --depth 1 --no-tags https://github.com/egegonul/16-bit-basic-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385639407
git clone --depth 1 --no-tags https://github.com/zenith-1st/vending.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387246336
git clone --depth 1 --no-tags https://github.com/zl2cco/ecp5_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387012565
git clone --depth 1 --no-tags https://github.com/daksh08/Assignment-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386870125
git clone --depth 1 --no-tags https://github.com/Mo740ed/CAD_mini_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387806048
git clone --depth 1 --no-tags https://github.com/GustavoGarciaDeAlba/P01-AritmethicLogicUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389241730
git clone --depth 1 --no-tags https://github.com/satish-reddy-vattigunta/Brent-kung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389832352
git clone --depth 1 --no-tags https://github.com/RuntimeErrorGr/Soda-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393651851
git clone --depth 1 --no-tags https://github.com/BZBZZBZB/B_TO_D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392984314
git clone --depth 1 --no-tags https://github.com/infphyny/wb_avalon_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393362823
git clone --depth 1 --no-tags https://github.com/dheeru-karanam/HDL-BITS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393455903
git clone --depth 1 --no-tags https://github.com/ccc110a/co.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392288592
git clone --depth 1 --no-tags https://github.com/dismastoo/My_Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392901200
git clone --depth 1 --no-tags https://github.com/pritindra/ARM7-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394283687
git clone --depth 1 --no-tags https://github.com/470486104/j1_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394526457
git clone --depth 1 --no-tags https://github.com/Caoyvming/Verilog_Tranining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394508138
git clone --depth 1 --no-tags https://github.com/KB-Q/EE2003-A8-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387730713
git clone --depth 1 --no-tags https://github.com/pin-chen/ALU-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387823480
git clone --depth 1 --no-tags https://github.com/paradox0510/Digital_Comm._System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387752495
git clone --depth 1 --no-tags https://github.com/kiwi2293/university.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387755985
git clone --depth 1 --no-tags https://github.com/Shravan-3501/Logic-Circuit-Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387149089
git clone --depth 1 --no-tags https://github.com/danielgusvt/lm75a_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387658457
git clone --depth 1 --no-tags https://github.com/Mati1976/SevenSegSwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388094072
git clone --depth 1 --no-tags https://github.com/josephjeevan/Dadda-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395010053
git clone --depth 1 --no-tags https://github.com/Xingzhi-Zhou/XDMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394856930
git clone --depth 1 --no-tags https://github.com/sinsin1324/EEE3096S-Tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396350546
git clone --depth 1 --no-tags https://github.com/varun26khan/BrentKungAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396313009
git clone --depth 1 --no-tags https://github.com/deshmukhshrihari67/RISC_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396285901
git clone --depth 1 --no-tags https://github.com/shl0mo/Blackjack-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390027100
git clone --depth 1 --no-tags https://github.com/rafetkavak/termprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389418074
git clone --depth 1 --no-tags https://github.com/NeelTa1lor/UART_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390695348
git clone --depth 1 --no-tags https://github.com/surajs15/MIPS-Pipelined-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390654881
git clone --depth 1 --no-tags https://github.com/ali79hm/mrf_denoise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389679391
git clone --depth 1 --no-tags https://github.com/MrNextor/BMP180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390722406
git clone --depth 1 --no-tags https://github.com/elizabeth1234556/Practice-2---Machine-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390868632
git clone --depth 1 --no-tags https://github.com/flockeyrocks/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392846167
git clone --depth 1 --no-tags https://github.com/SanjeevaKola/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395931192
git clone --depth 1 --no-tags https://github.com/Sasisekhar/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385253735
git clone --depth 1 --no-tags https://github.com/naidutangi7/DADDA-MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394876789
git clone --depth 1 --no-tags https://github.com/raviverma2/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395672852
git clone --depth 1 --no-tags https://github.com/MahishaBM/Design-and-implementation-of-8-bit-Parity-generator-using-sky130nm--technology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395708788
git clone --depth 1 --no-tags https://github.com/will127534/RaspberryPiAtomicNixieClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403166122
