{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 15:41:09 2024 " "Info: Processing started: Sat Apr 13 15:41:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU_parallel_8b -c adder_parallel_8b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU_parallel_8b -c adder_parallel_8b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B3 F7 22.911 ns Longest " "Info: Longest tpd from source pin \"B3\" to destination pin \"F7\" is 22.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns B3 1 PIN PIN_70 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_70; Fanout = 2; PIN Node = 'B3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "ALU_parallel_8b.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ALU_parallel_8b/ALU_parallel_8b.bdf" { { 208 -24 144 224 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.963 ns) + CELL(0.650 ns) 8.597 ns 74181:inst\|51~17 2 COMB LCCOMB_X22_Y12_N0 3 " "Info: 2: + IC(6.963 ns) + CELL(0.650 ns) = 8.597 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 3; COMB Node = '74181:inst\|51~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { B3 74181:inst|51~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.624 ns) 10.655 ns 74182:inst2\|31~85 3 COMB LCCOMB_X17_Y13_N20 1 " "Info: 3: + IC(1.434 ns) + CELL(0.624 ns) = 10.655 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 1; COMB Node = '74182:inst2\|31~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { 74181:inst|51~17 74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.651 ns) 11.720 ns 74182:inst2\|31~86 4 COMB LCCOMB_X17_Y13_N22 3 " "Info: 4: + IC(0.414 ns) + CELL(0.651 ns) = 11.720 ns; Loc. = LCCOMB_X17_Y13_N22; Fanout = 3; COMB Node = '74182:inst2\|31~86'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { 74182:inst2|31~85 74182:inst2|31~86 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.370 ns) 14.367 ns 74181:inst1\|82~100 5 COMB LCCOMB_X22_Y8_N20 3 " "Info: 5: + IC(2.277 ns) + CELL(0.370 ns) = 14.367 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 3; COMB Node = '74181:inst1\|82~100'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { 74182:inst2|31~86 74181:inst1|82~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 15.142 ns 74181:inst1\|77~68 6 COMB LCCOMB_X22_Y8_N24 1 " "Info: 6: + IC(0.405 ns) + CELL(0.370 ns) = 15.142 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; COMB Node = '74181:inst1\|77~68'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { 74181:inst1|82~100 74181:inst1|77~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.651 ns) 16.211 ns 74181:inst1\|77~69 7 COMB LCCOMB_X22_Y8_N18 1 " "Info: 7: + IC(0.418 ns) + CELL(0.651 ns) = 16.211 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = '74181:inst1\|77~69'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { 74181:inst1|77~68 74181:inst1|77~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.594 ns) + CELL(3.106 ns) 22.911 ns F7 8 PIN PIN_44 0 " "Info: 8: + IC(3.594 ns) + CELL(3.106 ns) = 22.911 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'F7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { 74181:inst1|77~69 F7 } "NODE_NAME" } } { "ALU_parallel_8b.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ALU_parallel_8b/ALU_parallel_8b.bdf" { { 528 768 944 544 "F7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.406 ns ( 32.33 % ) " "Info: Total cell delay = 7.406 ns ( 32.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.505 ns ( 67.67 % ) " "Info: Total interconnect delay = 15.505 ns ( 67.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.911 ns" { B3 74181:inst|51~17 74182:inst2|31~85 74182:inst2|31~86 74181:inst1|82~100 74181:inst1|77~68 74181:inst1|77~69 F7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.911 ns" { B3 {} B3~combout {} 74181:inst|51~17 {} 74182:inst2|31~85 {} 74182:inst2|31~86 {} 74181:inst1|82~100 {} 74181:inst1|77~68 {} 74181:inst1|77~69 {} F7 {} } { 0.000ns 0.000ns 6.963ns 1.434ns 0.414ns 2.277ns 0.405ns 0.418ns 3.594ns } { 0.000ns 0.984ns 0.650ns 0.624ns 0.651ns 0.370ns 0.370ns 0.651ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 15:41:09 2024 " "Info: Processing ended: Sat Apr 13 15:41:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
