{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682557734524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682557734524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 09:08:54 2023 " "Processing started: Thu Apr 27 09:08:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682557734524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682557734524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp4 -c exp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp4 -c exp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682557734524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682557735331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_displays " "Found entity 1: segment_displays" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp4/segment_displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midware.v 1 1 " "Found 1 design units, including 1 entities, in source file midware.v" { { "Info" "ISGN_ENTITY_NAME" "1 midware " "Found entity 1: midware" {  } { { "midware.v" "" { Text "C:/Computer_Organization/exp4/midware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735440 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keymodule.v(12) " "Verilog HDL information at keymodule.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "keymodule.v" "" { Text "C:/Computer_Organization/exp4/keymodule.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1682557735456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymodule.v 1 1 " "Found 1 design units, including 1 entities, in source file keymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 keymodule " "Found entity 1: keymodule" {  } { { "keymodule.v" "" { Text "C:/Computer_Organization/exp4/keymodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4.v 1 1 " "Found 1 design units, including 1 entities, in source file exp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp4 " "Found entity 1: exp4" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "put_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file put_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 put_zero " "Found entity 1: put_zero" {  } { { "put_zero.v" "" { Text "C:/Computer_Organization/exp4/put_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_or " "Found entity 1: logic_or" {  } { { "logic_or.v" "" { Text "C:/Computer_Organization/exp4/logic_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_and.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "logic_and.v" "" { Text "C:/Computer_Organization/exp4/logic_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_yihuo.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_yihuo.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_yihuo " "Found entity 1: logic_yihuo" {  } { { "logic_yihuo.v" "" { Text "C:/Computer_Organization/exp4/logic_yihuo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_add.v 1 1 " "Found 1 design units, including 1 entities, in source file arith_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith_add " "Found entity 1: arith_add" {  } { { "arith_add.v" "" { Text "C:/Computer_Organization/exp4/arith_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left1.v 1 1 " "Found 1 design units, including 1 entities, in source file left1.v" { { "Info" "ISGN_ENTITY_NAME" "1 left1 " "Found entity 1: left1" {  } { { "left1.v" "" { Text "C:/Computer_Organization/exp4/left1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_right1.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_right1.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_right1 " "Found entity 1: logic_right1" {  } { { "logic_right1.v" "" { Text "C:/Computer_Organization/exp4/logic_right1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_right1.v 1 1 " "Found 1 design units, including 1 entities, in source file arith_right1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith_right1 " "Found entity 1: arith_right1" {  } { { "arith_right1.v" "" { Text "C:/Computer_Organization/exp4/arith_right1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682557735503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682557735503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp4 " "Elaborating entity \"exp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682557735569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "47 16 exp4.v(47) " "Verilog HDL assignment warning at exp4.v(47): truncated value with size 47 to match size of target (16)" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682557735584 "|exp4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymodule keymodule:km " "Elaborating entity \"keymodule\" for hierarchy \"keymodule:km\"" {  } { { "exp4.v" "km" { Text "C:/Computer_Organization/exp4/exp4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682557735615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midware midware:mw " "Elaborating entity \"midware\" for hierarchy \"midware:mw\"" {  } { { "exp4.v" "mw" { Text "C:/Computer_Organization/exp4/exp4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682557735626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_displays segment_displays:sd " "Elaborating entity \"segment_displays\" for hierarchy \"segment_displays:sd\"" {  } { { "exp4.v" "sd" { Text "C:/Computer_Organization/exp4/exp4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682557735630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_displays.v(9) " "Verilog HDL assignment warning at segment_displays.v(9): truncated value with size 32 to match size of target (3)" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp4/segment_displays.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682557735630 "|exp4|segment_displays:sd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[9\] GND " "Pin \"ans\[9\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|ans[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[10\] GND " "Pin \"ans\[10\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|ans[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[11\] GND " "Pin \"ans\[11\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|ans[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[12\] GND " "Pin \"ans\[12\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|ans[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[13\] GND " "Pin \"ans\[13\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|ans[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[14\] GND " "Pin \"ans\[14\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|ans[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[15\] GND " "Pin \"ans\[15\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|ans[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[9\] GND " "Pin \"N\[9\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|N[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[10\] GND " "Pin \"N\[10\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|N[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[11\] GND " "Pin \"N\[11\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|N[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[12\] GND " "Pin \"N\[12\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|N[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[13\] GND " "Pin \"N\[13\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|N[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[14\] GND " "Pin \"N\[14\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|N[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[15\] GND " "Pin \"N\[15\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|N[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "codeout\[7\] GND " "Pin \"codeout\[7\]\" is stuck at GND" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp4/exp4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682557737102 "|exp4|codeout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1682557737102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682557737594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Organization/exp4/output_files/exp4.map.smsg " "Generated suppressed messages file C:/Computer_Organization/exp4/output_files/exp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1682557738859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682557739274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682557739274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682557739376 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682557739376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682557739376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682557739376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682557739434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 09:08:59 2023 " "Processing ended: Thu Apr 27 09:08:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682557739434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682557739434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682557739434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682557739434 ""}
