[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Sun Sep  7 06:00:01 2025
[*]
[dumpfile] "/home/feipenghhq/Desktop/IP/SDRAM_controller/sim/cocotb/tests/sdram/sim_build/tb_sdram_controller.fst"
[dumpfile_mtime] "Sun Sep  7 05:59:35 2025"
[dumpfile_size] 131406
[savefile] "/home/feipenghhq/Desktop/IP/SDRAM_controller/sim/cocotb/tests/sdram/waveform.gtkw"
[timestart] 172398300
[size] 3366 1240
[pos] -1 -1
*-16.000000 116009000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_sdram_controller.
[treeopen] tb_sdram_controller.dut.
[sst_width] 388
[signals_width] 324
[sst_expanded] 1
[sst_vpaned_height] 253
@28
tb_sdram_controller.rst_n
tb_sdram_controller.clk
@200
-
-BUS
-
@28
tb_sdram_controller.dut.u_sdram_ctrl.req_valid
@29
tb_sdram_controller.dut.u_sdram_ctrl.req_ready
@28
tb_sdram_controller.dut.u_sdram_ctrl.req_write
@22
tb_sdram_controller.dut.u_sdram_ctrl.req_addr[23:0]
tb_sdram_controller.dut.u_sdram_ctrl.req_wdata[15:0]
@28
tb_sdram_controller.dut.u_sdram_ctrl.rsp_valid
tb_sdram_controller.dut.u_sdram_ctrl.rsp_early_valid
@22
tb_sdram_controller.dut.u_sdram_ctrl.rsp_rdata[15:0]
@200
-
-SDRAM
@28
tb_sdram_controller.sdram_model.Sys_clk
tb_sdram_controller.sdram_cke
tb_sdram_controller.sdram_cs_n
tb_sdram_controller.sdram_ras_n
tb_sdram_controller.sdram_cas_n
tb_sdram_controller.sdram_we_n
(1)tb_sdram_controller.sdram_addr[11:0]
tb_sdram_controller.sdram_ba[1:0]
@c00024
tb_sdram_controller.sdram_addr[11:0]
@28
(0)tb_sdram_controller.sdram_addr[11:0]
(1)tb_sdram_controller.sdram_addr[11:0]
(2)tb_sdram_controller.sdram_addr[11:0]
(3)tb_sdram_controller.sdram_addr[11:0]
(4)tb_sdram_controller.sdram_addr[11:0]
(5)tb_sdram_controller.sdram_addr[11:0]
(6)tb_sdram_controller.sdram_addr[11:0]
(7)tb_sdram_controller.sdram_addr[11:0]
(8)tb_sdram_controller.sdram_addr[11:0]
(9)tb_sdram_controller.sdram_addr[11:0]
(10)tb_sdram_controller.sdram_addr[11:0]
(11)tb_sdram_controller.sdram_addr[11:0]
@1401200
-group_end
@28
tb_sdram_controller.sdram_dqm[1:0]
@22
tb_sdram_controller.sdram_dq[15:0]
@200
-
-SDRAM_CTRL
@22
tb_sdram_controller.dut.u_sdram_init.init_state[3:0]
@24
tb_sdram_controller.dut.u_sdram_ctrl.sdram_state[1:0]
@820
tb_sdram_controller.dut.u_sdram_ctrl.sdram_operation_string[95:0]
@28
tb_sdram_controller.dut.u_sdram_ctrl.req_valid_q
tb_sdram_controller.dut.u_sdram_ctrl.ref_req
@200
-
-SDRAM_CMD
@28
tb_sdram_controller.dut.u_sdram_cmd.cmd_valid
tb_sdram_controller.dut.u_sdram_init.cmd_ready
tb_sdram_controller.dut.u_sdram_ctrl.write_ready
tb_sdram_controller.dut.u_sdram_cmd.cmd_done
tb_sdram_controller.dut.u_sdram_cmd.cmd_type[3:0]
tb_sdram_controller.dut.u_sdram_cmd.cmd_take_1cycle
[pattern_trace] 1
[pattern_trace] 0
