[03/06 23:35:03      0] 
[03/06 23:35:03      0] Cadence Innovus(TM) Implementation System.
[03/06 23:35:03      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/06 23:35:03      0] 
[03/06 23:35:03      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/06 23:35:03      0] Options:	
[03/06 23:35:03      0] Date:		Thu Mar  6 23:35:03 2025
[03/06 23:35:03      0] Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/06 23:35:03      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/06 23:35:03      0] 
[03/06 23:35:03      0] License:
[03/06 23:35:03      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/06 23:35:03      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/06 23:35:04      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/06 23:35:04      0] 
[03/06 23:35:04      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/06 23:35:04      0] 
[03/06 23:35:04      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/06 23:35:04      0] 
[03/06 23:35:11      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/06 23:35:11      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/06 23:35:11      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/06 23:35:11      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/06 23:35:11      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/06 23:35:11      7] @(#)CDS: CPE v15.23-s045
[03/06 23:35:11      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/06 23:35:11      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/06 23:35:11      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/06 23:35:11      7] @(#)CDS: RCDB 11.7
[03/06 23:35:11      7] --- Running on ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/06 23:35:11      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9638_ieng6-ece-19.ucsd.edu_myeoh_IHa8kN.

[03/06 23:35:12      8] 
[03/06 23:35:12      8] **INFO:  MMMC transition support version v31-84 
[03/06 23:35:12      8] 
[03/06 23:35:12      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/06 23:35:12      8] <CMD> suppressMessage ENCEXT-2799
[03/06 23:35:12      8] <CMD> getDrawView
[03/06 23:35:12      8] <CMD> loadWorkspace -name Physical
[03/06 23:35:12      8] <CMD> win
[03/06 23:35:37     11] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat fullchip
[03/06 23:35:37     11] exclude_path_collection 0
[03/06 23:35:37     11] Set Default Input Pin Transition as 0.1 ps.
[03/06 23:35:37     11] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/06 23:35:37     11] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/06 23:35:37     11] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/06 23:35:37     11] 
[03/06 23:35:37     11] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/06 23:35:37     11] 
[03/06 23:35:37     11] Loading LEF file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/06 23:35:37     11] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/06 23:35:37     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/06 23:35:37     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/06 23:35:37     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/06 23:35:37     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/06 23:35:37     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/06 23:35:37     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/06 23:35:37     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/06 23:35:37     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/06 23:35:37     11] The LEF parser will ignore this statement.
[03/06 23:35:37     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/06 23:35:37     11] Set DBUPerIGU to M2 pitch 400.
[03/06 23:35:37     11] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/06 23:35:37     11] Type 'man IMPLF-200' for more detail.
[03/06 23:35:37     11] 
[03/06 23:35:37     11] viaInitial starts at Thu Mar  6 23:35:37 2025
viaInitial ends at Thu Mar  6 23:35:37 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/viewDefinition.tcl
[03/06 23:35:37     11] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/06 23:35:37     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/06 23:35:37     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/06 23:35:37     12] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/06 23:35:38     12] Read 811 cells in library 'tcbn65gpluswc' 
[03/06 23:35:38     12] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/06 23:35:39     13] Read 811 cells in library 'tcbn65gplusbc' 
[03/06 23:35:39     14] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.23min, fe_real=0.60min, fe_mem=463.6M) ***
[03/06 23:35:39     14] *** Begin netlist parsing (mem=463.6M) ***
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/06 23:35:39     14] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/06 23:35:39     14] To increase the message display limit, refer to the product command reference manual.
[03/06 23:35:39     14] Created 811 new cells from 2 timing libraries.
[03/06 23:35:39     14] Reading netlist ...
[03/06 23:35:39     14] Backslashed names will retain backslash and a trailing blank character.
[03/06 23:35:39     14] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.v.gz'
[03/06 23:35:39     14] 
[03/06 23:35:39     14] *** Memory Usage v#1 (Current mem = 485.566M, initial mem = 149.258M) ***
[03/06 23:35:39     14] *** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=485.6M) ***
[03/06 23:35:39     14] Set top cell to fullchip.
[03/06 23:35:40     14] Hooked 1622 DB cells to tlib cells.
[03/06 23:35:40     14] Starting recursive module instantiation check.
[03/06 23:35:40     14] No recursion found.
[03/06 23:35:40     14] Building hierarchical netlist for Cell fullchip ...
[03/06 23:35:40     14] *** Netlist is unique.
[03/06 23:35:40     14] ** info: there are 1658 modules.
[03/06 23:35:40     14] ** info: there are 48378 stdCell insts.
[03/06 23:35:40     14] 
[03/06 23:35:40     14] *** Memory Usage v#1 (Current mem = 559.648M, initial mem = 149.258M) ***
[03/06 23:35:40     14] *info: set bottom ioPad orient R0
[03/06 23:35:40     14] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/06 23:35:40     14] Type 'man IMPFP-3961' for more detail.
[03/06 23:35:40     14] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/06 23:35:40     14] Type 'man IMPFP-3961' for more detail.
[03/06 23:35:40     15] Set Default Net Delay as 1000 ps.
[03/06 23:35:40     15] Set Default Net Load as 0.5 pF. 
[03/06 23:35:40     15] Set Default Input Pin Transition as 0.1 ps.
[03/06 23:35:40     15] Loading preference file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/gui.pref.tcl ...
[03/06 23:35:40     15] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/06 23:35:40     15] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/06 23:35:40     15] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/06 23:35:40     15] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/06 23:35:40     15] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/06 23:35:40     15] Updating process node dependent CCOpt properties for the 65nm process node.
[03/06 23:35:40     15] Stripe will break at block ring.
[03/06 23:35:40     15] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/06 23:35:40     15] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/06 23:35:40     15] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:35:40     15] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:35:40     15] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:35:40     15] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:35:40     15] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/06 23:35:40     15] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:35:40     15] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:35:40     15] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:35:40     15] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:35:40     15] Importing multi-corner RC tables ... 
[03/06 23:35:40     15] Summary of Active RC-Corners : 
[03/06 23:35:40     15]  
[03/06 23:35:40     15]  Analysis View: WC_VIEW
[03/06 23:35:40     15]     RC-Corner Name        : Cmax
[03/06 23:35:40     15]     RC-Corner Index       : 0
[03/06 23:35:40     15]     RC-Corner Temperature : 125 Celsius
[03/06 23:35:40     15]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/06 23:35:40     15]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:35:40     15]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:35:40     15]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:35:40     15]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:35:40     15]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:35:40     15]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:35:40     15]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:35:40     15]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:35:40     15]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:35:40     15]  
[03/06 23:35:40     15]  Analysis View: BC_VIEW
[03/06 23:35:40     15]     RC-Corner Name        : Cmin
[03/06 23:35:40     15]     RC-Corner Index       : 1
[03/06 23:35:40     15]     RC-Corner Temperature : -40 Celsius
[03/06 23:35:40     15]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/06 23:35:40     15]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:35:40     15]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:35:40     15]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:35:40     15]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:35:40     15]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:35:40     15]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:35:40     15]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:35:40     15]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:35:40     15]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:35:40     15] *Info: initialize multi-corner CTS.
[03/06 23:35:40     15] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/06 23:35:41     15] Current (total cpu=0:00:15.6, real=0:00:38.0, peak res=332.5M, current mem=696.7M)
[03/06 23:35:41     15] INFO (CTE): Constraints read successfully.
[03/06 23:35:41     15] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=349.2M, current mem=714.9M)
[03/06 23:35:41     15] Current (total cpu=0:00:15.7, real=0:00:38.0, peak res=349.2M, current mem=714.9M)
[03/06 23:35:41     15] Summary for sequential cells idenfication: 
[03/06 23:35:41     15] Identified SBFF number: 199
[03/06 23:35:41     15] Identified MBFF number: 0
[03/06 23:35:41     15] Not identified SBFF number: 0
[03/06 23:35:41     15] Not identified MBFF number: 0
[03/06 23:35:41     15] Number of sequential cells which are not FFs: 104
[03/06 23:35:41     15] 
[03/06 23:35:41     15] Total number of combinational cells: 492
[03/06 23:35:41     15] Total number of sequential cells: 303
[03/06 23:35:41     15] Total number of tristate cells: 11
[03/06 23:35:41     15] Total number of level shifter cells: 0
[03/06 23:35:41     15] Total number of power gating cells: 0
[03/06 23:35:41     15] Total number of isolation cells: 0
[03/06 23:35:41     15] Total number of power switch cells: 0
[03/06 23:35:41     15] Total number of pulse generator cells: 0
[03/06 23:35:41     15] Total number of always on buffers: 0
[03/06 23:35:41     15] Total number of retention cells: 0
[03/06 23:35:41     15] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/06 23:35:41     15] Total number of usable buffers: 18
[03/06 23:35:41     15] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/06 23:35:41     15] Total number of unusable buffers: 9
[03/06 23:35:41     15] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/06 23:35:41     15] Total number of usable inverters: 18
[03/06 23:35:41     15] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/06 23:35:41     15] Total number of unusable inverters: 9
[03/06 23:35:41     15] List of identified usable delay cells:
[03/06 23:35:41     15] Total number of identified usable delay cells: 0
[03/06 23:35:41     15] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/06 23:35:41     15] Total number of identified unusable delay cells: 9
[03/06 23:35:41     15] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/06 23:35:41     15] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/06 23:35:41     15] Type 'man IMPOPT-3058' for more detail.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/06 23:35:41     15] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/06 23:35:41     15] To increase the message display limit, refer to the product command reference manual.
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/06 23:35:41     15]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/06 23:35:41     15] Reading floorplan file - /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.fp.gz (mem = 725.9M).
[03/06 23:35:41     15] *info: reset 52205 existing net BottomPreferredLayer and AvoidDetour
[03/06 23:35:41     15] Deleting old partition specification.
[03/06 23:35:41     15] Set FPlanBox to (0 0 1277200 1274800)
[03/06 23:35:41     15]  ... processed partition successfully.
[03/06 23:35:41     15] There are 881 nets with bottomPreferredRoutingLayer being set
[03/06 23:35:41     15] Extracting standard cell pins and blockage ...... 
[03/06 23:35:41     16] Pin and blockage extraction finished
[03/06 23:35:41     16] *** End loading floorplan (cpu = 0:00:00.1, mem = 725.9M) ***
[03/06 23:35:41     16] *** Checked 2 GNC rules.
[03/06 23:35:41     16] *** applyConnectGlobalNets disabled.
[03/06 23:35:41     16] Reading placement file - /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.place.gz.
[03/06 23:35:41     16] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.place.gz" ...
[03/06 23:35:41     16] *** Checked 2 GNC rules.
[03/06 23:35:41     16] *** applyConnectGlobalNets disabled.
[03/06 23:35:41     16] *** Completed restorePlace (cpu=0:00:00.4 real=0:00:00.0 mem=745.8M) ***
[03/06 23:35:41     16] Total net length = 1.024e+06 (4.645e+05 5.594e+05) (ext = 4.614e+04)
[03/06 23:35:41     16] *** Checked 2 GNC rules.
[03/06 23:35:41     16] *** Applying global-net connections...
[03/06 23:35:41     16] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/06 23:35:41     16] Reading routing file - /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.route.gz.
[03/06 23:35:41     16] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Thu Mar  6 01:16:35 2025 Format: 15.2) ...
[03/06 23:35:41     16] Suppress "**WARN ..." messages.
[03/06 23:35:41     16] routingBox: (0 0) (1277200 1274800)
[03/06 23:35:41     16] coreBox:    (20000 20000) (1257200 1254800)
[03/06 23:35:41     16] Un-suppress "**WARN ..." messages.
[03/06 23:35:42     17] *** Total 52174 nets are successfully restored.
[03/06 23:35:42     17] *** Completed restoreRoute (cpu=0:00:00.6 real=0:00:01.0 mem=800.8M) ***
[03/06 23:35:42     17] Reading DEF file '/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.def.gz', current time is Thu Mar  6 23:35:42 2025 ...
[03/06 23:35:42     17] --- DIVIDERCHAR '/'
[03/06 23:35:42     17] --- UnitsPerDBU = 1.0000
[03/06 23:35:42     17] Extracting macro/IO cell pins and blockage ...... 
[03/06 23:35:42     17] Pin and blockage extraction finished
[03/06 23:35:42     17] DEF file '/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.def.gz' is parsed, current time is Thu Mar  6 23:35:42 2025.
[03/06 23:35:42     17] Set Default Input Pin Transition as 0.1 ps.
[03/06 23:35:42     17] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/06 23:35:42     17] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/06 23:35:42     17] Updating RC grid for preRoute extraction ...
[03/06 23:35:42     17] Initializing multi-corner capacitance tables ... 
[03/06 23:35:42     17] Initializing multi-corner resistance tables ...
[03/06 23:35:43     17] Loading rc congestion map /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/fullchip.congmap.gz ...
[03/06 23:35:43     17] 
[03/06 23:35:43     17] *** Summary of all messages that are not suppressed in this session:
[03/06 23:35:43     17] Severity  ID               Count  Summary                                  
[03/06 23:35:43     17] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/06 23:35:43     17] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/06 23:35:43     17] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/06 23:35:43     17] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/06 23:35:43     17] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/06 23:35:43     17] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/06 23:35:43     17] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/06 23:35:43     17] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/06 23:35:43     17] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/06 23:35:43     17] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/06 23:35:43     17] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[03/06 23:35:43     17] *** Message Summary: 2233 warning(s), 2 error(s)
[03/06 23:35:43     17] 
[03/06 23:37:05     32] <CMD> set_ccopt_property -update_io_latency false
[03/06 23:37:05     32] can't read "design": no such variable
[03/06 23:37:11     33] <CMD> set init_pwr_net VDD
[03/06 23:37:11     33] <CMD> set init_gnd_net VSS
[03/06 23:37:11     33] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/06 23:37:11     33] <CMD> set init_design_netlisttype Verilog
[03/06 23:37:11     33] <CMD> set init_design_settop 1
[03/06 23:37:11     33] <CMD> set init_top_cell fullchip
[03/06 23:37:11     33] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/06 23:37:11     33] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/06 23:37:11     33] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/06 23:37:11     33] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/06 23:37:11     33] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/06 23:37:11     33] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/06 23:37:11     33] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     33] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     33] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:11     33] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:11     33] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/06 23:37:11     33] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     33] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     33] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:11     33] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:11     33] Importing multi-corner RC tables ... 
[03/06 23:37:11     33] Summary of Active RC-Corners : 
[03/06 23:37:11     33]  
[03/06 23:37:11     33]  Analysis View: WC_VIEW
[03/06 23:37:11     33]     RC-Corner Name        : Cmax
[03/06 23:37:11     33]     RC-Corner Index       : 0
[03/06 23:37:11     33]     RC-Corner Temperature : 125 Celsius
[03/06 23:37:11     33]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/06 23:37:11     33]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:11     33]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:11     33]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:11     33]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:11     33]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:11     33]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:11     33]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     33]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     33]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:11     33]  
[03/06 23:37:11     33]  Analysis View: BC_VIEW
[03/06 23:37:11     33]     RC-Corner Name        : Cmin
[03/06 23:37:11     33]     RC-Corner Index       : 1
[03/06 23:37:11     33]     RC-Corner Temperature : -40 Celsius
[03/06 23:37:11     33]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/06 23:37:11     33]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:11     33]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:11     33]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:11     33]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:11     33]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:11     33]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:11     33]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     33]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     33]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:11     34] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/06 23:37:11     34] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/06 23:37:11     34] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/06 23:37:11     34] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     34] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     34] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:11     34] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:11     34] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/06 23:37:11     34] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     34] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:11     34] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:11     34] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:11     34] Importing multi-corner RC tables ... 
[03/06 23:37:11     34] Summary of Active RC-Corners : 
[03/06 23:37:11     34]  
[03/06 23:37:11     34]  Analysis View: WC_VIEW
[03/06 23:37:11     34]     RC-Corner Name        : Cmax
[03/06 23:37:11     34]     RC-Corner Index       : 0
[03/06 23:37:11     34]     RC-Corner Temperature : 125 Celsius
[03/06 23:37:11     34]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/06 23:37:11     34]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:11     34]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:11     34]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:11     34]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:11     34]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:11     34]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:11     34]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     34]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     34]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:11     34]  
[03/06 23:37:11     34]  Analysis View: BC_VIEW
[03/06 23:37:11     34]     RC-Corner Name        : Cmin
[03/06 23:37:11     34]     RC-Corner Index       : 1
[03/06 23:37:11     34]     RC-Corner Temperature : -40 Celsius
[03/06 23:37:11     34]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/06 23:37:11     34]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:11     34]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:11     34]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:11     34]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:11     34]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:11     34]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:11     34]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     34]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:11     34]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     34] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/06 23:37:12     34] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/06 23:37:12     34] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/06 23:37:12     34] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     34] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     34] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:12     34] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:12     34] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/06 23:37:12     34] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     34] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     34] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:12     34] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:12     34] Importing multi-corner RC tables ... 
[03/06 23:37:12     34] Summary of Active RC-Corners : 
[03/06 23:37:12     34]  
[03/06 23:37:12     34]  Analysis View: WC_VIEW
[03/06 23:37:12     34]     RC-Corner Name        : Cmax
[03/06 23:37:12     34]     RC-Corner Index       : 0
[03/06 23:37:12     34]     RC-Corner Temperature : 125 Celsius
[03/06 23:37:12     34]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/06 23:37:12     34]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:12     34]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:12     34]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:12     34]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:12     34]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:12     34]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     34]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     34]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     34]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     34]  
[03/06 23:37:12     34]  Analysis View: BC_VIEW
[03/06 23:37:12     34]     RC-Corner Name        : Cmin
[03/06 23:37:12     34]     RC-Corner Index       : 1
[03/06 23:37:12     34]     RC-Corner Temperature : -40 Celsius
[03/06 23:37:12     34]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/06 23:37:12     34]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:12     34]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:12     34]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:12     34]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:12     34]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:12     34]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     34]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     34]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     34]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     35] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/06 23:37:12     35] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/06 23:37:12     35] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/06 23:37:12     35] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     35] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     35] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:12     35] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:12     35] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/06 23:37:12     35] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     35] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/06 23:37:12     35] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/06 23:37:12     35] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/06 23:37:12     35] Importing multi-corner RC tables ... 
[03/06 23:37:12     35] Summary of Active RC-Corners : 
[03/06 23:37:12     35]  
[03/06 23:37:12     35]  Analysis View: WC_VIEW
[03/06 23:37:12     35]     RC-Corner Name        : Cmax
[03/06 23:37:12     35]     RC-Corner Index       : 0
[03/06 23:37:12     35]     RC-Corner Temperature : 125 Celsius
[03/06 23:37:12     35]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/06 23:37:12     35]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:12     35]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:12     35]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:12     35]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:12     35]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:12     35]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     35]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     35]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     35]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     35]  
[03/06 23:37:12     35]  Analysis View: BC_VIEW
[03/06 23:37:12     35]     RC-Corner Name        : Cmin
[03/06 23:37:12     35]     RC-Corner Index       : 1
[03/06 23:37:12     35]     RC-Corner Temperature : -40 Celsius
[03/06 23:37:12     35]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/06 23:37:12     35]     RC-Corner PreRoute Res Factor         : 1
[03/06 23:37:12     35]     RC-Corner PreRoute Cap Factor         : 1
[03/06 23:37:12     35]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/06 23:37:12     35]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/06 23:37:12     35]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/06 23:37:12     35]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:12     35]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     35]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/06 23:37:12     35]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/06 23:37:13     35] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/06 23:37:13     35] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/06 23:37:13     35] Current (total cpu=0:00:35.7, real=0:02:10, peak res=478.1M, current mem=875.3M)
[03/06 23:37:13     35] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 8).
[03/06 23:37:13     35] 
[03/06 23:37:13     35] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
[03/06 23:37:13     35] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=477.3M, current mem=886.5M)
[03/06 23:37:13     35] Current (total cpu=0:00:35.8, real=0:02:10, peak res=478.1M, current mem=886.5M)
[03/06 23:37:13     35] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/06 23:37:13     35] The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
[03/06 23:37:13     35] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/06 23:37:13     35] The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
[03/06 23:37:13     35] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/06 23:37:13     35] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/06 23:37:13     35] 
[03/06 23:37:13     35] *** Summary of all messages that are not suppressed in this session:
[03/06 23:37:13     35] Severity  ID               Count  Summary                                  
[03/06 23:37:13     35] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/06 23:37:13     35] *** Message Summary: 1 warning(s), 0 error(s)
[03/06 23:37:13     35] 
[03/06 23:37:13     35] <CMD> set_interactive_constraint_modes {CON}
[03/06 23:37:13     35] <CMD> setDesignMode -process 65
[03/06 23:37:13     35] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/06 23:37:13     35] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/06 23:37:13     35] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/06 23:37:13     35] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/06 23:37:13     35] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/06 23:37:13     35] Updating process node dependent CCOpt properties for the 65nm process node.
[03/06 23:37:14     36] <CMD> set_ccopt_property -update_io_latency false
[03/06 23:37:14     36] <CMD> create_ccopt_clock_tree_spec -file constraints/fullchip.ccopt
[03/06 23:37:14     36] Creating clock tree spec for modes (timing configs): CON
[03/06 23:37:14     36] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/06 23:37:14     36] Summary for sequential cells idenfication: 
[03/06 23:37:14     36] Identified SBFF number: 199
[03/06 23:37:14     36] Identified MBFF number: 0
[03/06 23:37:14     36] Not identified SBFF number: 0
[03/06 23:37:14     36] Not identified MBFF number: 0
[03/06 23:37:14     36] Number of sequential cells which are not FFs: 104
[03/06 23:37:14     36] 
[03/06 23:37:15     37] Analyzing clock structure... 
[03/06 23:37:16     37] Analyzing clock structure done.
[03/06 23:37:16     38] Wrote: constraints/fullchip.ccopt
[03/06 23:37:16     38] <CMD> ccopt_design
[03/06 23:37:16     38] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/06 23:37:16     38] (ccopt_design): create_ccopt_clock_tree_spec
[03/06 23:37:16     38] Creating clock tree spec for modes (timing configs): CON
[03/06 23:37:16     38] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/06 23:37:17     39] Analyzing clock structure... 
[03/06 23:37:18     39] Analyzing clock structure done.
[03/06 23:37:18     40] Extracting original clock gating for clk... 
[03/06 23:37:18     40]   clock_tree clk contains 9104 sinks and 0 clock gates.
[03/06 23:37:18     40]   Extraction for clk complete.
[03/06 23:37:18     40] Extracting original clock gating for clk done.
[03/06 23:37:18     40] Checking clock tree convergence... 
[03/06 23:37:18     40] Checking clock tree convergence done.
[03/06 23:37:18     40] Preferred extra space for top nets is 0
[03/06 23:37:18     40] Preferred extra space for trunk nets is 1
[03/06 23:37:18     40] Preferred extra space for leaf nets is 1
[03/06 23:37:18     40] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/06 23:37:18     40] Set place::cacheFPlanSiteMark to 1
[03/06 23:37:18     40] Using CCOpt effort low.
[03/06 23:37:18     40] #spOpts: N=65 
[03/06 23:37:18     40] Core basic site is core
[03/06 23:37:19     40] Estimated cell power/ground rail width = 0.365 um
[03/06 23:37:19     40] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/06 23:37:19     40] Begin checking placement ... (start mem=948.4M, init mem=948.5M)
[03/06 23:37:19     40] *info: Placed = 94142         
[03/06 23:37:19     40] *info: Unplaced = 0           
[03/06 23:37:19     40] Placement Density:98.73%(377071/381924)
[03/06 23:37:19     40] Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.2; mem=956.5M)
[03/06 23:37:19     40] Validating CTS configuration... 
[03/06 23:37:19     40]   Non-default CCOpt properties:
[03/06 23:37:19     40]   preferred_extra_space is set for at least one key
[03/06 23:37:19     40]   route_type is set for at least one key
[03/06 23:37:19     40]   update_io_latency: 0 (default: true)
[03/06 23:37:19     41] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/06 23:37:19     41] #spOpts: N=65 
[03/06 23:37:19     41] Core basic site is core
[03/06 23:37:19     41] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/06 23:37:19     41]   Route type trimming info:
[03/06 23:37:19     41]     No route type modifications were made.
[03/06 23:37:19     41]   Clock tree balancer configuration for clock_tree clk:
[03/06 23:37:19     41]   Non-default CCOpt properties for clock tree clk:
[03/06 23:37:19     41]     route_type (leaf): default_route_type_leaf (default: default)
[03/06 23:37:19     41]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/06 23:37:19     41]     route_type (top): default_route_type_nonleaf (default: default)
[03/06 23:37:19     41]   For power_domain auto-default and effective power_domain auto-default:
[03/06 23:37:19     41]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/06 23:37:19     41]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/06 23:37:19     41]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/06 23:37:19     41]     Unblocked area available for placement of any clock cells in power_domain auto-default: 407043.640um^2
[03/06 23:37:19     41]   Top Routing info:
[03/06 23:37:19     41]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/06 23:37:19     41]     Unshielded; Mask Constraint: 0.
[03/06 23:37:19     41]   Trunk Routing info:
[03/06 23:37:19     41]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/06 23:37:19     41]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/06 23:37:19     41]   Leaf Routing info:
[03/06 23:37:19     41]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/06 23:37:19     41]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/06 23:37:19     41]   Rebuilding timing graph... 
[03/06 23:37:20     42]   Rebuilding timing graph done.
[03/06 23:37:21     43]   For timing_corner WC:setup, late:
[03/06 23:37:21     43]     Slew time target (leaf):    0.105ns
[03/06 23:37:21     43]     Slew time target (trunk):   0.105ns
[03/06 23:37:21     43]     Slew time target (top):     0.105ns
[03/06 23:37:21     43]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/06 23:37:21     43]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/06 23:37:21     43]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/06 23:37:21     43]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/06 23:37:22     43]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/06 23:37:22     43]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/06 23:37:22     43]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/06 23:37:22     43]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/06 23:37:22     43]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/06 23:37:22     43]   Clock tree balancer configuration for skew_group clk/CON:
[03/06 23:37:22     43]     Sources:                     pin clk
[03/06 23:37:22     43]     Total number of sinks:       9104
[03/06 23:37:22     43]     Delay constrained sinks:     9104
[03/06 23:37:22     43]     Non-leaf sinks:              0
[03/06 23:37:22     43]     Ignore pins:                 0
[03/06 23:37:22     43]    Timing corner WC:setup.late:
[03/06 23:37:22     43]     Skew target:                 0.057ns
[03/06 23:37:22     43] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/06 23:37:22     43] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/06 23:37:22     43] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/06 23:37:22     43]   
[03/06 23:37:22     43]   Via Selection for Estimated Routes (rule default):
[03/06 23:37:22     43]   
[03/06 23:37:22     43]   --------------------------------------------------------------
[03/06 23:37:22     43]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/06 23:37:22     43]   Range                  (Ohm)    (fF)     (fs)     Only
[03/06 23:37:22     43]   --------------------------------------------------------------
[03/06 23:37:22     43]   M1-M2    VIA12_1cut    1.500    0.032    0.047    false
[03/06 23:37:22     43]   M2-M3    VIA23_1cut    1.500    0.030    0.046    false
[03/06 23:37:22     43]   M3-M4    VIA34_1cut    1.500    0.030    0.046    false
[03/06 23:37:22     43]   M4-M5    VIA45_1cut    1.500    0.030    0.046    false
[03/06 23:37:22     43]   M5-M6    VIA56_1cut    1.500    0.028    0.043    false
[03/06 23:37:22     43]   M6-M7    VIA67_1cut    0.220    0.099    0.022    false
[03/06 23:37:22     43]   M7-M8    VIA78_1cut    0.220    0.119    0.026    false
[03/06 23:37:22     43]   --------------------------------------------------------------
[03/06 23:37:22     43]   
[03/06 23:37:22     43] Validating CTS configuration done.
[03/06 23:37:22     43] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/06 23:37:22     43]  * CCOpt property update_io_latency is false
[03/06 23:37:22     43] 
[03/06 23:37:22     43] All good
[03/06 23:37:22     43] Executing ccopt post-processing.
[03/06 23:37:22     43] Synthesizing clock trees with CCOpt...
[03/06 23:37:22     43] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/06 23:37:22     44] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/06 23:37:22     44] (I)       Reading DB...
[03/06 23:37:22     44] (I)       congestionReportName   : 
[03/06 23:37:22     44] (I)       buildTerm2TermWires    : 1
[03/06 23:37:22     44] (I)       doTrackAssignment      : 1
[03/06 23:37:22     44] (I)       dumpBookshelfFiles     : 0
[03/06 23:37:22     44] (I)       numThreads             : 1
[03/06 23:37:22     44] [NR-eagl] honorMsvRouteConstraint: false
[03/06 23:37:22     44] (I)       honorPin               : false
[03/06 23:37:22     44] (I)       honorPinGuide          : true
[03/06 23:37:22     44] (I)       honorPartition         : false
[03/06 23:37:22     44] (I)       allowPartitionCrossover: false
[03/06 23:37:22     44] (I)       honorSingleEntry       : true
[03/06 23:37:22     44] (I)       honorSingleEntryStrong : true
[03/06 23:37:22     44] (I)       handleViaSpacingRule   : false
[03/06 23:37:22     44] (I)       PDConstraint           : none
[03/06 23:37:22     44] (I)       expBetterNDRHandling   : false
[03/06 23:37:22     44] [NR-eagl] honorClockSpecNDR      : 0
[03/06 23:37:22     44] (I)       routingEffortLevel     : 3
[03/06 23:37:22     44] [NR-eagl] minRouteLayer          : 2
[03/06 23:37:22     44] [NR-eagl] maxRouteLayer          : 2147483647
[03/06 23:37:22     44] (I)       numRowsPerGCell        : 1
[03/06 23:37:22     44] (I)       speedUpLargeDesign     : 0
[03/06 23:37:22     44] (I)       speedUpBlkViolationClean: 0
[03/06 23:37:22     44] (I)       multiThreadingTA       : 0
[03/06 23:37:22     44] (I)       blockedPinEscape       : 1
[03/06 23:37:22     44] (I)       blkAwareLayerSwitching : 0
[03/06 23:37:22     44] (I)       betterClockWireModeling: 1
[03/06 23:37:22     44] (I)       punchThroughDistance   : 500.00
[03/06 23:37:22     44] (I)       scenicBound            : 1.15
[03/06 23:37:22     44] (I)       maxScenicToAvoidBlk    : 100.00
[03/06 23:37:22     44] (I)       source-to-sink ratio   : 0.00
[03/06 23:37:22     44] (I)       targetCongestionRatioH : 1.00
[03/06 23:37:22     44] (I)       targetCongestionRatioV : 1.00
[03/06 23:37:22     44] (I)       layerCongestionRatio   : 0.70
[03/06 23:37:22     44] (I)       m1CongestionRatio      : 0.10
[03/06 23:37:22     44] (I)       m2m3CongestionRatio    : 0.70
[03/06 23:37:22     44] (I)       localRouteEffort       : 1.00
[03/06 23:37:22     44] (I)       numSitesBlockedByOneVia: 8.00
[03/06 23:37:22     44] (I)       supplyScaleFactorH     : 1.00
[03/06 23:37:22     44] (I)       supplyScaleFactorV     : 1.00
[03/06 23:37:22     44] (I)       highlight3DOverflowFactor: 0.00
[03/06 23:37:22     44] (I)       doubleCutViaModelingRatio: 0.00
[03/06 23:37:22     44] (I)       blockTrack             : 
[03/06 23:37:22     44] (I)       readTROption           : true
[03/06 23:37:22     44] (I)       extraSpacingBothSide   : false
[03/06 23:37:22     44] [NR-eagl] numTracksPerClockWire  : 0
[03/06 23:37:22     44] (I)       routeSelectedNetsOnly  : false
[03/06 23:37:22     44] (I)       before initializing RouteDB syMemory usage = 1179.0 MB
[03/06 23:37:22     44] (I)       starting read tracks
[03/06 23:37:22     44] (I)       build grid graph
[03/06 23:37:22     44] (I)       build grid graph start
[03/06 23:37:22     44] [NR-eagl] Layer1 has no routable track
[03/06 23:37:22     44] [NR-eagl] Layer2 has single uniform track structure
[03/06 23:37:22     44] [NR-eagl] Layer3 has single uniform track structure
[03/06 23:37:22     44] [NR-eagl] Layer4 has single uniform track structure
[03/06 23:37:22     44] [NR-eagl] Layer5 has single uniform track structure
[03/06 23:37:22     44] [NR-eagl] Layer6 has single uniform track structure
[03/06 23:37:22     44] [NR-eagl] Layer7 has single uniform track structure
[03/06 23:37:22     44] [NR-eagl] Layer8 has single uniform track structure
[03/06 23:37:22     44] (I)       build grid graph end
[03/06 23:37:22     44] (I)       Layer1   numNetMinLayer=51287
[03/06 23:37:22     44] (I)       Layer2   numNetMinLayer=0
[03/06 23:37:22     44] (I)       Layer3   numNetMinLayer=0
[03/06 23:37:22     44] (I)       Layer4   numNetMinLayer=0
[03/06 23:37:22     44] (I)       Layer5   numNetMinLayer=0
[03/06 23:37:22     44] (I)       Layer6   numNetMinLayer=0
[03/06 23:37:22     44] (I)       Layer7   numNetMinLayer=879
[03/06 23:37:22     44] (I)       Layer8   numNetMinLayer=0
[03/06 23:37:22     44] (I)       numViaLayers=7
[03/06 23:37:22     44] (I)       end build via table
[03/06 23:37:22     44] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2792 numBumpBlks=0 numBoundaryFakeBlks=0
[03/06 23:37:22     44] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/06 23:37:22     44] (I)       readDataFromPlaceDB
[03/06 23:37:22     44] (I)       Read net information..
[03/06 23:37:22     44] [NR-eagl] Read numTotalNets=52166  numIgnoredNets=0
[03/06 23:37:22     44] (I)       Read testcase time = 0.010 seconds
[03/06 23:37:22     44] 
[03/06 23:37:22     44] (I)       totalPins=177308  totalGlobalPin=169279 (95.47%)
[03/06 23:37:22     44] (I)       Model blockage into capacity
[03/06 23:37:22     44] (I)       Read numBlocks=2792  numPreroutedWires=0  numCapScreens=0
[03/06 23:37:22     44] (I)       blocked area on Layer1 : 0  (0.00%)
[03/06 23:37:22     44] (I)       blocked area on Layer2 : 50389260800  (3.09%)
[03/06 23:37:22     44] (I)       blocked area on Layer3 : 4345088000  (0.27%)
[03/06 23:37:22     44] (I)       blocked area on Layer4 : 35008230400  (2.15%)
[03/06 23:37:22     44] (I)       blocked area on Layer5 : 0  (0.00%)
[03/06 23:37:22     44] (I)       blocked area on Layer6 : 0  (0.00%)
[03/06 23:37:22     44] (I)       blocked area on Layer7 : 0  (0.00%)
[03/06 23:37:22     44] (I)       blocked area on Layer8 : 0  (0.00%)
[03/06 23:37:22     44] (I)       Modeling time = 0.040 seconds
[03/06 23:37:22     44] 
[03/06 23:37:22     44] (I)       Number of ignored nets = 0
[03/06 23:37:22     44] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/06 23:37:22     44] (I)       Number of clock nets = 1.  Ignored: No
[03/06 23:37:22     44] (I)       Number of analog nets = 0.  Ignored: Yes
[03/06 23:37:22     44] (I)       Number of special nets = 0.  Ignored: Yes
[03/06 23:37:22     44] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/06 23:37:22     44] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/06 23:37:22     44] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/06 23:37:22     44] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/06 23:37:22     44] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/06 23:37:22     44] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/06 23:37:22     44] (I)       Before initializing earlyGlobalRoute syMemory usage = 1179.0 MB
[03/06 23:37:22     44] (I)       Layer1  viaCost=300.00
[03/06 23:37:22     44] (I)       Layer2  viaCost=100.00
[03/06 23:37:22     44] (I)       Layer3  viaCost=100.00
[03/06 23:37:22     44] (I)       Layer4  viaCost=100.00
[03/06 23:37:22     44] (I)       Layer5  viaCost=100.00
[03/06 23:37:22     44] (I)       Layer6  viaCost=200.00
[03/06 23:37:22     44] (I)       Layer7  viaCost=100.00
[03/06 23:37:22     44] (I)       ---------------------Grid Graph Info--------------------
[03/06 23:37:22     44] (I)       routing area        :  (0, 0) - (1277200, 1274800)
[03/06 23:37:22     44] (I)       core area           :  (20000, 20000) - (1257200, 1254800)
[03/06 23:37:22     44] (I)       Site Width          :   400  (dbu)
[03/06 23:37:22     44] (I)       Row Height          :  3600  (dbu)
[03/06 23:37:22     44] (I)       GCell Width         :  3600  (dbu)
[03/06 23:37:22     44] (I)       GCell Height        :  3600  (dbu)
[03/06 23:37:22     44] (I)       grid                :   355   354     8
[03/06 23:37:22     44] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/06 23:37:22     44] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/06 23:37:22     44] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/06 23:37:22     44] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/06 23:37:22     44] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/06 23:37:22     44] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/06 23:37:22     44] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/06 23:37:22     44] (I)       Total num of tracks :     0  3193  3186  3193  3186  3193   797   798
[03/06 23:37:22     44] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/06 23:37:22     44] (I)       --------------------------------------------------------
[03/06 23:37:22     44] 
[03/06 23:37:22     44] [NR-eagl] ============ Routing rule table ============
[03/06 23:37:22     44] [NR-eagl] Rule id 0. Nets 52166 
[03/06 23:37:22     44] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/06 23:37:22     44] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/06 23:37:22     44] [NR-eagl] ========================================
[03/06 23:37:22     44] [NR-eagl] 
[03/06 23:37:22     44] (I)       After initializing earlyGlobalRoute syMemory usage = 1179.0 MB
[03/06 23:37:22     44] (I)       Loading and dumping file time : 0.42 seconds
[03/06 23:37:22     44] (I)       ============= Initialization =============
[03/06 23:37:22     44] (I)       total 2D Cap : 565427 = (282935 H, 282492 V)
[03/06 23:37:22     44] [NR-eagl] Layer group 1: route 879 net(s) in layer range [7, 8]
[03/06 23:37:22     44] (I)       ============  Phase 1a Route ============
[03/06 23:37:22     44] (I)       Phase 1a runs 0.02 seconds
[03/06 23:37:22     44] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/06 23:37:22     44] (I)       Usage: 64611 = (29356 H, 35255 V) = (10.38% H, 12.48% V) = (5.284e+04um H, 6.346e+04um V)
[03/06 23:37:22     44] (I)       
[03/06 23:37:22     44] (I)       ============  Phase 1b Route ============
[03/06 23:37:22     44] (I)       Phase 1b runs 0.01 seconds
[03/06 23:37:22     44] (I)       Usage: 64666 = (29378 H, 35288 V) = (10.38% H, 12.49% V) = (5.288e+04um H, 6.352e+04um V)
[03/06 23:37:22     44] (I)       
[03/06 23:37:22     44] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.03% V. EstWL: 1.163988e+05um
[03/06 23:37:22     44] (I)       ============  Phase 1c Route ============
[03/06 23:37:22     44] (I)       Level2 Grid: 71 x 71
[03/06 23:37:22     44] (I)       Phase 1c runs 0.00 seconds
[03/06 23:37:22     44] (I)       Usage: 64666 = (29378 H, 35288 V) = (10.38% H, 12.49% V) = (5.288e+04um H, 6.352e+04um V)
[03/06 23:37:22     44] (I)       
[03/06 23:37:22     44] (I)       ============  Phase 1d Route ============
[03/06 23:37:22     44] (I)       Phase 1d runs 0.00 seconds
[03/06 23:37:22     44] (I)       Usage: 64677 = (29381 H, 35296 V) = (10.38% H, 12.49% V) = (5.289e+04um H, 6.353e+04um V)
[03/06 23:37:22     44] (I)       
[03/06 23:37:22     44] (I)       ============  Phase 1e Route ============
[03/06 23:37:22     44] (I)       Phase 1e runs 0.00 seconds
[03/06 23:37:22     44] (I)       Usage: 64677 = (29381 H, 35296 V) = (10.38% H, 12.49% V) = (5.289e+04um H, 6.353e+04um V)
[03/06 23:37:22     44] (I)       
[03/06 23:37:22     44] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.03% V. EstWL: 1.164186e+05um
[03/06 23:37:22     44] [NR-eagl] 
[03/06 23:37:22     44] (I)       dpBasedLA: time=0.01  totalOF=6257  totalVia=61851  totalWL=64673  total(Via+WL)=126524 
[03/06 23:37:22     44] (I)       total 2D Cap : 6154183 = (2540802 H, 3613381 V)
[03/06 23:37:22     44] [NR-eagl] Layer group 2: route 51287 net(s) in layer range [2, 8]
[03/06 23:37:22     44] (I)       ============  Phase 1a Route ============
[03/06 23:37:23     44] (I)       Phase 1a runs 0.15 seconds
[03/06 23:37:23     44] (I)       Usage: 672374 = (310276 H, 362098 V) = (12.21% H, 10.02% V) = (5.585e+05um H, 6.518e+05um V)
[03/06 23:37:23     44] (I)       
[03/06 23:37:23     44] (I)       ============  Phase 1b Route ============
[03/06 23:37:23     44] (I)       Usage: 672374 = (310276 H, 362098 V) = (12.21% H, 10.02% V) = (5.585e+05um H, 6.518e+05um V)
[03/06 23:37:23     44] (I)       
[03/06 23:37:23     44] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.093855e+06um
[03/06 23:37:23     44] (I)       ============  Phase 1c Route ============
[03/06 23:37:23     44] (I)       Usage: 672374 = (310276 H, 362098 V) = (12.21% H, 10.02% V) = (5.585e+05um H, 6.518e+05um V)
[03/06 23:37:23     44] (I)       
[03/06 23:37:23     44] (I)       ============  Phase 1d Route ============
[03/06 23:37:23     44] (I)       Usage: 672374 = (310276 H, 362098 V) = (12.21% H, 10.02% V) = (5.585e+05um H, 6.518e+05um V)
[03/06 23:37:23     44] (I)       
[03/06 23:37:23     44] (I)       ============  Phase 1e Route ============
[03/06 23:37:23     44] (I)       Phase 1e runs 0.00 seconds
[03/06 23:37:23     44] (I)       Usage: 672374 = (310276 H, 362098 V) = (12.21% H, 10.02% V) = (5.585e+05um H, 6.518e+05um V)
[03/06 23:37:23     44] (I)       
[03/06 23:37:23     44] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.093855e+06um
[03/06 23:37:23     44] [NR-eagl] 
[03/06 23:37:23     45] (I)       dpBasedLA: time=0.15  totalOF=8068  totalVia=317799  totalWL=607686  total(Via+WL)=925485 
[03/06 23:37:23     45] (I)       ============  Phase 1l Route ============
[03/06 23:37:23     45] (I)       Total Global Routing Runtime: 0.63 seconds
[03/06 23:37:23     45] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/06 23:37:23     45] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/06 23:37:23     45] (I)       
[03/06 23:37:23     45] (I)       ============= track Assignment ============
[03/06 23:37:23     45] (I)       extract Global 3D Wires
[03/06 23:37:23     45] (I)       Extract Global WL : time=0.02
[03/06 23:37:23     45] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/06 23:37:23     45] (I)       Initialization real time=0.01 seconds
[03/06 23:37:24     45] (I)       Kernel real time=0.57 seconds
[03/06 23:37:24     45] (I)       End Greedy Track Assignment
[03/06 23:37:24     45] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 177007
[03/06 23:37:24     45] [NR-eagl] Layer2(M2)(V) length: 3.826360e+05um, number of vias: 239803
[03/06 23:37:24     45] [NR-eagl] Layer3(M3)(H) length: 4.446584e+05um, number of vias: 23240
[03/06 23:37:24     45] [NR-eagl] Layer4(M4)(V) length: 2.096546e+05um, number of vias: 11967
[03/06 23:37:24     45] [NR-eagl] Layer5(M5)(H) length: 6.885318e+04um, number of vias: 8762
[03/06 23:37:24     45] [NR-eagl] Layer6(M6)(V) length: 1.405405e+04um, number of vias: 8409
[03/06 23:37:24     45] [NR-eagl] Layer7(M7)(H) length: 5.388590e+04um, number of vias: 10294
[03/06 23:37:24     45] [NR-eagl] Layer8(M8)(V) length: 6.384441e+04um, number of vias: 0
[03/06 23:37:24     45] [NR-eagl] Total length: 1.237586e+06um, number of vias: 479482
[03/06 23:37:24     46] [NR-eagl] End Peak syMemory usage = 1169.3 MB
[03/06 23:37:24     46] [NR-eagl] Early Global Router Kernel+IO runtime : 2.00 seconds
[03/06 23:37:24     46] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/06 23:37:24     46] #spOpts: N=65 
[03/06 23:37:24     46] Core basic site is core
[03/06 23:37:24     46] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/06 23:37:24     46] Validating CTS configuration... 
[03/06 23:37:24     46]   Non-default CCOpt properties:
[03/06 23:37:24     46]   cts_merge_clock_gates is set for at least one key
[03/06 23:37:24     46]   cts_merge_clock_logic is set for at least one key
[03/06 23:37:24     46]   preferred_extra_space is set for at least one key
[03/06 23:37:24     46]   route_type is set for at least one key
[03/06 23:37:24     46]   update_io_latency: 0 (default: true)
[03/06 23:37:24     46]   Route type trimming info:
[03/06 23:37:24     46]     No route type modifications were made.
[03/06 23:37:24     46]   Clock tree balancer configuration for clock_tree clk:
[03/06 23:37:24     46]   Non-default CCOpt properties for clock tree clk:
[03/06 23:37:24     46]     cts_merge_clock_gates: true (default: false)
[03/06 23:37:24     46]     cts_merge_clock_logic: true (default: false)
[03/06 23:37:24     46]     route_type (leaf): default_route_type_leaf (default: default)
[03/06 23:37:24     46]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/06 23:37:24     46]     route_type (top): default_route_type_nonleaf (default: default)
[03/06 23:37:24     46]   For power_domain auto-default and effective power_domain auto-default:
[03/06 23:37:24     46]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/06 23:37:24     46]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/06 23:37:24     46]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/06 23:37:24     46]     Unblocked area available for placement of any clock cells in power_domain auto-default: 407043.640um^2
[03/06 23:37:24     46]   Top Routing info:
[03/06 23:37:24     46]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/06 23:37:24     46]     Unshielded; Mask Constraint: 0.
[03/06 23:37:24     46]   Trunk Routing info:
[03/06 23:37:24     46]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/06 23:37:24     46]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/06 23:37:24     46]   Leaf Routing info:
[03/06 23:37:24     46]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/06 23:37:24     46]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/06 23:37:24     46] Updating RC grid for preRoute extraction ...
[03/06 23:37:24     46] Initializing multi-corner capacitance tables ... 
[03/06 23:37:24     46] Initializing multi-corner resistance tables ...
[03/06 23:37:24     46]   Rebuilding timing graph... 
[03/06 23:37:25     46]   Rebuilding timing graph done.
[03/06 23:37:25     46]   For timing_corner WC:setup, late:
[03/06 23:37:25     46]     Slew time target (leaf):    0.105ns
[03/06 23:37:25     46]     Slew time target (trunk):   0.105ns
[03/06 23:37:25     46]     Slew time target (top):     0.105ns
[03/06 23:37:25     46]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/06 23:37:25     46]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/06 23:37:25     46]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/06 23:37:25     47]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/06 23:37:25     47]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/06 23:37:25     47]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/06 23:37:25     47]   Clock tree balancer configuration for skew_group clk/CON:
[03/06 23:37:25     47]     Sources:                     pin clk
[03/06 23:37:25     47]     Total number of sinks:       9104
[03/06 23:37:25     47]     Delay constrained sinks:     9104
[03/06 23:37:25     47]     Non-leaf sinks:              0
[03/06 23:37:25     47]     Ignore pins:                 0
[03/06 23:37:25     47]    Timing corner WC:setup.late:
[03/06 23:37:25     47]     Skew target:                 0.057ns
[03/06 23:37:25     47] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/06 23:37:25     47] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/06 23:37:25     47] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/06 23:37:25     47]   
[03/06 23:37:25     47]   Via Selection for Estimated Routes (rule default):
[03/06 23:37:25     47]   
[03/06 23:37:25     47]   ----------------------------------------------------------------
[03/06 23:37:25     47]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/06 23:37:25     47]   Range                    (Ohm)    (fF)     (fs)     Only
[03/06 23:37:25     47]   ----------------------------------------------------------------
[03/06 23:37:25     47]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/06 23:37:25     47]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/06 23:37:25     47]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/06 23:37:25     47]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/06 23:37:25     47]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/06 23:37:25     47]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/06 23:37:25     47]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/06 23:37:25     47]   ----------------------------------------------------------------
[03/06 23:37:25     47]   
[03/06 23:37:25     47] Validating CTS configuration done.
[03/06 23:37:25     47] Adding driver cell for primary IO roots...
[03/06 23:37:25     47] Maximizing clock DAG abstraction... 
[03/06 23:37:25     47] Maximizing clock DAG abstraction done.
[03/06 23:37:25     47] Synthesizing clock trees... #spOpts: N=65 
[03/06 23:37:25     47] 
[03/06 23:37:25     47]   Merging duplicate siblings in DAG... 
[03/06 23:37:25     47]     Resynthesising clock tree into netlist... 
[03/06 23:37:25     47]     Resynthesising clock tree into netlist done.
[03/06 23:37:25     47]     Summary of the merge of duplicate siblings
[03/06 23:37:25     47]     
[03/06 23:37:25     47]     ----------------------------------------------------------
[03/06 23:37:25     47]     Description                          Number of occurrences
[03/06 23:37:25     47]     ----------------------------------------------------------
[03/06 23:37:25     47]     Total clock gates                              0
[03/06 23:37:25     47]     Globally unique enables                        0
[03/06 23:37:25     47]     Potentially mergeable clock gates              0
[03/06 23:37:25     47]     Actually merged                                0
[03/06 23:37:25     47]     ----------------------------------------------------------
[03/06 23:37:25     47]     
[03/06 23:37:25     47]     
[03/06 23:37:25     47]     Disconnecting clock tree from netlist... 
[03/06 23:37:25     47]     Disconnecting clock tree from netlist done.
[03/06 23:37:25     47]   Merging duplicate siblings in DAG done.
[03/06 23:37:25     47]   Clustering... 
[03/06 23:37:25     47]     Clock DAG stats before clustering:
[03/06 23:37:25     47]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/06 23:37:25     47]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/06 23:37:25     47]     Clustering clock_tree clk... 
[03/06 23:37:25     47]       Creating channel graph for ccopt_3_8... 
[03/06 23:37:25     47]       Creating channel graph for ccopt_3_8 done.
[03/06 23:37:25     47]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/06 23:37:25     47]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/06 23:37:26     48]       Rebuilding timing graph... 
[03/06 23:37:26     48]       Rebuilding timing graph done.
[03/06 23:37:36     57]     Clustering clock_tree clk done.
[03/06 23:37:36     57]     Clock DAG stats after bottom-up phase:
[03/06 23:37:36     57]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:36     57]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:36     57]     Legalizing clock trees... 
[03/06 23:37:36     57]       Resynthesising clock tree into netlist... 
[03/06 23:37:36     58]       Resynthesising clock tree into netlist done.
[03/06 23:37:36     58] #spOpts: N=65 
[03/06 23:37:36     58] *** Starting refinePlace (0:00:58.3 mem=1212.5M) ***
[03/06 23:37:36     58] Total net bbox length = 1.041e+06 (4.732e+05 5.674e+05) (ext = 2.851e+04)
[03/06 23:37:36     58] Starting refinePlace ...
[03/06 23:37:36     58] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/06 23:37:36     58] Type 'man IMPSP-2002' for more detail.
[03/06 23:37:36     58] Total net bbox length = 1.041e+06 (4.732e+05 5.674e+05) (ext = 2.851e+04)
[03/06 23:37:36     58] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1212.5MB
[03/06 23:37:36     58] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1212.5MB) @(0:00:58.3 - 0:00:58.4).
[03/06 23:37:36     58] *** Finished refinePlace (0:00:58.4 mem=1212.5M) ***
[03/06 23:37:36     58] #spOpts: N=65 
[03/06 23:37:36     58]       Disconnecting clock tree from netlist... 
[03/06 23:37:36     58]       Disconnecting clock tree from netlist done.
[03/06 23:37:36     58] #spOpts: N=65 
[03/06 23:37:36     58]       Rebuilding timing graph... 
[03/06 23:37:37     59]       Rebuilding timing graph done.
[03/06 23:37:38     60]       
[03/06 23:37:38     60]       Clock tree legalization - Histogram:
[03/06 23:37:38     60]       ====================================
[03/06 23:37:38     60]       
[03/06 23:37:38     60]       ---------------------------------
[03/06 23:37:38     60]       Movement (um)     Number of cells
[03/06 23:37:38     60]       ---------------------------------
[03/06 23:37:38     60]       [2.02,3.013)             1
[03/06 23:37:38     60]       [3.013,4.006)            8
[03/06 23:37:38     60]       [4.006,4.999)            1
[03/06 23:37:38     60]       [4.999,5.992)            4
[03/06 23:37:38     60]       [5.992,6.985)            2
[03/06 23:37:38     60]       [6.985,7.978)            7
[03/06 23:37:38     60]       [7.978,8.971)            2
[03/06 23:37:38     60]       [8.971,9.964)            2
[03/06 23:37:38     60]       [9.964,10.957)           1
[03/06 23:37:38     60]       [10.957,11.95)           2
[03/06 23:37:38     60]       ---------------------------------
[03/06 23:37:38     60]       
[03/06 23:37:38     60]       
[03/06 23:37:38     60]       Clock tree legalization - Top 10 Movements:
[03/06 23:37:38     60]       ===========================================
[03/06 23:37:38     60]       
[03/06 23:37:38     60]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:37:38     60]       Movement (um)    Desired              Achieved             Node
[03/06 23:37:38     60]                        location             location             
[03/06 23:37:38     60]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:37:38     60]           11.95        (145.692,324.283)    (143.107,314.918)    ccl clock buffer, uid:A2b65a (a lib_cell CKBD16) at (140.600,314.200), in power domain auto-default
[03/06 23:37:38     60]           10.98        (114.507,318.517)    (112.892,327.882)    ccl clock buffer, uid:A2b652 (a lib_cell CKBD16) at (109.800,326.800), in power domain auto-default
[03/06 23:37:38     60]           10.15        (340.892,471.882)    (336.507,466.118)    ccl clock buffer, uid:A2bbb5 (a lib_cell CKBD16) at (334.000,465.400), in power domain auto-default
[03/06 23:37:38     60]            9.22        (415.308,469.717)    (415.892,461.082)    ccl clock buffer, uid:A2bbdf (a lib_cell CKBD16) at (412.800,460.000), in power domain auto-default
[03/06 23:37:38     60]            9           (139.093,543.883)    (137.292,536.683)    ccl clock buffer, uid:A2b852 (a lib_cell CKBD16) at (134.200,535.600), in power domain auto-default
[03/06 23:37:38     60]            8.8         (52.292,320.683)     (57.492,324.283)     ccl clock buffer, uid:A2b64c (a lib_cell CKBD16) at (54.400,323.200), in power domain auto-default
[03/06 23:37:38     60]            8.62        (508.108,530.918)    (511.692,525.883)    ccl clock buffer, uid:A2b92f (a lib_cell CKBD16) at (508.600,524.800), in power domain auto-default
[03/06 23:37:38     60]            7.6         (144.493,543.883)    (152.093,543.883)    ccl clock buffer, uid:A2b84b (a lib_cell CKBD16) at (149.000,542.800), in power domain auto-default
[03/06 23:37:38     60]            7.6         (144.493,543.883)    (136.893,543.883)    ccl clock buffer, uid:A2b854 (a lib_cell CKBD16) at (133.800,542.800), in power domain auto-default
[03/06 23:37:38     60]            7.6         (481.108,102.517)    (473.507,102.517)    ccl clock buffer, uid:A2b8dc (a lib_cell CKBD16) at (471.000,101.800), in power domain auto-default
[03/06 23:37:38     60]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:37:38     60]       
[03/06 23:37:38     60]     Legalizing clock trees done.
[03/06 23:37:38     60]     Clock DAG stats after 'Clustering':
[03/06 23:37:38     60]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:38     60]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:38     60]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:38     60]       wire capacitance : top=0.000pF, trunk=1.037pF, leaf=7.090pF, total=8.128pF
[03/06 23:37:38     60]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:38     60]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:38     60]     Clock DAG net violations after 'Clustering':none
[03/06 23:37:38     60]     Clock tree state after 'Clustering':
[03/06 23:37:38     60]       clock_tree clk: worst slew is leaf(0.100),trunk(0.102),top(nil), margined worst slew is leaf(0.100),trunk(0.102),top(nil)
[03/06 23:37:38     60]       skew_group clk/CON: insertion delay [min=0.352, max=0.472, avg=0.419, sd=0.026], skew [0.120 vs 0.057*, 71.9% {0.395, 0.424, 0.452}] (wid=0.062 ws=0.040) (gid=0.437 gs=0.109)
[03/06 23:37:38     60]     Clock network insertion delays are now [0.352ns, 0.472ns] average 0.419ns std.dev 0.026ns
[03/06 23:37:38     60]   Clustering done.
[03/06 23:37:38     60]   Resynthesising clock tree into netlist... 
[03/06 23:37:38     60]   Resynthesising clock tree into netlist done.
[03/06 23:37:38     60]   Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
[03/06 23:37:38     60] *info: There are 18 candidate Inverter cells
[03/06 23:37:39     61] 
[03/06 23:37:39     61]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=94320 and nets=52383 using extraction engine 'preRoute' .
[03/06 23:37:39     61] PreRoute RC Extraction called for design fullchip.
[03/06 23:37:39     61] RC Extraction called in multi-corner(2) mode.
[03/06 23:37:39     61] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/06 23:37:39     61] RCMode: PreRoute
[03/06 23:37:39     61]       RC Corner Indexes            0       1   
[03/06 23:37:39     61] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/06 23:37:39     61] Resistance Scaling Factor    : 1.00000 1.00000 
[03/06 23:37:39     61] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/06 23:37:39     61] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/06 23:37:39     61] Shrink Factor                : 1.00000
[03/06 23:37:39     61] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/06 23:37:39     61] Using capacitance table file ...
[03/06 23:37:39     61] Updating RC grid for preRoute extraction ...
[03/06 23:37:39     61] Initializing multi-corner capacitance tables ... 
[03/06 23:37:39     61] Initializing multi-corner resistance tables ...
[03/06 23:37:40     62] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1207.648M)
[03/06 23:37:40     62] 
[03/06 23:37:40     62]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/06 23:37:40     62]   Updating congestion map to accurately time the clock tree done.
[03/06 23:37:40     62]   Disconnecting clock tree from netlist... 
[03/06 23:37:40     62]   Disconnecting clock tree from netlist done.
[03/06 23:37:40     62]   Rebuilding timing graph... 
[03/06 23:37:40     62]   Rebuilding timing graph done.
[03/06 23:37:41     63]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/06 23:37:41     63]   Rebuilding timing graph   cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:41     63]   Rebuilding timing graph   cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:41     63]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:41     63]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:41     63]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:41     63]   Rebuilding timing graph   sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:41     63]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/06 23:37:41     63]   Clock tree state After congestion update:
[03/06 23:37:41     63]     clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:41     63]     skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:41     63]   Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:41     63]   Fixing clock tree slew time and max cap violations... 
[03/06 23:37:41     63]     Fixing clock tree overload: 
[03/06 23:37:41     63]     Fixing clock tree overload: .
[03/06 23:37:41     63]     Fixing clock tree overload: ..
[03/06 23:37:41     63]     Fixing clock tree overload: ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/06 23:37:41     63]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/06 23:37:41     63]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:41     63]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:41     63]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:41     63]       wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:41     63]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:41     63]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:41     63]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/06 23:37:41     63]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/06 23:37:41     63]       clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:41     63]       skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:41     63]     Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:41     63]   Fixing clock tree slew time and max cap violations done.
[03/06 23:37:41     63]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/06 23:37:41     63]     Fixing clock tree overload: 
[03/06 23:37:41     63]     Fixing clock tree overload: .
[03/06 23:37:41     63]     Fixing clock tree overload: ..
[03/06 23:37:41     63]     Fixing clock tree overload: ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/06 23:37:41     63]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/06 23:37:41     63]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/06 23:37:41     63]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:41     63]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:41     63]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:41     63]       wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:41     63]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:41     63]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:41     63]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/06 23:37:41     63]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/06 23:37:41     63]       clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:42     64]       skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:42     64]     Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:42     64]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/06 23:37:42     64]   Removing unnecessary root buffering... 
[03/06 23:37:42     64]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/06 23:37:42     64]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:42     64]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:42     64]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:42     64]       wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:42     64]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:42     64]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:42     64]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/06 23:37:42     64]     Clock tree state after 'Removing unnecessary root buffering':
[03/06 23:37:42     64]       clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:42     64]       skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:43     65]     Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:43     65]   Removing unnecessary root buffering done.
[03/06 23:37:43     65]   Equalizing net lengths... 
[03/06 23:37:43     65]     Clock DAG stats after 'Equalizing net lengths':
[03/06 23:37:43     65]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:43     65]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:43     65]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:43     65]       wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:43     65]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:43     65]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:43     65]     Clock DAG net violations after 'Equalizing net lengths':none
[03/06 23:37:43     65]     Clock tree state after 'Equalizing net lengths':
[03/06 23:37:43     65]       clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:43     65]       skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:43     65]     Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:43     65]   Equalizing net lengths done.
[03/06 23:37:43     65]   Reducing insertion delay 1... 
[03/06 23:37:43     65]     Clock DAG stats after 'Reducing insertion delay 1':
[03/06 23:37:43     65]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:43     65]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:43     65]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:43     65]       wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:43     65]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:43     65]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:43     65]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/06 23:37:43     65]     Clock tree state after 'Reducing insertion delay 1':
[03/06 23:37:43     65]       clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:43     65]       skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:43     65]     Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:43     65]   Reducing insertion delay 1 done.
[03/06 23:37:43     65]   Removing longest path buffering... 
[03/06 23:37:44     66]     Clock DAG stats after removing longest path buffering:
[03/06 23:37:44     66]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:44     66]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:44     66]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:44     66]       wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:44     66]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:44     66]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:44     66]     Clock DAG net violations after removing longest path buffering:none
[03/06 23:37:44     66]     Clock tree state after removing longest path buffering:
[03/06 23:37:44     66]       clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:44     66]       skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:44     66]     Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:44     66]     Clock DAG stats after 'Removing longest path buffering':
[03/06 23:37:44     66]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:44     66]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:44     66]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:44     66]       wire capacitance : top=0.000pF, trunk=1.050pF, leaf=7.182pF, total=8.232pF
[03/06 23:37:44     66]       wire lengths   : top=0.000um, trunk=6601.728um, leaf=38066.928um, total=44668.655um
[03/06 23:37:44     66]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:44     66]     Clock DAG net violations after 'Removing longest path buffering':none
[03/06 23:37:44     66]     Clock tree state after 'Removing longest path buffering':
[03/06 23:37:44     66]       clock_tree clk: worst slew is leaf(0.101),trunk(0.102),top(nil), margined worst slew is leaf(0.101),trunk(0.102),top(nil)
[03/06 23:37:44     66]       skew_group clk/CON: insertion delay [min=0.353, max=0.473, avg=0.420, sd=0.025], skew [0.120 vs 0.057*, 73% {0.396, 0.424, 0.453}] (wid=0.062 ws=0.040) (gid=0.438 gs=0.109)
[03/06 23:37:44     66]     Clock network insertion delays are now [0.353ns, 0.473ns] average 0.420ns std.dev 0.025ns
[03/06 23:37:44     66]   Removing longest path buffering done.
[03/06 23:37:44     66]   Reducing insertion delay 2... 
[03/06 23:37:49     71]     Path optimization required 472 stage delay updates 
[03/06 23:37:49     71]     Clock DAG stats after 'Reducing insertion delay 2':
[03/06 23:37:49     71]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:49     71]       cell areas     : b=1794.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1794.240um^2
[03/06 23:37:49     71]       gate capacitance : top=0.000pF, trunk=0.979pF, leaf=9.009pF, total=9.988pF
[03/06 23:37:49     71]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=7.185pF, total=8.227pF
[03/06 23:37:49     71]       wire lengths   : top=0.000um, trunk=6549.630um, leaf=38085.900um, total=44635.530um
[03/06 23:37:49     71]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:49     71]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/06 23:37:49     71]     Clock tree state after 'Reducing insertion delay 2':
[03/06 23:37:49     71]       clock_tree clk: worst slew is leaf(0.101),trunk(0.101),top(nil), margined worst slew is leaf(0.101),trunk(0.101),top(nil)
[03/06 23:37:49     71]       skew_group clk/CON: insertion delay [min=0.353, max=0.468, avg=0.419, sd=0.025], skew [0.115 vs 0.057*, 74% {0.394, 0.422, 0.451}] (wid=0.059 ws=0.037) (gid=0.435 gs=0.106)
[03/06 23:37:49     71]     Clock network insertion delays are now [0.353ns, 0.468ns] average 0.419ns std.dev 0.025ns
[03/06 23:37:49     71]   Reducing insertion delay 2 done.
[03/06 23:37:49     71]   Reducing clock tree power 1... 
[03/06 23:37:49     71]     Resizing gates: 
[03/06 23:37:49     71]     Resizing gates: .
[03/06 23:37:49     71]     Resizing gates: ..
[03/06 23:37:50     72]     Resizing gates: ...
[03/06 23:37:50     72]     Resizing gates: ... 20% 
[03/06 23:37:51     73]     Resizing gates: ... 20% .
[03/06 23:37:51     73]     Resizing gates: ... 20% ..
[03/06 23:37:52     74]     Resizing gates: ... 20% ...
[03/06 23:37:52     74]     Resizing gates: ... 20% ... 40% 
[03/06 23:37:52     74]     Resizing gates: ... 20% ... 40% .
[03/06 23:37:52     74]     Resizing gates: ... 20% ... 40% ..
[03/06 23:37:52     74]     Resizing gates: ... 20% ... 40% ...
[03/06 23:37:53     75]     Resizing gates: ... 20% ... 40% ... 60% 
[03/06 23:37:53     75]     Resizing gates: ... 20% ... 40% ... 60% .
[03/06 23:37:53     75]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/06 23:37:54     76]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/06 23:37:54     76]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/06 23:37:54     76]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/06 23:37:55     77]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/06 23:37:55     77]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/06 23:37:55     77]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/06 23:37:55     77]     Clock DAG stats after 'Reducing clock tree power 1':
[03/06 23:37:55     77]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:55     77]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:55     77]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:55     77]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:55     77]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:55     77]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:55     77]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/06 23:37:55     77]     Clock tree state after 'Reducing clock tree power 1':
[03/06 23:37:55     77]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:55     77]       skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:37:55     77]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:55     77]   Reducing clock tree power 1 done.
[03/06 23:37:55     77]   Reducing clock tree power 2... 
[03/06 23:37:55     77]     Path optimization required 0 stage delay updates 
[03/06 23:37:55     77]     Clock DAG stats after 'Reducing clock tree power 2':
[03/06 23:37:55     77]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:55     77]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:55     77]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:55     77]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:55     77]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:55     77]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:55     77]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/06 23:37:55     77]     Clock tree state after 'Reducing clock tree power 2':
[03/06 23:37:55     77]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:55     77]       skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:37:55     77]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:55     77]   Reducing clock tree power 2 done.
[03/06 23:37:55     77]   Approximately balancing fragments step... 
[03/06 23:37:55     77]     Resolving skew group constraints... 
[03/06 23:37:56     78]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/06 23:37:56     78]     Resolving skew group constraints done.
[03/06 23:37:56     78]     Approximately balancing fragments... 
[03/06 23:37:56     78]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/06 23:37:57     78]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/06 23:37:57     78]           cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:57     78]           cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:57     78]           gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:57     78]           wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:57     78]           wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:57     79]           sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:57     79]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/06 23:37:57     79]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/06 23:37:57     79]     Approximately balancing fragments done.
[03/06 23:37:57     79]     Clock DAG stats after 'Approximately balancing fragments step':
[03/06 23:37:57     79]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:57     79]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:57     79]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:57     79]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:57     79]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:57     79]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:57     79]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/06 23:37:57     79]     Clock tree state after 'Approximately balancing fragments step':
[03/06 23:37:57     79]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:57     79]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:57     79]   Approximately balancing fragments step done.
[03/06 23:37:57     79]   Clock DAG stats after Approximately balancing fragments:
[03/06 23:37:57     79]     cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:57     79]     cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:57     79]     gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:57     79]     wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:57     79]     wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:57     79]     sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:57     79]   Clock DAG net violations after Approximately balancing fragments:none
[03/06 23:37:57     79]   Clock tree state after Approximately balancing fragments:
[03/06 23:37:57     79]     clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:57     79]     skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:37:57     79]   Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:57     79]   Improving fragments clock skew... 
[03/06 23:37:57     79]     Clock DAG stats after 'Improving fragments clock skew':
[03/06 23:37:57     79]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:57     79]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:57     79]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:57     79]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:57     79]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:57     79]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:57     79]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/06 23:37:57     79]     Clock tree state after 'Improving fragments clock skew':
[03/06 23:37:57     79]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:57     79]       skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:37:57     79]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:57     79]   Improving fragments clock skew done.
[03/06 23:37:57     79]   Approximately balancing step... 
[03/06 23:37:57     79]     Resolving skew group constraints... 
[03/06 23:37:58     80]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/06 23:37:58     80]     Resolving skew group constraints done.
[03/06 23:37:58     80]     Approximately balancing... 
[03/06 23:37:58     80]       Approximately balancing, wire and cell delays, iteration 1... 
[03/06 23:37:58     80]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/06 23:37:58     80]           cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:58     80]           cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:58     80]           gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:58     80]           wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:58     80]           wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:58     80]           sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:58     80]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/06 23:37:58     80]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/06 23:37:58     80]     Approximately balancing done.
[03/06 23:37:58     80]     Clock DAG stats after 'Approximately balancing step':
[03/06 23:37:58     80]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:58     80]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:58     80]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:58     80]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:58     80]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:58     80]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:58     80]     Clock DAG net violations after 'Approximately balancing step':none
[03/06 23:37:58     80]     Clock tree state after 'Approximately balancing step':
[03/06 23:37:58     80]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:58     80]       skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:37:58     80]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:58     80]   Approximately balancing step done.
[03/06 23:37:58     80]   Fixing clock tree overload... 
[03/06 23:37:58     80]     Fixing clock tree overload: 
[03/06 23:37:58     80]     Fixing clock tree overload: .
[03/06 23:37:58     80]     Fixing clock tree overload: ..
[03/06 23:37:58     80]     Fixing clock tree overload: ...
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% 
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% .
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ..
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ...
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% 
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% .
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ..
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ...
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/06 23:37:58     80]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/06 23:37:58     80]     Clock DAG stats after 'Fixing clock tree overload':
[03/06 23:37:58     80]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:58     80]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:58     80]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:58     80]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:58     80]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:58     80]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:58     80]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/06 23:37:58     80]     Clock tree state after 'Fixing clock tree overload':
[03/06 23:37:58     80]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:58     80]       skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:37:58     80]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:58     80]   Fixing clock tree overload done.
[03/06 23:37:58     80]   Approximately balancing paths... 
[03/06 23:37:58     80]     Added 0 buffers.
[03/06 23:37:58     80]     Clock DAG stats after 'Approximately balancing paths':
[03/06 23:37:58     80]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:37:58     80]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:37:58     80]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:37:58     80]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:37:58     80]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:37:58     80]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:37:58     80]     Clock DAG net violations after 'Approximately balancing paths':none
[03/06 23:37:58     80]     Clock tree state after 'Approximately balancing paths':
[03/06 23:37:58     80]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:37:58     80]       skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:37:58     80]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:37:58     80]   Approximately balancing paths done.
[03/06 23:37:58     80]   Resynthesising clock tree into netlist... 
[03/06 23:37:59     81]   Resynthesising clock tree into netlist done.
[03/06 23:37:59     81]   Updating congestion map to accurately time the clock tree... 
[03/06 23:37:59     81]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=94320 and nets=52383 using extraction engine 'preRoute' .
[03/06 23:37:59     81] PreRoute RC Extraction called for design fullchip.
[03/06 23:37:59     81] RC Extraction called in multi-corner(2) mode.
[03/06 23:37:59     81] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/06 23:37:59     81] RCMode: PreRoute
[03/06 23:37:59     81]       RC Corner Indexes            0       1   
[03/06 23:37:59     81] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/06 23:37:59     81] Resistance Scaling Factor    : 1.00000 1.00000 
[03/06 23:37:59     81] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/06 23:37:59     81] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/06 23:37:59     81] Shrink Factor                : 1.00000
[03/06 23:37:59     81] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/06 23:37:59     81] Using capacitance table file ...
[03/06 23:37:59     81] Updating RC grid for preRoute extraction ...
[03/06 23:37:59     81] Initializing multi-corner capacitance tables ... 
[03/06 23:37:59     81] Initializing multi-corner resistance tables ...
[03/06 23:37:59     81] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1148.277M)
[03/06 23:37:59     81] 
[03/06 23:37:59     81]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/06 23:37:59     81]   Updating congestion map to accurately time the clock tree done.
[03/06 23:37:59     81]   Disconnecting clock tree from netlist... 
[03/06 23:37:59     81]   Disconnecting clock tree from netlist done.
[03/06 23:37:59     81]   Rebuilding timing graph... 
[03/06 23:38:00     82]   Rebuilding timing graph done.
[03/06 23:38:00     82]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/06 23:38:00     82]   Rebuilding timing graph   cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:38:00     82]   Rebuilding timing graph   cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:38:00     82]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:38:00     82]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:38:00     82]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:38:00     82]   Rebuilding timing graph   sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:38:00     82]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/06 23:38:00     82]   Clock tree state After congestion update:
[03/06 23:38:00     82]     clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:38:01     83]     skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:38:01     83]   Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:38:01     83]   Improving clock skew... 
[03/06 23:38:01     83]     Clock DAG stats after 'Improving clock skew':
[03/06 23:38:01     83]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:38:01     83]       cell areas     : b=1379.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1379.520um^2
[03/06 23:38:01     83]       gate capacitance : top=0.000pF, trunk=0.763pF, leaf=9.009pF, total=9.772pF
[03/06 23:38:01     83]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.179pF, total=8.218pF
[03/06 23:38:01     83]       wire lengths   : top=0.000um, trunk=6532.688um, leaf=38049.923um, total=44582.610um
[03/06 23:38:01     83]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:38:01     83]     Clock DAG net violations after 'Improving clock skew':none
[03/06 23:38:01     83]     Clock tree state after 'Improving clock skew':
[03/06 23:38:01     83]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/06 23:38:01     83]       skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.449, sd=0.011], skew [0.057 vs 0.057, 98.5% {0.426, 0.447, 0.476}] (wid=0.056 ws=0.035) (gid=0.454 gs=0.069)
[03/06 23:38:01     83]     Clock network insertion delays are now [0.426ns, 0.483ns] average 0.449ns std.dev 0.011ns
[03/06 23:38:01     83]   Improving clock skew done.
[03/06 23:38:01     83]   Reducing clock tree power 3... 
[03/06 23:38:01     83]     Initial gate capacitance is (rise=9.772pF fall=9.537pF).
[03/06 23:38:01     83]     Resizing gates: 
[03/06 23:38:01     83]     Resizing gates: .
[03/06 23:38:02     84]     Resizing gates: ..
[03/06 23:38:02     84]     Resizing gates: ...
[03/06 23:38:02     84]     Resizing gates: ... 20% 
[03/06 23:38:03     85]     Resizing gates: ... 20% .
[03/06 23:38:03     85]     Resizing gates: ... 20% ..
[03/06 23:38:03     85]     Resizing gates: ... 20% ...
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% 
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% .
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ..
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ...
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ... 60% 
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ... 60% .
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/06 23:38:03     85]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/06 23:38:04     86]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/06 23:38:04     86]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/06 23:38:04     86]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/06 23:38:04     86]     Iteration 1: gate capacitance is (rise=9.743pF fall=9.509pF).
[03/06 23:38:04     86]     Clock DAG stats after 'Reducing clock tree power 3':
[03/06 23:38:04     86]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:38:04     86]       cell areas     : b=1324.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1324.440um^2
[03/06 23:38:04     86]       gate capacitance : top=0.000pF, trunk=0.734pF, leaf=9.009pF, total=9.743pF
[03/06 23:38:04     86]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.178pF, total=8.217pF
[03/06 23:38:04     86]       wire lengths   : top=0.000um, trunk=6529.570um, leaf=38042.983um, total=44572.553um
[03/06 23:38:04     86]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:38:04     86]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/06 23:38:04     86]     Clock tree state after 'Reducing clock tree power 3':
[03/06 23:38:04     86]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/06 23:38:04     86]       skew_group clk/CON: insertion delay [min=0.437, max=0.490, avg=0.462, sd=0.011], skew [0.053 vs 0.057, 100% {0.437, 0.461, 0.490}] (wid=0.055 ws=0.035) (gid=0.464 gs=0.059)
[03/06 23:38:04     86]     Clock network insertion delays are now [0.437ns, 0.490ns] average 0.462ns std.dev 0.011ns
[03/06 23:38:04     86] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/06 23:38:04     86] {clk/CON,WC: 4830.86 -> 4898}
[03/06 23:38:04     86]   Reducing clock tree power 3 done.
[03/06 23:38:04     86]   Improving insertion delay... 
[03/06 23:38:04     86]     Clock DAG stats after improving insertion delay:
[03/06 23:38:04     86]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:38:04     86]       cell areas     : b=1324.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1324.440um^2
[03/06 23:38:04     86]       gate capacitance : top=0.000pF, trunk=0.734pF, leaf=9.009pF, total=9.743pF
[03/06 23:38:04     86]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.178pF, total=8.217pF
[03/06 23:38:04     86]       wire lengths   : top=0.000um, trunk=6529.570um, leaf=38042.983um, total=44572.553um
[03/06 23:38:04     86]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:38:04     86]     Clock DAG net violations after improving insertion delay:none
[03/06 23:38:04     86]     Clock tree state after improving insertion delay:
[03/06 23:38:04     86]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/06 23:38:04     86]       skew_group clk/CON: insertion delay [min=0.437, max=0.490, avg=0.462, sd=0.011], skew [0.053 vs 0.057, 100% {0.437, 0.461, 0.490}] (wid=0.055 ws=0.035) (gid=0.464 gs=0.059)
[03/06 23:38:04     86]     Clock network insertion delays are now [0.437ns, 0.490ns] average 0.462ns std.dev 0.011ns
[03/06 23:38:04     86]     Clock DAG stats after 'Improving insertion delay':
[03/06 23:38:04     86]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:38:04     86]       cell areas     : b=1324.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1324.440um^2
[03/06 23:38:04     86]       gate capacitance : top=0.000pF, trunk=0.734pF, leaf=9.009pF, total=9.743pF
[03/06 23:38:04     86]       wire capacitance : top=0.000pF, trunk=1.039pF, leaf=7.178pF, total=8.217pF
[03/06 23:38:04     86]       wire lengths   : top=0.000um, trunk=6529.570um, leaf=38042.983um, total=44572.553um
[03/06 23:38:04     86]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:38:04     86]     Clock DAG net violations after 'Improving insertion delay':none
[03/06 23:38:04     86]     Clock tree state after 'Improving insertion delay':
[03/06 23:38:04     86]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/06 23:38:04     86]       skew_group clk/CON: insertion delay [min=0.437, max=0.490, avg=0.462, sd=0.011], skew [0.053 vs 0.057, 100% {0.437, 0.461, 0.490}] (wid=0.055 ws=0.035) (gid=0.464 gs=0.059)
[03/06 23:38:04     86]     Clock network insertion delays are now [0.437ns, 0.490ns] average 0.462ns std.dev 0.011ns
[03/06 23:38:04     86] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/06 23:38:04     86] {clk/CON,WC: 4830.86 -> 4898}
[03/06 23:38:04     86]   Improving insertion delay done.
[03/06 23:38:04     86]   Total capacitance is (rise=17.959pF fall=17.725pF), of which (rise=8.217pF fall=8.217pF) is wire, and (rise=9.743pF fall=9.509pF) is gate.
[03/06 23:38:04     86]   Legalizer releasing space for clock trees... 
[03/06 23:38:04     86]   Legalizer releasing space for clock trees done.
[03/06 23:38:04     86]   Updating netlist... 
[03/06 23:38:05     87] *
[03/06 23:38:05     87] * Starting clock placement refinement...
[03/06 23:38:05     87] *
[03/06 23:38:05     87] * First pass: Refine non-clock instances...
[03/06 23:38:05     87] *
[03/06 23:38:05     87] #spOpts: N=65 
[03/06 23:38:05     87] *** Starting refinePlace (0:01:27 mem=1213.5M) ***
[03/06 23:38:05     87] Total net bbox length = 1.041e+06 (4.731e+05 5.676e+05) (ext = 2.850e+04)
[03/06 23:38:05     87] Starting refinePlace ...
[03/06 23:38:05     87] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:38:05     87] default core: bins with density >  0.75 = 79.6 % ( 975 / 1225 )
[03/06 23:38:05     87] Density distribution unevenness ratio = 0.646%
[03/06 23:38:06     88]   Spread Effort: high, standalone mode, useDDP on.
[03/06 23:38:06     88] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=1213.6MB) @(0:01:27 - 0:01:29).
[03/06 23:38:06     88] Move report: preRPlace moves 35756 insts, mean move: 4.92 um, max move: 284.60 um
[03/06 23:38:06     88] 	Max move on inst (FILLER_10581): (21.20, 125.20) --> (169.00, 262.00)
[03/06 23:38:06     88] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/06 23:38:06     88] wireLenOptFixPriorityInst 0 inst fixed
[03/06 23:38:06     89] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:38:06     89] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1213.6MB) @(0:01:29 - 0:01:29).
[03/06 23:38:06     89] Move report: Detail placement moves 35756 insts, mean move: 4.92 um, max move: 284.60 um
[03/06 23:38:06     89] 	Max move on inst (FILLER_10581): (21.20, 125.20) --> (169.00, 262.00)
[03/06 23:38:06     89] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1213.6MB
[03/06 23:38:06     89] Statistics of distance of Instance movement in refine placement:
[03/06 23:38:06     89]   maximum (X+Y) =       150.40 um
[03/06 23:38:06     89]   inst (U31500) with max move: (16.2, 308.8) -> (11.6, 163)
[03/06 23:38:06     89]   mean    (X+Y) =         1.81 um
[03/06 23:38:06     89] Summary Report:
[03/06 23:38:06     89] Instances move: 17597 (out of 39274 movable)
[03/06 23:38:06     89] Mean displacement: 1.81 um
[03/06 23:38:06     89] Max displacement: 150.40 um (Instance: U31500) (16.2, 308.8) -> (11.6, 163)
[03/06 23:38:06     89] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D1
[03/06 23:38:06     89] Total instances moved : 17597
[03/06 23:38:06     89] Total net bbox length = 1.071e+06 (4.917e+05 5.791e+05) (ext = 2.855e+04)
[03/06 23:38:06     89] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1213.6MB
[03/06 23:38:06     89] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=1213.6MB) @(0:01:27 - 0:01:29).
[03/06 23:38:06     89] *** Finished refinePlace (0:01:29 mem=1213.6M) ***
[03/06 23:38:06     89] *
[03/06 23:38:06     89] * Second pass: Refine clock instances...
[03/06 23:38:06     89] *
[03/06 23:38:07     89] #spOpts: N=65 mergeVia=F 
[03/06 23:38:07     89] *** Starting refinePlace (0:01:29 mem=1213.6M) ***
[03/06 23:38:07     89] Total net bbox length = 1.071e+06 (4.917e+05 5.791e+05) (ext = 2.855e+04)
[03/06 23:38:07     89] Starting refinePlace ...
[03/06 23:38:07     89] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/06 23:38:07     89] Type 'man IMPSP-2002' for more detail.
[03/06 23:38:07     89] Total net bbox length = 1.071e+06 (4.917e+05 5.791e+05) (ext = 2.855e+04)
[03/06 23:38:07     89] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1213.6MB
[03/06 23:38:07     89] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1213.6MB) @(0:01:29 - 0:01:29).
[03/06 23:38:07     89] *** Finished refinePlace (0:01:29 mem=1213.6M) ***
[03/06 23:38:07     89] *
[03/06 23:38:07     89] * No clock instances moved during refinement.
[03/06 23:38:07     89] *
[03/06 23:38:07     89] * Finished with clock placement refinement.
[03/06 23:38:07     89] *
[03/06 23:38:07     89] #spOpts: N=65 
[03/06 23:38:07     89] 
[03/06 23:38:07     89]     Rebuilding timing graph... 
[03/06 23:38:07     89]     Rebuilding timing graph done.
[03/06 23:38:09     91]     Clock implementation routing... Net route status summary:
[03/06 23:38:09     92]   Clock:       179 (unrouted=179, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/06 23:38:09     92]   Non-clock: 52165 (unrouted=0, trialRouted=52165, noStatus=0, routed=0, fixed=0)
[03/06 23:38:09     92] (Not counting 39 nets with <2 term connections)
[03/06 23:38:09     92] 
[03/06 23:38:09     92]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=94320 and nets=52383 using extraction engine 'preRoute' .
[03/06 23:38:09     92] PreRoute RC Extraction called for design fullchip.
[03/06 23:38:09     92] RC Extraction called in multi-corner(2) mode.
[03/06 23:38:09     92] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/06 23:38:09     92] RCMode: PreRoute
[03/06 23:38:09     92]       RC Corner Indexes            0       1   
[03/06 23:38:09     92] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/06 23:38:09     92] Resistance Scaling Factor    : 1.00000 1.00000 
[03/06 23:38:09     92] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/06 23:38:09     92] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/06 23:38:09     92] Shrink Factor                : 1.00000
[03/06 23:38:09     92] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/06 23:38:09     92] Using capacitance table file ...
[03/06 23:38:09     92] Updating RC grid for preRoute extraction ...
[03/06 23:38:09     92] Initializing multi-corner capacitance tables ... 
[03/06 23:38:10     92] Initializing multi-corner resistance tables ...
[03/06 23:38:10     92] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1228.621M)
[03/06 23:38:10     92] 
[03/06 23:38:10     92]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/06 23:38:10     92] 
[03/06 23:38:10     92] CCOPT: Preparing to route 179 clock nets with NanoRoute.
[03/06 23:38:10     92]   All net are default rule.
[03/06 23:38:10     92]   Removed pre-existing routes for 179 nets.
[03/06 23:38:10     92]   Preferred NanoRoute mode settings: Current
[03/06 23:38:10     92] 
[03/06 23:38:10     92]   drouteAutoStop = "false"
[03/06 23:38:10     92]   drouteEndIteration = "20"
[03/06 23:38:10     92]   drouteExpDeterministicMultiThread = "true"
[03/06 23:38:10     92]   envHonorGlobalRoute = "false"
[03/06 23:38:10     92]   grouteExpUseNanoRoute2 = "false"
[03/06 23:38:10     92]   routeAllowPinAsFeedthrough = "false"
[03/06 23:38:10     92]   routeExpDeterministicMultiThread = "true"
[03/06 23:38:10     92]   routeSelectedNetOnly = "true"
[03/06 23:38:10     92]   routeWithEco = "true"
[03/06 23:38:10     92]   routeWithSiDriven = "false"
[03/06 23:38:10     92]   routeWithTimingDriven = "false"
[03/06 23:38:10     92]       Clock detailed routing... 
[03/06 23:38:10     92] globalDetailRoute
[03/06 23:38:10     92] 
[03/06 23:38:10     92] #setNanoRouteMode -drouteAutoStop false
[03/06 23:38:10     92] #setNanoRouteMode -drouteEndIteration 20
[03/06 23:38:10     92] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/06 23:38:10     92] #setNanoRouteMode -routeSelectedNetOnly true
[03/06 23:38:10     92] #setNanoRouteMode -routeWithEco true
[03/06 23:38:10     92] #setNanoRouteMode -routeWithSiDriven false
[03/06 23:38:10     92] #setNanoRouteMode -routeWithTimingDriven false
[03/06 23:38:10     92] #Start globalDetailRoute on Thu Mar  6 23:38:10 2025
[03/06 23:38:10     92] #
[03/06 23:38:11     94] ### Net info: total nets: 52383
[03/06 23:38:11     94] ### Net info: dirty nets: 179
[03/06 23:38:11     94] ### Net info: marked as disconnected nets: 0
[03/06 23:38:11     94] ### Net info: fully routed nets: 0
[03/06 23:38:11     94] ### Net info: trivial (single pin) nets: 0
[03/06 23:38:11     94] ### Net info: unrouted nets: 52383
[03/06 23:38:11     94] ### Net info: re-extraction nets: 0
[03/06 23:38:11     94] ### Net info: selected nets: 179
[03/06 23:38:11     94] ### Net info: ignored nets: 0
[03/06 23:38:11     94] ### Net info: skip routing nets: 0
[03/06 23:38:11     94] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/06 23:38:12     94] #Start routing data preparation.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/06 23:38:12     94] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/06 23:38:12     94] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/06 23:38:12     94] #Minimum voltage of a net in the design = 0.000.
[03/06 23:38:12     94] #Maximum voltage of a net in the design = 1.100.
[03/06 23:38:12     94] #Voltage range [0.000 - 0.000] has 1 net.
[03/06 23:38:12     94] #Voltage range [0.900 - 1.100] has 1 net.
[03/06 23:38:12     94] #Voltage range [0.000 - 1.100] has 52381 nets.
[03/06 23:38:34    116] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/06 23:38:34    116] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/06 23:38:34    116] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/06 23:38:34    116] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/06 23:38:34    116] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/06 23:38:34    116] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/06 23:38:34    116] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/06 23:38:34    116] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/06 23:38:35    117] #Regenerating Ggrids automatically.
[03/06 23:38:35    117] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/06 23:38:35    117] #Using automatically generated G-grids.
[03/06 23:38:35    117] #Done routing data preparation.
[03/06 23:38:35    117] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1010.99 (MB), peak = 1043.88 (MB)
[03/06 23:38:35    117] #Merging special wires...
[03/06 23:38:35    117] #reading routing guides ......
[03/06 23:38:35    117] #Number of eco nets is 0
[03/06 23:38:35    117] #
[03/06 23:38:35    117] #Start data preparation...
[03/06 23:38:35    117] #
[03/06 23:38:35    117] #Data preparation is done on Thu Mar  6 23:38:35 2025
[03/06 23:38:35    117] #
[03/06 23:38:35    117] #Analyzing routing resource...
[03/06 23:38:36    118] #Routing resource analysis is done on Thu Mar  6 23:38:36 2025
[03/06 23:38:36    118] #
[03/06 23:38:36    118] #  Resource Analysis:
[03/06 23:38:36    118] #
[03/06 23:38:36    118] #               Routing  #Avail      #Track     #Total     %Gcell
[03/06 23:38:36    118] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/06 23:38:36    118] #  --------------------------------------------------------------
[03/06 23:38:36    118] #  Metal 1        H        3106          80       45156    94.41%
[03/06 23:38:36    118] #  Metal 2        V        3109          84       45156     0.95%
[03/06 23:38:36    118] #  Metal 3        H        3186           0       45156     0.00%
[03/06 23:38:36    118] #  Metal 4        V        3129          64       45156     0.47%
[03/06 23:38:36    118] #  Metal 5        H        3186           0       45156     0.00%
[03/06 23:38:36    118] #  Metal 6        V        3193           0       45156     0.00%
[03/06 23:38:36    118] #  Metal 7        H         796           0       45156     0.00%
[03/06 23:38:36    118] #  Metal 8        V         798           0       45156     0.00%
[03/06 23:38:36    118] #  --------------------------------------------------------------
[03/06 23:38:36    118] #  Total                  20503       0.89%  361248    11.98%
[03/06 23:38:36    118] #
[03/06 23:38:36    118] #  179 nets (0.34%) with 1 preferred extra spacing.
[03/06 23:38:36    118] #
[03/06 23:38:36    118] #
[03/06 23:38:36    118] #Routing guide is on.
[03/06 23:38:36    118] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1015.81 (MB), peak = 1043.88 (MB)
[03/06 23:38:36    118] #
[03/06 23:38:36    118] #start global routing iteration 1...
[03/06 23:38:37    120] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1068.54 (MB), peak = 1068.58 (MB)
[03/06 23:38:37    120] #
[03/06 23:38:37    120] #start global routing iteration 2...
[03/06 23:38:38    120] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.58 (MB), peak = 1068.74 (MB)
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #Total number of trivial nets (e.g. < 2 pins) = 39 (skipped).
[03/06 23:38:38    120] #Total number of selected nets for routing = 179.
[03/06 23:38:38    120] #Total number of unselected nets (but routable) for routing = 52165 (skipped).
[03/06 23:38:38    120] #Total number of nets in the design = 52383.
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #52165 skipped nets do not have any wires.
[03/06 23:38:38    120] #179 routable nets have only global wires.
[03/06 23:38:38    120] #179 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #Routed net constraints summary:
[03/06 23:38:38    120] #------------------------------------------------
[03/06 23:38:38    120] #        Rules   Pref Extra Space   Unconstrained  
[03/06 23:38:38    120] #------------------------------------------------
[03/06 23:38:38    120] #      Default                179               0  
[03/06 23:38:38    120] #------------------------------------------------
[03/06 23:38:38    120] #        Total                179               0  
[03/06 23:38:38    120] #------------------------------------------------
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #Routing constraints summary of the whole design:
[03/06 23:38:38    120] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/06 23:38:38    120] #-------------------------------------------------------------------
[03/06 23:38:38    120] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/06 23:38:38    120] #-------------------------------------------------------------------
[03/06 23:38:38    120] #      Default                179                840           51325  
[03/06 23:38:38    120] #-------------------------------------------------------------------
[03/06 23:38:38    120] #        Total                179                840           51325  
[03/06 23:38:38    120] #-------------------------------------------------------------------
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #  Congestion Analysis: (blocked Gcells are excluded)
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #                 OverCon          
[03/06 23:38:38    120] #                  #Gcell    %Gcell
[03/06 23:38:38    120] #     Layer           (1)   OverCon
[03/06 23:38:38    120] #  --------------------------------
[03/06 23:38:38    120] #   Metal 1      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #   Metal 2      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #   Metal 3      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #   Metal 4      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #   Metal 5      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #   Metal 6      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #   Metal 7      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #   Metal 8      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #  --------------------------------
[03/06 23:38:38    120] #     Total      0(0.00%)   (0.00%)
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/06 23:38:38    120] #  Overflow after GR: 0.00% H + 0.00% V
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #Complete Global Routing.
[03/06 23:38:38    120] #Total number of nets with non-default rule or having extra spacing = 179
[03/06 23:38:38    120] #Total wire length = 45117 um.
[03/06 23:38:38    120] #Total half perimeter of net bounding box = 18263 um.
[03/06 23:38:38    120] #Total wire length on LAYER M1 = 0 um.
[03/06 23:38:38    120] #Total wire length on LAYER M2 = 21 um.
[03/06 23:38:38    120] #Total wire length on LAYER M3 = 28434 um.
[03/06 23:38:38    120] #Total wire length on LAYER M4 = 16662 um.
[03/06 23:38:38    120] #Total wire length on LAYER M5 = 0 um.
[03/06 23:38:38    120] #Total wire length on LAYER M6 = 0 um.
[03/06 23:38:38    120] #Total wire length on LAYER M7 = 0 um.
[03/06 23:38:38    120] #Total wire length on LAYER M8 = 0 um.
[03/06 23:38:38    120] #Total number of vias = 23428
[03/06 23:38:38    120] #Up-Via Summary (total 23428):
[03/06 23:38:38    120] #           
[03/06 23:38:38    120] #-----------------------
[03/06 23:38:38    120] #  Metal 1         9460
[03/06 23:38:38    120] #  Metal 2         8436
[03/06 23:38:38    120] #  Metal 3         5532
[03/06 23:38:38    120] #-----------------------
[03/06 23:38:38    120] #                 23428 
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #Total number of involved priority nets 179
[03/06 23:38:38    120] #Maximum src to sink distance for priority net 398.4
[03/06 23:38:38    120] #Average of max src_to_sink distance for priority net 91.3
[03/06 23:38:38    120] #Average of ave src_to_sink distance for priority net 53.5
[03/06 23:38:38    120] #Max overcon = 0 track.
[03/06 23:38:38    120] #Total overcon = 0.00%.
[03/06 23:38:38    120] #Worst layer Gcell overcon rate = 0.00%.
[03/06 23:38:38    120] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1068.89 (MB), peak = 1068.89 (MB)
[03/06 23:38:38    120] #
[03/06 23:38:38    120] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1022.46 (MB), peak = 1068.90 (MB)
[03/06 23:38:38    120] #Start Track Assignment.
[03/06 23:38:38    121] #Done with 6390 horizontal wires in 2 hboxes and 4135 vertical wires in 2 hboxes.
[03/06 23:38:39    121] #Done with 54 horizontal wires in 2 hboxes and 23 vertical wires in 2 hboxes.
[03/06 23:38:39    121] #Complete Track Assignment.
[03/06 23:38:39    121] #Total number of nets with non-default rule or having extra spacing = 179
[03/06 23:38:39    121] #Total wire length = 49882 um.
[03/06 23:38:39    121] #Total half perimeter of net bounding box = 18263 um.
[03/06 23:38:39    121] #Total wire length on LAYER M1 = 5138 um.
[03/06 23:38:39    121] #Total wire length on LAYER M2 = 18 um.
[03/06 23:38:39    121] #Total wire length on LAYER M3 = 28201 um.
[03/06 23:38:39    121] #Total wire length on LAYER M4 = 16525 um.
[03/06 23:38:39    121] #Total wire length on LAYER M5 = 0 um.
[03/06 23:38:39    121] #Total wire length on LAYER M6 = 0 um.
[03/06 23:38:39    121] #Total wire length on LAYER M7 = 0 um.
[03/06 23:38:39    121] #Total wire length on LAYER M8 = 0 um.
[03/06 23:38:39    121] #Total number of vias = 23428
[03/06 23:38:39    121] #Up-Via Summary (total 23428):
[03/06 23:38:39    121] #           
[03/06 23:38:39    121] #-----------------------
[03/06 23:38:39    121] #  Metal 1         9460
[03/06 23:38:39    121] #  Metal 2         8436
[03/06 23:38:39    121] #  Metal 3         5532
[03/06 23:38:39    121] #-----------------------
[03/06 23:38:39    121] #                 23428 
[03/06 23:38:39    121] #
[03/06 23:38:39    121] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1035.79 (MB), peak = 1068.90 (MB)
[03/06 23:38:39    121] #
[03/06 23:38:39    121] #Cpu time = 00:00:27
[03/06 23:38:39    121] #Elapsed time = 00:00:27
[03/06 23:38:39    121] #Increased memory = 50.60 (MB)
[03/06 23:38:39    121] #Total memory = 1035.83 (MB)
[03/06 23:38:39    121] #Peak memory = 1068.90 (MB)
[03/06 23:38:40    122] #
[03/06 23:38:40    122] #Start Detail Routing..
[03/06 23:38:40    122] #start initial detail routing ...
[03/06 23:39:37    180] # ECO: 6.4% of the total area was rechecked for DRC, and 68.7% required routing.
[03/06 23:39:37    180] #    number of violations = 0
[03/06 23:39:37    180] #cpu time = 00:00:57, elapsed time = 00:00:57, memory = 1060.04 (MB), peak = 1068.90 (MB)
[03/06 23:39:37    180] #start 1st optimization iteration ...
[03/06 23:39:37    180] #    number of violations = 0
[03/06 23:39:37    180] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.13 (MB), peak = 1068.90 (MB)
[03/06 23:39:37    180] #Complete Detail Routing.
[03/06 23:39:37    180] #Total number of nets with non-default rule or having extra spacing = 179
[03/06 23:39:37    180] #Total wire length = 46247 um.
[03/06 23:39:37    180] #Total half perimeter of net bounding box = 18263 um.
[03/06 23:39:37    180] #Total wire length on LAYER M1 = 0 um.
[03/06 23:39:37    180] #Total wire length on LAYER M2 = 2886 um.
[03/06 23:39:37    180] #Total wire length on LAYER M3 = 25054 um.
[03/06 23:39:37    180] #Total wire length on LAYER M4 = 18307 um.
[03/06 23:39:37    180] #Total wire length on LAYER M5 = 0 um.
[03/06 23:39:37    180] #Total wire length on LAYER M6 = 0 um.
[03/06 23:39:37    180] #Total wire length on LAYER M7 = 0 um.
[03/06 23:39:37    180] #Total wire length on LAYER M8 = 0 um.
[03/06 23:39:37    180] #Total number of vias = 26405
[03/06 23:39:37    180] #Total number of multi-cut vias = 175 (  0.7%)
[03/06 23:39:37    180] #Total number of single cut vias = 26230 ( 99.3%)
[03/06 23:39:37    180] #Up-Via Summary (total 26405):
[03/06 23:39:37    180] #                   single-cut          multi-cut      Total
[03/06 23:39:37    180] #-----------------------------------------------------------
[03/06 23:39:37    180] #  Metal 1        9285 ( 98.2%)       175 (  1.8%)       9460
[03/06 23:39:37    180] #  Metal 2        8985 (100.0%)         0 (  0.0%)       8985
[03/06 23:39:37    180] #  Metal 3        7960 (100.0%)         0 (  0.0%)       7960
[03/06 23:39:37    180] #-----------------------------------------------------------
[03/06 23:39:37    180] #                26230 ( 99.3%)       175 (  0.7%)      26405 
[03/06 23:39:37    180] #
[03/06 23:39:37    180] #Total number of DRC violations = 0
[03/06 23:39:37    180] #Cpu time = 00:00:58
[03/06 23:39:37    180] #Elapsed time = 00:00:58
[03/06 23:39:37    180] #Increased memory = -8.55 (MB)
[03/06 23:39:37    180] #Total memory = 1027.28 (MB)
[03/06 23:39:37    180] #Peak memory = 1068.90 (MB)
[03/06 23:39:37    180] #detailRoute Statistics:
[03/06 23:39:37    180] #Cpu time = 00:00:58
[03/06 23:39:37    180] #Elapsed time = 00:00:58
[03/06 23:39:37    180] #Increased memory = -8.55 (MB)
[03/06 23:39:37    180] #Total memory = 1027.28 (MB)
[03/06 23:39:37    180] #Peak memory = 1068.90 (MB)
[03/06 23:39:38    180] #
[03/06 23:39:38    180] #globalDetailRoute statistics:
[03/06 23:39:38    180] #Cpu time = 00:01:28
[03/06 23:39:38    180] #Elapsed time = 00:01:28
[03/06 23:39:38    180] #Increased memory = 69.09 (MB)
[03/06 23:39:38    180] #Total memory = 982.10 (MB)
[03/06 23:39:38    180] #Peak memory = 1068.90 (MB)
[03/06 23:39:38    180] #Number of warnings = 28
[03/06 23:39:38    180] #Total number of warnings = 28
[03/06 23:39:38    180] #Number of fails = 0
[03/06 23:39:38    180] #Total number of fails = 0
[03/06 23:39:38    180] #Complete globalDetailRoute on Thu Mar  6 23:39:38 2025
[03/06 23:39:38    180] #
[03/06 23:39:38    180] 
[03/06 23:39:38    180]       Clock detailed routing done.
[03/06 23:39:38    180] Checking guided vs. routed lengths for 179 nets...
[03/06 23:39:38    180] 
[03/06 23:39:38    180]       
[03/06 23:39:38    180]       Guided max path lengths
[03/06 23:39:38    180]       =======================
[03/06 23:39:38    180]       
[03/06 23:39:38    180]       ---------------------------------------
[03/06 23:39:38    180]       From (um)    To (um)    Number of paths
[03/06 23:39:38    180]       ---------------------------------------
[03/06 23:39:38    180]          0.000      50.000            7
[03/06 23:39:38    180]         50.000     100.000          145
[03/06 23:39:38    180]        100.000     150.000           14
[03/06 23:39:38    180]        150.000     200.000            5
[03/06 23:39:38    180]        200.000     250.000            3
[03/06 23:39:38    180]        250.000     300.000            3
[03/06 23:39:38    180]        300.000     350.000            1
[03/06 23:39:38    180]        350.000     400.000            1
[03/06 23:39:38    180]       ---------------------------------------
[03/06 23:39:38    180]       
[03/06 23:39:38    180]       Deviation of routing from guided max path lengths
[03/06 23:39:38    180]       =================================================
[03/06 23:39:38    180]       
[03/06 23:39:38    180]       --------------------------------------
[03/06 23:39:38    180]       From (%)    To (%)     Number of paths
[03/06 23:39:38    180]       --------------------------------------
[03/06 23:39:38    180]       below         0.000          20
[03/06 23:39:38    180]         0.000      20.000          89
[03/06 23:39:38    180]        20.000      40.000          43
[03/06 23:39:38    180]        40.000      60.000          12
[03/06 23:39:38    180]        60.000      80.000           8
[03/06 23:39:38    180]        80.000     100.000           4
[03/06 23:39:38    180]       100.000     120.000           2
[03/06 23:39:38    180]       120.000     140.000           1
[03/06 23:39:38    180]       --------------------------------------
[03/06 23:39:38    180]       
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Top 10 notable deviations of routed length from guided length
[03/06 23:39:38    180]     =============================================================
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_640 (64 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    46.117um, total =   223.300um
[03/06 23:39:38    180]     Routed length:  max path =   102.600um, total =   270.140um
[03/06 23:39:38    180]     Deviation:      max path =   122.475%,  total =    20.976%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_607 (87 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    67.672um, total =   321.812um
[03/06 23:39:38    180]     Routed length:  max path =   142.600um, total =   360.580um
[03/06 23:39:38    180]     Deviation:      max path =   110.721%,  total =    12.047%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_649 (82 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    76.085um, total =   297.062um
[03/06 23:39:38    180]     Routed length:  max path =   153.000um, total =   353.040um
[03/06 23:39:38    180]     Deviation:      max path =   101.091%,  total =    18.844%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_665 (57 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    64.175um, total =   222.070um
[03/06 23:39:38    180]     Routed length:  max path =   122.400um, total =   260.480um
[03/06 23:39:38    180]     Deviation:      max path =    90.728%,  total =    17.296%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_663 (60 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    53.318um, total =   227.720um
[03/06 23:39:38    180]     Routed length:  max path =   100.000um, total =   261.780um
[03/06 23:39:38    180]     Deviation:      max path =    87.556%,  total =    14.957%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_703 (80 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    66.515um, total =   311.772um
[03/06 23:39:38    180]     Routed length:  max path =   120.200um, total =   369.720um
[03/06 23:39:38    180]     Deviation:      max path =    80.711%,  total =    18.586%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_630 (83 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    59.495um, total =   294.840um
[03/06 23:39:38    180]     Routed length:  max path =   107.200um, total =   323.820um
[03/06 23:39:38    180]     Deviation:      max path =    80.183%,  total =     9.829%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_609 (44 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    54.395um, total =   213.308um
[03/06 23:39:38    180]     Routed length:  max path =    95.200um, total =   244.360um
[03/06 23:39:38    180]     Deviation:      max path =    75.016%,  total =    14.558%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_550 (66 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    83.317um, total =   273.267um
[03/06 23:39:38    180]     Routed length:  max path =   140.400um, total =   309.720um
[03/06 23:39:38    180]     Deviation:      max path =    68.512%,  total =    13.339%
[03/06 23:39:38    180] 
[03/06 23:39:38    180]     Net CTS_567 (84 terminals)
[03/06 23:39:38    180]     Guided length:  max path =    75.528um, total =   340.373um
[03/06 23:39:38    180]     Routed length:  max path =   125.600um, total =   413.600um
[03/06 23:39:38    180]     Deviation:      max path =    66.297%,  total =    21.514%
[03/06 23:39:38    180] 
[03/06 23:39:38    180] Set FIXED routing status on 179 net(s)
[03/06 23:39:38    180] Set FIXED placed status on 178 instance(s)
[03/06 23:39:38    180] Net route status summary:
[03/06 23:39:38    180]   Clock:       179 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=179)
[03/06 23:39:38    180]   Non-clock: 52165 (unrouted=52165, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/06 23:39:38    180] (Not counting 39 nets with <2 term connections)
[03/06 23:39:38    180] 
[03/06 23:39:38    180] CCOPT: Done with clock implementation routing.
[03/06 23:39:38    180] 
[03/06 23:39:38    180] 
[03/06 23:39:38    180] CCOPT: Starting congestion repair using flow wrapper.
[03/06 23:39:38    180] Trial Route Overflow 0(H) 0(V)
[03/06 23:39:38    180] Starting congestion repair ...
[03/06 23:39:38    180] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/06 23:39:38    180] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/06 23:39:38    180] (I)       Reading DB...
[03/06 23:39:38    180] (I)       congestionReportName   : 
[03/06 23:39:38    180] (I)       buildTerm2TermWires    : 1
[03/06 23:39:38    180] (I)       doTrackAssignment      : 1
[03/06 23:39:38    180] (I)       dumpBookshelfFiles     : 0
[03/06 23:39:38    180] (I)       numThreads             : 1
[03/06 23:39:38    180] [NR-eagl] honorMsvRouteConstraint: false
[03/06 23:39:38    180] (I)       honorPin               : false
[03/06 23:39:38    180] (I)       honorPinGuide          : true
[03/06 23:39:38    180] (I)       honorPartition         : false
[03/06 23:39:38    180] (I)       allowPartitionCrossover: false
[03/06 23:39:38    180] (I)       honorSingleEntry       : true
[03/06 23:39:38    180] (I)       honorSingleEntryStrong : true
[03/06 23:39:38    180] (I)       handleViaSpacingRule   : false
[03/06 23:39:38    180] (I)       PDConstraint           : none
[03/06 23:39:38    180] (I)       expBetterNDRHandling   : false
[03/06 23:39:38    180] [NR-eagl] honorClockSpecNDR      : 0
[03/06 23:39:38    180] (I)       routingEffortLevel     : 3
[03/06 23:39:38    180] [NR-eagl] minRouteLayer          : 2
[03/06 23:39:38    180] [NR-eagl] maxRouteLayer          : 2147483647
[03/06 23:39:38    180] (I)       numRowsPerGCell        : 1
[03/06 23:39:38    180] (I)       speedUpLargeDesign     : 0
[03/06 23:39:38    180] (I)       speedUpBlkViolationClean: 0
[03/06 23:39:38    180] (I)       multiThreadingTA       : 0
[03/06 23:39:38    180] (I)       blockedPinEscape       : 1
[03/06 23:39:38    180] (I)       blkAwareLayerSwitching : 0
[03/06 23:39:38    180] (I)       betterClockWireModeling: 1
[03/06 23:39:38    180] (I)       punchThroughDistance   : 500.00
[03/06 23:39:38    180] (I)       scenicBound            : 1.15
[03/06 23:39:38    180] (I)       maxScenicToAvoidBlk    : 100.00
[03/06 23:39:38    180] (I)       source-to-sink ratio   : 0.00
[03/06 23:39:38    180] (I)       targetCongestionRatioH : 1.00
[03/06 23:39:38    180] (I)       targetCongestionRatioV : 1.00
[03/06 23:39:38    180] (I)       layerCongestionRatio   : 0.70
[03/06 23:39:38    180] (I)       m1CongestionRatio      : 0.10
[03/06 23:39:38    180] (I)       m2m3CongestionRatio    : 0.70
[03/06 23:39:38    180] (I)       localRouteEffort       : 1.00
[03/06 23:39:38    180] (I)       numSitesBlockedByOneVia: 8.00
[03/06 23:39:38    180] (I)       supplyScaleFactorH     : 1.00
[03/06 23:39:38    180] (I)       supplyScaleFactorV     : 1.00
[03/06 23:39:38    180] (I)       highlight3DOverflowFactor: 0.00
[03/06 23:39:38    180] (I)       doubleCutViaModelingRatio: 0.00
[03/06 23:39:38    180] (I)       blockTrack             : 
[03/06 23:39:38    180] (I)       readTROption           : true
[03/06 23:39:38    180] (I)       extraSpacingBothSide   : false
[03/06 23:39:38    180] [NR-eagl] numTracksPerClockWire  : 0
[03/06 23:39:38    180] (I)       routeSelectedNetsOnly  : false
[03/06 23:39:38    180] (I)       before initializing RouteDB syMemory usage = 1273.0 MB
[03/06 23:39:38    180] (I)       starting read tracks
[03/06 23:39:38    180] (I)       build grid graph
[03/06 23:39:38    180] (I)       build grid graph start
[03/06 23:39:38    180] [NR-eagl] Layer1 has no routable track
[03/06 23:39:38    180] [NR-eagl] Layer2 has single uniform track structure
[03/06 23:39:38    180] [NR-eagl] Layer3 has single uniform track structure
[03/06 23:39:38    180] [NR-eagl] Layer4 has single uniform track structure
[03/06 23:39:38    180] [NR-eagl] Layer5 has single uniform track structure
[03/06 23:39:38    180] [NR-eagl] Layer6 has single uniform track structure
[03/06 23:39:38    180] [NR-eagl] Layer7 has single uniform track structure
[03/06 23:39:38    180] [NR-eagl] Layer8 has single uniform track structure
[03/06 23:39:38    180] (I)       build grid graph end
[03/06 23:39:38    180] (I)       Layer1   numNetMinLayer=51369
[03/06 23:39:38    180] (I)       Layer2   numNetMinLayer=0
[03/06 23:39:38    180] (I)       Layer3   numNetMinLayer=179
[03/06 23:39:38    180] (I)       Layer4   numNetMinLayer=0
[03/06 23:39:38    180] (I)       Layer5   numNetMinLayer=0
[03/06 23:39:38    180] (I)       Layer6   numNetMinLayer=0
[03/06 23:39:38    180] (I)       Layer7   numNetMinLayer=796
[03/06 23:39:38    180] (I)       Layer8   numNetMinLayer=0
[03/06 23:39:38    180] (I)       numViaLayers=7
[03/06 23:39:38    180] (I)       end build via table
[03/06 23:39:38    180] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2792 numBumpBlks=0 numBoundaryFakeBlks=0
[03/06 23:39:38    180] [NR-eagl] numPreroutedNet = 179  numPreroutedWires = 27308
[03/06 23:39:38    180] (I)       readDataFromPlaceDB
[03/06 23:39:38    180] (I)       Read net information..
[03/06 23:39:38    180] [NR-eagl] Read numTotalNets=52344  numIgnoredNets=179
[03/06 23:39:38    180] (I)       Read testcase time = 0.010 seconds
[03/06 23:39:38    180] 
[03/06 23:39:38    180] (I)       totalPins=168203  totalGlobalPin=159944 (95.09%)
[03/06 23:39:38    180] (I)       Model blockage into capacity
[03/06 23:39:38    180] (I)       Read numBlocks=2792  numPreroutedWires=27308  numCapScreens=0
[03/06 23:39:38    181] (I)       blocked area on Layer1 : 0  (0.00%)
[03/06 23:39:38    181] (I)       blocked area on Layer2 : 50389260800  (3.09%)
[03/06 23:39:38    181] (I)       blocked area on Layer3 : 4345088000  (0.27%)
[03/06 23:39:38    181] (I)       blocked area on Layer4 : 35008230400  (2.15%)
[03/06 23:39:38    181] (I)       blocked area on Layer5 : 0  (0.00%)
[03/06 23:39:38    181] (I)       blocked area on Layer6 : 0  (0.00%)
[03/06 23:39:38    181] (I)       blocked area on Layer7 : 0  (0.00%)
[03/06 23:39:38    181] (I)       blocked area on Layer8 : 0  (0.00%)
[03/06 23:39:38    181] (I)       Modeling time = 0.050 seconds
[03/06 23:39:38    181] 
[03/06 23:39:38    181] (I)       Number of ignored nets = 179
[03/06 23:39:38    181] (I)       Number of fixed nets = 179.  Ignored: Yes
[03/06 23:39:38    181] (I)       Number of clock nets = 179.  Ignored: No
[03/06 23:39:38    181] (I)       Number of analog nets = 0.  Ignored: Yes
[03/06 23:39:38    181] (I)       Number of special nets = 0.  Ignored: Yes
[03/06 23:39:38    181] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/06 23:39:38    181] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/06 23:39:38    181] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/06 23:39:38    181] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/06 23:39:38    181] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/06 23:39:38    181] (I)       Before initializing earlyGlobalRoute syMemory usage = 1273.0 MB
[03/06 23:39:38    181] (I)       Layer1  viaCost=300.00
[03/06 23:39:38    181] (I)       Layer2  viaCost=100.00
[03/06 23:39:38    181] (I)       Layer3  viaCost=100.00
[03/06 23:39:38    181] (I)       Layer4  viaCost=100.00
[03/06 23:39:38    181] (I)       Layer5  viaCost=100.00
[03/06 23:39:38    181] (I)       Layer6  viaCost=200.00
[03/06 23:39:38    181] (I)       Layer7  viaCost=100.00
[03/06 23:39:38    181] (I)       ---------------------Grid Graph Info--------------------
[03/06 23:39:38    181] (I)       routing area        :  (0, 0) - (1277200, 1274800)
[03/06 23:39:38    181] (I)       core area           :  (20000, 20000) - (1257200, 1254800)
[03/06 23:39:38    181] (I)       Site Width          :   400  (dbu)
[03/06 23:39:38    181] (I)       Row Height          :  3600  (dbu)
[03/06 23:39:38    181] (I)       GCell Width         :  3600  (dbu)
[03/06 23:39:38    181] (I)       GCell Height        :  3600  (dbu)
[03/06 23:39:38    181] (I)       grid                :   355   354     8
[03/06 23:39:38    181] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/06 23:39:38    181] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/06 23:39:38    181] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/06 23:39:38    181] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/06 23:39:38    181] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/06 23:39:38    181] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/06 23:39:38    181] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/06 23:39:38    181] (I)       Total num of tracks :     0  3193  3186  3193  3186  3193   797   798
[03/06 23:39:38    181] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/06 23:39:38    181] (I)       --------------------------------------------------------
[03/06 23:39:38    181] 
[03/06 23:39:38    181] [NR-eagl] ============ Routing rule table ============
[03/06 23:39:38    181] [NR-eagl] Rule id 0. Nets 0 
[03/06 23:39:38    181] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/06 23:39:38    181] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/06 23:39:38    181] [NR-eagl] Rule id 1. Nets 52165 
[03/06 23:39:38    181] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/06 23:39:38    181] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/06 23:39:38    181] [NR-eagl] ========================================
[03/06 23:39:38    181] [NR-eagl] 
[03/06 23:39:38    181] (I)       After initializing earlyGlobalRoute syMemory usage = 1273.0 MB
[03/06 23:39:38    181] (I)       Loading and dumping file time : 0.46 seconds
[03/06 23:39:38    181] (I)       free getNanoCongMap()->getMpool()
[03/06 23:39:38    181] (I)       ============= Initialization =============
[03/06 23:39:38    181] (I)       total 2D Cap : 565427 = (282935 H, 282492 V)
[03/06 23:39:38    181] [NR-eagl] Layer group 1: route 796 net(s) in layer range [7, 8]
[03/06 23:39:38    181] (I)       ============  Phase 1a Route ============
[03/06 23:39:38    181] (I)       Phase 1a runs 0.02 seconds
[03/06 23:39:38    181] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/06 23:39:38    181] (I)       Usage: 64394 = (29131 H, 35263 V) = (10.30% H, 12.48% V) = (5.244e+04um H, 6.347e+04um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       ============  Phase 1b Route ============
[03/06 23:39:38    181] (I)       Phase 1b runs 0.00 seconds
[03/06 23:39:38    181] (I)       Usage: 64464 = (29161 H, 35303 V) = (10.31% H, 12.50% V) = (5.249e+04um H, 6.355e+04um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.04% V. EstWL: 1.160352e+05um
[03/06 23:39:38    181] (I)       ============  Phase 1c Route ============
[03/06 23:39:38    181] (I)       Level2 Grid: 71 x 71
[03/06 23:39:38    181] (I)       Phase 1c runs 0.01 seconds
[03/06 23:39:38    181] (I)       Usage: 64464 = (29161 H, 35303 V) = (10.31% H, 12.50% V) = (5.249e+04um H, 6.355e+04um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       ============  Phase 1d Route ============
[03/06 23:39:38    181] (I)       Phase 1d runs 0.00 seconds
[03/06 23:39:38    181] (I)       Usage: 64472 = (29167 H, 35305 V) = (10.31% H, 12.50% V) = (5.250e+04um H, 6.355e+04um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       ============  Phase 1e Route ============
[03/06 23:39:38    181] (I)       Phase 1e runs 0.00 seconds
[03/06 23:39:38    181] (I)       Usage: 64472 = (29167 H, 35305 V) = (10.31% H, 12.50% V) = (5.250e+04um H, 6.355e+04um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.03% V. EstWL: 1.160496e+05um
[03/06 23:39:38    181] [NR-eagl] 
[03/06 23:39:38    181] (I)       dpBasedLA: time=0.01  totalOF=6245  totalVia=60014  totalWL=64465  total(Via+WL)=124479 
[03/06 23:39:38    181] (I)       total 2D Cap : 6154183 = (2540802 H, 3613381 V)
[03/06 23:39:38    181] [NR-eagl] Layer group 2: route 51369 net(s) in layer range [2, 8]
[03/06 23:39:38    181] (I)       ============  Phase 1a Route ============
[03/06 23:39:38    181] (I)       Phase 1a runs 0.15 seconds
[03/06 23:39:38    181] (I)       Usage: 671408 = (311978 H, 359430 V) = (12.28% H, 9.95% V) = (5.616e+05um H, 6.470e+05um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       ============  Phase 1b Route ============
[03/06 23:39:38    181] (I)       Usage: 671408 = (311978 H, 359430 V) = (12.28% H, 9.95% V) = (5.616e+05um H, 6.470e+05um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.092485e+06um
[03/06 23:39:38    181] (I)       ============  Phase 1c Route ============
[03/06 23:39:38    181] (I)       Usage: 671408 = (311978 H, 359430 V) = (12.28% H, 9.95% V) = (5.616e+05um H, 6.470e+05um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       ============  Phase 1d Route ============
[03/06 23:39:38    181] (I)       Usage: 671408 = (311978 H, 359430 V) = (12.28% H, 9.95% V) = (5.616e+05um H, 6.470e+05um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] (I)       ============  Phase 1e Route ============
[03/06 23:39:38    181] (I)       Phase 1e runs 0.00 seconds
[03/06 23:39:38    181] (I)       Usage: 671408 = (311978 H, 359430 V) = (12.28% H, 9.95% V) = (5.616e+05um H, 6.470e+05um V)
[03/06 23:39:38    181] (I)       
[03/06 23:39:38    181] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.092485e+06um
[03/06 23:39:38    181] [NR-eagl] 
[03/06 23:39:39    181] (I)       dpBasedLA: time=0.16  totalOF=8842  totalVia=309345  totalWL=606924  total(Via+WL)=916269 
[03/06 23:39:39    181] (I)       ============  Phase 1l Route ============
[03/06 23:39:39    181] (I)       Total Global Routing Runtime: 0.62 seconds
[03/06 23:39:39    181] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/06 23:39:39    181] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/06 23:39:39    181] (I)       
[03/06 23:39:39    181] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/06 23:39:39    181] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/06 23:39:39    181] 
[03/06 23:39:39    181] ** np local hotspot detection info verbose **
[03/06 23:39:39    181] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/06 23:39:39    181] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/06 23:39:39    181] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/06 23:39:39    181] 
[03/06 23:39:39    181] describeCongestion: hCong = 0.00 vCong = 0.00
[03/06 23:39:39    181] Skipped repairing congestion.
[03/06 23:39:39    181] (I)       ============= track Assignment ============
[03/06 23:39:39    181] (I)       extract Global 3D Wires
[03/06 23:39:39    181] (I)       Extract Global WL : time=0.02
[03/06 23:39:39    181] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/06 23:39:39    181] (I)       Initialization real time=0.01 seconds
[03/06 23:39:39    182] (I)       Kernel real time=0.50 seconds
[03/06 23:39:39    182] (I)       End Greedy Track Assignment
[03/06 23:39:40    182] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 177363
[03/06 23:39:40    182] [NR-eagl] Layer2(M2)(V) length: 3.615602e+05um, number of vias: 233269
[03/06 23:39:40    182] [NR-eagl] Layer3(M3)(H) length: 4.418961e+05um, number of vias: 33555
[03/06 23:39:40    182] [NR-eagl] Layer4(M4)(V) length: 2.368232e+05um, number of vias: 14006
[03/06 23:39:40    182] [NR-eagl] Layer5(M5)(H) length: 9.882726e+04um, number of vias: 8756
[03/06 23:39:40    182] [NR-eagl] Layer6(M6)(V) length: 2.379309e+04um, number of vias: 8147
[03/06 23:39:40    182] [NR-eagl] Layer7(M7)(H) length: 5.350590e+04um, number of vias: 10176
[03/06 23:39:40    182] [NR-eagl] Layer8(M8)(V) length: 6.385980e+04um, number of vias: 0
[03/06 23:39:40    182] [NR-eagl] Total length: 1.280266e+06um, number of vias: 485272
[03/06 23:39:40    182] End of congRepair (cpu=0:00:02.0, real=0:00:02.0)
[03/06 23:39:40    182] 
[03/06 23:39:40    182] CCOPT: Done with congestion repair using flow wrapper.
[03/06 23:39:40    182] 
[03/06 23:39:40    182] #spOpts: N=65 
[03/06 23:39:40    182] Core basic site is core
[03/06 23:39:40    182] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/06 23:39:40    182]     Clock implementation routing done.
[03/06 23:39:40    182]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=94320 and nets=52383 using extraction engine 'preRoute' .
[03/06 23:39:40    182] PreRoute RC Extraction called for design fullchip.
[03/06 23:39:40    182] RC Extraction called in multi-corner(2) mode.
[03/06 23:39:40    182] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/06 23:39:40    182] RCMode: PreRoute
[03/06 23:39:40    182]       RC Corner Indexes            0       1   
[03/06 23:39:40    182] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/06 23:39:40    182] Resistance Scaling Factor    : 1.00000 1.00000 
[03/06 23:39:40    182] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/06 23:39:40    182] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/06 23:39:40    182] Shrink Factor                : 1.00000
[03/06 23:39:40    182] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/06 23:39:40    182] Using capacitance table file ...
[03/06 23:39:40    182] Updating RC grid for preRoute extraction ...
[03/06 23:39:40    182] Initializing multi-corner capacitance tables ... 
[03/06 23:39:40    182] Initializing multi-corner resistance tables ...
[03/06 23:39:40    183] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1238.055M)
[03/06 23:39:40    183] 
[03/06 23:39:40    183]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/06 23:39:40    183]     Rebuilding timing graph... 
[03/06 23:39:41    183]     Rebuilding timing graph done.
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Routing Correlation Report
[03/06 23:39:44    186]     ==========================
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Top/Trunk Low-Fanout (<=5) Routes:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/06 23:39:44    186]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Gate Delay           ns          0.076        0.076      1.001       0.018        0.018      1.000      1.003         0.996
[03/06 23:39:44    186]     S->S Wire Len.       um        117.812      118.579      1.007     101.601      102.160      1.000      1.005         0.994
[03/06 23:39:44    186]     S->S Wire Res.       Ohm       137.248      137.048      0.999     110.476      111.105      1.000      1.005         0.994
[03/06 23:39:44    186]     S->S Wire Res./um    Ohm         1.415        1.386      0.980       0.658        0.637      0.983      0.951         1.016
[03/06 23:39:44    186]     Total Wire Len.      um        247.297      248.440      1.005     149.150      149.375      1.000      1.001         0.998
[03/06 23:39:44    186]     Trans. Time          ns          0.068        0.069      1.005       0.027        0.027      1.000      1.014         0.986
[03/06 23:39:44    186]     Wire Cap.            fF         39.157       39.321      1.004      24.310       24.374      1.000      1.002         0.997
[03/06 23:39:44    186]     Wire Cap./um         fF          0.140        0.140      1.000       0.050        0.050      0.999      1.004         0.995
[03/06 23:39:44    186]     Wire Delay           ns          0.004        0.004      1.003       0.003        0.003      1.000      1.018         0.982
[03/06 23:39:44    186]     Wire Skew            ns          0.003        0.003      1.024       0.003        0.003      1.000      1.018         0.981
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Top/Trunk High-Fanout (>5) Routes:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/06 23:39:44    186]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Gate Delay           ns          0.091        0.091      1.009       0.010        0.010      0.999      1.036         0.963
[03/06 23:39:44    186]     S->S Wire Len.       um         78.133       79.856      1.022      61.248       60.809      0.998      0.991         1.006
[03/06 23:39:44    186]     S->S Wire Res.       Ohm        97.234       98.580      1.014      69.063       68.012      0.997      0.982         1.012
[03/06 23:39:44    186]     S->S Wire Res./um    Ohm         1.423        1.382      0.971       0.389        0.310      0.924      0.737         1.158
[03/06 23:39:44    186]     Total Wire Len.      um        312.046      320.708      1.028     125.478      127.033      0.999      1.011         0.987
[03/06 23:39:44    186]     Trans. Time          ns          0.089        0.090      1.016       0.008        0.008      0.988      0.977         1.000
[03/06 23:39:44    186]     Wire Cap.            fF         49.804       51.674      1.038      20.597       20.646      0.997      0.999         0.994
[03/06 23:39:44    186]     Wire Cap./um         fF          0.159        0.161      1.011       0.004        0.004      0.750      0.650         0.865
[03/06 23:39:44    186]     Wire Delay           ns          0.005        0.005      1.005       0.004        0.004      0.994      0.962         1.028
[03/06 23:39:44    186]     Wire Skew            ns          0.006        0.006      1.000       0.005        0.005      0.998      0.967         1.030
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Leaf Routes:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/06 23:39:44    186]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Gate Delay           ns          0.097        0.096      0.994      0.006         0.006      0.982      1.006         0.958
[03/06 23:39:44    186]     S->S Wire Len.       um         40.230       50.179      1.247     18.741        24.568      0.823      1.079         0.628
[03/06 23:39:44    186]     S->S Wire Res.       Ohm        64.829       72.780      1.123     26.530        33.039      0.807      1.005         0.648
[03/06 23:39:44    186]     S->S Wire Res./um    Ohm         1.699        1.506      0.886      0.322         0.209      0.801      0.519         1.237
[03/06 23:39:44    186]     Total Wire Len.      um        242.312      252.185      1.041     60.186        62.797      0.990      1.033         0.949
[03/06 23:39:44    186]     Trans. Time          ns          0.090        0.091      1.008      0.008         0.008      0.981      0.982         0.979
[03/06 23:39:44    186]     Wire Cap.            fF         45.717       45.311      0.991     11.628        11.481      0.991      0.978         1.004
[03/06 23:39:44    186]     Wire Cap./um         fF          0.189        0.180      0.952      0.009         0.007      0.931      0.720         1.203
[03/06 23:39:44    186]     Wire Delay           ns          0.003        0.005      1.414      0.002         0.003      0.722      1.197         0.436
[03/06 23:39:44    186]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -----------------------------------------------------
[03/06 23:39:44    186]     Route Sink Pin                         Difference (%)
[03/06 23:39:44    186]     -----------------------------------------------------
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2b8db/I        33.333
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2b8d4/I        25.000
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2bbbf/I         9.091
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2bc65/I         5.882
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2bcb1/I         3.448
[03/06 23:39:44    186]     -----------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/06 23:39:44    186]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                              0.000um       5.600um       1.599         0.282         0.451
[03/06 23:39:44    186]     M3                           1537.510um    1546.600um       1.599         0.282         0.451
[03/06 23:39:44    186]     M4                            935.457um     932.200um       1.599         0.282         0.451
[03/06 23:39:44    186]     Preferred Layer Adherence     100.000%       99.775%          -             -             -
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     No transition time violation increases to report
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -----------------------------------------------------
[03/06 23:39:44    186]     Route Sink Pin                         Difference (%)
[03/06 23:39:44    186]     -----------------------------------------------------
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2b8d5/I       -150.000
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2b8cf/I       -120.000
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2b854/I         50.000
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2bbd1/I         46.154
[03/06 23:39:44    186]     CTS_ccl_BUF_CLOCK_NODE_UID_A2bbbe/I         42.857
[03/06 23:39:44    186]     -----------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/06 23:39:44    186]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                              0.000um      13.600um       1.599         0.282         0.451
[03/06 23:39:44    186]     M3                           1914.420um    1978.200um       1.599         0.282         0.451
[03/06 23:39:44    186]     M4                           2142.183um    2177.400um       1.599         0.282         0.451
[03/06 23:39:44    186]     Preferred Layer Adherence     100.000%       99.674%          -             -             -
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
[03/06 23:39:44    186]     =============================================================
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Net: CTS_635:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/06 23:39:44    186]                          Length        Via Count     Length        Via Count
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                     0.000um      17             0.200um         17
[03/06 23:39:44    186]     M3                   163.480um      17           175.800um         17
[03/06 23:39:44    186]     M4                   245.877um      26           246.400um         23
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Totals               408.000um      60           421.000um         57
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Quantity             Pre-Route     Post-Route        -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/06 23:39:44    186]     S->WS Trans. Time      0.104ns       0.105ns         -             -
[03/06 23:39:44    186]     S->WS Wire Len.      175.863um     173.200um         -             -
[03/06 23:39:44    186]     S->WS Wire Res.      212.440Ohm    202.792Ohm        -             -
[03/06 23:39:44    186]     Wire Cap.             62.530fF      65.539fF         -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Pre-route worst sink: CTS_ccl_BUF_CLOCK_NODE_UID_A2b8ce/I.
[03/06 23:39:44    186]     Post-route worst sink: CTS_ccl_BUF_CLOCK_NODE_UID_A2b64b/I.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2bc69.
[03/06 23:39:44    186]     Driver fanout: 16.
[03/06 23:39:44    186]     Driver cell: CKBD12.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Top Wire Delay Differences (Leaf routes):
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -----------------------------------------------------------------
[03/06 23:39:44    186]     Route Sink Pin                                     Difference (%)
[03/06 23:39:44    186]     -----------------------------------------------------------------
[03/06 23:39:44    186]     core_instance_kmem_instance_memory2_reg_30_/CP       -1000.000
[03/06 23:39:44    186]     core_instance_kmem_instance_memory12_reg_30_/CP       -725.000
[03/06 23:39:44    186]     core_instance_kmem_instance_memory10_reg_59_/CP       -712.500
[03/06 23:39:44    186]     core_instance_qmem_instance_memory13_reg_56_/CP       -640.000
[03/06 23:39:44    186]     core_instance_kmem_instance_memory3_reg_59_/CP        -622.222
[03/06 23:39:44    186]     -----------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Clock Tree Layer Assignment (Leaf Routes):
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     --------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/06 23:39:44    186]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/06 23:39:44    186]     --------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                               0.000um     2867.200um       1.599         0.282         0.451
[03/06 23:39:44    186]     M3                           18064.900um    21528.800um       1.599         0.282         0.451
[03/06 23:39:44    186]     M4                           19978.082um    15197.000um       1.599         0.282         0.451
[03/06 23:39:44    186]     Preferred Layer Adherence      100.000%        92.758%          -             -             -
[03/06 23:39:44    186]     --------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Top 5 Transition Time Violating Nets (Leaf Routes)
[03/06 23:39:44    186]     ==================================================
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Net: CTS_700:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/06 23:39:44    186]                          Length        Via Count     Length        Via Count
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                     0.000um      79            38.800um         79
[03/06 23:39:44    186]     M3                   148.722um      79           216.600um         74
[03/06 23:39:44    186]     M4                   195.933um     125           111.800um         46
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Totals               343.000um     283           365.000um        199
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Quantity             Pre-Route     Post-Route        -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/06 23:39:44    186]     S->WS Trans. Time      0.104ns       0.107ns         -             -
[03/06 23:39:44    186]     S->WS Wire Len.       33.078um      56.200um         -             -
[03/06 23:39:44    186]     S->WS Wire Res.       57.007Ohm     78.428Ohm        -             -
[03/06 23:39:44    186]     Wire Cap.             61.956fF      62.679fF         -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Pre-route worst sink:
[03/06 23:39:44    186]     core_instance_ofifo_inst_col_idx_7__fifo_instance_q13_reg_9_/CP.
[03/06 23:39:44    186]     Post-route worst sink:
[03/06 23:39:44    186]     core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_1_/CP.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2b8cf.
[03/06 23:39:44    186]     Driver fanout: 78.
[03/06 23:39:44    186]     Driver cell: CKBD12.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Net: CTS_655:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/06 23:39:44    186]                          Length        Via Count     Length        Via Count
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                     0.000um      81            45.800um         81
[03/06 23:39:44    186]     M3                   141.042um      81           160.600um         74
[03/06 23:39:44    186]     M4                   158.968um     113           106.000um         59
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Totals               299.000um     275           311.000um        214
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Quantity             Pre-Route     Post-Route        -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/06 23:39:44    186]     S->WS Trans. Time      0.105ns       0.106ns         -             -
[03/06 23:39:44    186]     S->WS Wire Len.       51.903um      65.800um         -             -
[03/06 23:39:44    186]     S->WS Wire Res.       89.500Ohm    100.878Ohm        -             -
[03/06 23:39:44    186]     Wire Cap.             59.391fF      57.570fF         -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Pre-route worst sink: core_instance_kmem_instance_Q_reg_64_/CP.
[03/06 23:39:44    186]     Post-route worst sink: core_instance_kmem_instance_Q_reg_64_/CP.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2b66e.
[03/06 23:39:44    186]     Driver fanout: 80.
[03/06 23:39:44    186]     Driver cell: CKBD12.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Net: CTS_543:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                Pre-Route    Pre-Route     Post-Route    Post-Route
[03/06 23:39:44    186]                          Length       Via Count     Length        Via Count
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                    0.000um     23              4.400um         23
[03/06 23:39:44    186]     M3                   48.370um     23             54.600um         22
[03/06 23:39:44    186]     M4                   40.900um     27             36.600um         22
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     Totals               88.000um     73             94.000um         67
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     Quantity             Pre-Route    Post-Route        -             -
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     S->WS OverSlew        0.000ns      0.001ns          -             -
[03/06 23:39:44    186]     S->WS Trans. Time     0.104ns      0.106ns          -             -
[03/06 23:39:44    186]     S->WS Wire Len.      53.880um     63.400um          -             -
[03/06 23:39:44    186]     S->WS Wire Res.      82.653Ohm    92.266Ohm         -             -
[03/06 23:39:44    186]     Wire Cap.            17.024fF     17.615fF          -             -
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     Pre-route worst sink:
[03/06 23:39:44    186]     core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_24-
[03/06 23:39:44    186]     _/CP.
[03/06 23:39:44    186]     Post-route worst sink:
[03/06 23:39:44    186]     core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_24-
[03/06 23:39:44    186]     _/CP.
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2bbd3.
[03/06 23:39:44    186]     Driver fanout: 22.
[03/06 23:39:44    186]     Driver cell: CKBD4.
[03/06 23:39:44    186]     ------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Net: CTS_703:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/06 23:39:44    186]                          Length        Via Count     Length        Via Count
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                     0.000um      80            23.600um         80
[03/06 23:39:44    186]     M3                   164.532um      80           187.600um         77
[03/06 23:39:44    186]     M4                   147.240um     113           124.200um         63
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Totals               311.000um     273           334.000um        220
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Quantity             Pre-Route     Post-Route        -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/06 23:39:44    186]     S->WS Trans. Time      0.102ns       0.105ns         -             -
[03/06 23:39:44    186]     S->WS Wire Len.       26.155um      86.600um         -             -
[03/06 23:39:44    186]     S->WS Wire Res.       43.472Ohm    120.521Ohm        -             -
[03/06 23:39:44    186]     Wire Cap.             57.770fF      58.358fF         -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Pre-route worst sink:
[03/06 23:39:44    186]     core_instance_ofifo_inst_col_idx_7__fifo_instance_q13_reg_1_/CP.
[03/06 23:39:44    186]     Post-route worst sink:
[03/06 23:39:44    186]     core_instance_ofifo_inst_col_idx_7__fifo_instance_q13_reg_8_/CP.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2b8d5.
[03/06 23:39:44    186]     Driver fanout: 79.
[03/06 23:39:44    186]     Driver cell: CKBD12.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Net: CTS_634:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/06 23:39:44    186]                          Length        Via Count     Length        Via Count
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     M2                     0.000um      77            29.000um         77
[03/06 23:39:44    186]     M3                   171.213um      77           202.800um         75
[03/06 23:39:44    186]     M4                   181.977um     119           134.600um         62
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Totals               352.000um     273           365.000um        214
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Quantity             Pre-Route     Post-Route        -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/06 23:39:44    186]     S->WS Trans. Time      0.104ns       0.105ns         -             -
[03/06 23:39:44    186]     S->WS Wire Len.       68.608um     105.000um         -             -
[03/06 23:39:44    186]     S->WS Wire Res.      101.685Ohm    146.551Ohm        -             -
[03/06 23:39:44    186]     Wire Cap.             62.674fF      61.684fF         -             -
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Pre-route worst sink:
[03/06 23:39:44    186]     core_instance_ofifo_inst_col_idx_4__fifo_instance_q13_reg_1_/CP.
[03/06 23:39:44    186]     Post-route worst sink:
[03/06 23:39:44    186]     core_instance_ofifo_inst_col_idx_4__fifo_instance_q13_reg_1_/CP.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2b8d6.
[03/06 23:39:44    186]     Driver fanout: 76.
[03/06 23:39:44    186]     Driver cell: CKBD12.
[03/06 23:39:44    186]     -------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Via Selection for Estimated Routes (rule default):
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ----------------------------------------------------------------
[03/06 23:39:44    186]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/06 23:39:44    186]     Range                    (Ohm)    (fF)     (fs)     Only
[03/06 23:39:44    186]     ----------------------------------------------------------------
[03/06 23:39:44    186]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/06 23:39:44    186]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/06 23:39:44    186]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/06 23:39:44    186]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/06 23:39:44    186]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/06 23:39:44    186]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/06 23:39:44    186]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/06 23:39:44    186]     ----------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Post-Route Via Usage Statistics:
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     Layer    Via Cell          Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/06 23:39:44    186]     Range                      (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/06 23:39:44    186]                                                           Count                          Count                            Count                 
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     M1-M2    VIA12_1cut        1.500    0.032    0.047      -          -          -         1          1%          -        -          -         -
[03/06 23:39:44    186]     M1-M2    VIA12_1cut_V      1.500    0.032    0.047    9105         98%       ER       179         90%        ER         -          -         -
[03/06 23:39:44    186]     M1-M2    VIA12_2cut_N      0.750    0.059    0.044     112          1%        -        15          8%          -        -          -         -
[03/06 23:39:44    186]     M1-M2    VIA12_2cut_S      0.750    0.059    0.044      44          0%        -         4          2%          -        -          -         -
[03/06 23:39:44    186]     M2-M3    VIA23_1cut        1.500    0.030    0.046    8782        100%       ER       199        100%        ER         -          -         -
[03/06 23:39:44    186]     M2-M3    VIA23_1cut_V      1.500    0.030    0.046       4          0%        -        -           -           -        -          -         -
[03/06 23:39:44    186]     M3-M4    VIA34_1cut        1.500    0.030    0.046    7678        100%       ER       279        100%        ER         -          -         -
[03/06 23:39:44    186]     M3-M4    VIA34_1stack_E    1.500    0.059    0.089       3          0%        -        -           -           -        -          -         -
[03/06 23:39:44    186]     ------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Tag Key:
[03/06 23:39:44    186]     	E=Used for route estimates;
[03/06 23:39:44    186]     	R=Most frequently used by router for this net type and layer transition.
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     
[03/06 23:39:44    186]     Clock DAG stats after routing clock trees:
[03/06 23:39:44    186]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:39:44    186]       cell areas     : b=1324.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1324.440um^2
[03/06 23:39:44    186]       gate capacitance : top=0.000pF, trunk=0.734pF, leaf=9.009pF, total=9.743pF
[03/06 23:39:44    186]       wire capacitance : top=0.000pF, trunk=1.065pF, leaf=7.114pF, total=8.179pF
[03/06 23:39:44    186]       wire lengths   : top=0.000um, trunk=6653.600um, leaf=39593.000um, total=46246.600um
[03/06 23:39:44    186]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:39:44    186]     Clock DAG net violations after routing clock trees:
[03/06 23:39:44    186]       Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/06 23:39:44    186]     Clock tree state after routing clock trees:
[03/06 23:39:44    186]       clock_tree clk: worst slew is leaf(0.107),trunk(0.105),top(nil), margined worst slew is leaf(0.107),trunk(0.105),top(nil)
[03/06 23:39:44    186]       skew_group clk/CON: insertion delay [min=0.437, max=0.494, avg=0.464, sd=0.011], skew [0.057 vs 0.057, 99.6% {0.437, 0.464, 0.493}] (wid=0.060 ws=0.040) (gid=0.463 gs=0.056)
[03/06 23:39:44    186]     Clock network insertion delays are now [0.437ns, 0.494ns] average 0.464ns std.dev 0.011ns
[03/06 23:39:44    186]     Legalizer reserving space for clock trees... 
[03/06 23:39:44    186]     Legalizer reserving space for clock trees done.
[03/06 23:39:44    186]     PostConditioning... 
[03/06 23:39:44    186]       Update timing... 
[03/06 23:39:44    187]         Updating timing graph... 
[03/06 23:39:44    187]           
[03/06 23:39:44    187] #################################################################################
[03/06 23:39:44    187] # Design Stage: PreRoute
[03/06 23:39:44    187] # Design Name: fullchip
[03/06 23:39:44    187] # Design Mode: 65nm
[03/06 23:39:44    187] # Analysis Mode: MMMC Non-OCV 
[03/06 23:39:44    187] # Parasitics Mode: No SPEF/RCDB
[03/06 23:39:44    187] # Signoff Settings: SI Off 
[03/06 23:39:44    187] #################################################################################
[03/06 23:39:45    188] AAE_INFO: 1 threads acquired from CTE.
[03/06 23:39:45    188] Calculate delays in BcWc mode...
[03/06 23:39:46    188] Topological Sorting (CPU = 0:00:00.1, MEM = 1304.8M, InitMEM = 1304.8M)
[03/06 23:39:51    194] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/06 23:39:51    194] End delay calculation. (MEM=1399.93 CPU=0:00:05.7 REAL=0:00:05.0)
[03/06 23:39:51    194] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 1399.9M) ***
[03/06 23:39:51    194]         Updating timing graph done.
[03/06 23:39:51    194]         Updating latch analysis... 
[03/06 23:39:52    195]         Updating latch analysis done.
[03/06 23:39:52    195]       Update timing done.
[03/06 23:39:52    195]       Invalidating timing
[03/06 23:39:52    195]       PostConditioning active optimizations:
[03/06 23:39:52    195]        - DRV fixing with cell sizing
[03/06 23:39:52    195]       
[03/06 23:39:52    195]       Currently running CTS, using active skew data
[03/06 23:39:52    195]       Rebuilding timing graph... 
[03/06 23:39:52    195]       Rebuilding timing graph done.
[03/06 23:39:53    195]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/06 23:39:53    195]       Rebuilding timing graph   cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:39:53    195]       Rebuilding timing graph   cell areas     : b=1324.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1324.440um^2
[03/06 23:39:53    195]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.734pF, leaf=9.009pF, total=9.743pF
[03/06 23:39:53    195]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.065pF, leaf=7.114pF, total=8.179pF
[03/06 23:39:53    195]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6653.600um, leaf=39593.000um, total=46246.600um
[03/06 23:39:53    195]       Rebuilding timing graph   sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:39:53    195]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/06 23:39:53    195]       Rebuilding timing graph   Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/06 23:39:53    195]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/06 23:39:53    196]       Clock DAG stats PostConditioning initial state:
[03/06 23:39:53    196]         cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:39:53    196]         cell areas     : b=1324.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1324.440um^2
[03/06 23:39:53    196]         gate capacitance : top=0.000pF, trunk=0.734pF, leaf=9.009pF, total=9.743pF
[03/06 23:39:53    196]         wire capacitance : top=0.000pF, trunk=1.065pF, leaf=7.114pF, total=8.179pF
[03/06 23:39:53    196]         wire lengths   : top=0.000um, trunk=6653.600um, leaf=39593.000um, total=46246.600um
[03/06 23:39:53    196]         sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:39:53    196]       Clock DAG net violations PostConditioning initial state:
[03/06 23:39:53    196]         Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/06 23:39:53    196]       Recomputing CTS skew targets... 
[03/06 23:39:53    196]         Resolving skew group constraints... 
[03/06 23:39:54    196]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/06 23:39:54    196]         Resolving skew group constraints done.
[03/06 23:39:54    196]       Recomputing CTS skew targets done.
[03/06 23:39:54    196]       Fixing DRVs... 
[03/06 23:39:54    196]         Fixing clock tree DRVs: 
[03/06 23:39:54    196]         Fixing clock tree DRVs: .
[03/06 23:39:54    197]         Fixing clock tree DRVs: ..
[03/06 23:39:54    197]         Fixing clock tree DRVs: ...
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% 
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% .
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ..
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ...
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/06 23:39:54    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/06 23:39:55    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/06 23:39:55    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/06 23:39:55    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/06 23:39:55    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/06 23:39:55    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/06 23:39:55    197]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/06 23:39:55    197]         CCOpt-PostConditioning: considered: 179, tested: 179, violation detected: 7, cannot run: 0, attempted: 7, failed: 0, sized: 7
[03/06 23:39:55    197]         
[03/06 23:39:55    197]         PRO Statistics: Fix DRVs (cell sizing):
[03/06 23:39:55    197]         =======================================
[03/06 23:39:55    197]         
[03/06 23:39:55    197]         Cell changes by Net Type:
[03/06 23:39:55    197]         
[03/06 23:39:55    197]         ------------------------------
[03/06 23:39:55    197]         Net Type    Attempted    Sized
[03/06 23:39:55    197]         ------------------------------
[03/06 23:39:55    197]         top             0          0
[03/06 23:39:55    197]         trunk           1          1
[03/06 23:39:55    197]         leaf            6          6
[03/06 23:39:55    197]         ------------------------------
[03/06 23:39:55    197]         Total           7          7
[03/06 23:39:55    197]         ------------------------------
[03/06 23:39:55    197]         
[03/06 23:39:55    197]         Upsized: 7, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 14.040um^2
[03/06 23:39:55    197]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/06 23:39:55    197]         
[03/06 23:39:55    197]         Clock DAG stats PostConditioning after DRV fixing:
[03/06 23:39:55    197]           cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:39:55    197]           cell areas     : b=1338.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1338.480um^2
[03/06 23:39:55    197]           gate capacitance : top=0.000pF, trunk=0.740pF, leaf=9.009pF, total=9.750pF
[03/06 23:39:55    197]           wire capacitance : top=0.000pF, trunk=1.065pF, leaf=7.114pF, total=8.179pF
[03/06 23:39:55    197]           wire lengths   : top=0.000um, trunk=6653.600um, leaf=39593.000um, total=46246.600um
[03/06 23:39:55    197]           sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:39:55    197]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/06 23:39:55    198]         Clock tree state PostConditioning after DRV fixing:
[03/06 23:39:55    198]           clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/06 23:39:55    198]           skew_group clk/CON: insertion delay [min=0.437, max=0.490, avg=0.463, sd=0.009], skew [0.052 vs 0.057, 100% {0.437, 0.462, 0.490}] (wid=0.060 ws=0.040) (gid=0.463 gs=0.058)
[03/06 23:39:55    198]         Clock network insertion delays are now [0.437ns, 0.490ns] average 0.463ns std.dev 0.009ns
[03/06 23:39:55    198]       Fixing DRVs done.
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       Slew Diagnostics: After DRV fixing
[03/06 23:39:55    198]       ==================================
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       Global Causes:
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       -------------------------------------
[03/06 23:39:55    198]       Cause
[03/06 23:39:55    198]       -------------------------------------
[03/06 23:39:55    198]       DRV fixing with buffering is disabled
[03/06 23:39:55    198]       -------------------------------------
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       Top 5 overslews:
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       ---------------------------------
[03/06 23:39:55    198]       Overslew    Causes    Driving Pin
[03/06 23:39:55    198]       ---------------------------------
[03/06 23:39:55    198]         (empty table)
[03/06 23:39:55    198]       ---------------------------------
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       Slew Diagnostics Counts:
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       -------------------
[03/06 23:39:55    198]       Cause    Occurences
[03/06 23:39:55    198]       -------------------
[03/06 23:39:55    198]         (empty table)
[03/06 23:39:55    198]       -------------------
[03/06 23:39:55    198]       
[03/06 23:39:55    198]       Reconnecting optimized routes... 
[03/06 23:39:55    198]       Reconnecting optimized routes done.
[03/06 23:39:55    198]       Refining placement... 
[03/06 23:39:55    198] *
[03/06 23:39:55    198] * Starting clock placement refinement...
[03/06 23:39:55    198] *
[03/06 23:39:55    198] * First pass: Refine non-clock instances...
[03/06 23:39:55    198] *
[03/06 23:39:55    198] #spOpts: N=65 
[03/06 23:39:56    198] *** Starting refinePlace (0:03:19 mem=1262.3M) ***
[03/06 23:39:56    198] Total net bbox length = 1.071e+06 (4.918e+05 5.791e+05) (ext = 2.855e+04)
[03/06 23:39:56    198] Starting refinePlace ...
[03/06 23:39:56    198] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:39:56    198] default core: bins with density >  0.75 = 74.4 % ( 912 / 1225 )
[03/06 23:39:56    198] Density distribution unevenness ratio = 0.473%
[03/06 23:39:56    198]   Spread Effort: high, standalone mode, useDDP on.
[03/06 23:39:56    198] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1290.1MB) @(0:03:19 - 0:03:19).
[03/06 23:39:56    198] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:39:56    199] wireLenOptFixPriorityInst 0 inst fixed
[03/06 23:39:56    199] Move report: legalization moves 2174 insts, mean move: 4.61 um, max move: 180.20 um
[03/06 23:39:56    199] 	Max move on inst (FILLER_45651): (628.00, 623.80) --> (581.00, 490.60)
[03/06 23:39:56    199] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1290.1MB) @(0:03:19 - 0:03:19).
[03/06 23:39:56    199] Move report: Detail placement moves 2174 insts, mean move: 4.61 um, max move: 180.20 um
[03/06 23:39:56    199] 	Max move on inst (FILLER_45651): (628.00, 623.80) --> (581.00, 490.60)
[03/06 23:39:56    199] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1290.1MB
[03/06 23:39:56    199] Statistics of distance of Instance movement in refine placement:
[03/06 23:39:56    199]   maximum (X+Y) =        14.80 um
[03/06 23:39:56    199]   inst (U29616) with max move: (330.8, 130.6) -> (345.6, 130.6)
[03/06 23:39:56    199]   mean    (X+Y) =         3.64 um
[03/06 23:39:56    199] Summary Report:
[03/06 23:39:56    199] Instances move: 193 (out of 39274 movable)
[03/06 23:39:56    199] Mean displacement: 3.64 um
[03/06 23:39:56    199] Max displacement: 14.80 um (Instance: U29616) (330.8, 130.6) -> (345.6, 130.6)
[03/06 23:39:56    199] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/06 23:39:56    199] Total instances moved : 193
[03/06 23:39:56    199] Total net bbox length = 1.072e+06 (4.921e+05 5.794e+05) (ext = 2.855e+04)
[03/06 23:39:56    199] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1290.1MB
[03/06 23:39:56    199] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1290.1MB) @(0:03:19 - 0:03:19).
[03/06 23:39:56    199] *** Finished refinePlace (0:03:19 mem=1290.1M) ***
[03/06 23:39:56    199] *
[03/06 23:39:56    199] * Second pass: Refine clock instances...
[03/06 23:39:56    199] *
[03/06 23:39:56    199] #spOpts: N=65 mergeVia=F 
[03/06 23:39:57    199] *** Starting refinePlace (0:03:20 mem=1290.1M) ***
[03/06 23:39:57    199] Total net bbox length = 1.072e+06 (4.921e+05 5.794e+05) (ext = 2.855e+04)
[03/06 23:39:57    199] Starting refinePlace ...
[03/06 23:39:57    199] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/06 23:39:57    199] Type 'man IMPSP-2002' for more detail.
[03/06 23:39:57    199] Total net bbox length = 1.072e+06 (4.921e+05 5.794e+05) (ext = 2.855e+04)
[03/06 23:39:57    199] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1290.1MB
[03/06 23:39:57    199] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1290.1MB) @(0:03:20 - 0:03:20).
[03/06 23:39:57    199] *** Finished refinePlace (0:03:20 mem=1290.1M) ***
[03/06 23:39:57    199] *
[03/06 23:39:57    199] * No clock instances moved during refinement.
[03/06 23:39:57    199] *
[03/06 23:39:57    199] * Finished with clock placement refinement.
[03/06 23:39:57    199] *
[03/06 23:39:57    199] #spOpts: N=65 
[03/06 23:39:57    200] 
[03/06 23:39:57    200]       Refining placement done.
[03/06 23:39:57    200]       Set dirty flag on 843 insts, 24 nets
[03/06 23:39:57    200]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=94320 and nets=52383 using extraction engine 'preRoute' .
[03/06 23:39:57    200] PreRoute RC Extraction called for design fullchip.
[03/06 23:39:57    200] RC Extraction called in multi-corner(2) mode.
[03/06 23:39:57    200] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/06 23:39:57    200] RCMode: PreRoute
[03/06 23:39:57    200]       RC Corner Indexes            0       1   
[03/06 23:39:57    200] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/06 23:39:57    200] Resistance Scaling Factor    : 1.00000 1.00000 
[03/06 23:39:57    200] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/06 23:39:57    200] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/06 23:39:57    200] Shrink Factor                : 1.00000
[03/06 23:39:57    200] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/06 23:39:57    200] Using capacitance table file ...
[03/06 23:39:57    200] Updating RC grid for preRoute extraction ...
[03/06 23:39:57    200] Initializing multi-corner capacitance tables ... 
[03/06 23:39:57    200] Initializing multi-corner resistance tables ...
[03/06 23:39:58    200] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1262.320M)
[03/06 23:39:58    200] 
[03/06 23:39:58    200]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/06 23:39:58    200]       Rebuilding timing graph... 
[03/06 23:39:59    202]       Rebuilding timing graph done.
[03/06 23:40:00    202]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/06 23:40:00    202]       Rebuilding timing graph   cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:40:00    202]       Rebuilding timing graph   cell areas     : b=1338.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1338.480um^2
[03/06 23:40:00    202]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.740pF, leaf=9.009pF, total=9.750pF
[03/06 23:40:00    202]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.065pF, leaf=7.114pF, total=8.179pF
[03/06 23:40:00    202]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6653.600um, leaf=39593.000um, total=46246.600um
[03/06 23:40:00    202]       Rebuilding timing graph   sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:40:00    202]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/06 23:40:00    202]     PostConditioning done.
[03/06 23:40:00    202] Net route status summary:
[03/06 23:40:00    202]   Clock:       179 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=179)
[03/06 23:40:00    202]   Non-clock: 52165 (unrouted=0, trialRouted=52165, noStatus=0, routed=0, fixed=0)
[03/06 23:40:00    202] (Not counting 39 nets with <2 term connections)
[03/06 23:40:00    202]     Clock DAG stats after post-conditioning:
[03/06 23:40:00    202]       cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:40:00    202]       cell areas     : b=1338.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1338.480um^2
[03/06 23:40:00    202]       gate capacitance : top=0.000pF, trunk=0.740pF, leaf=9.009pF, total=9.750pF
[03/06 23:40:00    202]       wire capacitance : top=0.000pF, trunk=1.065pF, leaf=7.114pF, total=8.179pF
[03/06 23:40:00    202]       wire lengths   : top=0.000um, trunk=6653.600um, leaf=39593.000um, total=46246.600um
[03/06 23:40:00    202]       sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:40:00    202]     Clock DAG net violations after post-conditioning:none
[03/06 23:40:00    202]     Clock tree state after post-conditioning:
[03/06 23:40:00    202]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/06 23:40:00    203]       skew_group clk/CON: insertion delay [min=0.437, max=0.490, avg=0.463, sd=0.009], skew [0.052 vs 0.057, 100% {0.437, 0.462, 0.490}] (wid=0.060 ws=0.040) (gid=0.463 gs=0.058)
[03/06 23:40:00    203]     Clock network insertion delays are now [0.437ns, 0.490ns] average 0.463ns std.dev 0.009ns
[03/06 23:40:00    203]   Updating netlist done.
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Clock DAG stats at end of CTS:
[03/06 23:40:00    203]   ==============================
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   --------------------------------
[03/06 23:40:00    203]   Cell type      Count    Area
[03/06 23:40:00    203]   --------------------------------
[03/06 23:40:00    203]   Buffers         178     1338.480
[03/06 23:40:00    203]   Inverters         0        0.000
[03/06 23:40:00    203]   Clock Gates       0        0.000
[03/06 23:40:00    203]   Clock Logic       0        0.000
[03/06 23:40:00    203]   All             178     1338.480
[03/06 23:40:00    203]   --------------------------------
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Clock DAG wire lengths at end of CTS:
[03/06 23:40:00    203]   =====================================
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   --------------------
[03/06 23:40:00    203]   Type     Wire Length
[03/06 23:40:00    203]   --------------------
[03/06 23:40:00    203]   Top           0.000
[03/06 23:40:00    203]   Trunk      6653.600
[03/06 23:40:00    203]   Leaf      39593.000
[03/06 23:40:00    203]   Total     46246.600
[03/06 23:40:00    203]   --------------------
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Clock DAG capacitances at end of CTS:
[03/06 23:40:00    203]   =====================================
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   ---------------------------------
[03/06 23:40:00    203]   Type     Gate     Wire     Total
[03/06 23:40:00    203]   ---------------------------------
[03/06 23:40:00    203]   Top      0.000    0.000     0.000
[03/06 23:40:00    203]   Trunk    0.740    1.065     1.805
[03/06 23:40:00    203]   Leaf     9.009    7.114    16.123
[03/06 23:40:00    203]   Total    9.750    8.179    17.928
[03/06 23:40:00    203]   ---------------------------------
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Clock DAG sink capacitances at end of CTS:
[03/06 23:40:00    203]   ==========================================
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   --------------------------------------------------------
[03/06 23:40:00    203]   Count    Total    Average    Std. Dev.    Min      Max
[03/06 23:40:00    203]   --------------------------------------------------------
[03/06 23:40:00    203]   9104     9.009     0.001       0.000      0.001    0.001
[03/06 23:40:00    203]   --------------------------------------------------------
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Clock DAG net violations at end of CTS:
[03/06 23:40:00    203]   =======================================
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   None
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Clock tree summary at end of CTS:
[03/06 23:40:00    203]   =================================
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   -----------------------------------------------------
[03/06 23:40:00    203]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/06 23:40:00    203]   -----------------------------------------------------
[03/06 23:40:00    203]   clock_tree clk         0.102               0.104
[03/06 23:40:00    203]   -----------------------------------------------------
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Skew group summary at end of CTS:
[03/06 23:40:00    203]   =================================
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:40:00    203]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/06 23:40:00    203]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:40:00    203]   WC:setup.late    clk/CON       0.437     0.490     0.052       0.057         0.040           0.014           0.463        0.009     100% {0.437, 0.462, 0.490}
[03/06 23:40:00    203]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Clock network insertion delays are now [0.437ns, 0.490ns] average 0.463ns std.dev 0.009ns
[03/06 23:40:00    203]   
[03/06 23:40:00    203]   Found a total of 0 clock tree pins with a slew violation.
[03/06 23:40:00    203]   
[03/06 23:40:00    203] Synthesizing clock trees done.
[03/06 23:40:00    203] Connecting clock gate test enables... 
[03/06 23:40:00    203] Connecting clock gate test enables done.
[03/06 23:40:00    203] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/06 23:40:00    203]  * CCOpt property update_io_latency is false
[03/06 23:40:00    203] 
[03/06 23:40:00    203] Setting all clocks to propagated mode.
[03/06 23:40:00    203] Resetting all latency settings from fanout cone of clock 'clk'
[03/06 23:40:00    203] Resetting all latency settings from fanout cone of clock 'clk'
[03/06 23:40:02    204] Clock DAG stats after update timingGraph:
[03/06 23:40:02    204]   cell counts    : b=178, i=0, cg=0, l=0, total=178
[03/06 23:40:02    204]   cell areas     : b=1338.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1338.480um^2
[03/06 23:40:02    204]   gate capacitance : top=0.000pF, trunk=0.740pF, leaf=9.009pF, total=9.750pF
[03/06 23:40:02    204]   wire capacitance : top=0.000pF, trunk=1.065pF, leaf=7.114pF, total=8.179pF
[03/06 23:40:02    204]   wire lengths   : top=0.000um, trunk=6653.600um, leaf=39593.000um, total=46246.600um
[03/06 23:40:02    204]   sink capacitance : count=9104, total=9.009pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/06 23:40:02    204] Clock DAG net violations after update timingGraph:none
[03/06 23:40:02    204] Clock tree state after update timingGraph:
[03/06 23:40:02    204]   clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/06 23:40:02    205]   skew_group clk/CON: insertion delay [min=0.437, max=0.490, avg=0.463, sd=0.009], skew [0.052 vs 0.057, 100% {0.437, 0.462, 0.490}] (wid=0.060 ws=0.040) (gid=0.463 gs=0.058)
[03/06 23:40:02    205] Clock network insertion delays are now [0.437ns, 0.490ns] average 0.463ns std.dev 0.009ns
[03/06 23:40:02    205] Logging CTS constraint violations... 
[03/06 23:40:02    205]   No violations found.
[03/06 23:40:02    205] Logging CTS constraint violations done.
[03/06 23:40:02    205] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/06 23:40:02    205] Synthesizing clock trees with CCOpt done.
[03/06 23:40:02    205] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/06 23:40:02    205] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/06 23:40:02    205] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/06 23:40:02    205] -setupDynamicPowerViewAsDefaultView false
[03/06 23:40:02    205]                                            # bool, default=false, private
[03/06 23:40:02    205] #spOpts: N=65 
[03/06 23:40:03    206] #spOpts: N=65 mergeVia=F 
[03/06 23:40:04    206] GigaOpt running with 1 threads.
[03/06 23:40:04    206] Info: 1 threads available for lower-level modules during optimization.
[03/06 23:40:04    206] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/06 23:40:04    206] 	Cell FILL1_LL, site bcore.
[03/06 23:40:04    206] 	Cell FILL_NW_HH, site bcore.
[03/06 23:40:04    206] 	Cell FILL_NW_LL, site bcore.
[03/06 23:40:04    206] 	Cell GFILL, site gacore.
[03/06 23:40:04    206] 	Cell GFILL10, site gacore.
[03/06 23:40:04    206] 	Cell GFILL2, site gacore.
[03/06 23:40:04    206] 	Cell GFILL3, site gacore.
[03/06 23:40:04    206] 	Cell GFILL4, site gacore.
[03/06 23:40:04    206] 	Cell LVLLHCD1, site bcore.
[03/06 23:40:04    206] 	Cell LVLLHCD2, site bcore.
[03/06 23:40:04    206] 	Cell LVLLHCD4, site bcore.
[03/06 23:40:04    206] 	Cell LVLLHCD8, site bcore.
[03/06 23:40:04    206] 	Cell LVLLHD1, site bcore.
[03/06 23:40:04    206] 	Cell LVLLHD2, site bcore.
[03/06 23:40:04    206] 	Cell LVLLHD4, site bcore.
[03/06 23:40:04    206] 	Cell LVLLHD8, site bcore.
[03/06 23:40:04    206] .
[03/06 23:40:04    206] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/06 23:40:04    206] Type 'man IMPTS-403' for more detail.
[03/06 23:40:05    208] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1255.5M, totSessionCpu=0:03:28 **
[03/06 23:40:05    208] *** optDesign -postCTS ***
[03/06 23:40:05    208] DRC Margin: user margin 0.0; extra margin 0.2
[03/06 23:40:05    208] Hold Target Slack: user slack 0
[03/06 23:40:05    208] Setup Target Slack: user slack 0; extra slack 0.1
[03/06 23:40:05    208] setUsefulSkewMode -noEcoRoute
[03/06 23:40:05    208] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/06 23:40:05    208] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/06 23:40:05    208] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/06 23:40:05    208] -setupDynamicPowerViewAsDefaultView false
[03/06 23:40:05    208]                                            # bool, default=false, private
[03/06 23:40:05    208] Start to check current routing status for nets...
[03/06 23:40:05    208] All nets are already routed correctly.
[03/06 23:40:05    208] End to check current routing status for nets (mem=1255.5M)
[03/06 23:40:05    208] ** Profile ** Start :  cpu=0:00:00.0, mem=1255.5M
[03/06 23:40:05    208] ** Profile ** Other data :  cpu=0:00:00.2, mem=1255.5M
[03/06 23:40:06    208] #################################################################################
[03/06 23:40:06    208] # Design Stage: PreRoute
[03/06 23:40:06    208] # Design Name: fullchip
[03/06 23:40:06    208] # Design Mode: 65nm
[03/06 23:40:06    208] # Analysis Mode: MMMC Non-OCV 
[03/06 23:40:06    208] # Parasitics Mode: No SPEF/RCDB
[03/06 23:40:06    208] # Signoff Settings: SI Off 
[03/06 23:40:06    208] #################################################################################
[03/06 23:40:06    209] AAE_INFO: 1 threads acquired from CTE.
[03/06 23:40:06    209] Calculate delays in BcWc mode...
[03/06 23:40:06    209] Topological Sorting (CPU = 0:00:00.1, MEM = 1261.0M, InitMEM = 1253.5M)
[03/06 23:40:12    215] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/06 23:40:12    215] End delay calculation. (MEM=1334.99 CPU=0:00:06.1 REAL=0:00:06.0)
[03/06 23:40:12    215] *** CDM Built up (cpu=0:00:06.6  real=0:00:06.0  mem= 1335.0M) ***
[03/06 23:40:13    216] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:03:36 mem=1335.0M)
[03/06 23:40:13    216] ** Profile ** Overall slacks :  cpu=0:00:07.5, mem=1335.0M
[03/06 23:40:14    217] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1335.0M
[03/06 23:40:14    217] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.905  |
|           TNS (ns):| -1717.7 |
|    Violating Paths:|  2677   |
|          All Paths:|  18344  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.007   |      2 (2)       |
|   max_tran     |      2 (4)       |   -0.285   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.149%
       (99.080% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1335.0M
[03/06 23:40:14    217] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1270.3M, totSessionCpu=0:03:37 **
[03/06 23:40:14    217] ** INFO : this run is activating low effort ccoptDesign flow
[03/06 23:40:14    217] PhyDesignGrid: maxLocalDensity 0.98
[03/06 23:40:14    217] #spOpts: N=65 mergeVia=F 
[03/06 23:40:14    217] 
[03/06 23:40:14    217] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/06 23:40:14    217] 
[03/06 23:40:14    217] Type 'man IMPOPT-3663' for more detail.
[03/06 23:40:14    217] 
[03/06 23:40:14    217] Power view               = WC_VIEW
[03/06 23:40:14    217] Number of VT partitions  = 2
[03/06 23:40:14    217] Standard cells in design = 811
[03/06 23:40:14    217] Instances in design      = 48556
[03/06 23:40:14    217] 
[03/06 23:40:14    217] Instance distribution across the VT partitions:
[03/06 23:40:14    217] 
[03/06 23:40:14    217]  LVT : inst = 26673 (54.9%), cells = 335 (41%)
[03/06 23:40:14    217]    Lib tcbn65gpluswc        : inst = 26673 (54.9%)
[03/06 23:40:14    217] 
[03/06 23:40:14    217]  HVT : inst = 21883 (45.1%), cells = 457 (56%)
[03/06 23:40:14    217]    Lib tcbn65gpluswc        : inst = 21883 (45.1%)
[03/06 23:40:14    217] 
[03/06 23:40:14    217] Reporting took 0 sec
[03/06 23:40:15    218] *** Starting optimizing excluded clock nets MEM= 1271.4M) ***
[03/06 23:40:15    218] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1271.4M) ***
[03/06 23:40:15    218] *** Starting optimizing excluded clock nets MEM= 1271.4M) ***
[03/06 23:40:15    218] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1271.4M) ***
[03/06 23:40:15    218] Include MVT Delays for Hold Opt
[03/06 23:40:16    219] Leakage Power Opt: re-selecting buf/inv list 
[03/06 23:40:16    219] Summary for sequential cells idenfication: 
[03/06 23:40:16    219] Identified SBFF number: 199
[03/06 23:40:16    219] Identified MBFF number: 0
[03/06 23:40:16    219] Not identified SBFF number: 0
[03/06 23:40:16    219] Not identified MBFF number: 0
[03/06 23:40:16    219] Number of sequential cells which are not FFs: 104
[03/06 23:40:16    219] 
[03/06 23:40:16    219] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:40:16    219] optDesignOneStep: Leakage Power Flow
[03/06 23:40:16    219] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:40:16    219] Begin: GigaOpt DRV Optimization
[03/06 23:40:16    219] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/06 23:40:16    219] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:40:16    219] Info: 179 clock nets excluded from IPO operation.
[03/06 23:40:16    219] Summary for sequential cells idenfication: 
[03/06 23:40:16    219] Identified SBFF number: 199
[03/06 23:40:16    219] Identified MBFF number: 0
[03/06 23:40:16    219] Not identified SBFF number: 0
[03/06 23:40:16    219] Not identified MBFF number: 0
[03/06 23:40:16    219] Number of sequential cells which are not FFs: 104
[03/06 23:40:16    219] 
[03/06 23:40:16    219] PhyDesignGrid: maxLocalDensity 3.00
[03/06 23:40:16    219] #spOpts: N=65 
[03/06 23:40:22    225] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:40:22    225] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/06 23:40:22    225] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:40:22    225] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/06 23:40:22    225] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:40:22    225] DEBUG: @coeDRVCandCache::init.
[03/06 23:40:22    225] Info: violation cost 4.687571 (cap = 1.084749, tran = 2.602822, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/06 23:40:22    225] |     2   |     4   |     2   |      2  |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  99.08  |            |           |
[03/06 23:40:24    227] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/06 23:40:24    227] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          2|  99.08  |   0:00:02.0|    1529.9M|
[03/06 23:40:26    229] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/06 23:40:26    229] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  99.08  |   0:00:02.0|    1529.9M|
[03/06 23:40:26    229] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:40:26    229] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:40:26    229] Layer 3 has 179 constrained nets 
[03/06 23:40:26    229] Layer 7 has 798 constrained nets 
[03/06 23:40:26    229] **** End NDR-Layer Usage Statistics ****
[03/06 23:40:26    229] 
[03/06 23:40:26    229] *** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:05.0 mem=1529.9M) ***
[03/06 23:40:26    229] 
[03/06 23:40:26    229] *** Starting refinePlace (0:03:50 mem=1545.9M) ***
[03/06 23:40:26    229] Total net bbox length = 1.072e+06 (4.921e+05 5.794e+05) (ext = 2.855e+04)
[03/06 23:40:26    229] default core: bins with density >  0.75 =  100 % ( 1225 / 1225 )
[03/06 23:40:26    229] Density distribution unevenness ratio = 0.324%
[03/06 23:40:26    229] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1545.9MB) @(0:03:50 - 0:03:50).
[03/06 23:40:26    229] Starting refinePlace ...
[03/06 23:40:26    229] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/06 23:40:26    229] Type 'man IMPSP-2002' for more detail.
[03/06 23:40:26    229] Total net bbox length = 1.072e+06 (4.921e+05 5.794e+05) (ext = 2.855e+04)
[03/06 23:40:26    229] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1545.9MB
[03/06 23:40:26    229] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1545.9MB) @(0:03:50 - 0:03:50).
[03/06 23:40:26    229] *** Finished refinePlace (0:03:50 mem=1545.9M) ***
[03/06 23:40:27    230] Finished re-routing un-routed nets (0:00:00.0 1545.9M)
[03/06 23:40:27    230] 
[03/06 23:40:27    230] 
[03/06 23:40:27    230] Density : 0.9908
[03/06 23:40:27    230] Max route overflow : 0.0000
[03/06 23:40:27    230] 
[03/06 23:40:27    230] 
[03/06 23:40:27    230] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1545.9M) ***
[03/06 23:40:27    230] DEBUG: @coeDRVCandCache::cleanup.
[03/06 23:40:27    230] End: GigaOpt DRV Optimization
[03/06 23:40:27    230] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/06 23:40:27    230] Leakage Power Opt: resetting the buf/inv selection
[03/06 23:40:27    230] ** Profile ** Start :  cpu=0:00:00.0, mem=1352.5M
[03/06 23:40:27    230] ** Profile ** Other data :  cpu=0:00:00.1, mem=1352.5M
[03/06 23:40:27    230] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1362.6M
[03/06 23:40:28    231] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1362.6M
[03/06 23:40:28    231] 
------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=1352.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.905  |
|           TNS (ns):| -1717.5 |
|    Violating Paths:|  2675   |
|          All Paths:|  18344  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.149%
       (99.080% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1362.6M
[03/06 23:40:28    231] **optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1352.5M, totSessionCpu=0:03:52 **
[03/06 23:40:28    231] *** Timing NOT met, worst failing slack is -0.905
[03/06 23:40:28    231] *** Check timing (0:00:00.0)
[03/06 23:40:28    231] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:40:28    231] optDesignOneStep: Leakage Power Flow
[03/06 23:40:28    231] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:40:28    231] Begin: GigaOpt Optimization in TNS mode
[03/06 23:40:28    231] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:40:28    231] Info: 179 clock nets excluded from IPO operation.
[03/06 23:40:28    231] PhyDesignGrid: maxLocalDensity 0.95
[03/06 23:40:28    231] #spOpts: N=65 
[03/06 23:40:31    235] *info: 179 clock nets excluded
[03/06 23:40:31    235] *info: 2 special nets excluded.
[03/06 23:40:31    235] *info: 33 no-driver nets excluded.
[03/06 23:40:31    235] *info: 179 nets with fixed/cover wires excluded.
[03/06 23:40:32    235] Effort level <high> specified for reg2reg path_group
[03/06 23:40:35    238] ** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1717.486 Density 99.08
[03/06 23:40:35    238] Optimizer TNS Opt
[03/06 23:40:35    238] Active Path Group: reg2reg  
[03/06 23:40:35    238] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:40:35    238] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:40:35    238] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:40:35    238] |  -0.905|   -0.905|-1641.544|-1717.486|    99.08%|   0:00:00.0| 1505.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:35    238] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:40:37    240] |  -0.905|   -0.905|-1639.532|-1715.474|    99.08%|   0:00:02.0| 1511.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:37    240] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:40:37    240] |  -0.905|   -0.905|-1638.963|-1714.905|    99.08%|   0:00:00.0| 1512.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:37    240] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:40:38    241] |  -0.905|   -0.905|-1637.317|-1713.259|    99.07%|   0:00:01.0| 1515.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:40:38    241] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/06 23:40:39    242] |  -0.905|   -0.905|-1637.315|-1713.257|    99.07%|   0:00:01.0| 1517.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:40:39    242] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/06 23:40:41    244] |  -0.905|   -0.905|-1637.315|-1713.257|    99.07%|   0:00:02.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:40:41    244] |        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/06 23:40:42    245] |  -0.905|   -0.905|-1636.946|-1712.888|    99.07%|   0:00:01.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/06 23:40:42    245] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/06 23:40:42    245] |  -0.905|   -0.905|-1636.956|-1712.898|    99.07%|   0:00:00.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:40:42    245] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/06 23:40:43    246] |  -0.905|   -0.905|-1636.098|-1712.040|    99.07%|   0:00:01.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/06 23:40:43    246] |        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
[03/06 23:40:43    247] |  -0.905|   -0.905|-1635.900|-1711.842|    99.07%|   0:00:00.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:40:43    247] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/06 23:40:44    247] |  -0.905|   -0.905|-1635.799|-1711.741|    99.07%|   0:00:01.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:40:44    247] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/06 23:40:45    248] |  -0.905|   -0.905|-1635.799|-1711.741|    99.07%|   0:00:01.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:40:45    248] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/06 23:40:45    248] |  -0.905|   -0.905|-1635.720|-1711.662|    99.07%|   0:00:00.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:40:45    248] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/06 23:40:46    249] |  -0.905|   -0.905|-1635.362|-1711.304|    99.07%|   0:00:01.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
[03/06 23:40:46    249] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_100_/E                            |
[03/06 23:40:46    249] |  -0.905|   -0.905|-1635.361|-1711.303|    99.07%|   0:00:00.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
[03/06 23:40:46    249] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_108_/E                            |
[03/06 23:40:46    249] |  -0.905|   -0.905|-1635.361|-1711.303|    99.07%|   0:00:00.0| 1519.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:46    249] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:40:46    249] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:40:46    249] 
[03/06 23:40:46    249] *** Finish Core Optimize Step (cpu=0:00:11.2 real=0:00:11.0 mem=1519.1M) ***
[03/06 23:40:46    249] 
[03/06 23:40:46    249] *** Finished Optimize Step Cumulative (cpu=0:00:11.3 real=0:00:11.0 mem=1519.1M) ***
[03/06 23:40:46    249] ** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1711.303 Density 99.07
[03/06 23:40:47    250] *** Starting refinePlace (0:04:10 mem=1536.1M) ***
[03/06 23:40:47    250] Total net bbox length = 1.071e+06 (4.921e+05 5.794e+05) (ext = 2.855e+04)
[03/06 23:40:47    250] default core: bins with density >  0.75 =  100 % ( 1225 / 1225 )
[03/06 23:40:47    250] Density distribution unevenness ratio = 0.327%
[03/06 23:40:47    250] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1536.1MB) @(0:04:10 - 0:04:10).
[03/06 23:40:47    250] Starting refinePlace ...
[03/06 23:40:47    250] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/06 23:40:47    250] Type 'man IMPSP-2002' for more detail.
[03/06 23:40:47    250] Total net bbox length = 1.071e+06 (4.921e+05 5.794e+05) (ext = 2.855e+04)
[03/06 23:40:47    250] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1536.1MB
[03/06 23:40:47    250] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1536.1MB) @(0:04:10 - 0:04:10).
[03/06 23:40:47    250] *** Finished refinePlace (0:04:10 mem=1536.1M) ***
[03/06 23:40:47    250] Finished re-routing un-routed nets (0:00:00.0 1536.1M)
[03/06 23:40:47    250] 
[03/06 23:40:47    250] 
[03/06 23:40:47    250] Density : 0.9907
[03/06 23:40:47    250] Max route overflow : 0.0000
[03/06 23:40:47    250] 
[03/06 23:40:47    250] 
[03/06 23:40:47    250] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1536.1M) ***
[03/06 23:40:47    251] ** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1711.303 Density 99.07
[03/06 23:40:47    251] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:40:47    251] Layer 3 has 179 constrained nets 
[03/06 23:40:47    251] Layer 7 has 794 constrained nets 
[03/06 23:40:47    251] **** End NDR-Layer Usage Statistics ****
[03/06 23:40:47    251] 
[03/06 23:40:47    251] *** Finish post-CTS Setup Fixing (cpu=0:00:15.5 real=0:00:15.0 mem=1536.1M) ***
[03/06 23:40:47    251] 
[03/06 23:40:48    251] End: GigaOpt Optimization in TNS mode
[03/06 23:40:48    251] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:40:48    251] optDesignOneStep: Leakage Power Flow
[03/06 23:40:48    251] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:40:48    251] Begin: GigaOpt Optimization in WNS mode
[03/06 23:40:48    251] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:40:48    251] Info: 179 clock nets excluded from IPO operation.
[03/06 23:40:48    251] PhyDesignGrid: maxLocalDensity 1.00
[03/06 23:40:48    251] #spOpts: N=65 
[03/06 23:40:51    254] *info: 179 clock nets excluded
[03/06 23:40:51    254] *info: 2 special nets excluded.
[03/06 23:40:51    254] *info: 33 no-driver nets excluded.
[03/06 23:40:51    254] *info: 179 nets with fixed/cover wires excluded.
[03/06 23:40:52    256] ** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1711.303 Density 99.07
[03/06 23:40:52    256] Optimizer WNS Pass 0
[03/06 23:40:53    256] Active Path Group: reg2reg  
[03/06 23:40:53    256] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:40:53    256] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:40:53    256] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:40:53    256] |  -0.905|   -0.905|-1635.361|-1711.303|    99.07%|   0:00:00.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:53    256] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:40:54    257] |  -0.898|   -0.898|-1632.904|-1708.846|    99.07%|   0:00:01.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:54    257] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:40:56    260] |  -0.897|   -0.897|-1632.898|-1708.840|    99.07%|   0:00:02.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:56    260] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:40:57    261] |  -0.896|   -0.896|-1632.718|-1708.660|    99.07%|   0:00:01.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:57    261] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/06 23:40:59    262] |  -0.886|   -0.886|-1630.699|-1706.641|    99.07%|   0:00:02.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:40:59    262] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/06 23:41:04    267] |  -0.884|   -0.884|-1629.761|-1705.703|    99.07%|   0:00:05.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:41:04    267] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:41:07    270] |  -0.884|   -0.884|-1627.787|-1703.729|    99.07%|   0:00:03.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:41:07    270] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/06 23:41:08    271] |  -0.883|   -0.883|-1626.377|-1702.319|    99.07%|   0:00:01.0| 1519.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:41:08    271] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/06 23:41:09    272] |  -0.883|   -0.883|-1626.355|-1702.297|    99.07%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:41:09    272] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/06 23:41:09    273] |  -0.881|   -0.881|-1625.704|-1701.646|    99.07%|   0:00:00.0| 1520.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:41:09    273] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/06 23:41:12    275] |  -0.881|   -0.881|-1625.525|-1701.467|    99.07%|   0:00:03.0| 1520.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:41:12    275] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/06 23:41:13    277] |  -0.877|   -0.877|-1625.062|-1701.004|    99.07%|   0:00:01.0| 1520.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:41:13    277] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/06 23:41:17    281] |  -0.877|   -0.877|-1624.252|-1700.194|    99.07%|   0:00:04.0| 1521.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:41:17    281] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/06 23:41:19    283] |  -0.877|   -0.877|-1623.281|-1699.223|    99.07%|   0:00:02.0| 1521.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:41:19    283] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/06 23:41:20    283] |  -0.877|   -0.877|-1622.926|-1698.868|    99.07%|   0:00:01.0| 1521.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:41:20    283] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/06 23:41:24    287] |  -0.877|   -0.877|-1622.803|-1698.745|    99.07%|   0:00:04.0| 1523.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:41:24    287] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/06 23:41:25    288] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:41:25    288] **INFO: Starting Blocking QThread with 1 CPU
[03/06 23:41:25    288]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/06 23:41:25    288] #################################################################################
[03/06 23:41:25    288] # Design Stage: PreRoute
[03/06 23:41:25    288] # Design Name: fullchip
[03/06 23:41:25    288] # Design Mode: 65nm
[03/06 23:41:25    288] # Analysis Mode: MMMC Non-OCV 
[03/06 23:41:25    288] # Parasitics Mode: No SPEF/RCDB
[03/06 23:41:25    288] # Signoff Settings: SI Off 
[03/06 23:41:25    288] #################################################################################
[03/06 23:41:25    288] AAE_INFO: 1 threads acquired from CTE.
[03/06 23:41:25    288] Calculate delays in BcWc mode...
[03/06 23:41:25    288] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/06 23:41:25    288] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/06 23:41:25    288] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/06 23:41:25    288] End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:06.0)
[03/06 23:41:25    288] *** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 0.0M) ***
[03/06 23:41:25    288] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -22.196 } { -0.019 } { 2857 } { 18344 } } } }
[03/06 23:41:34    297]  
_______________________________________________________________________
[03/06 23:41:44    306] skewClock has inserted FE_USKC5456_CTS_709 (CKBD3)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5457_CTS_708 (CKBD8)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5458_CTS_704 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5459_CTS_578 (CKBD8)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5460_CTS_577 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5461_CTS_570 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5462_CTS_674 (CKBD8)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5463_CTS_635 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5464_CTS_626 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5465_CTS_627 (BUFFD1)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5466_CTS_578 (CKBD8)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5467_CTS_556 (CKBD8)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5468_CTS_564 (BUFFD4)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5469_CTS_558 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5470_CTS_548 (BUFFD1)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5471_CTS_709 (CKBD3)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5472_CTS_710 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5473_CTS_699 (CKBD3)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5474_CTS_698 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5475_CTS_577 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5476_CTS_699 (CKBD3)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5477_CTS_547 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5478_CTS_552 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5479_CTS_704 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5480_CTS_694 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5481_CTS_706 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5482_CTS_625 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5483_CTS_695 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5484_CTS_563 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5485_CTS_697 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5486_CTS_632 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5487_CTS_703 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5488_CTS_628 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5489_CTS_702 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5490_CTS_551 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5491_CTS_553 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5492_CTS_566 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5493_CTS_570 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5494_CTS_634 (CKBD16)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5495_CTS_705 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5496_CTS_561 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5497_CTS_559 (BUFFD12)
[03/06 23:41:44    306] skewClock has inserted FE_USKC5498_CTS_700 (CKBD16)
[03/06 23:41:44    306] skewClock sized 0 and inserted 43 insts
[03/06 23:41:45    308] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:41:45    308] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:41:45    308] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:41:46    309] |  -0.784|   -0.838|-1351.644|-1450.569|    99.07%|   0:00:22.0| 1566.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:41:46    309] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/06 23:41:54    316] |  -0.784|   -0.838|-1351.391|-1450.316|    99.08%|   0:00:08.0| 1566.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:41:54    316] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/06 23:41:54    317] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:05    328] skewClock has inserted FE_USKC5499_CTS_674 (CKBD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5500_CTS_674 (CKBD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5501_CTS_635 (BUFFD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5502_CTS_635 (CKBD16)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5503_CTS_633 (BUFFD1)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5504_CTS_578 (CKBD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5505_CTS_578 (CKBD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5506_CTS_578 (CKBD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5507_CTS_560 (CKBD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5508_CTS_564 (BUFFD4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5509_CTS_564 (BUFFD4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5510_CTS_709 (BUFFD4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5511_CTS_709 (BUFFD4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5512_CTS_709 (CKBD3)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5513_CTS_708 (BUFFD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5514_CTS_708 (CKBD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5515_CTS_705 (BUFFD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5516_CTS_705 (BUFFD12)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5517_CTS_635 (CKBD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5518_CTS_635 (CKBD16)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5519_CTS_674 (CKBD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5520_CTS_627 (BUFFD1)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5521_CTS_709 (INVD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5522_CTS_709 (INVD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5523_CTS_709 (CKBD3)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5524_CTS_699 (BUFFD4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5525_CTS_699 (BUFFD4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5526_CTS_698 (BUFFD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5527_CTS_698 (BUFFD12)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5528_CTS_577 (BUFFD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5529_CTS_577 (CKBD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5530_CTS_577 (BUFFD12)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5531_CTS_699 (CKND4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5532_CTS_699 (CKND4)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5533_CTS_547 (BUFFD12)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5534_CTS_547 (CKBD16)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5535_CTS_552 (CKBD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5536_CTS_552 (CKBD16)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5537_CTS_704 (BUFFD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5538_CTS_704 (CKBD16)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5539_CTS_706 (BUFFD8)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5540_CTS_706 (BUFFD12)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5541_CTS_625 (BUFFD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5542_CTS_625 (BUFFD12)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5543_CTS_563 (BUFFD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5544_CTS_563 (BUFFD12)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5545_CTS_694 (CKBD16)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5546_CTS_697 (BUFFD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5547_CTS_697 (CKBD16)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5548_CTS_695 (BUFFD6)
[03/06 23:42:05    328] skewClock has inserted FE_USKC5549_CTS_695 (BUFFD12)
[03/06 23:42:05    328] skewClock sized 0 and inserted 51 insts
[03/06 23:42:06    329] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:06    329] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:42:06    329] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:07    330] |  -0.558|   -1.014|-1238.484|-1376.960|    99.08%|   0:00:13.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:07    330] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:09    332] |  -0.554|   -1.014|-1236.803|-1375.279|    99.08%|   0:00:02.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:09    332] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:10    332] |  -0.554|   -1.014|-1236.710|-1375.187|    99.08%|   0:00:01.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:10    332] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:11    334] |  -0.554|   -1.014|-1236.587|-1375.064|    99.07%|   0:00:01.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:11    334] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:11    334] |  -0.554|   -1.014|-1236.525|-1375.001|    99.07%|   0:00:00.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:11    334] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:11    334] |  -0.554|   -1.014|-1236.525|-1375.001|    99.07%|   0:00:00.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:11    334] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:11    334] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:11    334] 
[03/06 23:42:11    334] *** Finish Core Optimize Step (cpu=0:01:18 real=0:01:18 mem=1594.7M) ***
[03/06 23:42:12    334] Active Path Group: default 
[03/06 23:42:12    334] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:12    334] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:42:12    334] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:12    334] |  -1.014|   -1.014|-138.476|-1375.001|    99.07%|   0:00:00.0| 1594.7M|   WC_VIEW|  default| out[130]                                           |
[03/06 23:42:12    334] |  -0.995|   -0.995|-138.402|-1374.927|    99.07%|   0:00:00.0| 1594.7M|   WC_VIEW|  default| out[52]                                            |
[03/06 23:42:12    334] |  -0.980|   -0.980|-138.312|-1374.837|    99.07%|   0:00:00.0| 1594.7M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:12    335] |  -0.969|   -0.969|-138.150|-1374.675|    99.07%|   0:00:00.0| 1613.8M|   WC_VIEW|  default| out[146]                                           |
[03/06 23:42:12    335] |  -0.961|   -0.961|-138.013|-1374.538|    99.07%|   0:00:00.0| 1613.8M|   WC_VIEW|  default| out[148]                                           |
[03/06 23:42:13    335] |  -0.954|   -0.954|-137.882|-1374.407|    99.07%|   0:00:01.0| 1613.8M|   WC_VIEW|  default| out[148]                                           |
[03/06 23:42:13    336] |  -0.951|   -0.951|-137.661|-1374.186|    99.07%|   0:00:00.0| 1632.9M|   WC_VIEW|  default| out[141]                                           |
[03/06 23:42:14    336] |  -0.952|   -0.952|-137.580|-1374.105|    99.07%|   0:00:01.0| 1632.9M|   WC_VIEW|  default| out[141]                                           |
[03/06 23:42:14    337] |  -0.950|   -0.950|-137.556|-1374.080|    99.07%|   0:00:00.0| 1632.9M|   WC_VIEW|  default| out[143]                                           |
[03/06 23:42:14    337] |  -0.950|   -0.950|-137.526|-1374.051|    99.07%|   0:00:00.0| 1632.9M|   WC_VIEW|  default| out[143]                                           |
[03/06 23:42:17    339] |  -0.951|   -0.951|-137.473|-1373.997|    99.07%|   0:00:03.0| 1632.9M|   WC_VIEW|  default| out[143]                                           |
[03/06 23:42:17    340] |  -0.949|   -0.949|-137.473|-1373.998|    99.07%|   0:00:00.0| 1632.9M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:18    340] |  -0.943|   -0.943|-137.411|-1373.935|    99.07%|   0:00:01.0| 1632.9M|   WC_VIEW|  default| out[151]                                           |
[03/06 23:42:19    342] |  -0.942|   -0.942|-137.296|-1373.820|    99.07%|   0:00:01.0| 1632.9M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:20    342] |  -0.942|   -0.942|-137.254|-1373.779|    99.07%|   0:00:01.0| 1594.7M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:20    342] |  -0.942|   -0.942|-137.208|-1373.733|    99.07%|   0:00:00.0| 1594.7M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:20    343] |  -0.943|   -0.943|-137.196|-1373.720|    99.07%|   0:00:00.0| 1613.8M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:21    344] |  -0.944|   -0.944|-137.190|-1373.715|    99.07%|   0:00:01.0| 1613.8M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:22    345] |  -0.945|   -0.945|-137.145|-1373.669|    99.07%|   0:00:01.0| 1613.8M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:23    345] |  -0.947|   -0.947|-137.111|-1373.636|    99.07%|   0:00:01.0| 1613.8M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:23    346] |  -0.947|   -0.947|-137.111|-1373.636|    99.07%|   0:00:00.0| 1613.8M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:42:23    346] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:23    346] 
[03/06 23:42:23    346] *** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:11.0 mem=1613.8M) ***
[03/06 23:42:23    346] 
[03/06 23:42:23    346] *** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:01:30 mem=1613.8M) ***
[03/06 23:42:23    346] ** GigaOpt Optimizer WNS Slack -0.947 TNS Slack -1373.636 Density 99.07
[03/06 23:42:24    347] *** Starting refinePlace (0:05:47 mem=1629.8M) ***
[03/06 23:42:24    347] Total net bbox length = 1.073e+06 (4.930e+05 5.798e+05) (ext = 2.855e+04)
[03/06 23:42:24    347] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:42:24    347] default core: bins with density >  0.75 =  100 % ( 1225 / 1225 )
[03/06 23:42:24    347] Density distribution unevenness ratio = 0.377%
[03/06 23:42:24    347] RPlace IncrNP: Rollback Lev = -3
[03/06 23:42:24    347] RPlace: Density =1.123333, incremental np is triggered.
[03/06 23:42:24    347] nrCritNet: 1.99% ( 1045 / 52411 ) cutoffSlk: -553.8ps stdDelay: 14.2ps
[03/06 23:42:32    353] Iteration 10: Total net bbox = 9.802e+05 (4.61e+05 5.19e+05)
[03/06 23:42:32    354]               Est.  stn bbox = 1.218e+06 (5.78e+05 6.41e+05)
[03/06 23:42:32    354]               cpu = 0:00:06.1 real = 0:00:06.0 mem = 1674.3M
[03/06 23:42:40    361] Iteration 11: Total net bbox = 9.812e+05 (4.59e+05 5.23e+05)
[03/06 23:42:40    361]               Est.  stn bbox = 1.217e+06 (5.74e+05 6.44e+05)
[03/06 23:42:40    361]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 1681.0M
[03/06 23:42:44    366] Iteration 12: Total net bbox = 9.838e+05 (4.60e+05 5.24e+05)
[03/06 23:42:44    366]               Est.  stn bbox = 1.220e+06 (5.75e+05 6.45e+05)
[03/06 23:42:44    366]               cpu = 0:00:04.6 real = 0:00:04.0 mem = 1690.6M
[03/06 23:42:44    366] default core: bins with density >  0.75 = 99.6 % ( 1220 / 1225 )
[03/06 23:42:44    366] Density distribution unevenness ratio = 2.523%
[03/06 23:42:44    366] RPlace postIncrNP: Density = 1.123333 -> 1.142222.
[03/06 23:42:44    366] RPlace postIncrNP Info: Density distribution changes:
[03/06 23:42:44    366] [1.10+      ] :	 2 (0.16%) -> 49 (4.00%)
[03/06 23:42:44    366] [1.05 - 1.10] :	 9 (0.73%) -> 151 (12.33%)
[03/06 23:42:44    366] [1.00 - 1.05] :	 29 (2.37%) -> 342 (27.92%)
[03/06 23:42:44    366] [0.95 - 1.00] :	 1184 (96.65%) -> 371 (30.29%)
[03/06 23:42:44    366] [0.90 - 0.95] :	 1 (0.08%) -> 218 (17.80%)
[03/06 23:42:44    366] [0.85 - 0.90] :	 0 (0.00%) -> 54 (4.41%)
[03/06 23:42:44    366] [0.80 - 0.85] :	 0 (0.00%) -> 20 (1.63%)
[03/06 23:42:44    366] [CPU] RefinePlace/IncrNP (cpu=0:00:19.8, real=0:00:20.0, mem=1698.6MB) @(0:05:47 - 0:06:07).
[03/06 23:42:44    366] Move report: incrNP moves 92511 insts, mean move: 3.42 um, max move: 110.40 um
[03/06 23:42:44    366] 	Max move on inst (U31500): (11.60, 163.00) --> (19.40, 265.60)
[03/06 23:42:44    366] Move report: Timing Driven Placement moves 92511 insts, mean move: 3.42 um, max move: 110.40 um
[03/06 23:42:44    366] 	Max move on inst (U31500): (11.60, 163.00) --> (19.40, 265.60)
[03/06 23:42:44    366] 	Runtime: CPU: 0:00:19.8 REAL: 0:00:20.0 MEM: 1698.6MB
[03/06 23:42:44    366] Starting refinePlace ...
[03/06 23:42:44    366] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/06 23:42:44    366] Type 'man IMPSP-2002' for more detail.
[03/06 23:42:45    366] Total net bbox length = 1.007e+06 (4.796e+05 5.274e+05) (ext = 2.909e+04)
[03/06 23:42:45    366] Runtime: CPU: 0:00:19.9 REAL: 0:00:20.0 MEM: 1698.6MB
[03/06 23:42:45    366] [CPU] RefinePlace/total (cpu=0:00:19.9, real=0:00:20.0, mem=1698.6MB) @(0:05:47 - 0:06:07).
[03/06 23:42:45    366] *** Finished refinePlace (0:06:07 mem=1698.6M) ***
[03/06 23:42:45    367] Finished re-routing un-routed nets (0:00:00.1 1698.6M)
[03/06 23:42:45    367] 
[03/06 23:42:46    368] 
[03/06 23:42:46    368] Density : 0.9923
[03/06 23:42:46    368] Max route overflow : 0.0000
[03/06 23:42:46    368] 
[03/06 23:42:46    368] 
[03/06 23:42:46    368] *** Finish Physical Update (cpu=0:00:21.8 real=0:00:23.0 mem=1698.6M) ***
[03/06 23:42:47    369] ** GigaOpt Optimizer WNS Slack -0.947 TNS Slack -1366.126 Density 99.23
[03/06 23:42:47    369] Skipped Place ECO bump recovery (WNS opt)
[03/06 23:42:47    369] Optimizer WNS Pass 1
[03/06 23:42:47    369] Active Path Group: reg2reg  
[03/06 23:42:47    369] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:47    369] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:42:47    369] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:42:47    369] |  -0.558|   -0.947|-1229.843|-1366.126|    99.23%|   0:00:00.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:47    369] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:50    372] |  -0.553|   -0.947|-1227.546|-1363.830|    99.23%|   0:00:03.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:42:50    372] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:42:52    374] |  -0.553|   -0.947|-1227.168|-1363.451|    99.23%|   0:00:02.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:42:52    374] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:42:52    374] |  -0.547|   -0.947|-1226.997|-1363.280|    99.23%|   0:00:00.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:52    374] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:42:54    376] |  -0.542|   -0.947|-1226.279|-1362.563|    99.23%|   0:00:02.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:42:54    376] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:42:55    377] |  -0.537|   -0.947|-1226.065|-1362.348|    99.23%|   0:00:01.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:42:55    377] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/06 23:43:00    382] |  -0.536|   -0.947|-1225.853|-1362.137|    99.23%|   0:00:05.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:00    382] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:43:03    385] |  -0.535|   -0.947|-1224.509|-1360.792|    99.23%|   0:00:03.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:03    385] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:43:07    389] |  -0.535|   -0.947|-1224.408|-1360.691|    99.23%|   0:00:04.0| 1698.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:07    389] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:43:16    397] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:25    407] skewClock has sized FE_USKC5514_CTS_708 (CKBD6)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5550_CTS_556 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5551_CTS_548 (CKBD2)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5552_CTS_578 (CKBD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5553_CTS_578 (CKBD6)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5554_CTS_635 (BUFFD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5555_CTS_627 (BUFFD12)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5556_CTS_542 (CKBD16)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5557_CTS_702 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5558_CTS_702 (BUFFD12)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5559_CTS_701 (BUFFD12)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5560_CTS_623 (BUFFD12)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5561_CTS_547 (BUFFD12)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5562_CTS_547 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5563_CTS_547 (BUFFD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5564_CTS_547 (CKBD16)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5565_CTS_552 (BUFFD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5566_CTS_552 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5567_CTS_552 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5568_CTS_552 (CKBD16)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5569_CTS_704 (CKBD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5570_CTS_704 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5571_CTS_704 (CKBD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5572_CTS_704 (BUFFD6)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5573_CTS_704 (CKBD16)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5574_CTS_706 (CKBD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5575_CTS_706 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5576_CTS_706 (CKBD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5577_CTS_706 (BUFFD12)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5578_CTS_625 (CKBD8)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5579_CTS_625 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5580_CTS_625 (BUFFD4)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5581_CTS_625 (BUFFD12)
[03/06 23:43:25    407] skewClock has inserted FE_USKC5582_CTS_694 (BUFFD8)
[03/06 23:43:25    407] skewClock sized 1 and inserted 33 insts
[03/06 23:43:26    408] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:26    408] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:43:26    408] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:27    409] |  -0.434|   -0.966|-1156.094|-1301.027|    99.23%|   0:00:20.0| 1642.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:27    409] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:43:30    412] |  -0.434|   -0.966|-1156.033|-1300.965|    99.23%|   0:00:03.0| 1642.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:30    412] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:43:30    412] |  -0.434|   -0.966|-1156.011|-1300.944|    99.23%|   0:00:00.0| 1642.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:30    412] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/06 23:43:30    412] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:39    421] skewClock has sized FE_USKC5518_CTS_635 (CKBD12)
[03/06 23:43:39    421] skewClock has sized FE_USKC5553_CTS_578 (CKBD3)
[03/06 23:43:39    421] skewClock has sized CTS_ccl_BUF_clk_G0_L3_14 (BUFFD8)
[03/06 23:43:39    421] skewClock has sized FE_USKC5552_CTS_578 (CKBD6)
[03/06 23:43:39    421] skewClock has sized FE_USKC5501_CTS_635 (CKBD3)
[03/06 23:43:39    421] skewClock has sized FE_USKC5505_CTS_578 (CKBD3)
[03/06 23:43:39    421] skewClock has sized CTS_ccl_BUF_clk_G0_L4_1 (CKBD3)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5583_CTS_548 (CKBD2)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5584_CTS_620 (BUFFD4)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5585_CTS_707 (BUFFD1)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5586_CTS_558 (CKBD2)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5587_CTS_547 (BUFFD12)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5588_CTS_547 (BUFFD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5589_CTS_547 (BUFFD4)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5590_CTS_547 (BUFFD12)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5591_CTS_552 (BUFFD12)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5592_CTS_552 (BUFFD4)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5593_CTS_552 (BUFFD4)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5594_CTS_552 (BUFFD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5595_CTS_552 (CKBD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5596_CTS_706 (BUFFD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5597_CTS_706 (CKBD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5598_CTS_706 (BUFFD4)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5599_CTS_706 (BUFFD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5600_CTS_706 (BUFFD4)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5601_CTS_694 (BUFFD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5602_CTS_694 (CKBD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5603_CTS_694 (BUFFD4)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5604_CTS_694 (CKBD16)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5605_CTS_563 (BUFFD8)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5606_CTS_563 (BUFFD2)
[03/06 23:43:39    421] skewClock has inserted FE_USKC5607_CTS_563 (BUFFD4)
[03/06 23:43:39    421] skewClock sized 7 and inserted 25 insts
[03/06 23:43:40    422] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:40    422] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:43:40    422] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:42    424] |  -0.418|   -1.097|-1108.247|-1258.191|    99.22%|   0:00:12.0| 1653.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:43:42    424] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_127_/E                            |
[03/06 23:43:43    425] |  -0.417|   -1.097|-1107.119|-1257.063|    99.22%|   0:00:01.0| 1653.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:43    425] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/06 23:43:44    426] |  -0.417|   -1.097|-1105.017|-1254.961|    99.22%|   0:00:01.0| 1653.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:44    426] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/06 23:43:45    427] |  -0.417|   -1.097|-1102.797|-1252.741|    99.22%|   0:00:01.0| 1653.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:45    427] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/06 23:43:45    427] |  -0.417|   -1.097|-1102.797|-1252.741|    99.22%|   0:00:00.0| 1653.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:43:45    427] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/06 23:43:45    427] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:45    427] 
[03/06 23:43:45    427] *** Finish Core Optimize Step (cpu=0:00:58.4 real=0:00:58.0 mem=1653.8M) ***
[03/06 23:43:45    427] Active Path Group: default 
[03/06 23:43:46    428] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:46    428] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:43:46    428] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:46    428] |  -1.097|   -1.097|-149.944|-1252.741|    99.22%|   0:00:01.0| 1653.8M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:43:46    428] |  -1.070|   -1.070|-149.854|-1252.651|    99.22%|   0:00:00.0| 1653.8M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:43:46    428] |  -1.070|   -1.070|-149.854|-1252.650|    99.22%|   0:00:00.0| 1653.8M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:43:46    428] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:43:46    428] 
[03/06 23:43:46    428] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1653.8M) ***
[03/06 23:43:47    429] 
[03/06 23:43:47    429] *** Finished Optimize Step Cumulative (cpu=0:00:59.5 real=0:01:00.0 mem=1653.8M) ***
[03/06 23:43:47    429] ** GigaOpt Optimizer WNS Slack -1.070 TNS Slack -1252.650 Density 99.22
[03/06 23:43:47    429] *** Starting refinePlace (0:07:09 mem=1653.8M) ***
[03/06 23:43:47    429] Total net bbox length = 1.013e+06 (4.807e+05 5.320e+05) (ext = 2.910e+04)
[03/06 23:43:47    429] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:43:47    429] default core: bins with density >  0.75 = 99.6 % ( 1220 / 1225 )
[03/06 23:43:47    429] Density distribution unevenness ratio = 2.529%
[03/06 23:43:47    429] RPlace IncrNP: Rollback Lev = -3
[03/06 23:43:47    429] RPlace: Density =1.142222, incremental np is triggered.
[03/06 23:43:47    429] nrCritNet: 1.99% ( 1046 / 52460 ) cutoffSlk: -425.6ps stdDelay: 14.2ps
[03/06 23:44:06    449] default core: bins with density >  0.75 = 99.4 % ( 1218 / 1225 )
[03/06 23:44:06    449] Density distribution unevenness ratio = 2.898%
[03/06 23:44:06    449] RPlace postIncrNP: Density = 1.142222 -> 1.185556.
[03/06 23:44:06    449] RPlace postIncrNP Info: Density distribution changes:
[03/06 23:44:06    449] [1.10+      ] :	 49 (4.00%) -> 86 (7.02%)
[03/06 23:44:06    449] [1.05 - 1.10] :	 158 (12.90%) -> 160 (13.06%)
[03/06 23:44:06    449] [1.00 - 1.05] :	 341 (27.84%) -> 305 (24.90%)
[03/06 23:44:06    449] [0.95 - 1.00] :	 369 (30.12%) -> 320 (26.12%)
[03/06 23:44:06    449] [0.90 - 0.95] :	 216 (17.63%) -> 230 (18.78%)
[03/06 23:44:06    449] [0.85 - 0.90] :	 52 (4.24%) -> 81 (6.61%)
[03/06 23:44:06    449] [0.80 - 0.85] :	 20 (1.63%) -> 23 (1.88%)
[03/06 23:44:06    449] [CPU] RefinePlace/IncrNP (cpu=0:00:19.6, real=0:00:19.0, mem=1736.6MB) @(0:07:10 - 0:07:29).
[03/06 23:44:06    449] Move report: incrNP moves 88567 insts, mean move: 2.16 um, max move: 54.00 um
[03/06 23:44:06    449] 	Max move on inst (U12324): (414.80, 607.60) --> (362.60, 605.80)
[03/06 23:44:06    449] Move report: Timing Driven Placement moves 88567 insts, mean move: 2.16 um, max move: 54.00 um
[03/06 23:44:06    449] 	Max move on inst (U12324): (414.80, 607.60) --> (362.60, 605.80)
[03/06 23:44:06    449] 	Runtime: CPU: 0:00:19.6 REAL: 0:00:19.0 MEM: 1736.6MB
[03/06 23:44:06    449] Starting refinePlace ...
[03/06 23:44:06    449] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/06 23:44:06    449] Type 'man IMPSP-2002' for more detail.
[03/06 23:44:06    449] Total net bbox length = 9.933e+05 (4.729e+05 5.204e+05) (ext = 2.930e+04)
[03/06 23:44:06    449] Runtime: CPU: 0:00:19.7 REAL: 0:00:19.0 MEM: 1736.6MB
[03/06 23:44:06    449] [CPU] RefinePlace/total (cpu=0:00:19.7, real=0:00:19.0, mem=1736.6MB) @(0:07:09 - 0:07:29).
[03/06 23:44:06    449] *** Finished refinePlace (0:07:29 mem=1736.6M) ***
[03/06 23:44:07    449] Finished re-routing un-routed nets (0:00:00.1 1736.6M)
[03/06 23:44:07    449] 
[03/06 23:44:08    450] 
[03/06 23:44:08    450] Density : 0.9930
[03/06 23:44:08    450] Max route overflow : 0.0000
[03/06 23:44:08    450] 
[03/06 23:44:08    450] 
[03/06 23:44:08    450] *** Finish Physical Update (cpu=0:00:21.8 real=0:00:21.0 mem=1736.6M) ***
[03/06 23:44:09    451] ** GigaOpt Optimizer WNS Slack -1.070 TNS Slack -1254.569 Density 99.30
[03/06 23:44:09    451] Skipped Place ECO bump recovery (WNS opt)
[03/06 23:44:09    451] Optimizer WNS Pass 2
[03/06 23:44:09    451] Active Path Group: reg2reg  
[03/06 23:44:09    451] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:09    451] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:44:09    451] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:09    451] |  -0.428|   -1.070|-1104.988|-1254.569|    99.30%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:44:09    451] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/06 23:44:14    457] |  -0.428|   -1.070|-1103.542|-1253.123|    99.30%|   0:00:05.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:44:14    457] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/06 23:44:20    463] |  -0.428|   -1.070|-1103.231|-1252.812|    99.30%|   0:00:06.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:44:20    463] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/06 23:44:21    463] |  -0.428|   -1.070|-1103.232|-1252.812|    99.30%|   0:00:01.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:44:21    463] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/06 23:44:21    463] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:21    463] 
[03/06 23:44:21    463] *** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=1729.4M) ***
[03/06 23:44:21    463] Active Path Group: default 
[03/06 23:44:21    463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:21    463] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:44:21    463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:21    463] |  -1.070|   -1.070|-149.581|-1252.812|    99.30%|   0:00:00.0| 1729.4M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:44:22    464] |  -1.070|   -1.070|-149.581|-1252.812|    99.30%|   0:00:01.0| 1729.4M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:44:22    464] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:22    464] 
[03/06 23:44:22    464] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1729.4M) ***
[03/06 23:44:22    464] 
[03/06 23:44:22    464] *** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:13.0 mem=1729.4M) ***
[03/06 23:44:22    464] ** GigaOpt Optimizer WNS Slack -1.070 TNS Slack -1252.812 Density 99.30
[03/06 23:44:22    464] *** Starting refinePlace (0:07:45 mem=1729.4M) ***
[03/06 23:44:22    464] Total net bbox length = 9.969e+05 (4.729e+05 5.240e+05) (ext = 2.930e+04)
[03/06 23:44:22    464] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:44:22    464] default core: bins with density >  0.75 = 99.4 % ( 1218 / 1225 )
[03/06 23:44:22    464] Density distribution unevenness ratio = 2.898%
[03/06 23:44:22    464] RPlace IncrNP: Rollback Lev = -3
[03/06 23:44:22    464] RPlace: Density =1.185556, incremental np is triggered.
[03/06 23:44:22    465] nrCritNet: 2.00% ( 1049 / 52457 ) cutoffSlk: -427.8ps stdDelay: 14.2ps
[03/06 23:44:39    481] default core: bins with density >  0.75 = 99.6 % ( 1220 / 1225 )
[03/06 23:44:39    481] Density distribution unevenness ratio = 2.470%
[03/06 23:44:39    481] RPlace postIncrNP: Density = 1.185556 -> 1.150000.
[03/06 23:44:39    481] RPlace postIncrNP Info: Density distribution changes:
[03/06 23:44:39    481] [1.10+      ] :	 86 (7.02%) -> 44 (3.59%)
[03/06 23:44:39    481] [1.05 - 1.10] :	 160 (13.06%) -> 163 (13.31%)
[03/06 23:44:39    481] [1.00 - 1.05] :	 306 (24.98%) -> 324 (26.45%)
[03/06 23:44:39    481] [0.95 - 1.00] :	 318 (25.96%) -> 373 (30.45%)
[03/06 23:44:39    481] [0.90 - 0.95] :	 231 (18.86%) -> 246 (20.08%)
[03/06 23:44:39    481] [0.85 - 0.90] :	 81 (6.61%) -> 53 (4.33%)
[03/06 23:44:39    481] [0.80 - 0.85] :	 23 (1.88%) -> 15 (1.22%)
[03/06 23:44:39    481] [CPU] RefinePlace/IncrNP (cpu=0:00:17.0, real=0:00:17.0, mem=1743.3MB) @(0:07:45 - 0:08:02).
[03/06 23:44:39    481] Move report: incrNP moves 83135 insts, mean move: 1.51 um, max move: 31.20 um
[03/06 23:44:39    481] 	Max move on inst (U15009): (22.20, 384.40) --> (22.80, 353.80)
[03/06 23:44:39    481] Move report: Timing Driven Placement moves 83135 insts, mean move: 1.51 um, max move: 31.20 um
[03/06 23:44:39    481] 	Max move on inst (U15009): (22.20, 384.40) --> (22.80, 353.80)
[03/06 23:44:39    481] 	Runtime: CPU: 0:00:17.1 REAL: 0:00:17.0 MEM: 1743.3MB
[03/06 23:44:39    481] Starting refinePlace ...
[03/06 23:44:39    481] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/06 23:44:39    481] Type 'man IMPSP-2002' for more detail.
[03/06 23:44:39    481] Total net bbox length = 9.930e+05 (4.731e+05 5.199e+05) (ext = 2.940e+04)
[03/06 23:44:39    481] Runtime: CPU: 0:00:17.1 REAL: 0:00:17.0 MEM: 1743.3MB
[03/06 23:44:39    481] [CPU] RefinePlace/total (cpu=0:00:17.1, real=0:00:17.0, mem=1743.3MB) @(0:07:45 - 0:08:02).
[03/06 23:44:39    481] *** Finished refinePlace (0:08:02 mem=1743.3M) ***
[03/06 23:44:39    482] Finished re-routing un-routed nets (0:00:00.0 1743.3M)
[03/06 23:44:39    482] 
[03/06 23:44:40    482] 
[03/06 23:44:40    482] Density : 0.9930
[03/06 23:44:40    482] Max route overflow : 0.0000
[03/06 23:44:40    482] 
[03/06 23:44:40    482] 
[03/06 23:44:40    482] *** Finish Physical Update (cpu=0:00:18.5 real=0:00:18.0 mem=1743.3M) ***
[03/06 23:44:40    483] ** GigaOpt Optimizer WNS Slack -1.070 TNS Slack -1249.554 Density 99.30
[03/06 23:44:41    483] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:44:41    483] Layer 3 has 331 constrained nets 
[03/06 23:44:41    483] Layer 7 has 768 constrained nets 
[03/06 23:44:41    483] **** End NDR-Layer Usage Statistics ****
[03/06 23:44:41    483] 
[03/06 23:44:41    483] *** Finish post-CTS Setup Fixing (cpu=0:03:48 real=0:03:49 mem=1743.3M) ***
[03/06 23:44:41    483] 
[03/06 23:44:41    483] End: GigaOpt Optimization in WNS mode
[03/06 23:44:41    483] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:44:41    483] optDesignOneStep: Leakage Power Flow
[03/06 23:44:41    483] **INFO: Num dontuse cells 97, Num usable cells 750
[03/06 23:44:41    483] Begin: GigaOpt Optimization in TNS mode
[03/06 23:44:41    483] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:44:41    483] Info: 331 clock nets excluded from IPO operation.
[03/06 23:44:41    483] PhyDesignGrid: maxLocalDensity 0.95
[03/06 23:44:41    483] #spOpts: N=65 
[03/06 23:44:44    487] *info: 331 clock nets excluded
[03/06 23:44:44    487] *info: 2 special nets excluded.
[03/06 23:44:44    487] *info: 33 no-driver nets excluded.
[03/06 23:44:44    487] *info: 179 nets with fixed/cover wires excluded.
[03/06 23:44:45    488] ** GigaOpt Optimizer WNS Slack -1.070 TNS Slack -1249.554 Density 99.30
[03/06 23:44:45    488] Optimizer TNS Opt
[03/06 23:44:45    488] Active Path Group: reg2reg  
[03/06 23:44:46    488] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:46    488] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:44:46    488] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:44:46    488] |  -0.427|   -1.070|-1100.032|-1249.554|    99.30%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:44:46    488] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/06 23:44:52    495] |  -0.428|   -1.070|-1099.847|-1249.369|    99.30%|   0:00:06.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:44:52    495] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/06 23:45:03    505] |  -0.428|   -1.070|-1089.722|-1239.243|    99.30%|   0:00:11.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:45:03    505] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/06 23:45:03    505] |  -0.428|   -1.070|-1089.704|-1239.225|    99.30%|   0:00:00.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:45:03    505] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/06 23:45:10    513] |  -0.428|   -1.070|-1079.150|-1228.672|    99.29%|   0:00:07.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:45:10    513] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/06 23:45:11    513] |  -0.428|   -1.070|-1078.958|-1228.479|    99.29%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:45:11    513] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/06 23:45:12    514] |  -0.428|   -1.070|-1078.917|-1228.439|    99.29%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:45:12    514] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/06 23:45:12    515] |  -0.428|   -1.070|-1075.680|-1225.201|    99.29%|   0:00:00.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:45:12    515] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/06 23:45:14    517] |  -0.428|   -1.070|-1075.664|-1225.185|    99.29%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:45:14    517] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/06 23:45:20    522] |  -0.428|   -1.070|-1074.230|-1223.752|    99.29%|   0:00:06.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:45:20    522] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_77_/E                             |
[03/06 23:45:21    523] |  -0.428|   -1.070|-1069.838|-1219.360|    99.29%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:45:21    523] |        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
[03/06 23:45:22    525] |  -0.428|   -1.070|-1067.162|-1216.684|    99.28%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:45:22    525] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/06 23:45:22    525] |  -0.428|   -1.070|-1066.938|-1216.459|    99.27%|   0:00:00.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:45:22    525] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/06 23:45:23    525] |  -0.428|   -1.070|-1066.855|-1216.376|    99.27%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:45:23    525] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/06 23:45:26    529] |  -0.428|   -1.070|-1056.887|-1206.409|    99.26%|   0:00:03.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/06 23:45:26    529] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_127_/E                            |
[03/06 23:45:26    529] |  -0.428|   -1.070|-1056.846|-1206.368|    99.26%|   0:00:00.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/06 23:45:26    529] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_127_/E                            |
[03/06 23:45:29    531] |  -0.428|   -1.070|-1047.037|-1196.558|    99.25%|   0:00:03.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:45:29    531] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/06 23:45:29    531] |  -0.428|   -1.070|-1046.978|-1196.500|    99.25%|   0:00:00.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:45:29    531] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/06 23:45:32    535] |  -0.428|   -1.070|-1036.845|-1186.366|    99.25%|   0:00:03.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:45:32    535] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/06 23:45:34    537] |  -0.428|   -1.070|-1025.900|-1175.422|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
[03/06 23:45:34    537] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_104_/E                            |
[03/06 23:45:36    539] |  -0.428|   -1.070|-1024.470|-1173.992|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
[03/06 23:45:36    539] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_78_/E                             |
[03/06 23:45:41    543] |  -0.428|   -1.070|-1022.793|-1172.314|    99.25%|   0:00:05.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:45:41    543] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_21_/E                             |
[03/06 23:45:43    546] |  -0.428|   -1.070|-1017.206|-1166.727|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:45:43    546] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_21_/E                             |
[03/06 23:45:46    549] |  -0.428|   -1.070|-1016.867|-1166.388|    99.25%|   0:00:03.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/06 23:45:46    549] |        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_63_/E                           |
[03/06 23:45:49    551] |  -0.428|   -1.070|-1014.857|-1164.379|    99.25%|   0:00:03.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
[03/06 23:45:49    551] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_45_/E                             |
[03/06 23:45:50    553] |  -0.428|   -1.070|-1009.591|-1159.113|    99.25%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:45:50    553] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/06 23:45:52    554] |  -0.428|   -1.070|-1002.566|-1152.087|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/06 23:45:52    554] |        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_124_/E                          |
[03/06 23:45:57    560] |  -0.428|   -1.070|-1000.806|-1150.328|    99.25%|   0:00:05.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
[03/06 23:45:57    560] |        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_28_/E                           |
[03/06 23:46:00    563] |  -0.428|   -1.070|-1000.704|-1150.225|    99.25%|   0:00:03.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:46:00    563] |        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
[03/06 23:46:04    566] |  -0.428|   -1.070|-1000.688|-1150.209|    99.25%|   0:00:04.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:46:04    566] |        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_7_/E                            |
[03/06 23:46:06    568] |  -0.428|   -1.070| -999.177|-1148.698|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:46:06    568] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/06 23:46:06    569] |  -0.428|   -1.070| -998.103|-1147.625|    99.25%|   0:00:00.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:46:06    569] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/06 23:46:07    569] |  -0.428|   -1.070| -998.083|-1147.605|    99.25%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:46:07    569] |        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
[03/06 23:46:09    571] |  -0.428|   -1.070| -998.064|-1147.586|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:46:09    571] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/06 23:46:11    574] |  -0.428|   -1.070| -997.907|-1147.428|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:46:11    574] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/06 23:46:12    574] |  -0.428|   -1.070| -997.531|-1147.053|    99.25%|   0:00:01.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/06 23:46:12    574] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_85_/E                             |
[03/06 23:46:14    577] |  -0.428|   -1.070| -997.298|-1146.820|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:46:14    577] |        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/06 23:46:20    582] |  -0.428|   -1.070| -997.361|-1146.883|    99.25%|   0:00:06.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:46:20    582] |        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_40_/D                             |
[03/06 23:46:24    586] |  -0.428|   -1.070| -997.240|-1146.762|    99.25%|   0:00:04.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:46:24    586] |        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
[03/06 23:46:26    589] |  -0.428|   -1.070| -997.202|-1146.724|    99.25%|   0:00:02.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:46:26    589] |        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
[03/06 23:46:29    591] |  -0.428|   -1.070| -997.202|-1146.876|    99.25%|   0:00:03.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:46:29    591] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/06 23:46:29    591] |  -0.427|   -1.070| -997.202|-1146.876|    99.25%|   0:00:00.0| 1640.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:46:29    591] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/06 23:46:29    591] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:46:29    591] 
[03/06 23:46:29    591] *** Finish Core Optimize Step (cpu=0:01:43 real=0:01:44 mem=1640.6M) ***
[03/06 23:46:29    591] 
[03/06 23:46:29    591] *** Finished Optimize Step Cumulative (cpu=0:01:43 real=0:01:44 mem=1640.6M) ***
[03/06 23:46:29    591] ** GigaOpt Optimizer WNS Slack -1.070 TNS Slack -1146.876 Density 99.25
[03/06 23:46:29    592] *** Starting refinePlace (0:09:52 mem=1656.6M) ***
[03/06 23:46:29    592] Total net bbox length = 9.961e+05 (4.729e+05 5.232e+05) (ext = 2.941e+04)
[03/06 23:46:29    592] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:46:29    592] default core: bins with density >  0.75 = 99.6 % ( 1220 / 1225 )
[03/06 23:46:29    592] Density distribution unevenness ratio = 2.479%
[03/06 23:46:29    592] RPlace IncrNP: Rollback Lev = -3
[03/06 23:46:29    592] RPlace: Density =1.150000, incremental np is triggered.
[03/06 23:46:30    592] nrCritNet: 1.99% ( 1045 / 52440 ) cutoffSlk: -427.7ps stdDelay: 14.2ps
[03/06 23:46:45    607] default core: bins with density >  0.75 = 99.6 % ( 1220 / 1225 )
[03/06 23:46:45    607] Density distribution unevenness ratio = 2.070%
[03/06 23:46:45    607] RPlace postIncrNP: Density = 1.150000 -> 1.140000.
[03/06 23:46:45    607] RPlace postIncrNP Info: Density distribution changes:
[03/06 23:46:45    607] [1.10+      ] :	 44 (3.59%) -> 22 (1.80%)
[03/06 23:46:45    607] [1.05 - 1.10] :	 163 (13.31%) -> 137 (11.18%)
[03/06 23:46:45    607] [1.00 - 1.05] :	 322 (26.29%) -> 350 (28.57%)
[03/06 23:46:45    607] [0.95 - 1.00] :	 372 (30.37%) -> 444 (36.24%)
[03/06 23:46:45    607] [0.90 - 0.95] :	 248 (20.24%) -> 226 (18.45%)
[03/06 23:46:45    607] [0.85 - 0.90] :	 54 (4.41%) -> 38 (3.10%)
[03/06 23:46:45    607] [0.80 - 0.85] :	 14 (1.14%) -> 3 (0.24%)
[03/06 23:46:45    607] [CPU] RefinePlace/IncrNP (cpu=0:00:15.4, real=0:00:16.0, mem=1733.0MB) @(0:09:52 - 0:10:08).
[03/06 23:46:45    607] Move report: incrNP moves 72388 insts, mean move: 0.91 um, max move: 22.40 um
[03/06 23:46:45    607] 	Max move on inst (FE_RC_46_0): (545.80, 148.60) --> (561.00, 141.40)
[03/06 23:46:45    607] Move report: Timing Driven Placement moves 72388 insts, mean move: 0.91 um, max move: 22.40 um
[03/06 23:46:45    607] 	Max move on inst (FE_RC_46_0): (545.80, 148.60) --> (561.00, 141.40)
[03/06 23:46:45    607] 	Runtime: CPU: 0:00:15.4 REAL: 0:00:16.0 MEM: 1733.0MB
[03/06 23:46:45    607] Starting refinePlace ...
[03/06 23:46:45    607] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/06 23:46:45    607] Type 'man IMPSP-2002' for more detail.
[03/06 23:46:45    607] Total net bbox length = 9.943e+05 (4.737e+05 5.206e+05) (ext = 2.941e+04)
[03/06 23:46:45    607] Runtime: CPU: 0:00:15.4 REAL: 0:00:16.0 MEM: 1733.0MB
[03/06 23:46:45    607] [CPU] RefinePlace/total (cpu=0:00:15.4, real=0:00:16.0, mem=1733.0MB) @(0:09:52 - 0:10:08).
[03/06 23:46:45    607] *** Finished refinePlace (0:10:08 mem=1733.0M) ***
[03/06 23:46:45    608] Finished re-routing un-routed nets (0:00:00.0 1733.0M)
[03/06 23:46:45    608] 
[03/06 23:46:45    608] 
[03/06 23:46:45    608] Density : 0.9925
[03/06 23:46:45    608] Max route overflow : 0.0000
[03/06 23:46:45    608] 
[03/06 23:46:45    608] 
[03/06 23:46:45    608] *** Finish Physical Update (cpu=0:00:16.7 real=0:00:16.0 mem=1733.0M) ***
[03/06 23:46:46    609] ** GigaOpt Optimizer WNS Slack -1.070 TNS Slack -1146.079 Density 99.25
[03/06 23:46:46    609] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:46:46    609] Layer 3 has 331 constrained nets 
[03/06 23:46:46    609] Layer 7 has 766 constrained nets 
[03/06 23:46:46    609] **** End NDR-Layer Usage Statistics ****
[03/06 23:46:46    609] 
[03/06 23:46:46    609] *** Finish post-CTS Setup Fixing (cpu=0:02:01 real=0:02:01 mem=1733.0M) ***
[03/06 23:46:46    609] 
[03/06 23:46:46    609] End: GigaOpt Optimization in TNS mode
[03/06 23:46:46    609] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:46:46    609] Info: 331 clock nets excluded from IPO operation.
[03/06 23:46:47    609] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/06 23:46:47    609] [PSP] Started earlyGlobalRoute kernel
[03/06 23:46:47    609] [PSP] Initial Peak syMemory usage = 1504.7 MB
[03/06 23:46:47    609] (I)       Reading DB...
[03/06 23:46:47    610] (I)       congestionReportName   : 
[03/06 23:46:47    610] (I)       buildTerm2TermWires    : 1
[03/06 23:46:47    610] (I)       doTrackAssignment      : 1
[03/06 23:46:47    610] (I)       dumpBookshelfFiles     : 0
[03/06 23:46:47    610] (I)       numThreads             : 1
[03/06 23:46:47    610] [NR-eagl] honorMsvRouteConstraint: false
[03/06 23:46:47    610] (I)       honorPin               : false
[03/06 23:46:47    610] (I)       honorPinGuide          : true
[03/06 23:46:47    610] (I)       honorPartition         : false
[03/06 23:46:47    610] (I)       allowPartitionCrossover: false
[03/06 23:46:47    610] (I)       honorSingleEntry       : true
[03/06 23:46:47    610] (I)       honorSingleEntryStrong : true
[03/06 23:46:47    610] (I)       handleViaSpacingRule   : false
[03/06 23:46:47    610] (I)       PDConstraint           : none
[03/06 23:46:47    610] (I)       expBetterNDRHandling   : false
[03/06 23:46:47    610] [NR-eagl] honorClockSpecNDR      : 0
[03/06 23:46:47    610] (I)       routingEffortLevel     : 3
[03/06 23:46:47    610] [NR-eagl] minRouteLayer          : 2
[03/06 23:46:47    610] [NR-eagl] maxRouteLayer          : 2147483647
[03/06 23:46:47    610] (I)       numRowsPerGCell        : 1
[03/06 23:46:47    610] (I)       speedUpLargeDesign     : 0
[03/06 23:46:47    610] (I)       speedUpBlkViolationClean: 0
[03/06 23:46:47    610] (I)       multiThreadingTA       : 0
[03/06 23:46:47    610] (I)       blockedPinEscape       : 1
[03/06 23:46:47    610] (I)       blkAwareLayerSwitching : 0
[03/06 23:46:47    610] (I)       betterClockWireModeling: 1
[03/06 23:46:47    610] (I)       punchThroughDistance   : 500.00
[03/06 23:46:47    610] (I)       scenicBound            : 1.15
[03/06 23:46:47    610] (I)       maxScenicToAvoidBlk    : 100.00
[03/06 23:46:47    610] (I)       source-to-sink ratio   : 0.00
[03/06 23:46:47    610] (I)       targetCongestionRatioH : 1.00
[03/06 23:46:47    610] (I)       targetCongestionRatioV : 1.00
[03/06 23:46:47    610] (I)       layerCongestionRatio   : 0.70
[03/06 23:46:47    610] (I)       m1CongestionRatio      : 0.10
[03/06 23:46:47    610] (I)       m2m3CongestionRatio    : 0.70
[03/06 23:46:47    610] (I)       localRouteEffort       : 1.00
[03/06 23:46:47    610] (I)       numSitesBlockedByOneVia: 8.00
[03/06 23:46:47    610] (I)       supplyScaleFactorH     : 1.00
[03/06 23:46:47    610] (I)       supplyScaleFactorV     : 1.00
[03/06 23:46:47    610] (I)       highlight3DOverflowFactor: 0.00
[03/06 23:46:47    610] (I)       doubleCutViaModelingRatio: 0.00
[03/06 23:46:47    610] (I)       blockTrack             : 
[03/06 23:46:47    610] (I)       readTROption           : true
[03/06 23:46:47    610] (I)       extraSpacingBothSide   : false
[03/06 23:46:47    610] [NR-eagl] numTracksPerClockWire  : 0
[03/06 23:46:47    610] (I)       routeSelectedNetsOnly  : false
[03/06 23:46:47    610] (I)       before initializing RouteDB syMemory usage = 1561.0 MB
[03/06 23:46:47    610] (I)       starting read tracks
[03/06 23:46:47    610] (I)       build grid graph
[03/06 23:46:47    610] (I)       build grid graph start
[03/06 23:46:47    610] [NR-eagl] Layer1 has no routable track
[03/06 23:46:47    610] [NR-eagl] Layer2 has single uniform track structure
[03/06 23:46:47    610] [NR-eagl] Layer3 has single uniform track structure
[03/06 23:46:47    610] [NR-eagl] Layer4 has single uniform track structure
[03/06 23:46:47    610] [NR-eagl] Layer5 has single uniform track structure
[03/06 23:46:47    610] [NR-eagl] Layer6 has single uniform track structure
[03/06 23:46:47    610] [NR-eagl] Layer7 has single uniform track structure
[03/06 23:46:47    610] [NR-eagl] Layer8 has single uniform track structure
[03/06 23:46:47    610] (I)       build grid graph end
[03/06 23:46:47    610] (I)       Layer1   numNetMinLayer=51345
[03/06 23:46:47    610] (I)       Layer2   numNetMinLayer=0
[03/06 23:46:47    610] (I)       Layer3   numNetMinLayer=331
[03/06 23:46:47    610] (I)       Layer4   numNetMinLayer=0
[03/06 23:46:47    610] (I)       Layer5   numNetMinLayer=0
[03/06 23:46:47    610] (I)       Layer6   numNetMinLayer=0
[03/06 23:46:47    610] (I)       Layer7   numNetMinLayer=764
[03/06 23:46:47    610] (I)       Layer8   numNetMinLayer=0
[03/06 23:46:47    610] (I)       numViaLayers=7
[03/06 23:46:47    610] (I)       end build via table
[03/06 23:46:47    610] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2792 numBumpBlks=0 numBoundaryFakeBlks=0
[03/06 23:46:47    610] [NR-eagl] numPreroutedNet = 179  numPreroutedWires = 27389
[03/06 23:46:47    610] (I)       readDataFromPlaceDB
[03/06 23:46:47    610] (I)       Read net information..
[03/06 23:46:47    610] [NR-eagl] Read numTotalNets=52440  numIgnoredNets=179
[03/06 23:46:47    610] (I)       Read testcase time = 0.020 seconds
[03/06 23:46:47    610] 
[03/06 23:46:47    610] (I)       totalPins=168343  totalGlobalPin=155969 (92.65%)
[03/06 23:46:47    610] (I)       Model blockage into capacity
[03/06 23:46:47    610] (I)       Read numBlocks=2792  numPreroutedWires=27389  numCapScreens=0
[03/06 23:46:47    610] (I)       blocked area on Layer1 : 0  (0.00%)
[03/06 23:46:47    610] (I)       blocked area on Layer2 : 50389260800  (3.09%)
[03/06 23:46:47    610] (I)       blocked area on Layer3 : 4345088000  (0.27%)
[03/06 23:46:47    610] (I)       blocked area on Layer4 : 35008230400  (2.15%)
[03/06 23:46:47    610] (I)       blocked area on Layer5 : 0  (0.00%)
[03/06 23:46:47    610] (I)       blocked area on Layer6 : 0  (0.00%)
[03/06 23:46:47    610] (I)       blocked area on Layer7 : 0  (0.00%)
[03/06 23:46:47    610] (I)       blocked area on Layer8 : 0  (0.00%)
[03/06 23:46:47    610] (I)       Modeling time = 0.050 seconds
[03/06 23:46:47    610] 
[03/06 23:46:47    610] (I)       Number of ignored nets = 179
[03/06 23:46:47    610] (I)       Number of fixed nets = 179.  Ignored: Yes
[03/06 23:46:47    610] (I)       Number of clock nets = 331.  Ignored: No
[03/06 23:46:47    610] (I)       Number of analog nets = 0.  Ignored: Yes
[03/06 23:46:47    610] (I)       Number of special nets = 0.  Ignored: Yes
[03/06 23:46:47    610] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/06 23:46:47    610] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/06 23:46:47    610] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/06 23:46:47    610] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/06 23:46:47    610] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/06 23:46:47    610] [NR-eagl] There are 152 clock nets ( 152 with NDR ).
[03/06 23:46:47    610] (I)       Before initializing earlyGlobalRoute syMemory usage = 1561.0 MB
[03/06 23:46:47    610] (I)       Layer1  viaCost=300.00
[03/06 23:46:47    610] (I)       Layer2  viaCost=100.00
[03/06 23:46:47    610] (I)       Layer3  viaCost=100.00
[03/06 23:46:47    610] (I)       Layer4  viaCost=100.00
[03/06 23:46:47    610] (I)       Layer5  viaCost=100.00
[03/06 23:46:47    610] (I)       Layer6  viaCost=200.00
[03/06 23:46:47    610] (I)       Layer7  viaCost=100.00
[03/06 23:46:47    610] (I)       ---------------------Grid Graph Info--------------------
[03/06 23:46:47    610] (I)       routing area        :  (0, 0) - (1277200, 1274800)
[03/06 23:46:47    610] (I)       core area           :  (20000, 20000) - (1257200, 1254800)
[03/06 23:46:47    610] (I)       Site Width          :   400  (dbu)
[03/06 23:46:47    610] (I)       Row Height          :  3600  (dbu)
[03/06 23:46:47    610] (I)       GCell Width         :  3600  (dbu)
[03/06 23:46:47    610] (I)       GCell Height        :  3600  (dbu)
[03/06 23:46:47    610] (I)       grid                :   355   354     8
[03/06 23:46:47    610] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/06 23:46:47    610] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/06 23:46:47    610] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/06 23:46:47    610] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/06 23:46:47    610] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/06 23:46:47    610] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/06 23:46:47    610] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/06 23:46:47    610] (I)       Total num of tracks :     0  3193  3186  3193  3186  3193   797   798
[03/06 23:46:47    610] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/06 23:46:47    610] (I)       --------------------------------------------------------
[03/06 23:46:47    610] 
[03/06 23:46:47    610] [NR-eagl] ============ Routing rule table ============
[03/06 23:46:47    610] [NR-eagl] Rule id 0. Nets 52085 
[03/06 23:46:47    610] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/06 23:46:47    610] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/06 23:46:47    610] [NR-eagl] Rule id 1. Nets 152 
[03/06 23:46:47    610] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/06 23:46:47    610] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/06 23:46:47    610] [NR-eagl] ========================================
[03/06 23:46:47    610] [NR-eagl] 
[03/06 23:46:47    610] (I)       After initializing earlyGlobalRoute syMemory usage = 1561.0 MB
[03/06 23:46:47    610] (I)       Loading and dumping file time : 0.51 seconds
[03/06 23:46:47    610] (I)       ============= Initialization =============
[03/06 23:46:47    610] (I)       total 2D Cap : 565427 = (282935 H, 282492 V)
[03/06 23:46:47    610] [NR-eagl] Layer group 1: route 764 net(s) in layer range [7, 8]
[03/06 23:46:47    610] (I)       ============  Phase 1a Route ============
[03/06 23:46:47    610] (I)       Phase 1a runs 0.01 seconds
[03/06 23:46:47    610] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/06 23:46:47    610] (I)       Usage: 62612 = (28315 H, 34297 V) = (10.01% H, 12.14% V) = (5.097e+04um H, 6.173e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1b Route ============
[03/06 23:46:47    610] (I)       Phase 1b runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 62703 = (28358 H, 34345 V) = (10.02% H, 12.16% V) = (5.104e+04um H, 6.182e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.13% V. EstWL: 1.128654e+05um
[03/06 23:46:47    610] (I)       ============  Phase 1c Route ============
[03/06 23:46:47    610] (I)       Level2 Grid: 71 x 71
[03/06 23:46:47    610] (I)       Phase 1c runs 0.01 seconds
[03/06 23:46:47    610] (I)       Usage: 62703 = (28358 H, 34345 V) = (10.02% H, 12.16% V) = (5.104e+04um H, 6.182e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1d Route ============
[03/06 23:46:47    610] (I)       Phase 1d runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 62705 = (28359 H, 34346 V) = (10.02% H, 12.16% V) = (5.105e+04um H, 6.182e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1e Route ============
[03/06 23:46:47    610] (I)       Phase 1e runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 62705 = (28359 H, 34346 V) = (10.02% H, 12.16% V) = (5.105e+04um H, 6.182e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.12% V. EstWL: 1.128690e+05um
[03/06 23:46:47    610] [NR-eagl] 
[03/06 23:46:47    610] (I)       dpBasedLA: time=0.01  totalOF=7369  totalVia=66909  totalWL=62702  total(Via+WL)=129611 
[03/06 23:46:47    610] (I)       total 2D Cap : 2234702 = (1126837 H, 1107865 V)
[03/06 23:46:47    610] [NR-eagl] Layer group 2: route 152 net(s) in layer range [3, 4]
[03/06 23:46:47    610] (I)       ============  Phase 1a Route ============
[03/06 23:46:47    610] (I)       Phase 1a runs 0.00 seconds
[03/06 23:46:47    610] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/06 23:46:47    610] (I)       Usage: 63325 = (28741 H, 34584 V) = (2.55% H, 3.12% V) = (5.173e+04um H, 6.225e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1b Route ============
[03/06 23:46:47    610] (I)       Phase 1b runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 63325 = (28741 H, 34584 V) = (2.55% H, 3.12% V) = (5.173e+04um H, 6.225e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.116000e+03um
[03/06 23:46:47    610] (I)       ============  Phase 1c Route ============
[03/06 23:46:47    610] (I)       Level2 Grid: 71 x 71
[03/06 23:46:47    610] (I)       Phase 1c runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 63325 = (28741 H, 34584 V) = (2.55% H, 3.12% V) = (5.173e+04um H, 6.225e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1d Route ============
[03/06 23:46:47    610] (I)       Phase 1d runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 63325 = (28741 H, 34584 V) = (2.55% H, 3.12% V) = (5.173e+04um H, 6.225e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1e Route ============
[03/06 23:46:47    610] (I)       Phase 1e runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 63325 = (28741 H, 34584 V) = (2.55% H, 3.12% V) = (5.173e+04um H, 6.225e+04um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.116000e+03um
[03/06 23:46:47    610] [NR-eagl] 
[03/06 23:46:47    610] (I)       dpBasedLA: time=0.01  totalOF=7379  totalVia=742  totalWL=620  total(Via+WL)=1362 
[03/06 23:46:47    610] (I)       total 2D Cap : 6154183 = (2540802 H, 3613381 V)
[03/06 23:46:47    610] [NR-eagl] Layer group 3: route 51321 net(s) in layer range [2, 8]
[03/06 23:46:47    610] (I)       ============  Phase 1a Route ============
[03/06 23:46:47    610] (I)       Phase 1a runs 0.14 seconds
[03/06 23:46:47    610] (I)       Usage: 619050 = (296760 H, 322290 V) = (11.68% H, 8.92% V) = (5.342e+05um H, 5.801e+05um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1b Route ============
[03/06 23:46:47    610] (I)       Usage: 619050 = (296760 H, 322290 V) = (11.68% H, 8.92% V) = (5.342e+05um H, 5.801e+05um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 1.000305e+06um
[03/06 23:46:47    610] (I)       ============  Phase 1c Route ============
[03/06 23:46:47    610] (I)       Usage: 619050 = (296760 H, 322290 V) = (11.68% H, 8.92% V) = (5.342e+05um H, 5.801e+05um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1d Route ============
[03/06 23:46:47    610] (I)       Usage: 619050 = (296760 H, 322290 V) = (11.68% H, 8.92% V) = (5.342e+05um H, 5.801e+05um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] (I)       ============  Phase 1e Route ============
[03/06 23:46:47    610] (I)       Phase 1e runs 0.00 seconds
[03/06 23:46:47    610] (I)       Usage: 619050 = (296760 H, 322290 V) = (11.68% H, 8.92% V) = (5.342e+05um H, 5.801e+05um V)
[03/06 23:46:47    610] (I)       
[03/06 23:46:47    610] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 1.000305e+06um
[03/06 23:46:47    610] [NR-eagl] 
[03/06 23:46:48    611] (I)       dpBasedLA: time=0.17  totalOF=11467  totalVia=301970  totalWL=555722  total(Via+WL)=857692 
[03/06 23:46:48    611] (I)       ============  Phase 1l Route ============
[03/06 23:46:48    611] (I)       Total Global Routing Runtime: 0.65 seconds
[03/06 23:46:48    611] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/06 23:46:48    611] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/06 23:46:48    611] (I)       
[03/06 23:46:48    611] (I)       ============= track Assignment ============
[03/06 23:46:48    611] (I)       extract Global 3D Wires
[03/06 23:46:48    611] (I)       Extract Global WL : time=0.03
[03/06 23:46:48    611] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/06 23:46:48    611] (I)       Initialization real time=0.01 seconds
[03/06 23:46:48    611] (I)       Kernel real time=0.52 seconds
[03/06 23:46:48    611] (I)       End Greedy Track Assignment
[03/06 23:46:49    611] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 177551
[03/06 23:46:49    611] [NR-eagl] Layer2(M2)(V) length: 2.916417e+05um, number of vias: 222405
[03/06 23:46:49    611] [NR-eagl] Layer3(M3)(H) length: 4.056493e+05um, number of vias: 37715
[03/06 23:46:49    611] [NR-eagl] Layer4(M4)(V) length: 2.385718e+05um, number of vias: 16269
[03/06 23:46:49    611] [NR-eagl] Layer5(M5)(H) length: 1.089340e+05um, number of vias: 10007
[03/06 23:46:49    611] [NR-eagl] Layer6(M6)(V) length: 2.980582e+04um, number of vias: 9136
[03/06 23:46:49    611] [NR-eagl] Layer7(M7)(H) length: 5.232530e+04um, number of vias: 10723
[03/06 23:46:49    611] [NR-eagl] Layer8(M8)(V) length: 6.241300e+04um, number of vias: 0
[03/06 23:46:49    611] [NR-eagl] Total length: 1.189341e+06um, number of vias: 483806
[03/06 23:46:49    612] [NR-eagl] End Peak syMemory usage = 1481.2 MB
[03/06 23:46:49    612] [NR-eagl] Early Global Router Kernel+IO runtime : 2.43 seconds
[03/06 23:46:49    612] Extraction called for design 'fullchip' of instances=94416 and nets=52479 using extraction engine 'preRoute' .
[03/06 23:46:49    612] PreRoute RC Extraction called for design fullchip.
[03/06 23:46:49    612] RC Extraction called in multi-corner(2) mode.
[03/06 23:46:49    612] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/06 23:46:49    612] RCMode: PreRoute
[03/06 23:46:49    612]       RC Corner Indexes            0       1   
[03/06 23:46:49    612] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/06 23:46:49    612] Resistance Scaling Factor    : 1.00000 1.00000 
[03/06 23:46:49    612] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/06 23:46:49    612] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/06 23:46:49    612] Shrink Factor                : 1.00000
[03/06 23:46:49    612] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/06 23:46:49    612] Using capacitance table file ...
[03/06 23:46:49    612] Updating RC grid for preRoute extraction ...
[03/06 23:46:49    612] Initializing multi-corner capacitance tables ... 
[03/06 23:46:49    612] Initializing multi-corner resistance tables ...
[03/06 23:46:50    612] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1472.863M)
[03/06 23:46:51    614] Compute RC Scale Done ...
[03/06 23:46:51    614] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/06 23:46:51    614] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/06 23:46:51    614] 
[03/06 23:46:51    614] ** np local hotspot detection info verbose **
[03/06 23:46:51    614] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/06 23:46:51    614] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/06 23:46:51    614] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/06 23:46:51    614] 
[03/06 23:46:51    614] #################################################################################
[03/06 23:46:51    614] # Design Stage: PreRoute
[03/06 23:46:51    614] # Design Name: fullchip
[03/06 23:46:51    614] # Design Mode: 65nm
[03/06 23:46:51    614] # Analysis Mode: MMMC Non-OCV 
[03/06 23:46:51    614] # Parasitics Mode: No SPEF/RCDB
[03/06 23:46:51    614] # Signoff Settings: SI Off 
[03/06 23:46:51    614] #################################################################################
[03/06 23:46:53    615] AAE_INFO: 1 threads acquired from CTE.
[03/06 23:46:53    616] Calculate delays in BcWc mode...
[03/06 23:46:53    616] Topological Sorting (CPU = 0:00:00.1, MEM = 1528.1M, InitMEM = 1528.1M)
[03/06 23:46:59    622] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/06 23:46:59    622] End delay calculation. (MEM=1563.96 CPU=0:00:06.1 REAL=0:00:06.0)
[03/06 23:46:59    622] *** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1564.0M) ***
[03/06 23:47:00    623] Begin: GigaOpt postEco DRV Optimization
[03/06 23:47:00    623] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:47:00    623] Info: 331 clock nets excluded from IPO operation.
[03/06 23:47:00    623] PhyDesignGrid: maxLocalDensity 0.98
[03/06 23:47:00    623] #spOpts: N=65 mergeVia=F 
[03/06 23:47:00    623] Core basic site is core
[03/06 23:47:00    623] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/06 23:47:05    628] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:47:05    628] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/06 23:47:05    628] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:47:05    628] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/06 23:47:05    628] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:47:05    628] DEBUG: @coeDRVCandCache::init.
[03/06 23:47:06    629] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/06 23:47:06    629] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.01 |          0|          0|          0|  99.25  |            |           |
[03/06 23:47:06    629] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/06 23:47:06    629] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.01 |          0|          0|          0|  99.25  |   0:00:00.0|    1640.3M|
[03/06 23:47:06    629] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/06 23:47:06    629] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:47:06    629] Layer 3 has 331 constrained nets 
[03/06 23:47:06    629] Layer 7 has 721 constrained nets 
[03/06 23:47:06    629] **** End NDR-Layer Usage Statistics ****
[03/06 23:47:06    629] 
[03/06 23:47:06    629] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1640.3M) ***
[03/06 23:47:06    629] 
[03/06 23:47:06    629] DEBUG: @coeDRVCandCache::cleanup.
[03/06 23:47:06    629] End: GigaOpt postEco DRV Optimization
[03/06 23:47:06    629] GigaOpt: WNS changes after routing: -0.492 -> -0.529 (bump = 0.037)
[03/06 23:47:06    629] Begin: GigaOpt postEco optimization
[03/06 23:47:06    629] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:47:06    629] Info: 331 clock nets excluded from IPO operation.
[03/06 23:47:06    629] PhyDesignGrid: maxLocalDensity 1.00
[03/06 23:47:06    629] #spOpts: N=65 mergeVia=F 
[03/06 23:47:08    632] *info: 331 clock nets excluded
[03/06 23:47:08    632] *info: 2 special nets excluded.
[03/06 23:47:09    632] *info: 33 no-driver nets excluded.
[03/06 23:47:09    632] *info: 179 nets with fixed/cover wires excluded.
[03/06 23:47:10    633] ** GigaOpt Optimizer WNS Slack -1.014 TNS Slack -1127.671 Density 99.25
[03/06 23:47:10    633] Optimizer WNS Pass 0
[03/06 23:47:10    633] Active Path Group: reg2reg  
[03/06 23:47:10    633] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:10    633] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:47:10    633] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:10    633] |  -0.475|   -1.014|-986.852|-1127.671|    99.25%|   0:00:00.0| 1655.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:10    633] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:11    634] |  -0.466|   -1.014|-983.720|-1124.539|    99.25%|   0:00:01.0| 1655.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:11    634] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:11    635] |  -0.462|   -1.014|-982.750|-1123.569|    99.25%|   0:00:00.0| 1655.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:11    635] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:12    635] |  -0.462|   -1.014|-980.639|-1121.458|    99.25%|   0:00:01.0| 1655.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:12    635] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:12    635] |  -0.462|   -1.014|-980.045|-1120.864|    99.25%|   0:00:00.0| 1655.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:12    635] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:12    635] |  -0.462|   -1.014|-982.681|-1123.501|    99.25%|   0:00:00.0| 1655.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:12    635] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:12    635] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:12    635] 
[03/06 23:47:12    635] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=1655.6M) ***
[03/06 23:47:12    635] Active Path Group: default 
[03/06 23:47:13    636] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:13    636] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:47:13    636] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:13    636] |  -1.014|   -1.014|-140.819|-1123.501|    99.25%|   0:00:01.0| 1655.6M|   WC_VIEW|  default| out[157]                                           |
[03/06 23:47:13    636] |  -0.998|   -0.998|-140.688|-1123.369|    99.26%|   0:00:00.0| 1655.6M|   WC_VIEW|  default| out[152]                                           |
[03/06 23:47:13    636] |  -0.989|   -0.989|-140.576|-1123.256|    99.26%|   0:00:00.0| 1655.6M|   WC_VIEW|  default| out[148]                                           |
[03/06 23:47:13    636] |  -0.985|   -0.985|-140.490|-1123.170|    99.26%|   0:00:00.0| 1655.6M|   WC_VIEW|  default| out[148]                                           |
[03/06 23:47:13    636] |  -0.980|   -0.980|-140.472|-1123.153|    99.26%|   0:00:00.0| 1655.6M|   WC_VIEW|  default| out[155]                                           |
[03/06 23:47:13    636] |  -0.976|   -0.976|-140.417|-1123.098|    99.26%|   0:00:00.0| 1655.6M|   WC_VIEW|  default| out[155]                                           |
[03/06 23:47:13    636] |  -0.972|   -0.972|-140.352|-1123.032|    99.26%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[148]                                           |
[03/06 23:47:13    636] |  -0.968|   -0.968|-140.282|-1122.963|    99.26%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[148]                                           |
[03/06 23:47:14    637] |  -0.968|   -0.968|-140.231|-1122.912|    99.26%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[148]                                           |
[03/06 23:47:14    637] |  -0.957|   -0.957|-140.217|-1122.898|    99.26%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[94]                                            |
[03/06 23:47:14    637] |  -0.952|   -0.952|-140.135|-1122.815|    99.26%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:15    638] |  -0.952|   -0.952|-140.066|-1122.746|    99.26%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:15    638] |  -0.951|   -0.951|-140.067|-1122.748|    99.26%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:15    638] |  -0.951|   -0.951|-140.055|-1122.736|    99.26%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:15    638] |  -0.951|   -0.951|-140.055|-1122.736|    99.26%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:15    638] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:15    638] 
[03/06 23:47:15    638] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1674.6M) ***
[03/06 23:47:15    638] 
[03/06 23:47:15    638] *** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:05.0 mem=1674.6M) ***
[03/06 23:47:15    638] ** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -1122.736 Density 99.26
[03/06 23:47:15    638] *** Starting refinePlace (0:10:39 mem=1674.6M) ***
[03/06 23:47:15    638] Total net bbox length = 9.983e+05 (4.741e+05 5.242e+05) (ext = 2.941e+04)
[03/06 23:47:15    638] Starting refinePlace ...
[03/06 23:47:15    638] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/06 23:47:15    638] Type 'man IMPSP-2002' for more detail.
[03/06 23:47:15    639] Total net bbox length = 9.983e+05 (4.741e+05 5.242e+05) (ext = 2.941e+04)
[03/06 23:47:15    639] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1674.6MB
[03/06 23:47:15    639] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1674.6MB) @(0:10:39 - 0:10:39).
[03/06 23:47:15    639] *** Finished refinePlace (0:10:39 mem=1674.6M) ***
[03/06 23:47:16    639] Finished re-routing un-routed nets (0:00:00.0 1674.6M)
[03/06 23:47:16    639] 
[03/06 23:47:16    639] 
[03/06 23:47:16    639] Density : 0.9926
[03/06 23:47:16    639] Max route overflow : 0.0000
[03/06 23:47:16    639] 
[03/06 23:47:16    639] 
[03/06 23:47:16    639] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1674.6M) ***
[03/06 23:47:16    639] ** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -1122.736 Density 99.26
[03/06 23:47:16    639] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:47:16    639] Layer 3 has 331 constrained nets 
[03/06 23:47:16    639] Layer 7 has 720 constrained nets 
[03/06 23:47:16    639] **** End NDR-Layer Usage Statistics ****
[03/06 23:47:16    639] 
[03/06 23:47:16    639] *** Finish post-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:06.0 mem=1674.6M) ***
[03/06 23:47:16    639] 
[03/06 23:47:16    639] End: GigaOpt postEco optimization
[03/06 23:47:17    640] GigaOpt: WNS changes after postEco optimization: -0.492 -> -0.511 (bump = 0.019)
[03/06 23:47:17    640] GigaOpt: Skipping nonLegal postEco optimization
[03/06 23:47:17    640] Design TNS changes after trial route: -1145.979 -> -1122.636
[03/06 23:47:17    640] Begin: GigaOpt TNS recovery
[03/06 23:47:17    640] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:47:17    640] Info: 331 clock nets excluded from IPO operation.
[03/06 23:47:17    640] PhyDesignGrid: maxLocalDensity 1.00
[03/06 23:47:17    640] #spOpts: N=65 
[03/06 23:47:19    642] *info: 331 clock nets excluded
[03/06 23:47:19    642] *info: 2 special nets excluded.
[03/06 23:47:19    642] *info: 33 no-driver nets excluded.
[03/06 23:47:19    642] *info: 179 nets with fixed/cover wires excluded.
[03/06 23:47:20    643] ** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -1122.736 Density 99.26
[03/06 23:47:20    643] Optimizer TNS Opt
[03/06 23:47:20    644] Active Path Group: reg2reg  
[03/06 23:47:21    644] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:21    644] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:47:21    644] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:21    644] |  -0.462|   -0.951|-982.681|-1122.736|    99.26%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:21    644] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:22    646] |  -0.462|   -0.951|-981.326|-1121.381|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:22    646] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:23    646] |  -0.462|   -0.951|-980.901|-1120.956|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:23    646] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:23    647] |  -0.462|   -0.951|-980.848|-1120.903|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:23    647] |        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/06 23:47:25    649] |  -0.462|   -0.951|-980.887|-1120.942|    99.27%|   0:00:02.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/06 23:47:25    649] |        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/06 23:47:26    649] |  -0.462|   -0.951|-979.886|-1119.941|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:47:26    649] |        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/06 23:47:26    649] |  -0.462|   -0.951|-979.826|-1119.881|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:47:26    649] |        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/06 23:47:27    650] |  -0.462|   -0.951|-979.810|-1119.865|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:47:27    650] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/06 23:47:27    650] |  -0.462|   -0.951|-979.603|-1119.658|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:47:27    650] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/06 23:47:27    651] |  -0.462|   -0.951|-979.083|-1119.139|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:47:27    651] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/06 23:47:29    652] |  -0.462|   -0.951|-979.083|-1119.139|    99.27%|   0:00:02.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/06 23:47:29    652] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/06 23:47:29    653] |  -0.462|   -0.951|-977.132|-1117.187|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:47:29    653] |        |         |        |         |          |            |        |          |         | q15_reg_11_/D                                      |
[03/06 23:47:30    653] |  -0.462|   -0.951|-969.114|-1109.170|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:47:30    653] |        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/06 23:47:31    654] |  -0.462|   -0.951|-967.017|-1107.072|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:47:31    654] |        |         |        |         |          |            |        |          |         | q13_reg_12_/D                                      |
[03/06 23:47:31    654] |  -0.462|   -0.951|-966.796|-1106.851|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:47:31    654] |        |         |        |         |          |            |        |          |         | q13_reg_12_/D                                      |
[03/06 23:47:31    655] |  -0.462|   -0.951|-964.766|-1104.821|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:47:31    655] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_67_/E                             |
[03/06 23:47:32    655] |  -0.462|   -0.951|-964.180|-1104.235|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/06 23:47:32    655] |        |         |        |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/06 23:47:32    655] |  -0.462|   -0.951|-964.160|-1104.215|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/06 23:47:32    655] |        |         |        |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/06 23:47:33    657] |  -0.462|   -0.951|-963.315|-1103.370|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:47:33    657] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_6_/E                              |
[03/06 23:47:33    657] |  -0.462|   -0.951|-961.381|-1101.436|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:47:33    657] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_6_/E                              |
[03/06 23:47:34    657] |  -0.462|   -0.951|-956.612|-1096.667|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:47:34    657] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_72_/E                             |
[03/06 23:47:35    658] |  -0.462|   -0.951|-946.912|-1086.967|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:47:35    658] |        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
[03/06 23:47:35    659] |  -0.462|   -0.951|-941.629|-1081.684|    99.27%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
[03/06 23:47:35    659] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_0_/E                              |
[03/06 23:47:36    659] |  -0.462|   -0.951|-941.545|-1081.600|    99.27%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
[03/06 23:47:36    659] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_0_/E                              |
[03/06 23:47:37    660] |  -0.462|   -0.951|-937.495|-1077.550|    99.28%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:47:37    660] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_12_/E                             |
[03/06 23:47:37    660] |  -0.462|   -0.951|-935.639|-1075.694|    99.28%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:47:37    660] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_12_/E                             |
[03/06 23:47:38    661] |  -0.462|   -0.951|-932.792|-1072.847|    99.28%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/06 23:47:38    661] |        |         |        |         |          |            |        |          |         | q8_reg_13_/D                                       |
[03/06 23:47:39    662] |  -0.462|   -0.951|-931.775|-1071.830|    99.28%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/06 23:47:39    662] |        |         |        |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/06 23:47:41    664] |  -0.462|   -0.951|-931.467|-1071.522|    99.28%|   0:00:02.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:47:41    664] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_20_/E                           |
[03/06 23:47:41    664] |  -0.462|   -0.951|-931.364|-1071.419|    99.28%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:47:41    664] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_20_/E                           |
[03/06 23:47:41    664] |  -0.462|   -0.951|-931.298|-1071.353|    99.28%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:47:41    664] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_20_/E                           |
[03/06 23:47:44    667] |  -0.462|   -0.951|-930.890|-1070.945|    99.28%|   0:00:03.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/06 23:47:44    667] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_13_/E                           |
[03/06 23:47:46    669] |  -0.462|   -0.951|-930.857|-1070.912|    99.28%|   0:00:02.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
[03/06 23:47:46    669] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_82_/E                             |
[03/06 23:47:46    669] |  -0.462|   -0.951|-930.832|-1070.887|    99.28%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
[03/06 23:47:46    669] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_82_/E                             |
[03/06 23:47:47    670] |  -0.462|   -0.951|-930.713|-1070.768|    99.28%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/06 23:47:47    670] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_42_/E                             |
[03/06 23:47:48    671] |  -0.462|   -0.951|-930.317|-1070.372|    99.28%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:47:48    671] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/06 23:47:48    671] |  -0.462|   -0.951|-930.316|-1070.371|    99.28%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/06 23:47:48    671] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/06 23:47:48    671] |  -0.462|   -0.951|-928.955|-1069.010|    99.28%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
[03/06 23:47:48    671] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_15_/E                           |
[03/06 23:47:49    672] |  -0.462|   -0.951|-928.749|-1068.804|    99.28%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:47:49    672] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_118_/D                          |
[03/06 23:47:49    672] |  -0.462|   -0.951|-928.682|-1068.738|    99.28%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:47:49    672] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/06 23:47:50    673] |  -0.462|   -0.951|-928.083|-1068.138|    99.28%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:50    673] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/06 23:47:50    673] |  -0.462|   -0.951|-927.931|-1067.986|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:47:50    673] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/06 23:47:51    674] |  -0.462|   -0.951|-927.856|-1067.911|    99.29%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/06 23:47:51    674] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/06 23:47:51    674] |  -0.462|   -0.951|-927.744|-1067.799|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:47:51    674] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_105_/D                          |
[03/06 23:47:51    675] |  -0.462|   -0.951|-927.534|-1067.589|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:47:51    675] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_108_/D                          |
[03/06 23:47:52    675] |  -0.462|   -0.951|-927.385|-1067.440|    99.29%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/06 23:47:52    675] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/06 23:47:52    676] |  -0.462|   -0.951|-927.343|-1067.398|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:52    676] |        |         |        |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/06 23:47:52    676] |  -0.462|   -0.951|-927.338|-1067.394|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/06 23:47:52    676] |        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_5_/D                            |
[03/06 23:47:53    676] |  -0.462|   -0.951|-927.338|-1067.393|    99.29%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:47:53    676] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:47:53    676] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:53    676] 
[03/06 23:47:53    676] *** Finish Core Optimize Step (cpu=0:00:32.1 real=0:00:33.0 mem=1674.6M) ***
[03/06 23:47:53    676] Active Path Group: default 
[03/06 23:47:53    676] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:53    676] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:47:53    676] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:47:53    676] |  -0.951|   -0.951|-140.055|-1067.393|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:53    677] |  -0.951|   -0.951|-139.691|-1067.029|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:53    677] |  -0.951|   -0.951|-139.681|-1067.019|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:47:54    677] |  -0.951|   -0.951|-139.045|-1066.384|    99.29%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:47:54    677] |  -0.951|   -0.951|-139.031|-1066.369|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:47:54    677] |  -0.951|   -0.951|-139.008|-1066.347|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[117]                                           |
[03/06 23:47:54    677] |  -0.951|   -0.951|-138.409|-1065.748|    99.29%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[93]                                            |
[03/06 23:47:55    678] |  -0.951|   -0.951|-138.038|-1065.377|    99.30%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[93]                                            |
[03/06 23:47:55    678] |  -0.951|   -0.951|-137.968|-1065.307|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[93]                                            |
[03/06 23:47:55    678] |  -0.951|   -0.951|-137.910|-1065.249|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[93]                                            |
[03/06 23:47:55    679] |  -0.951|   -0.951|-136.837|-1064.175|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[119]                                           |
[03/06 23:47:56    679] |  -0.951|   -0.951|-136.800|-1064.138|    99.30%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[119]                                           |
[03/06 23:47:56    679] |  -0.951|   -0.951|-136.787|-1064.125|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[119]                                           |
[03/06 23:47:56    680] |  -0.951|   -0.951|-136.316|-1063.654|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:47:56    680] |  -0.951|   -0.951|-136.271|-1063.609|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[140]                                           |
[03/06 23:47:57    681] |  -0.951|   -0.951|-135.900|-1063.238|    99.30%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[144]                                           |
[03/06 23:47:57    681] |  -0.951|   -0.951|-135.870|-1063.209|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[144]                                           |
[03/06 23:47:58    681] |  -0.951|   -0.951|-135.759|-1063.097|    99.30%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[144]                                           |
[03/06 23:47:58    681] |  -0.951|   -0.951|-135.749|-1063.087|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[144]                                           |
[03/06 23:47:58    681] |  -0.951|   -0.951|-135.643|-1062.982|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[144]                                           |
[03/06 23:47:58    681] |  -0.951|   -0.951|-135.638|-1062.976|    99.30%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[144]                                           |
[03/06 23:47:59    682] |  -0.951|   -0.951|-135.143|-1062.481|    99.31%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[139]                                           |
[03/06 23:47:59    682] |  -0.951|   -0.951|-135.064|-1062.403|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[139]                                           |
[03/06 23:47:59    682] |  -0.951|   -0.951|-135.062|-1062.400|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[139]                                           |
[03/06 23:48:00    684] |  -0.951|   -0.951|-134.256|-1061.594|    99.31%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[96]                                            |
[03/06 23:48:00    684] |  -0.951|   -0.951|-134.255|-1061.594|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[96]                                            |
[03/06 23:48:01    684] |  -0.951|   -0.951|-134.156|-1061.494|    99.31%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[96]                                            |
[03/06 23:48:01    684] |  -0.951|   -0.951|-134.149|-1061.488|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[96]                                            |
[03/06 23:48:02    685] |  -0.951|   -0.951|-133.571|-1060.909|    99.31%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[128]                                           |
[03/06 23:48:02    685] |  -0.951|   -0.951|-133.550|-1060.888|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[128]                                           |
[03/06 23:48:04    687] |  -0.951|   -0.951|-133.045|-1060.383|    99.31%|   0:00:02.0| 1674.6M|   WC_VIEW|  default| out[99]                                            |
[03/06 23:48:04    687] |  -0.951|   -0.951|-133.044|-1060.382|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[99]                                            |
[03/06 23:48:04    687] |  -0.951|   -0.951|-133.031|-1060.370|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[99]                                            |
[03/06 23:48:04    687] |  -0.951|   -0.951|-133.014|-1060.352|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[99]                                            |
[03/06 23:48:04    687] |  -0.951|   -0.951|-132.678|-1060.016|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[28]                                            |
[03/06 23:48:04    688] |  -0.951|   -0.951|-132.632|-1059.970|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[28]                                            |
[03/06 23:48:04    688] |  -0.951|   -0.951|-132.620|-1059.958|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[28]                                            |
[03/06 23:48:05    688] |  -0.951|   -0.951|-132.368|-1059.706|    99.31%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[21]                                            |
[03/06 23:48:05    688] |  -0.951|   -0.951|-132.229|-1059.568|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[21]                                            |
[03/06 23:48:05    688] |  -0.951|   -0.951|-132.218|-1059.557|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[21]                                            |
[03/06 23:48:05    688] |  -0.951|   -0.951|-131.935|-1059.273|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[55]                                            |
[03/06 23:48:05    689] |  -0.951|   -0.951|-131.885|-1059.223|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[55]                                            |
[03/06 23:48:06    690] |  -0.951|   -0.951|-131.792|-1059.130|    99.31%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[59]                                            |
[03/06 23:48:06    690] |  -0.951|   -0.951|-131.706|-1059.044|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[59]                                            |
[03/06 23:48:06    690] |  -0.951|   -0.951|-131.683|-1059.021|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[59]                                            |
[03/06 23:48:07    690] |  -0.951|   -0.951|-131.628|-1058.966|    99.31%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[70]                                            |
[03/06 23:48:07    690] |  -0.951|   -0.951|-131.624|-1058.962|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[70]                                            |
[03/06 23:48:07    690] |  -0.951|   -0.951|-131.610|-1058.949|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[70]                                            |
[03/06 23:48:07    691] |  -0.951|   -0.951|-131.602|-1058.940|    99.31%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[70]                                            |
[03/06 23:48:07    691] |  -0.951|   -0.951|-131.598|-1058.937|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[70]                                            |
[03/06 23:48:08    691] |  -0.951|   -0.951|-131.520|-1058.858|    99.32%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[42]                                            |
[03/06 23:48:08    691] |  -0.951|   -0.951|-131.510|-1058.849|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[75]                                            |
[03/06 23:48:08    692] |  -0.951|   -0.951|-131.474|-1058.813|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[68]                                            |
[03/06 23:48:08    692] |  -0.951|   -0.951|-131.468|-1058.806|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[68]                                            |
[03/06 23:48:08    692] |  -0.951|   -0.951|-131.463|-1058.802|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[68]                                            |
[03/06 23:48:09    692] |  -0.951|   -0.951|-131.442|-1058.781|    99.32%|   0:00:01.0| 1674.6M|   WC_VIEW|  default| out[73]                                            |
[03/06 23:48:09    692] |  -0.951|   -0.951|-131.426|-1058.765|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[73]                                            |
[03/06 23:48:09    692] |  -0.951|   -0.951|-131.418|-1058.756|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[73]                                            |
[03/06 23:48:09    692] |  -0.951|   -0.951|-131.400|-1058.739|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[71]                                            |
[03/06 23:48:09    692] |  -0.951|   -0.951|-131.400|-1058.739|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:48:09    692] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:48:09    692] 
[03/06 23:48:09    692] *** Finish Core Optimize Step (cpu=0:00:16.4 real=0:00:16.0 mem=1674.6M) ***
[03/06 23:48:09    692] 
[03/06 23:48:09    692] *** Finished Optimize Step Cumulative (cpu=0:00:48.6 real=0:00:49.0 mem=1674.6M) ***
[03/06 23:48:09    692] ** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -1058.739 Density 99.32
[03/06 23:48:09    693] *** Starting refinePlace (0:11:33 mem=1674.6M) ***
[03/06 23:48:09    693] Total net bbox length = 9.986e+05 (4.742e+05 5.244e+05) (ext = 2.941e+04)
[03/06 23:48:09    693] Starting refinePlace ...
[03/06 23:48:09    693] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/06 23:48:09    693] Type 'man IMPSP-2002' for more detail.
[03/06 23:48:09    693] Total net bbox length = 9.986e+05 (4.742e+05 5.244e+05) (ext = 2.941e+04)
[03/06 23:48:09    693] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1674.6MB
[03/06 23:48:09    693] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1674.6MB) @(0:11:33 - 0:11:33).
[03/06 23:48:09    693] *** Finished refinePlace (0:11:33 mem=1674.6M) ***
[03/06 23:48:10    693] Finished re-routing un-routed nets (0:00:00.0 1674.6M)
[03/06 23:48:10    693] 
[03/06 23:48:10    693] 
[03/06 23:48:10    693] Density : 0.9932
[03/06 23:48:10    693] Max route overflow : 0.0000
[03/06 23:48:10    693] 
[03/06 23:48:10    693] 
[03/06 23:48:10    693] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1674.6M) ***
[03/06 23:48:10    694] ** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -1058.739 Density 99.32
[03/06 23:48:10    694] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:48:10    694] Layer 3 has 331 constrained nets 
[03/06 23:48:10    694] Layer 7 has 720 constrained nets 
[03/06 23:48:10    694] **** End NDR-Layer Usage Statistics ****
[03/06 23:48:10    694] 
[03/06 23:48:10    694] *** Finish post-CTS Setup Fixing (cpu=0:00:50.5 real=0:00:50.0 mem=1674.6M) ***
[03/06 23:48:10    694] 
[03/06 23:48:10    694] End: GigaOpt TNS recovery
[03/06 23:48:10    694] *** Steiner Routed Nets: 0.168%; Threshold: 100; Threshold for Hold: 100
[03/06 23:48:10    694] Re-routed 0 nets
[03/06 23:48:10    694] Begin: GigaOpt Optimization in post-eco TNS mode
[03/06 23:48:10    694] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:48:10    694] Info: 331 clock nets excluded from IPO operation.
[03/06 23:48:10    694] PhyDesignGrid: maxLocalDensity 1.00
[03/06 23:48:10    694] #spOpts: N=65 
[03/06 23:48:12    696] *info: 331 clock nets excluded
[03/06 23:48:12    696] *info: 2 special nets excluded.
[03/06 23:48:12    696] *info: 33 no-driver nets excluded.
[03/06 23:48:13    696] *info: 179 nets with fixed/cover wires excluded.
[03/06 23:48:14    697] ** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -1058.739 Density 99.32
[03/06 23:48:14    697] Optimizer TNS Opt
[03/06 23:48:14    697] Active Path Group: reg2reg  
[03/06 23:48:14    698] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:48:14    698] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:48:14    698] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:48:14    698] |  -0.462|   -0.951|-927.338|-1058.739|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:48:14    698] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:48:16    700] |  -0.462|   -0.951|-927.338|-1058.739|    99.32%|   0:00:02.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/06 23:48:16    700] |        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
[03/06 23:48:17    701] |  -0.462|   -0.951|-927.338|-1058.739|    99.32%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/06 23:48:17    701] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_40_/E                             |
[03/06 23:48:17    701] |  -0.462|   -0.951|-927.338|-1058.739|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/06 23:48:17    701] |        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_111_/E                            |
[03/06 23:48:18    701] |  -0.462|   -0.951|-927.338|-1058.739|    99.32%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/06 23:48:18    701] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/06 23:48:18    701] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:48:18    701] 
[03/06 23:48:18    701] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=1674.6M) ***
[03/06 23:48:18    701] Active Path Group: default 
[03/06 23:48:18    701] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:48:18    701] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:48:18    701] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:48:18    701] |  -0.951|   -0.951|-131.400|-1058.739|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:48:18    702] |  -0.951|   -0.951|-131.299|-1058.638|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[5]                                             |
[03/06 23:48:18    702] |  -0.951|   -0.951|-131.400|-1058.739|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[96]                                            |
[03/06 23:48:18    702] |  -0.951|   -0.951|-131.299|-1058.638|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[104]                                           |
[03/06 23:48:18    702] |  -0.951|   -0.951|-131.400|-1058.739|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[96]                                            |
[03/06 23:48:18    702] |  -0.951|   -0.951|-131.299|-1058.638|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[97]                                            |
[03/06 23:48:18    702] |  -0.951|   -0.951|-131.299|-1058.638|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[28]                                            |
[03/06 23:48:18    702] |  -0.951|   -0.951|-131.299|-1058.638|    99.32%|   0:00:00.0| 1674.6M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:48:18    702] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:48:18    702] 
[03/06 23:48:18    702] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1674.6M) ***
[03/06 23:48:18    702] 
[03/06 23:48:18    702] *** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:04.0 mem=1674.6M) ***
[03/06 23:48:18    702] ** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -1058.638 Density 99.32
[03/06 23:48:18    702] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:48:18    702] Layer 3 has 331 constrained nets 
[03/06 23:48:18    702] Layer 7 has 720 constrained nets 
[03/06 23:48:18    702] **** End NDR-Layer Usage Statistics ****
[03/06 23:48:18    702] 
[03/06 23:48:18    702] *** Finish post-CTS Setup Fixing (cpu=0:00:05.2 real=0:00:05.0 mem=1674.6M) ***
[03/06 23:48:18    702] 
[03/06 23:48:19    702] End: GigaOpt Optimization in post-eco TNS mode
[03/06 23:48:19    702] **optDesign ... cpu = 0:08:15, real = 0:08:14, mem = 1493.7M, totSessionCpu=0:11:43 **
[03/06 23:48:19    702] ** Profile ** Start :  cpu=0:00:00.0, mem=1493.7M
[03/06 23:48:19    703] ** Profile ** Other data :  cpu=0:00:00.1, mem=1493.7M
[03/06 23:48:19    703] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1501.7M
[03/06 23:48:20    704] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1501.7M
[03/06 23:48:20    704] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.951  | -0.462  | -0.951  |
|           TNS (ns):| -1058.6 |-927.335 |-131.299 |
|    Violating Paths:|  4089   |  3929   |   160   |
|          All Paths:|  18344  |  9726   |  13992  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.385%
       (99.316% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1501.7M
[03/06 23:48:20    704] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:48:20    704] Info: 331 clock nets excluded from IPO operation.
[03/06 23:48:20    704] 
[03/06 23:48:20    704] Power Net Detected:
[03/06 23:48:20    704]     Voltage	    Name
[03/06 23:48:20    704]     0.00V	    VSS
[03/06 23:48:20    704]     0.90V	    VDD
[03/06 23:48:20    704] 
[03/06 23:48:20    704] Begin Power Analysis
[03/06 23:48:20    704] 
[03/06 23:48:20    704]     0.00V	    VSS
[03/06 23:48:20    704]     0.90V	    VDD
[03/06 23:48:21    704] Begin Processing Timing Library for Power Calculation
[03/06 23:48:21    704] 
[03/06 23:48:21    704] Begin Processing Timing Library for Power Calculation
[03/06 23:48:21    704] 
[03/06 23:48:21    704] 
[03/06 23:48:21    704] 
[03/06 23:48:21    704] Begin Processing Power Net/Grid for Power Calculation
[03/06 23:48:21    704] 
[03/06 23:48:21    704] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.96MB/1197.96MB)
[03/06 23:48:21    704] 
[03/06 23:48:21    704] Begin Processing Timing Window Data for Power Calculation
[03/06 23:48:21    704] 
[03/06 23:48:21    704] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1210.60MB/1210.60MB)
[03/06 23:48:21    705] 
[03/06 23:48:21    705] Begin Processing User Attributes
[03/06 23:48:21    705] 
[03/06 23:48:21    705] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1210.63MB/1210.63MB)
[03/06 23:48:21    705] 
[03/06 23:48:21    705] Begin Processing Signal Activity
[03/06 23:48:21    705] 
[03/06 23:48:23    707] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1217.21MB/1217.21MB)
[03/06 23:48:23    707] 
[03/06 23:48:23    707] Begin Power Computation
[03/06 23:48:23    707] 
[03/06 23:48:23    707]       ----------------------------------------------------------
[03/06 23:48:23    707]       # of cell(s) missing both power/leakage table: 0
[03/06 23:48:23    707]       # of cell(s) missing power table: 0
[03/06 23:48:23    707]       # of cell(s) missing leakage table: 0
[03/06 23:48:23    707]       # of MSMV cell(s) missing power_level: 0
[03/06 23:48:23    707]       ----------------------------------------------------------
[03/06 23:48:23    707] 
[03/06 23:48:23    707] 
[03/06 23:48:29    713] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1217.52MB/1217.52MB)
[03/06 23:48:29    713] 
[03/06 23:48:29    713] Begin Processing User Attributes
[03/06 23:48:29    713] 
[03/06 23:48:29    713] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.52MB/1217.52MB)
[03/06 23:48:29    713] 
[03/06 23:48:29    713] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1217.55MB/1217.55MB)
[03/06 23:48:29    713] 
[03/06 23:48:31    715]   Timing Snapshot: (REF)
[03/06 23:48:31    715]      Weighted WNS: -0.511
[03/06 23:48:31    715]       All  PG WNS: -0.951
[03/06 23:48:31    715]       High PG WNS: -0.462
[03/06 23:48:31    715]       All  PG TNS: -1058.638
[03/06 23:48:31    715]       High PG TNS: -927.338
[03/06 23:48:31    715]          Tran DRV: 0
[03/06 23:48:31    715]           Cap DRV: 0
[03/06 23:48:31    715]        Fanout DRV: 0
[03/06 23:48:31    715]            Glitch: 0
[03/06 23:48:31    715]    Category Slack: { [L, -0.951] [H, -0.462] }
[03/06 23:48:31    715] 
[03/06 23:48:31    715] Begin: Power Optimization
[03/06 23:48:31    715] PhyDesignGrid: maxLocalDensity 0.98
[03/06 23:48:31    715] #spOpts: N=65 mergeVia=F 
[03/06 23:48:33    716] Reclaim Optimization WNS Slack -0.951  TNS Slack -1058.638 Density 99.32
[03/06 23:48:33    716] +----------+---------+--------+---------+------------+--------+
[03/06 23:48:33    716] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/06 23:48:33    716] +----------+---------+--------+---------+------------+--------+
[03/06 23:48:33    716] |    99.32%|        -|  -0.951|-1058.638|   0:00:00.0| 1650.5M|
[03/06 23:48:37    720] |    99.32%|        0|  -0.951|-1058.638|   0:00:04.0| 1650.5M|
[03/06 23:49:00    743] |    99.32%|        0|  -0.951|-1058.638|   0:00:23.0| 1650.5M|
[03/06 23:49:50    794] |    99.28%|       95|  -0.951|-1058.575|   0:00:50.0| 1644.5M|
[03/06 23:50:14    818] |    99.00%|     3035|  -0.951|-1056.218|   0:00:24.0| 1660.3M|
[03/06 23:50:14    818] +----------+---------+--------+---------+------------+--------+
[03/06 23:50:14    818] Reclaim Optimization End WNS Slack -0.951  TNS Slack -1056.218 Density 99.00
[03/06 23:50:14    818] 
[03/06 23:50:14    818] ** Summary: Restruct = 95 Buffer Deletion = 0 Declone = 0 Resize = 3078 **
[03/06 23:50:14    818] --------------------------------------------------------------
[03/06 23:50:14    818] |                                   | Total     | Sequential |
[03/06 23:50:14    818] --------------------------------------------------------------
[03/06 23:50:14    818] | Num insts resized                 |    2320  |       0    |
[03/06 23:50:14    818] | Num insts undone                  |      49  |       0    |
[03/06 23:50:14    818] | Num insts Downsized               |     597  |       0    |
[03/06 23:50:14    818] | Num insts Samesized               |    1723  |       0    |
[03/06 23:50:14    818] | Num insts Upsized                 |       0  |       0    |
[03/06 23:50:14    818] | Num multiple commits+uncommits    |     672  |       -    |
[03/06 23:50:14    818] --------------------------------------------------------------
[03/06 23:50:14    818] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:50:14    818] Layer 3 has 331 constrained nets 
[03/06 23:50:14    818] Layer 7 has 720 constrained nets 
[03/06 23:50:14    818] **** End NDR-Layer Usage Statistics ****
[03/06 23:50:14    818] ** Finished Core Power Optimization (cpu = 0:01:43) (real = 0:01:43) **
[03/06 23:50:14    818] Executing incremental physical updates
[03/06 23:50:14    818] #spOpts: N=65 mergeVia=F 
[03/06 23:50:14    818] *** Starting refinePlace (0:13:38 mem=1626.0M) ***
[03/06 23:50:14    818] Total net bbox length = 9.987e+05 (4.742e+05 5.245e+05) (ext = 2.941e+04)
[03/06 23:50:14    818] default core: bins with density >  0.75 = 99.6 % ( 1220 / 1225 )
[03/06 23:50:14    818] Density distribution unevenness ratio = 2.080%
[03/06 23:50:14    818] RPlace IncrNP: Rollback Lev = -3
[03/06 23:50:14    818] RPlace: Density =1.138889, incremental np is triggered.
[03/06 23:50:14    818] nrCritNet: 2.00% ( 1044 / 52314 ) cutoffSlk: -821.0ps stdDelay: 14.2ps
[03/06 23:50:30    834] default core: bins with density >  0.75 = 99.7 % ( 1221 / 1225 )
[03/06 23:50:30    834] Density distribution unevenness ratio = 1.914%
[03/06 23:50:30    834] RPlace postIncrNP: Density = 1.138889 -> 1.124444.
[03/06 23:50:30    834] RPlace postIncrNP Info: Density distribution changes:
[03/06 23:50:30    834] [1.10+      ] :	 20 (1.63%) -> 11 (0.90%)
[03/06 23:50:30    834] [1.05 - 1.10] :	 134 (10.94%) -> 126 (10.29%)
[03/06 23:50:30    834] [1.00 - 1.05] :	 329 (26.86%) -> 332 (27.10%)
[03/06 23:50:30    834] [0.95 - 1.00] :	 462 (37.71%) -> 489 (39.92%)
[03/06 23:50:30    834] [0.90 - 0.95] :	 229 (18.69%) -> 229 (18.69%)
[03/06 23:50:30    834] [0.85 - 0.90] :	 41 (3.35%) -> 32 (2.61%)
[03/06 23:50:30    834] [0.80 - 0.85] :	 3 (0.24%) -> 2 (0.16%)
[03/06 23:50:30    834] [CPU] RefinePlace/IncrNP (cpu=0:00:16.3, real=0:00:16.0, mem=1626.0MB) @(0:13:38 - 0:13:55).
[03/06 23:50:30    834] Move report: incrNP moves 67029 insts, mean move: 0.84 um, max move: 33.80 um
[03/06 23:50:30    834] 	Max move on inst (FE_RC_55_1): (407.60, 73.00) --> (427.00, 87.40)
[03/06 23:50:30    834] Move report: Timing Driven Placement moves 67029 insts, mean move: 0.84 um, max move: 33.80 um
[03/06 23:50:30    834] 	Max move on inst (FE_RC_55_1): (407.60, 73.00) --> (427.00, 87.40)
[03/06 23:50:30    834] 	Runtime: CPU: 0:00:16.3 REAL: 0:00:16.0 MEM: 1626.0MB
[03/06 23:50:30    834] Starting refinePlace ...
[03/06 23:50:30    834] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:50:31    834] default core: bins with density >  0.75 = 94.4 % ( 1157 / 1225 )
[03/06 23:50:31    834] Density distribution unevenness ratio = 1.919%
[03/06 23:50:33    837]   Spread Effort: high, pre-route mode, useDDP on.
[03/06 23:50:33    837] [CPU] RefinePlace/preRPlace (cpu=0:00:03.0, real=0:00:03.0, mem=1622.4MB) @(0:13:55 - 0:13:58).
[03/06 23:50:33    837] Move report: preRPlace moves 88117 insts, mean move: 3.12 um, max move: 88.20 um
[03/06 23:50:33    837] 	Max move on inst (U14264): (272.00, 229.60) --> (279.20, 148.60)
[03/06 23:50:33    837] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/06 23:50:33    837] wireLenOptFixPriorityInst 9106 inst fixed
[03/06 23:50:34    838] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/06 23:50:34    838] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1622.4MB) @(0:13:58 - 0:13:58).
[03/06 23:50:34    838] Move report: Detail placement moves 88117 insts, mean move: 3.12 um, max move: 88.20 um
[03/06 23:50:34    838] 	Max move on inst (U14264): (272.00, 229.60) --> (279.20, 148.60)
[03/06 23:50:34    838] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1622.4MB
[03/06 23:50:34    838] Statistics of distance of Instance movement in refine placement:
[03/06 23:50:34    838]   maximum (X+Y) =        88.20 um
[03/06 23:50:34    838]   inst (U14264) with max move: (272, 229.6) -> (279.2, 148.6)
[03/06 23:50:34    838]   mean    (X+Y) =         3.36 um
[03/06 23:50:34    838] Total instances flipped for legalization: 585
[03/06 23:50:34    838] Summary Report:
[03/06 23:50:34    838] Instances move: 47035 (out of 48350 movable)
[03/06 23:50:34    838] Mean displacement: 3.36 um
[03/06 23:50:34    838] Max displacement: 88.20 um (Instance: U14264) (272, 229.6) -> (279.2, 148.6)
[03/06 23:50:34    838] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/06 23:50:34    838] Total instances moved : 47035
[03/06 23:50:34    838] Total net bbox length = 1.116e+06 (5.395e+05 5.765e+05) (ext = 2.920e+04)
[03/06 23:50:34    838] Runtime: CPU: 0:00:19.9 REAL: 0:00:20.0 MEM: 1622.4MB
[03/06 23:50:34    838] [CPU] RefinePlace/total (cpu=0:00:19.9, real=0:00:20.0, mem=1622.4MB) @(0:13:38 - 0:13:58).
[03/06 23:50:34    838] *** Finished refinePlace (0:13:58 mem=1622.4M) ***
[03/06 23:50:35    839]   Timing Snapshot: (TGT)
[03/06 23:50:35    839]      Weighted WNS: -0.511
[03/06 23:50:35    839]       All  PG WNS: -0.951
[03/06 23:50:35    839]       High PG WNS: -0.462
[03/06 23:50:35    839]       All  PG TNS: -1056.218
[03/06 23:50:35    839]       High PG TNS: -924.972
[03/06 23:50:35    839]          Tran DRV: 0
[03/06 23:50:35    839]           Cap DRV: 0
[03/06 23:50:35    839]        Fanout DRV: 0
[03/06 23:50:35    839]            Glitch: 0
[03/06 23:50:35    839]    Category Slack: { [L, -0.951] [H, -0.462] }
[03/06 23:50:35    839] 
[03/06 23:50:35    839] Checking setup slack degradation ...
[03/06 23:50:35    839] 
[03/06 23:50:35    839] Recovery Manager:
[03/06 23:50:35    839]   Low  Effort WNS Jump: 0.000 (REF: -0.951, TGT: -0.951, Threshold: 0.010) - Skip
[03/06 23:50:35    839]   High Effort WNS Jump: 0.000 (REF: -0.462, TGT: -0.462, Threshold: 0.010) - Skip
[03/06 23:50:35    839]   Low  Effort TNS Jump: 0.000 (REF: -1058.638, TGT: -1056.218, Threshold: 50.000) - Skip
[03/06 23:50:35    839]   High Effort TNS Jump: 0.000 (REF: -927.338, TGT: -924.972, Threshold: 50.000) - Skip
[03/06 23:50:35    839] 
[03/06 23:50:36    840] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:50:36    840] Info: 331 clock nets excluded from IPO operation.
[03/06 23:50:36    840] PhyDesignGrid: maxLocalDensity 0.98
[03/06 23:50:36    840] #spOpts: N=65 mergeVia=F 
[03/06 23:50:39    842] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:50:39    842] Info: 331 clock nets excluded from IPO operation.
[03/06 23:50:40    844] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:50:40    844] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/06 23:50:40    844] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:50:40    844] |  -0.951|   -0.951|-1056.218|-1056.218|    99.00%|   0:00:00.0| 1675.8M|   WC_VIEW|  default| out[149]                                           |
[03/06 23:50:40    844] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/06 23:50:40    844] 
[03/06 23:50:40    844] *** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1675.8M) ***
[03/06 23:50:40    844] 
[03/06 23:50:40    844] *** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1675.8M) ***
[03/06 23:50:40    844] **** Begin NDR-Layer Usage Statistics ****
[03/06 23:50:40    844] Layer 3 has 331 constrained nets 
[03/06 23:50:40    844] Layer 7 has 720 constrained nets 
[03/06 23:50:40    844] **** End NDR-Layer Usage Statistics ****
[03/06 23:50:40    844] 
[03/06 23:50:40    844] Begin Power Analysis
[03/06 23:50:40    844] 
[03/06 23:50:40    844]     0.00V	    VSS
[03/06 23:50:40    844]     0.90V	    VDD
[03/06 23:50:41    844] Begin Processing Timing Library for Power Calculation
[03/06 23:50:41    844] 
[03/06 23:50:41    844] Begin Processing Timing Library for Power Calculation
[03/06 23:50:41    844] 
[03/06 23:50:41    844] 
[03/06 23:50:41    844] 
[03/06 23:50:41    844] Begin Processing Power Net/Grid for Power Calculation
[03/06 23:50:41    844] 
[03/06 23:50:41    844] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.21MB/1379.21MB)
[03/06 23:50:41    844] 
[03/06 23:50:41    844] Begin Processing Timing Window Data for Power Calculation
[03/06 23:50:41    844] 
[03/06 23:50:41    845] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.21MB/1379.21MB)
[03/06 23:50:41    845] 
[03/06 23:50:41    845] Begin Processing User Attributes
[03/06 23:50:41    845] 
[03/06 23:50:41    845] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.21MB/1379.21MB)
[03/06 23:50:41    845] 
[03/06 23:50:41    845] Begin Processing Signal Activity
[03/06 23:50:41    845] 
[03/06 23:50:43    847] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1379.21MB/1379.21MB)
[03/06 23:50:43    847] 
[03/06 23:50:43    847] Begin Power Computation
[03/06 23:50:43    847] 
[03/06 23:50:43    847]       ----------------------------------------------------------
[03/06 23:50:43    847]       # of cell(s) missing both power/leakage table: 0
[03/06 23:50:43    847]       # of cell(s) missing power table: 0
[03/06 23:50:43    847]       # of cell(s) missing leakage table: 0
[03/06 23:50:43    847]       # of MSMV cell(s) missing power_level: 0
[03/06 23:50:43    847]       ----------------------------------------------------------
[03/06 23:50:43    847] 
[03/06 23:50:43    847] 
[03/06 23:50:49    853] Ended Power Computation: (cpu=0:00:04, real=0:00:05, mem(process/total)=1379.21MB/1379.21MB)
[03/06 23:50:49    853] 
[03/06 23:50:49    853] Begin Processing User Attributes
[03/06 23:50:49    853] 
[03/06 23:50:49    853] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.21MB/1379.21MB)
[03/06 23:50:49    853] 
[03/06 23:50:49    853] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1379.21MB/1379.21MB)
[03/06 23:50:49    853] 
[03/06 23:50:50    853] *** Finished Leakage Power Optimization (cpu=0:02:19, real=0:02:19, mem=1511.88M, totSessionCpu=0:14:14).
[03/06 23:50:50    854] Extraction called for design 'fullchip' of instances=94290 and nets=52353 using extraction engine 'preRoute' .
[03/06 23:50:50    854] PreRoute RC Extraction called for design fullchip.
[03/06 23:50:50    854] RC Extraction called in multi-corner(2) mode.
[03/06 23:50:50    854] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/06 23:50:50    854] RCMode: PreRoute
[03/06 23:50:50    854]       RC Corner Indexes            0       1   
[03/06 23:50:50    854] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/06 23:50:50    854] Resistance Scaling Factor    : 1.00000 1.00000 
[03/06 23:50:50    854] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/06 23:50:50    854] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/06 23:50:50    854] Shrink Factor                : 1.00000
[03/06 23:50:50    854] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/06 23:50:50    854] Using capacitance table file ...
[03/06 23:50:50    854] Initializing multi-corner capacitance tables ... 
[03/06 23:50:50    854] Initializing multi-corner resistance tables ...
[03/06 23:50:50    854] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1491.059M)
[03/06 23:50:50    854] doiPBLastSyncSlave
[03/06 23:50:51    854] #################################################################################
[03/06 23:50:51    854] # Design Stage: PreRoute
[03/06 23:50:51    854] # Design Name: fullchip
[03/06 23:50:51    854] # Design Mode: 65nm
[03/06 23:50:51    854] # Analysis Mode: MMMC Non-OCV 
[03/06 23:50:51    854] # Parasitics Mode: No SPEF/RCDB
[03/06 23:50:51    854] # Signoff Settings: SI Off 
[03/06 23:50:51    854] #################################################################################
[03/06 23:50:52    856] AAE_INFO: 1 threads acquired from CTE.
[03/06 23:50:52    856] Calculate delays in BcWc mode...
[03/06 23:50:52    856] Topological Sorting (CPU = 0:00:00.1, MEM = 1502.5M, InitMEM = 1495.1M)
[03/06 23:50:58    862] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/06 23:50:58    862] End delay calculation. (MEM=1576.52 CPU=0:00:05.9 REAL=0:00:06.0)
[03/06 23:50:58    862] *** CDM Built up (cpu=0:00:07.9  real=0:00:07.0  mem= 1576.5M) ***
[03/06 23:50:59    863] 
[03/06 23:50:59    863] Begin Power Analysis
[03/06 23:50:59    863] 
[03/06 23:51:00    863]     0.00V	    VSS
[03/06 23:51:00    863]     0.90V	    VDD
[03/06 23:51:00    864] Begin Processing Timing Library for Power Calculation
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Begin Processing Timing Library for Power Calculation
[03/06 23:51:00    864] 
[03/06 23:51:00    864] 
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Begin Processing Power Net/Grid for Power Calculation
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.76MB/1276.76MB)
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Begin Processing Timing Window Data for Power Calculation
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.76MB/1276.76MB)
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Begin Processing User Attributes
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.76MB/1276.76MB)
[03/06 23:51:00    864] 
[03/06 23:51:00    864] Begin Processing Signal Activity
[03/06 23:51:00    864] 
[03/06 23:51:02    866] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1277.72MB/1277.72MB)
[03/06 23:51:02    866] 
[03/06 23:51:02    866] Begin Power Computation
[03/06 23:51:02    866] 
[03/06 23:51:02    866]       ----------------------------------------------------------
[03/06 23:51:02    866]       # of cell(s) missing both power/leakage table: 0
[03/06 23:51:02    866]       # of cell(s) missing power table: 0
[03/06 23:51:02    866]       # of cell(s) missing leakage table: 0
[03/06 23:51:02    866]       # of MSMV cell(s) missing power_level: 0
[03/06 23:51:02    866]       ----------------------------------------------------------
[03/06 23:51:02    866] 
[03/06 23:51:02    866] 
[03/06 23:51:07    871] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1277.72MB/1277.72MB)
[03/06 23:51:07    871] 
[03/06 23:51:07    871] Begin Processing User Attributes
[03/06 23:51:07    871] 
[03/06 23:51:07    871] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.72MB/1277.72MB)
[03/06 23:51:07    871] 
[03/06 23:51:07    871] Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1277.72MB/1277.72MB)
[03/06 23:51:07    871] 
[03/06 23:51:08    872] <optDesign CMD> Restore Using all VT Cells
[03/06 23:51:08    872] Reported timing to dir ./timingReports
[03/06 23:51:08    872] **optDesign ... cpu = 0:11:05, real = 0:11:03, mem = 1519.3M, totSessionCpu=0:14:33 **
[03/06 23:51:08    872] ** Profile ** Start :  cpu=0:00:00.0, mem=1519.3M
[03/06 23:51:08    872] ** Profile ** Other data :  cpu=0:00:00.1, mem=1519.3M
[03/06 23:51:09    873] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1527.3M
[03/06 23:51:10    874] ** Profile ** Total reports :  cpu=0:00:01.2, mem=1515.3M
[03/06 23:51:11    875] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1515.3M
[03/06 23:51:11    875] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.952  | -0.462  | -0.952  |
|           TNS (ns):| -1056.7 |-925.318 |-131.364 |
|    Violating Paths:|  4089   |  3929   |   160   |
|          All Paths:|  18344  |  9726   |  13992  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.071%
       (99.002% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1515.3M
[03/06 23:51:11    875] **optDesign ... cpu = 0:11:07, real = 0:11:06, mem = 1513.3M, totSessionCpu=0:14:35 **
[03/06 23:51:11    875] *** Finished optDesign ***
[03/06 23:51:11    875] 
[03/06 23:51:11    875] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:30 real=  0:11:29)
[03/06 23:51:11    875] 	OPT_RUNTIME:          phyUpdate (count =  8): (cpu=  0:01:22 real=  0:01:21)
[03/06 23:51:11    875] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:02:36 real=  0:02:36)
[03/06 23:51:11    875] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:02:49 real=  0:02:49)
[03/06 23:51:11    875] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:03:57 real=  0:03:58)
[03/06 23:51:11    875] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:02:48 real=  0:02:49)
[03/06 23:51:11    875] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/06 23:51:11    875] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:47 real=  0:01:46)
[03/06 23:51:11    875] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:02:31 real=  0:02:31)
[03/06 23:51:11    875] Info: pop threads available for lower-level modules during optimization.
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory13_reg_63_, Center Move (212.400,36.100)->(212.800,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 201.600 25.300 201.600 46.900
[03/06 23:51:11    875] addCustomLine AAA 201.600 25.300 223.200 25.300
[03/06 23:51:11    875] addCustomLine AAA 201.600 46.900 223.200 46.900
[03/06 23:51:11    875] addCustomLine AAA 223.200 25.300 223.200 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory13_reg_97_, Center Move (166.400,273.700)->(155.200,275.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 155.600 262.900 155.600 284.500
[03/06 23:51:11    875] addCustomLine AAA 155.600 262.900 177.200 262.900
[03/06 23:51:11    875] addCustomLine AAA 155.600 284.500 177.200 284.500
[03/06 23:51:11    875] addCustomLine AAA 177.200 262.900 177.200 284.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory13_reg_118_, Center Move (156.000,469.900)->(159.000,459.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 145.200 459.100 145.200 480.700
[03/06 23:51:11    875] addCustomLine AAA 145.200 459.100 166.800 459.100
[03/06 23:51:11    875] addCustomLine AAA 145.200 480.700 166.800 480.700
[03/06 23:51:11    875] addCustomLine AAA 166.800 459.100 166.800 480.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory10_reg_10_, Center Move (129.000,41.500)->(126.400,52.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 118.200 30.700 118.200 52.300
[03/06 23:51:11    875] addCustomLine AAA 118.200 30.700 139.800 30.700
[03/06 23:51:11    875] addCustomLine AAA 118.200 52.300 139.800 52.300
[03/06 23:51:11    875] addCustomLine AAA 139.800 30.700 139.800 52.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory10_reg_20_, Center Move (94.000,59.500)->(98.200,70.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 83.200 48.700 83.200 70.300
[03/06 23:51:11    875] addCustomLine AAA 83.200 48.700 104.800 48.700
[03/06 23:51:11    875] addCustomLine AAA 83.200 70.300 104.800 70.300
[03/06 23:51:11    875] addCustomLine AAA 104.800 48.700 104.800 70.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory10_reg_23_, Center Move (197.800,34.300)->(201.800,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 187.000 23.500 187.000 45.100
[03/06 23:51:11    875] addCustomLine AAA 187.000 23.500 208.600 23.500
[03/06 23:51:11    875] addCustomLine AAA 187.000 45.100 208.600 45.100
[03/06 23:51:11    875] addCustomLine AAA 208.600 23.500 208.600 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory10_reg_40_, Center Move (174.000,43.300)->(168.400,54.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 163.200 32.500 163.200 54.100
[03/06 23:51:11    875] addCustomLine AAA 163.200 32.500 184.800 32.500
[03/06 23:51:11    875] addCustomLine AAA 163.200 54.100 184.800 54.100
[03/06 23:51:11    875] addCustomLine AAA 184.800 32.500 184.800 54.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory10_reg_55_, Center Move (204.000,32.500)->(205.800,43.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 193.200 21.700 193.200 43.300
[03/06 23:51:11    875] addCustomLine AAA 193.200 21.700 214.800 21.700
[03/06 23:51:11    875] addCustomLine AAA 193.200 43.300 214.800 43.300
[03/06 23:51:11    875] addCustomLine AAA 214.800 21.700 214.800 43.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory10_reg_63_, Center Move (212.400,34.300)->(212.200,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 201.600 23.500 201.600 45.100
[03/06 23:51:11    875] addCustomLine AAA 201.600 23.500 223.200 23.500
[03/06 23:51:11    875] addCustomLine AAA 201.600 45.100 223.200 45.100
[03/06 23:51:11    875] addCustomLine AAA 223.200 23.500 223.200 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory12_reg_0_, Center Move (160.800,36.100)->(163.400,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 150.000 25.300 150.000 46.900
[03/06 23:51:11    875] addCustomLine AAA 150.000 25.300 171.600 25.300
[03/06 23:51:11    875] addCustomLine AAA 150.000 46.900 171.600 46.900
[03/06 23:51:11    875] addCustomLine AAA 171.600 25.300 171.600 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory12_reg_1_, Center Move (189.200,36.100)->(186.800,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 178.400 25.300 178.400 46.900
[03/06 23:51:11    875] addCustomLine AAA 178.400 25.300 200.000 25.300
[03/06 23:51:11    875] addCustomLine AAA 178.400 46.900 200.000 46.900
[03/06 23:51:11    875] addCustomLine AAA 200.000 25.300 200.000 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_2_, Center Move (203.200,592.300)->(205.600,581.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 192.400 581.500 192.400 603.100
[03/06 23:51:11    875] addCustomLine AAA 192.400 581.500 214.000 581.500
[03/06 23:51:11    875] addCustomLine AAA 192.400 603.100 214.000 603.100
[03/06 23:51:11    875] addCustomLine AAA 214.000 581.500 214.000 603.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_2_, Center Move (570.400,468.100)->(569.400,457.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 559.600 457.300 559.600 478.900
[03/06 23:51:11    875] addCustomLine AAA 559.600 457.300 581.200 457.300
[03/06 23:51:11    875] addCustomLine AAA 559.600 478.900 581.200 478.900
[03/06 23:51:11    875] addCustomLine AAA 581.200 457.300 581.200 478.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_4_, Center Move (251.000,336.700)->(263.000,333.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 240.200 325.900 240.200 347.500
[03/06 23:51:11    875] addCustomLine AAA 240.200 325.900 261.800 325.900
[03/06 23:51:11    875] addCustomLine AAA 240.200 347.500 261.800 347.500
[03/06 23:51:11    875] addCustomLine AAA 261.800 325.900 261.800 347.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory12_reg_6_, Center Move (224.200,32.500)->(219.800,43.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 213.400 21.700 213.400 43.300
[03/06 23:51:11    875] addCustomLine AAA 213.400 21.700 235.000 21.700
[03/06 23:51:11    875] addCustomLine AAA 213.400 43.300 235.000 43.300
[03/06 23:51:11    875] addCustomLine AAA 235.000 21.700 235.000 43.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory12_reg_10_, Center Move (116.800,43.300)->(118.400,54.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 106.000 32.500 106.000 54.100
[03/06 23:51:11    875] addCustomLine AAA 106.000 32.500 127.600 32.500
[03/06 23:51:11    875] addCustomLine AAA 106.000 54.100 127.600 54.100
[03/06 23:51:11    875] addCustomLine AAA 127.600 32.500 127.600 54.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_12_, Center Move (288.200,468.100)->(299.000,468.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 277.400 457.300 277.400 478.900
[03/06 23:51:11    875] addCustomLine AAA 277.400 457.300 299.000 457.300
[03/06 23:51:11    875] addCustomLine AAA 277.400 478.900 299.000 478.900
[03/06 23:51:11    875] addCustomLine AAA 299.000 457.300 299.000 478.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_14_, Center Move (470.600,406.900)->(459.600,405.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 459.800 396.100 459.800 417.700
[03/06 23:51:11    875] addCustomLine AAA 459.800 396.100 481.400 396.100
[03/06 23:51:11    875] addCustomLine AAA 459.800 417.700 481.400 417.700
[03/06 23:51:11    875] addCustomLine AAA 481.400 396.100 481.400 417.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_, Center Move (194.800,214.300)->(196.200,226.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 184.000 203.500 184.000 225.100
[03/06 23:51:11    875] addCustomLine AAA 184.000 203.500 205.600 203.500
[03/06 23:51:11    875] addCustomLine AAA 184.000 225.100 205.600 225.100
[03/06 23:51:11    875] addCustomLine AAA 205.600 203.500 205.600 225.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_17_, Center Move (494.200,477.100)->(492.400,466.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 483.400 466.300 483.400 487.900
[03/06 23:51:11    875] addCustomLine AAA 483.400 466.300 505.000 466.300
[03/06 23:51:11    875] addCustomLine AAA 483.400 487.900 505.000 487.900
[03/06 23:51:11    875] addCustomLine AAA 505.000 466.300 505.000 487.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_19_, Center Move (500.200,477.100)->(499.600,466.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 489.400 466.300 489.400 487.900
[03/06 23:51:11    875] addCustomLine AAA 489.400 466.300 511.000 466.300
[03/06 23:51:11    875] addCustomLine AAA 489.400 487.900 511.000 487.900
[03/06 23:51:11    875] addCustomLine AAA 511.000 466.300 511.000 487.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_20_, Center Move (440.600,255.700)->(428.800,250.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 429.800 244.900 429.800 266.500
[03/06 23:51:11    875] addCustomLine AAA 429.800 244.900 451.400 244.900
[03/06 23:51:11    875] addCustomLine AAA 429.800 266.500 451.400 266.500
[03/06 23:51:11    875] addCustomLine AAA 451.400 244.900 451.400 266.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_21_, Center Move (488.400,473.500)->(489.000,462.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 477.600 462.700 477.600 484.300
[03/06 23:51:11    875] addCustomLine AAA 477.600 462.700 499.200 462.700
[03/06 23:51:11    875] addCustomLine AAA 477.600 484.300 499.200 484.300
[03/06 23:51:11    875] addCustomLine AAA 499.200 462.700 499.200 484.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory12_reg_24_, Center Move (227.200,36.100)->(226.000,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 216.400 25.300 216.400 46.900
[03/06 23:51:11    875] addCustomLine AAA 216.400 25.300 238.000 25.300
[03/06 23:51:11    875] addCustomLine AAA 216.400 46.900 238.000 46.900
[03/06 23:51:11    875] addCustomLine AAA 238.000 25.300 238.000 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_29_, Center Move (470.200,165.700)->(468.400,176.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 459.400 154.900 459.400 176.500
[03/06 23:51:11    875] addCustomLine AAA 459.400 154.900 481.000 154.900
[03/06 23:51:11    875] addCustomLine AAA 459.400 176.500 481.000 176.500
[03/06 23:51:11    875] addCustomLine AAA 481.000 154.900 481.000 176.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_30_, Center Move (468.000,163.900)->(474.600,174.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 457.200 153.100 457.200 174.700
[03/06 23:51:11    875] addCustomLine AAA 457.200 153.100 478.800 153.100
[03/06 23:51:11    875] addCustomLine AAA 457.200 174.700 478.800 174.700
[03/06 23:51:11    875] addCustomLine AAA 478.800 153.100 478.800 174.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_31_, Center Move (474.200,172.900)->(472.600,183.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 463.400 162.100 463.400 183.700
[03/06 23:51:11    875] addCustomLine AAA 463.400 162.100 485.000 162.100
[03/06 23:51:11    875] addCustomLine AAA 463.400 183.700 485.000 183.700
[03/06 23:51:11    875] addCustomLine AAA 485.000 162.100 485.000 183.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_Q_reg_35_, Center Move (176.400,171.100)->(175.000,181.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 165.600 160.300 165.600 181.900
[03/06 23:51:11    875] addCustomLine AAA 165.600 160.300 187.200 160.300
[03/06 23:51:11    875] addCustomLine AAA 165.600 181.900 187.200 181.900
[03/06 23:51:11    875] addCustomLine AAA 187.200 160.300 187.200 181.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_45_, Center Move (380.600,491.500)->(392.400,495.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 369.800 480.700 369.800 502.300
[03/06 23:51:11    875] addCustomLine AAA 369.800 480.700 391.400 480.700
[03/06 23:51:11    875] addCustomLine AAA 369.800 502.300 391.400 502.300
[03/06 23:51:11    875] addCustomLine AAA 391.400 480.700 391.400 502.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_53_, Center Move (387.400,489.700)->(398.400,495.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 376.600 478.900 376.600 500.500
[03/06 23:51:11    875] addCustomLine AAA 376.600 478.900 398.200 478.900
[03/06 23:51:11    875] addCustomLine AAA 376.600 500.500 398.200 500.500
[03/06 23:51:11    875] addCustomLine AAA 398.200 478.900 398.200 500.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_55_, Center Move (475.400,491.500)->(470.400,480.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 464.600 480.700 464.600 502.300
[03/06 23:51:11    875] addCustomLine AAA 464.600 480.700 486.200 480.700
[03/06 23:51:11    875] addCustomLine AAA 464.600 502.300 486.200 502.300
[03/06 23:51:11    875] addCustomLine AAA 486.200 480.700 486.200 502.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_55_, Center Move (477.600,487.900)->(471.000,477.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 466.800 477.100 466.800 498.700
[03/06 23:51:11    875] addCustomLine AAA 466.800 477.100 488.400 477.100
[03/06 23:51:11    875] addCustomLine AAA 466.800 498.700 488.400 498.700
[03/06 23:51:11    875] addCustomLine AAA 488.400 477.100 488.400 498.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_71_, Center Move (271.400,334.900)->(285.400,336.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 260.600 324.100 260.600 345.700
[03/06 23:51:11    875] addCustomLine AAA 260.600 324.100 282.200 324.100
[03/06 23:51:11    875] addCustomLine AAA 260.600 345.700 282.200 345.700
[03/06 23:51:11    875] addCustomLine AAA 282.200 324.100 282.200 345.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_72_, Center Move (476.000,275.500)->(481.500,288.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 465.200 264.700 465.200 286.300
[03/06 23:51:11    875] addCustomLine AAA 465.200 264.700 486.800 264.700
[03/06 23:51:11    875] addCustomLine AAA 465.200 286.300 486.800 286.300
[03/06 23:51:11    875] addCustomLine AAA 486.800 264.700 486.800 286.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_74_, Center Move (331.600,567.100)->(328.800,556.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 320.800 556.300 320.800 577.900
[03/06 23:51:11    875] addCustomLine AAA 320.800 556.300 342.400 556.300
[03/06 23:51:11    875] addCustomLine AAA 320.800 577.900 342.400 577.900
[03/06 23:51:11    875] addCustomLine AAA 342.400 556.300 342.400 577.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_75_, Center Move (478.000,273.700)->(476.400,284.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 467.200 262.900 467.200 284.500
[03/06 23:51:11    875] addCustomLine AAA 467.200 262.900 488.800 262.900
[03/06 23:51:11    875] addCustomLine AAA 467.200 284.500 488.800 284.500
[03/06 23:51:11    875] addCustomLine AAA 488.800 262.900 488.800 284.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory12_reg_76_, Center Move (14.000,293.500)->(25.400,293.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 3.200 282.700 3.200 304.300
[03/06 23:51:11    875] addCustomLine AAA 3.200 282.700 24.800 282.700
[03/06 23:51:11    875] addCustomLine AAA 3.200 304.300 24.800 304.300
[03/06 23:51:11    875] addCustomLine AAA 24.800 282.700 24.800 304.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_85_, Center Move (471.400,493.300)->(472.000,482.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 460.600 482.500 460.600 504.100
[03/06 23:51:11    875] addCustomLine AAA 460.600 482.500 482.200 482.500
[03/06 23:51:11    875] addCustomLine AAA 460.600 504.100 482.200 504.100
[03/06 23:51:11    875] addCustomLine AAA 482.200 482.500 482.200 504.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_85_, Center Move (474.800,489.700)->(471.800,478.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 464.000 478.900 464.000 500.500
[03/06 23:51:11    875] addCustomLine AAA 464.000 478.900 485.600 478.900
[03/06 23:51:11    875] addCustomLine AAA 464.000 500.500 485.600 500.500
[03/06 23:51:11    875] addCustomLine AAA 485.600 478.900 485.600 500.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_85_, Center Move (585.800,448.300)->(597.400,441.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 575.000 437.500 575.000 459.100
[03/06 23:51:11    875] addCustomLine AAA 575.000 437.500 596.600 437.500
[03/06 23:51:11    875] addCustomLine AAA 575.000 459.100 596.600 459.100
[03/06 23:51:11    875] addCustomLine AAA 596.600 437.500 596.600 459.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_89_, Center Move (354.800,259.300)->(343.000,257.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 344.000 248.500 344.000 270.100
[03/06 23:51:11    875] addCustomLine AAA 344.000 248.500 365.600 248.500
[03/06 23:51:11    875] addCustomLine AAA 344.000 270.100 365.600 270.100
[03/06 23:51:11    875] addCustomLine AAA 365.600 248.500 365.600 270.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_, Center Move (358.600,385.300)->(346.800,387.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 347.800 374.500 347.800 396.100
[03/06 23:51:11    875] addCustomLine AAA 347.800 374.500 369.400 374.500
[03/06 23:51:11    875] addCustomLine AAA 347.800 396.100 369.400 396.100
[03/06 23:51:11    875] addCustomLine AAA 369.400 374.500 369.400 396.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_Q_reg_94_, Center Move (160.000,383.500)->(149.000,381.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 149.200 372.700 149.200 394.300
[03/06 23:51:11    875] addCustomLine AAA 149.200 372.700 170.800 372.700
[03/06 23:51:11    875] addCustomLine AAA 149.200 394.300 170.800 394.300
[03/06 23:51:11    875] addCustomLine AAA 170.800 372.700 170.800 394.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_96_, Center Move (167.400,318.700)->(178.200,318.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 156.600 307.900 156.600 329.500
[03/06 23:51:11    875] addCustomLine AAA 156.600 307.900 178.200 307.900
[03/06 23:51:11    875] addCustomLine AAA 156.600 329.500 178.200 329.500
[03/06 23:51:11    875] addCustomLine AAA 178.200 307.900 178.200 329.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_115_, Center Move (207.400,334.900)->(219.000,336.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 196.600 324.100 196.600 345.700
[03/06 23:51:11    875] addCustomLine AAA 196.600 324.100 218.200 324.100
[03/06 23:51:11    875] addCustomLine AAA 196.600 345.700 218.200 345.700
[03/06 23:51:11    875] addCustomLine AAA 218.200 324.100 218.200 345.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_117_, Center Move (237.600,496.900)->(224.000,495.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 226.800 486.100 226.800 507.700
[03/06 23:51:11    875] addCustomLine AAA 226.800 486.100 248.400 486.100
[03/06 23:51:11    875] addCustomLine AAA 226.800 507.700 248.400 507.700
[03/06 23:51:11    875] addCustomLine AAA 248.400 486.100 248.400 507.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_51_, Center Move (209.000,352.900)->(221.800,351.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 198.200 342.100 198.200 363.700
[03/06 23:51:11    875] addCustomLine AAA 198.200 342.100 219.800 342.100
[03/06 23:51:11    875] addCustomLine AAA 198.200 363.700 219.800 363.700
[03/06 23:51:11    875] addCustomLine AAA 219.800 342.100 219.800 363.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_123_, Center Move (478.000,365.500)->(491.200,367.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 467.200 354.700 467.200 376.300
[03/06 23:51:11    875] addCustomLine AAA 467.200 354.700 488.800 354.700
[03/06 23:51:11    875] addCustomLine AAA 467.200 376.300 488.800 376.300
[03/06 23:51:11    875] addCustomLine AAA 488.800 354.700 488.800 376.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_27_, Center Move (530.400,397.900)->(517.400,397.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 519.600 387.100 519.600 408.700
[03/06 23:51:11    875] addCustomLine AAA 519.600 387.100 541.200 387.100
[03/06 23:51:11    875] addCustomLine AAA 519.600 408.700 541.200 408.700
[03/06 23:51:11    875] addCustomLine AAA 541.200 387.100 541.200 408.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_125_, Center Move (328.200,619.300)->(331.000,608.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 317.400 608.500 317.400 630.100
[03/06 23:51:11    875] addCustomLine AAA 317.400 608.500 339.000 608.500
[03/06 23:51:11    875] addCustomLine AAA 317.400 630.100 339.000 630.100
[03/06 23:51:11    875] addCustomLine AAA 339.000 608.500 339.000 630.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_89_, Center Move (354.200,257.500)->(343.200,255.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 343.400 246.700 343.400 268.300
[03/06 23:51:11    875] addCustomLine AAA 343.400 246.700 365.000 246.700
[03/06 23:51:11    875] addCustomLine AAA 343.400 268.300 365.000 268.300
[03/06 23:51:11    875] addCustomLine AAA 365.000 246.700 365.000 268.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_100_, Center Move (496.000,225.100)->(484.600,226.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 485.200 214.300 485.200 235.900
[03/06 23:51:11    875] addCustomLine AAA 485.200 214.300 506.800 214.300
[03/06 23:51:11    875] addCustomLine AAA 485.200 235.900 506.800 235.900
[03/06 23:51:11    875] addCustomLine AAA 506.800 214.300 506.800 235.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_62_, Center Move (274.800,219.700)->(273.000,230.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 264.000 208.900 264.000 230.500
[03/06 23:51:11    875] addCustomLine AAA 264.000 208.900 285.600 208.900
[03/06 23:51:11    875] addCustomLine AAA 264.000 230.500 285.600 230.500
[03/06 23:51:11    875] addCustomLine AAA 285.600 208.900 285.600 230.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_10_, Center Move (243.400,165.700)->(245.300,176.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 232.600 154.900 232.600 176.500
[03/06 23:51:11    875] addCustomLine AAA 232.600 154.900 254.200 154.900
[03/06 23:51:11    875] addCustomLine AAA 232.600 176.500 254.200 176.500
[03/06 23:51:11    875] addCustomLine AAA 254.200 154.900 254.200 176.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_44_, Center Move (374.600,491.500)->(386.400,495.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 363.800 480.700 363.800 502.300
[03/06 23:51:11    875] addCustomLine AAA 363.800 480.700 385.400 480.700
[03/06 23:51:11    875] addCustomLine AAA 363.800 502.300 385.400 502.300
[03/06 23:51:11    875] addCustomLine AAA 385.400 480.700 385.400 502.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_86_, Center Move (211.600,210.700)->(211.700,223.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 200.800 199.900 200.800 221.500
[03/06 23:51:11    875] addCustomLine AAA 200.800 199.900 222.400 199.900
[03/06 23:51:11    875] addCustomLine AAA 200.800 221.500 222.400 221.500
[03/06 23:51:11    875] addCustomLine AAA 222.400 199.900 222.400 221.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_4_, Center Move (257.000,336.700)->(270.800,333.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 246.200 325.900 246.200 347.500
[03/06 23:51:11    875] addCustomLine AAA 246.200 325.900 267.800 325.900
[03/06 23:51:11    875] addCustomLine AAA 246.200 347.500 267.800 347.500
[03/06 23:51:11    875] addCustomLine AAA 267.800 325.900 267.800 347.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_98_, Center Move (286.000,459.100)->(297.000,457.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 275.200 448.300 275.200 469.900
[03/06 23:51:11    875] addCustomLine AAA 275.200 448.300 296.800 448.300
[03/06 23:51:11    875] addCustomLine AAA 275.200 469.900 296.800 469.900
[03/06 23:51:11    875] addCustomLine AAA 296.800 448.300 296.800 469.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_40_, Center Move (480.600,462.700)->(484.700,451.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 469.800 451.900 469.800 473.500
[03/06 23:51:11    875] addCustomLine AAA 469.800 451.900 491.400 451.900
[03/06 23:51:11    875] addCustomLine AAA 469.800 473.500 491.400 473.500
[03/06 23:51:11    875] addCustomLine AAA 491.400 451.900 491.400 473.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_127_, Center Move (513.800,304.300)->(502.500,315.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 503.000 293.500 503.000 315.100
[03/06 23:51:11    875] addCustomLine AAA 503.000 293.500 524.600 293.500
[03/06 23:51:11    875] addCustomLine AAA 503.000 315.100 524.600 315.100
[03/06 23:51:11    875] addCustomLine AAA 524.600 293.500 524.600 315.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q12_reg_18_, Center Move (553.300,563.500)->(558.700,552.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 542.500 552.700 542.500 574.300
[03/06 23:51:11    875] addCustomLine AAA 542.500 552.700 564.100 552.700
[03/06 23:51:11    875] addCustomLine AAA 542.500 574.300 564.100 574.300
[03/06 23:51:11    875] addCustomLine AAA 564.100 552.700 564.100 574.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q15_reg_18_, Center Move (554.100,567.100)->(562.700,556.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 543.300 556.300 543.300 577.900
[03/06 23:51:11    875] addCustomLine AAA 543.300 556.300 564.900 556.300
[03/06 23:51:11    875] addCustomLine AAA 543.300 577.900 564.900 577.900
[03/06 23:51:11    875] addCustomLine AAA 564.900 556.300 564.900 577.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_103_, Center Move (443.000,568.900)->(455.000,563.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 432.200 558.100 432.200 579.700
[03/06 23:51:11    875] addCustomLine AAA 432.200 558.100 453.800 558.100
[03/06 23:51:11    875] addCustomLine AAA 432.200 579.700 453.800 579.700
[03/06 23:51:11    875] addCustomLine AAA 453.800 558.100 453.800 579.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_81_, Center Move (519.400,167.500)->(518.800,178.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 508.600 156.700 508.600 178.300
[03/06 23:51:11    875] addCustomLine AAA 508.600 156.700 530.200 156.700
[03/06 23:51:11    875] addCustomLine AAA 508.600 178.300 530.200 178.300
[03/06 23:51:11    875] addCustomLine AAA 530.200 156.700 530.200 178.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_86_, Center Move (416.400,516.700)->(404.800,516.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 405.600 505.900 405.600 527.500
[03/06 23:51:11    875] addCustomLine AAA 405.600 505.900 427.200 505.900
[03/06 23:51:11    875] addCustomLine AAA 405.600 527.500 427.200 527.500
[03/06 23:51:11    875] addCustomLine AAA 427.200 505.900 427.200 527.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_87_, Center Move (581.400,163.900)->(587.400,174.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 570.600 153.100 570.600 174.700
[03/06 23:51:11    875] addCustomLine AAA 570.600 153.100 592.200 153.100
[03/06 23:51:11    875] addCustomLine AAA 570.600 174.700 592.200 174.700
[03/06 23:51:11    875] addCustomLine AAA 592.200 153.100 592.200 174.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_71_, Center Move (266.800,336.700)->(278.800,336.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 256.000 325.900 256.000 347.500
[03/06 23:51:11    875] addCustomLine AAA 256.000 325.900 277.600 325.900
[03/06 23:51:11    875] addCustomLine AAA 256.000 347.500 277.600 347.500
[03/06 23:51:11    875] addCustomLine AAA 277.600 325.900 277.600 347.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_26_, Center Move (473.400,169.300)->(475.200,180.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 462.600 158.500 462.600 180.100
[03/06 23:51:11    875] addCustomLine AAA 462.600 158.500 484.200 158.500
[03/06 23:51:11    875] addCustomLine AAA 462.600 180.100 484.200 180.100
[03/06 23:51:11    875] addCustomLine AAA 484.200 158.500 484.200 180.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_81_, Center Move (493.400,475.300)->(492.200,464.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 482.600 464.500 482.600 486.100
[03/06 23:51:11    875] addCustomLine AAA 482.600 464.500 504.200 464.500
[03/06 23:51:11    875] addCustomLine AAA 482.600 486.100 504.200 486.100
[03/06 23:51:11    875] addCustomLine AAA 504.200 464.500 504.200 486.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_3__mac_col_inst_inst_q_reg_0_, Center Move (170.300,581.500)->(159.500,576.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 159.500 570.700 159.500 592.300
[03/06 23:51:11    875] addCustomLine AAA 159.500 570.700 181.100 570.700
[03/06 23:51:11    875] addCustomLine AAA 159.500 592.300 181.100 592.300
[03/06 23:51:11    875] addCustomLine AAA 181.100 570.700 181.100 592.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_mac_array_instance_col_idx_8__mac_col_inst_cnt_q_reg_2_, Center Move (503.400,129.700)->(499.400,140.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 492.600 118.900 492.600 140.500
[03/06 23:51:11    875] addCustomLine AAA 492.600 118.900 514.200 118.900
[03/06 23:51:11    875] addCustomLine AAA 492.600 140.500 514.200 140.500
[03/06 23:51:11    875] addCustomLine AAA 514.200 118.900 514.200 140.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_3_, Center Move (325.800,25.300)->(320.600,36.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 315.000 14.500 315.000 36.100
[03/06 23:51:11    875] addCustomLine AAA 315.000 14.500 336.600 14.500
[03/06 23:51:11    875] addCustomLine AAA 315.000 36.100 336.600 36.100
[03/06 23:51:11    875] addCustomLine AAA 336.600 14.500 336.600 36.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_1_, Center Move (314.600,23.500)->(313.000,34.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 303.800 12.700 303.800 34.300
[03/06 23:51:11    875] addCustomLine AAA 303.800 12.700 325.400 12.700
[03/06 23:51:11    875] addCustomLine AAA 303.800 34.300 325.400 34.300
[03/06 23:51:11    875] addCustomLine AAA 325.400 12.700 325.400 34.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_rd_ptr_reg_4_, Center Move (79.200,588.700)->(79.200,577.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 68.400 577.900 68.400 599.500
[03/06 23:51:11    875] addCustomLine AAA 68.400 577.900 90.000 577.900
[03/06 23:51:11    875] addCustomLine AAA 68.400 599.500 90.000 599.500
[03/06 23:51:11    875] addCustomLine AAA 90.000 577.900 90.000 599.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_rd_ptr_reg_0_, Center Move (69.400,588.700)->(71.800,577.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 58.600 577.900 58.600 599.500
[03/06 23:51:11    875] addCustomLine AAA 58.600 577.900 80.200 577.900
[03/06 23:51:11    875] addCustomLine AAA 58.600 599.500 80.200 599.500
[03/06 23:51:11    875] addCustomLine AAA 80.200 577.900 80.200 599.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_rd_ptr_reg_3_, Center Move (75.400,583.300)->(78.800,572.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 64.600 572.500 64.600 594.100
[03/06 23:51:11    875] addCustomLine AAA 64.600 572.500 86.200 572.500
[03/06 23:51:11    875] addCustomLine AAA 64.600 594.100 86.200 594.100
[03/06 23:51:11    875] addCustomLine AAA 86.200 572.500 86.200 594.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_rd_ptr_reg_2_, Center Move (70.200,583.300)->(73.500,572.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 59.400 572.500 59.400 594.100
[03/06 23:51:11    875] addCustomLine AAA 59.400 572.500 81.000 572.500
[03/06 23:51:11    875] addCustomLine AAA 59.400 594.100 81.000 594.100
[03/06 23:51:11    875] addCustomLine AAA 81.000 572.500 81.000 594.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_rd_ptr_reg_1_, Center Move (66.400,585.100)->(71.800,574.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 55.600 574.300 55.600 595.900
[03/06 23:51:11    875] addCustomLine AAA 55.600 574.300 77.200 574.300
[03/06 23:51:11    875] addCustomLine AAA 55.600 595.900 77.200 595.900
[03/06 23:51:11    875] addCustomLine AAA 77.200 574.300 77.200 595.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_18_, Center Move (19.200,484.300)->(30.400,484.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 8.400 473.500 8.400 495.100
[03/06 23:51:11    875] addCustomLine AAA 8.400 473.500 30.000 473.500
[03/06 23:51:11    875] addCustomLine AAA 8.400 495.100 30.000 495.100
[03/06 23:51:11    875] addCustomLine AAA 30.000 473.500 30.000 495.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_17_, Center Move (95.200,525.700)->(82.600,523.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 84.400 514.900 84.400 536.500
[03/06 23:51:11    875] addCustomLine AAA 84.400 514.900 106.000 514.900
[03/06 23:51:11    875] addCustomLine AAA 84.400 536.500 106.000 536.500
[03/06 23:51:11    875] addCustomLine AAA 106.000 514.900 106.000 536.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q0_reg_2_, Center Move (98.000,520.300)->(86.200,518.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 87.200 509.500 87.200 531.100
[03/06 23:51:11    875] addCustomLine AAA 87.200 509.500 108.800 509.500
[03/06 23:51:11    875] addCustomLine AAA 87.200 531.100 108.800 531.100
[03/06 23:51:11    875] addCustomLine AAA 108.800 509.500 108.800 531.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q5_reg_14_, Center Move (99.600,558.100)->(88.600,549.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 88.800 547.300 88.800 568.900
[03/06 23:51:11    875] addCustomLine AAA 88.800 547.300 110.400 547.300
[03/06 23:51:11    875] addCustomLine AAA 88.800 568.900 110.400 568.900
[03/06 23:51:11    875] addCustomLine AAA 110.400 547.300 110.400 568.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q9_reg_7_, Center Move (76.600,520.300)->(63.000,520.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 65.800 509.500 65.800 531.100
[03/06 23:51:11    875] addCustomLine AAA 65.800 509.500 87.400 509.500
[03/06 23:51:11    875] addCustomLine AAA 65.800 531.100 87.400 531.100
[03/06 23:51:11    875] addCustomLine AAA 87.400 509.500 87.400 531.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q10_reg_17_, Center Move (74.200,527.500)->(60.800,523.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 63.400 516.700 63.400 538.300
[03/06 23:51:11    875] addCustomLine AAA 63.400 516.700 85.000 516.700
[03/06 23:51:11    875] addCustomLine AAA 63.400 538.300 85.000 538.300
[03/06 23:51:11    875] addCustomLine AAA 85.000 516.700 85.000 538.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q10_reg_15_, Center Move (54.800,568.900)->(55.200,558.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 44.000 558.100 44.000 579.700
[03/06 23:51:11    875] addCustomLine AAA 44.000 558.100 65.600 558.100
[03/06 23:51:11    875] addCustomLine AAA 44.000 579.700 65.600 579.700
[03/06 23:51:11    875] addCustomLine AAA 65.600 558.100 65.600 579.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q11_reg_15_, Center Move (64.200,561.700)->(63.800,550.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 53.400 550.900 53.400 572.500
[03/06 23:51:11    875] addCustomLine AAA 53.400 550.900 75.000 550.900
[03/06 23:51:11    875] addCustomLine AAA 53.400 572.500 75.000 572.500
[03/06 23:51:11    875] addCustomLine AAA 75.000 550.900 75.000 572.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q12_reg_15_, Center Move (54.000,567.100)->(59.800,556.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 43.200 556.300 43.200 577.900
[03/06 23:51:11    875] addCustomLine AAA 43.200 556.300 64.800 556.300
[03/06 23:51:11    875] addCustomLine AAA 43.200 577.900 64.800 577.900
[03/06 23:51:11    875] addCustomLine AAA 64.800 556.300 64.800 577.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q12_reg_1_, Center Move (45.200,567.100)->(44.600,556.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 34.400 556.300 34.400 577.900
[03/06 23:51:11    875] addCustomLine AAA 34.400 556.300 56.000 556.300
[03/06 23:51:11    875] addCustomLine AAA 34.400 577.900 56.000 577.900
[03/06 23:51:11    875] addCustomLine AAA 56.000 556.300 56.000 577.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q13_reg_17_, Center Move (79.600,529.300)->(66.000,523.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 68.800 518.500 68.800 540.100
[03/06 23:51:11    875] addCustomLine AAA 68.800 518.500 90.400 518.500
[03/06 23:51:11    875] addCustomLine AAA 68.800 540.100 90.400 540.100
[03/06 23:51:11    875] addCustomLine AAA 90.400 518.500 90.400 540.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_1__fifo_instance_q13_reg_8_, Center Move (45.800,527.500)->(31.800,523.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 35.000 516.700 35.000 538.300
[03/06 23:51:11    875] addCustomLine AAA 35.000 516.700 56.600 516.700
[03/06 23:51:11    875] addCustomLine AAA 35.000 538.300 56.600 538.300
[03/06 23:51:11    875] addCustomLine AAA 56.600 516.700 56.600 538.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_2__fifo_instance_rd_ptr_reg_0_, Center Move (140.400,601.300)->(139.800,590.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 129.600 590.500 129.600 612.100
[03/06 23:51:11    875] addCustomLine AAA 129.600 590.500 151.200 590.500
[03/06 23:51:11    875] addCustomLine AAA 129.600 612.100 151.200 612.100
[03/06 23:51:11    875] addCustomLine AAA 151.200 590.500 151.200 612.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_2__fifo_instance_rd_ptr_reg_1_, Center Move (136.400,597.700)->(138.200,586.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 125.600 586.900 125.600 608.500
[03/06 23:51:11    875] addCustomLine AAA 125.600 586.900 147.200 586.900
[03/06 23:51:11    875] addCustomLine AAA 125.600 608.500 147.200 608.500
[03/06 23:51:11    875] addCustomLine AAA 147.200 586.900 147.200 608.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_2__fifo_instance_q4_reg_18_, Center Move (170.200,525.700)->(155.600,523.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 159.400 514.900 159.400 536.500
[03/06 23:51:11    875] addCustomLine AAA 159.400 514.900 181.000 514.900
[03/06 23:51:11    875] addCustomLine AAA 159.400 536.500 181.000 536.500
[03/06 23:51:11    875] addCustomLine AAA 181.000 514.900 181.000 536.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_2__fifo_instance_q5_reg_14_, Center Move (131.000,523.900)->(120.000,514.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 120.200 513.100 120.200 534.700
[03/06 23:51:11    875] addCustomLine AAA 120.200 513.100 141.800 513.100
[03/06 23:51:11    875] addCustomLine AAA 120.200 534.700 141.800 534.700
[03/06 23:51:11    875] addCustomLine AAA 141.800 513.100 141.800 534.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_2__fifo_instance_q9_reg_9_, Center Move (105.400,484.300)->(109.800,495.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 94.600 473.500 94.600 495.100
[03/06 23:51:11    875] addCustomLine AAA 94.600 473.500 116.200 473.500
[03/06 23:51:11    875] addCustomLine AAA 94.600 495.100 116.200 495.100
[03/06 23:51:11    875] addCustomLine AAA 116.200 473.500 116.200 495.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_rd_ptr_reg_4_, Center Move (539.000,603.100)->(532.800,592.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 528.200 592.300 528.200 613.900
[03/06 23:51:11    875] addCustomLine AAA 528.200 592.300 549.800 592.300
[03/06 23:51:11    875] addCustomLine AAA 528.200 613.900 549.800 613.900
[03/06 23:51:11    875] addCustomLine AAA 549.800 592.300 549.800 613.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_4_, Center Move (522.200,603.100)->(523.000,592.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 511.400 592.300 511.400 613.900
[03/06 23:51:11    875] addCustomLine AAA 511.400 592.300 533.000 592.300
[03/06 23:51:11    875] addCustomLine AAA 511.400 613.900 533.000 613.900
[03/06 23:51:11    875] addCustomLine AAA 533.000 592.300 533.000 613.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q15_reg_6_, Center Move (504.200,594.100)->(503.000,583.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 493.400 583.300 493.400 604.900
[03/06 23:51:11    875] addCustomLine AAA 493.400 583.300 515.000 583.300
[03/06 23:51:11    875] addCustomLine AAA 493.400 604.900 515.000 604.900
[03/06 23:51:11    875] addCustomLine AAA 515.000 583.300 515.000 604.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_15_, Center Move (492.800,518.500)->(482.000,513.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 482.000 507.700 482.000 529.300
[03/06 23:51:11    875] addCustomLine AAA 482.000 507.700 503.600 507.700
[03/06 23:51:11    875] addCustomLine AAA 482.000 529.300 503.600 529.300
[03/06 23:51:11    875] addCustomLine AAA 503.600 507.700 503.600 529.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_9_, Center Move (508.000,577.900)->(511.400,567.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 497.200 567.100 497.200 588.700
[03/06 23:51:11    875] addCustomLine AAA 497.200 567.100 518.800 567.100
[03/06 23:51:11    875] addCustomLine AAA 497.200 588.700 518.800 588.700
[03/06 23:51:11    875] addCustomLine AAA 518.800 567.100 518.800 588.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q2_reg_15_, Center Move (501.800,513.100)->(490.200,511.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 491.000 502.300 491.000 523.900
[03/06 23:51:11    875] addCustomLine AAA 491.000 502.300 512.600 502.300
[03/06 23:51:11    875] addCustomLine AAA 491.000 523.900 512.600 523.900
[03/06 23:51:11    875] addCustomLine AAA 512.600 502.300 512.600 523.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q3_reg_2_, Center Move (529.800,491.500)->(529.000,502.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 519.000 480.700 519.000 502.300
[03/06 23:51:11    875] addCustomLine AAA 519.000 480.700 540.600 480.700
[03/06 23:51:11    875] addCustomLine AAA 519.000 502.300 540.600 502.300
[03/06 23:51:11    875] addCustomLine AAA 540.600 480.700 540.600 502.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q9_reg_10_, Center Move (504.400,482.500)->(508.800,493.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 493.600 471.700 493.600 493.300
[03/06 23:51:11    875] addCustomLine AAA 493.600 471.700 515.200 471.700
[03/06 23:51:11    875] addCustomLine AAA 493.600 493.300 515.200 493.300
[03/06 23:51:11    875] addCustomLine AAA 515.200 471.700 515.200 493.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q10_reg_9_, Center Move (483.800,565.300)->(494.600,565.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 473.000 554.500 473.000 576.100
[03/06 23:51:11    875] addCustomLine AAA 473.000 554.500 494.600 554.500
[03/06 23:51:11    875] addCustomLine AAA 473.000 576.100 494.600 576.100
[03/06 23:51:11    875] addCustomLine AAA 494.600 554.500 494.600 576.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_3__fifo_instance_q11_reg_6_, Center Move (498.400,590.500)->(498.800,579.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 487.600 579.700 487.600 601.300
[03/06 23:51:11    875] addCustomLine AAA 487.600 579.700 509.200 579.700
[03/06 23:51:11    875] addCustomLine AAA 487.600 601.300 509.200 601.300
[03/06 23:51:11    875] addCustomLine AAA 509.200 579.700 509.200 601.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_, Center Move (346.400,36.100)->(345.800,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 335.600 25.300 335.600 46.900
[03/06 23:51:11    875] addCustomLine AAA 335.600 25.300 357.200 25.300
[03/06 23:51:11    875] addCustomLine AAA 335.600 46.900 357.200 46.900
[03/06 23:51:11    875] addCustomLine AAA 357.200 25.300 357.200 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q3_reg_6_, Center Move (339.200,50.500)->(344.200,61.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 328.400 39.700 328.400 61.300
[03/06 23:51:11    875] addCustomLine AAA 328.400 39.700 350.000 39.700
[03/06 23:51:11    875] addCustomLine AAA 328.400 61.300 350.000 61.300
[03/06 23:51:11    875] addCustomLine AAA 350.000 39.700 350.000 61.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q4_reg_12_, Center Move (387.000,37.900)->(386.200,48.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 376.200 27.100 376.200 48.700
[03/06 23:51:11    875] addCustomLine AAA 376.200 27.100 397.800 27.100
[03/06 23:51:11    875] addCustomLine AAA 376.200 48.700 397.800 48.700
[03/06 23:51:11    875] addCustomLine AAA 397.800 27.100 397.800 48.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_, Center Move (346.400,37.900)->(347.000,48.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 335.600 27.100 335.600 48.700
[03/06 23:51:11    875] addCustomLine AAA 335.600 27.100 357.200 27.100
[03/06 23:51:11    875] addCustomLine AAA 335.600 48.700 357.200 48.700
[03/06 23:51:11    875] addCustomLine AAA 357.200 27.100 357.200 48.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q10_reg_12_, Center Move (396.600,34.300)->(388.600,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 385.800 23.500 385.800 45.100
[03/06 23:51:11    875] addCustomLine AAA 385.800 23.500 407.400 23.500
[03/06 23:51:11    875] addCustomLine AAA 385.800 45.100 407.400 45.100
[03/06 23:51:11    875] addCustomLine AAA 407.400 23.500 407.400 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q10_reg_8_, Center Move (379.600,34.300)->(374.200,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 368.800 23.500 368.800 45.100
[03/06 23:51:11    875] addCustomLine AAA 368.800 23.500 390.400 23.500
[03/06 23:51:11    875] addCustomLine AAA 368.800 45.100 390.400 45.100
[03/06 23:51:11    875] addCustomLine AAA 390.400 23.500 390.400 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q10_reg_7_, Center Move (367.800,34.300)->(363.400,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 357.000 23.500 357.000 45.100
[03/06 23:51:11    875] addCustomLine AAA 357.000 23.500 378.600 23.500
[03/06 23:51:11    875] addCustomLine AAA 357.000 45.100 378.600 45.100
[03/06 23:51:11    875] addCustomLine AAA 378.600 23.500 378.600 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q10_reg_6_, Center Move (365.200,32.500)->(364.200,43.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 354.400 21.700 354.400 43.300
[03/06 23:51:11    875] addCustomLine AAA 354.400 21.700 376.000 21.700
[03/06 23:51:11    875] addCustomLine AAA 354.400 43.300 376.000 43.300
[03/06 23:51:11    875] addCustomLine AAA 376.000 21.700 376.000 43.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q12_reg_8_, Center Move (378.600,36.100)->(373.000,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 367.800 25.300 367.800 46.900
[03/06 23:51:11    875] addCustomLine AAA 367.800 25.300 389.400 25.300
[03/06 23:51:11    875] addCustomLine AAA 367.800 46.900 389.400 46.900
[03/06 23:51:11    875] addCustomLine AAA 389.400 25.300 389.400 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_4__fifo_instance_q13_reg_7_, Center Move (357.000,36.100)->(357.400,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 346.200 25.300 346.200 46.900
[03/06 23:51:11    875] addCustomLine AAA 346.200 25.300 367.800 25.300
[03/06 23:51:11    875] addCustomLine AAA 346.200 46.900 367.800 46.900
[03/06 23:51:11    875] addCustomLine AAA 367.800 25.300 367.800 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_4_, Center Move (568.000,586.900)->(569.400,576.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 557.200 576.100 557.200 597.700
[03/06 23:51:11    875] addCustomLine AAA 557.200 576.100 578.800 576.100
[03/06 23:51:11    875] addCustomLine AAA 557.200 597.700 578.800 597.700
[03/06 23:51:11    875] addCustomLine AAA 578.800 576.100 578.800 597.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_3_, Center Move (560.400,585.100)->(568.400,574.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 549.600 574.300 549.600 595.900
[03/06 23:51:11    875] addCustomLine AAA 549.600 574.300 571.200 574.300
[03/06 23:51:11    875] addCustomLine AAA 549.600 595.900 571.200 595.900
[03/06 23:51:11    875] addCustomLine AAA 571.200 574.300 571.200 595.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_rd_ptr_reg_2_, Center Move (559.200,576.100)->(570.000,565.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 548.400 565.300 548.400 586.900
[03/06 23:51:11    875] addCustomLine AAA 548.400 565.300 570.000 565.300
[03/06 23:51:11    875] addCustomLine AAA 548.400 586.900 570.000 586.900
[03/06 23:51:11    875] addCustomLine AAA 570.000 565.300 570.000 586.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_0_, Center Move (582.400,579.700)->(576.400,568.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 571.600 568.900 571.600 590.500
[03/06 23:51:11    875] addCustomLine AAA 571.600 568.900 593.200 568.900
[03/06 23:51:11    875] addCustomLine AAA 571.600 590.500 593.200 590.500
[03/06 23:51:11    875] addCustomLine AAA 593.200 568.900 593.200 590.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_4_, Center Move (576.600,581.500)->(573.600,570.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 565.800 570.700 565.800 592.300
[03/06 23:51:11    875] addCustomLine AAA 565.800 570.700 587.400 570.700
[03/06 23:51:11    875] addCustomLine AAA 565.800 592.300 587.400 592.300
[03/06 23:51:11    875] addCustomLine AAA 587.400 570.700 587.400 592.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q15_reg_16_, Center Move (610.600,567.100)->(599.000,556.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 599.800 556.300 599.800 577.900
[03/06 23:51:11    875] addCustomLine AAA 599.800 556.300 621.400 556.300
[03/06 23:51:11    875] addCustomLine AAA 599.800 577.900 621.400 577.900
[03/06 23:51:11    875] addCustomLine AAA 621.400 556.300 621.400 577.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q15_reg_14_, Center Move (616.400,565.300)->(617.200,554.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 605.600 554.500 605.600 576.100
[03/06 23:51:11    875] addCustomLine AAA 605.600 554.500 627.200 554.500
[03/06 23:51:11    875] addCustomLine AAA 605.600 576.100 627.200 576.100
[03/06 23:51:11    875] addCustomLine AAA 627.200 554.500 627.200 576.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q5_reg_14_, Center Move (606.800,513.100)->(607.200,502.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 596.000 502.300 596.000 523.900
[03/06 23:51:11    875] addCustomLine AAA 596.000 502.300 617.600 502.300
[03/06 23:51:11    875] addCustomLine AAA 596.000 523.900 617.600 523.900
[03/06 23:51:11    875] addCustomLine AAA 617.600 502.300 617.600 523.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q9_reg_0_, Center Move (552.400,536.500)->(566.200,531.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 541.600 525.700 541.600 547.300
[03/06 23:51:11    875] addCustomLine AAA 541.600 525.700 563.200 525.700
[03/06 23:51:11    875] addCustomLine AAA 541.600 547.300 563.200 547.300
[03/06 23:51:11    875] addCustomLine AAA 563.200 525.700 563.200 547.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q9_reg_16_, Center Move (608.600,563.500)->(600.200,552.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 597.800 552.700 597.800 574.300
[03/06 23:51:11    875] addCustomLine AAA 597.800 552.700 619.400 552.700
[03/06 23:51:11    875] addCustomLine AAA 597.800 574.300 619.400 574.300
[03/06 23:51:11    875] addCustomLine AAA 619.400 552.700 619.400 574.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q11_reg_16_, Center Move (600.400,567.100)->(593.200,556.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 589.600 556.300 589.600 577.900
[03/06 23:51:11    875] addCustomLine AAA 589.600 556.300 611.200 556.300
[03/06 23:51:11    875] addCustomLine AAA 589.600 577.900 611.200 577.900
[03/06 23:51:11    875] addCustomLine AAA 611.200 556.300 611.200 577.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q12_reg_16_, Center Move (602.000,563.500)->(595.000,552.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 591.200 552.700 591.200 574.300
[03/06 23:51:11    875] addCustomLine AAA 591.200 552.700 612.800 552.700
[03/06 23:51:11    875] addCustomLine AAA 591.200 574.300 612.800 574.300
[03/06 23:51:11    875] addCustomLine AAA 612.800 552.700 612.800 574.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_5__fifo_instance_q12_reg_2_, Center Move (549.200,523.900)->(560.200,518.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 538.400 513.100 538.400 534.700
[03/06 23:51:11    875] addCustomLine AAA 538.400 513.100 560.000 513.100
[03/06 23:51:11    875] addCustomLine AAA 538.400 534.700 560.000 534.700
[03/06 23:51:11    875] addCustomLine AAA 560.000 513.100 560.000 534.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q14_reg_15_, Center Move (596.000,48.700)->(597.000,59.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 585.200 37.900 585.200 59.500
[03/06 23:51:11    875] addCustomLine AAA 585.200 37.900 606.800 37.900
[03/06 23:51:11    875] addCustomLine AAA 585.200 59.500 606.800 59.500
[03/06 23:51:11    875] addCustomLine AAA 606.800 37.900 606.800 59.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q14_reg_10_, Center Move (613.400,50.500)->(609.400,61.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 602.600 39.700 602.600 61.300
[03/06 23:51:11    875] addCustomLine AAA 602.600 39.700 624.200 39.700
[03/06 23:51:11    875] addCustomLine AAA 602.600 61.300 624.200 61.300
[03/06 23:51:11    875] addCustomLine AAA 624.200 39.700 624.200 61.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q7_reg_1_, Center Move (558.800,120.700)->(569.800,120.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 548.000 109.900 548.000 131.500
[03/06 23:51:11    875] addCustomLine AAA 548.000 109.900 569.600 109.900
[03/06 23:51:11    875] addCustomLine AAA 548.000 131.500 569.600 131.500
[03/06 23:51:11    875] addCustomLine AAA 569.600 109.900 569.600 131.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q5_reg_1_, Center Move (560.200,122.500)->(571.200,122.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 549.400 111.700 549.400 133.300
[03/06 23:51:11    875] addCustomLine AAA 549.400 111.700 571.000 111.700
[03/06 23:51:11    875] addCustomLine AAA 549.400 133.300 571.000 133.300
[03/06 23:51:11    875] addCustomLine AAA 571.000 111.700 571.000 133.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q9_reg_10_, Center Move (622.400,54.100)->(619.200,64.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 611.600 43.300 611.600 64.900
[03/06 23:51:11    875] addCustomLine AAA 611.600 43.300 633.200 43.300
[03/06 23:51:11    875] addCustomLine AAA 611.600 64.900 633.200 64.900
[03/06 23:51:11    875] addCustomLine AAA 633.200 43.300 633.200 64.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q10_reg_15_, Center Move (575.000,54.100)->(575.400,64.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 564.200 43.300 564.200 64.900
[03/06 23:51:11    875] addCustomLine AAA 564.200 43.300 585.800 43.300
[03/06 23:51:11    875] addCustomLine AAA 564.200 64.900 585.800 64.900
[03/06 23:51:11    875] addCustomLine AAA 585.800 43.300 585.800 64.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q11_reg_15_, Center Move (596.200,46.900)->(599.200,57.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 585.400 36.100 585.400 57.700
[03/06 23:51:11    875] addCustomLine AAA 585.400 36.100 607.000 36.100
[03/06 23:51:11    875] addCustomLine AAA 585.400 57.700 607.000 57.700
[03/06 23:51:11    875] addCustomLine AAA 607.000 36.100 607.000 57.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_6__fifo_instance_q11_reg_10_, Center Move (613.600,48.700)->(610.000,59.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 602.800 37.900 602.800 59.500
[03/06 23:51:11    875] addCustomLine AAA 602.800 37.900 624.400 37.900
[03/06 23:51:11    875] addCustomLine AAA 602.800 59.500 624.400 59.500
[03/06 23:51:11    875] addCustomLine AAA 624.400 37.900 624.400 59.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_7__fifo_instance_q7_reg_11_, Center Move (424.000,37.900)->(437.400,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 413.200 27.100 413.200 48.700
[03/06 23:51:11    875] addCustomLine AAA 413.200 27.100 434.800 27.100
[03/06 23:51:11    875] addCustomLine AAA 413.200 48.700 434.800 48.700
[03/06 23:51:11    875] addCustomLine AAA 434.800 27.100 434.800 48.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_7__fifo_instance_q0_reg_16_, Center Move (457.000,34.300)->(461.000,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 446.200 23.500 446.200 45.100
[03/06 23:51:11    875] addCustomLine AAA 446.200 23.500 467.800 23.500
[03/06 23:51:11    875] addCustomLine AAA 446.200 45.100 467.800 45.100
[03/06 23:51:11    875] addCustomLine AAA 467.800 23.500 467.800 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_7__fifo_instance_q1_reg_17_, Center Move (445.600,36.100)->(446.800,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 434.800 25.300 434.800 46.900
[03/06 23:51:11    875] addCustomLine AAA 434.800 25.300 456.400 25.300
[03/06 23:51:11    875] addCustomLine AAA 434.800 46.900 456.400 46.900
[03/06 23:51:11    875] addCustomLine AAA 456.400 25.300 456.400 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_17_, Center Move (445.200,32.500)->(444.600,43.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 434.400 21.700 434.400 43.300
[03/06 23:51:11    875] addCustomLine AAA 434.400 21.700 456.000 21.700
[03/06 23:51:11    875] addCustomLine AAA 434.400 43.300 456.000 43.300
[03/06 23:51:11    875] addCustomLine AAA 456.000 21.700 456.000 43.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_16_, Center Move (475.400,32.500)->(471.800,43.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 464.600 21.700 464.600 43.300
[03/06 23:51:11    875] addCustomLine AAA 464.600 21.700 486.200 21.700
[03/06 23:51:11    875] addCustomLine AAA 464.600 43.300 486.200 43.300
[03/06 23:51:11    875] addCustomLine AAA 486.200 21.700 486.200 43.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_11_, Center Move (436.600,30.700)->(437.800,41.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 425.800 19.900 425.800 41.500
[03/06 23:51:11    875] addCustomLine AAA 425.800 19.900 447.400 19.900
[03/06 23:51:11    875] addCustomLine AAA 425.800 41.500 447.400 41.500
[03/06 23:51:11    875] addCustomLine AAA 447.400 19.900 447.400 41.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory9_reg_3_, Center Move (64.400,99.100)->(64.600,109.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 53.600 88.300 53.600 109.900
[03/06 23:51:11    875] addCustomLine AAA 53.600 88.300 75.200 88.300
[03/06 23:51:11    875] addCustomLine AAA 53.600 109.900 75.200 109.900
[03/06 23:51:11    875] addCustomLine AAA 75.200 88.300 75.200 109.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory9_reg_14_, Center Move (46.000,102.700)->(49.400,113.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 35.200 91.900 35.200 113.500
[03/06 23:51:11    875] addCustomLine AAA 35.200 91.900 56.800 91.900
[03/06 23:51:11    875] addCustomLine AAA 35.200 113.500 56.800 113.500
[03/06 23:51:11    875] addCustomLine AAA 56.800 91.900 56.800 113.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory9_reg_21_, Center Move (23.400,131.500)->(24.600,142.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 12.600 120.700 12.600 142.300
[03/06 23:51:11    875] addCustomLine AAA 12.600 120.700 34.200 120.700
[03/06 23:51:11    875] addCustomLine AAA 12.600 142.300 34.200 142.300
[03/06 23:51:11    875] addCustomLine AAA 34.200 120.700 34.200 142.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory9_reg_94_, Center Move (165.600,369.100)->(153.200,369.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 154.800 358.300 154.800 379.900
[03/06 23:51:11    875] addCustomLine AAA 154.800 358.300 176.400 358.300
[03/06 23:51:11    875] addCustomLine AAA 154.800 379.900 176.400 379.900
[03/06 23:51:11    875] addCustomLine AAA 176.400 358.300 176.400 379.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory9_reg_121_, Center Move (112.000,480.700)->(111.000,469.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 101.200 469.900 101.200 491.500
[03/06 23:51:11    875] addCustomLine AAA 101.200 469.900 122.800 469.900
[03/06 23:51:11    875] addCustomLine AAA 101.200 491.500 122.800 491.500
[03/06 23:51:11    875] addCustomLine AAA 122.800 469.900 122.800 491.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory8_reg_0_, Center Move (153.000,93.700)->(151.600,104.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 142.200 82.900 142.200 104.500
[03/06 23:51:11    875] addCustomLine AAA 142.200 82.900 163.800 82.900
[03/06 23:51:11    875] addCustomLine AAA 142.200 104.500 163.800 104.500
[03/06 23:51:11    875] addCustomLine AAA 163.800 82.900 163.800 104.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory8_reg_3_, Center Move (67.000,86.500)->(72.800,97.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 56.200 75.700 56.200 97.300
[03/06 23:51:11    875] addCustomLine AAA 56.200 75.700 77.800 75.700
[03/06 23:51:11    875] addCustomLine AAA 56.200 97.300 77.800 97.300
[03/06 23:51:11    875] addCustomLine AAA 77.800 75.700 77.800 97.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory8_reg_5_, Center Move (261.000,135.100)->(250.000,136.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 250.200 124.300 250.200 145.900
[03/06 23:51:11    875] addCustomLine AAA 250.200 124.300 271.800 124.300
[03/06 23:51:11    875] addCustomLine AAA 250.200 145.900 271.800 145.900
[03/06 23:51:11    875] addCustomLine AAA 271.800 124.300 271.800 145.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory8_reg_11_, Center Move (67.000,91.900)->(72.800,102.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 56.200 81.100 56.200 102.700
[03/06 23:51:11    875] addCustomLine AAA 56.200 81.100 77.800 81.100
[03/06 23:51:11    875] addCustomLine AAA 56.200 102.700 77.800 102.700
[03/06 23:51:11    875] addCustomLine AAA 77.800 81.100 77.800 102.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory8_reg_14_, Center Move (25.000,126.100)->(34.200,138.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 14.200 115.300 14.200 136.900
[03/06 23:51:11    875] addCustomLine AAA 14.200 115.300 35.800 115.300
[03/06 23:51:11    875] addCustomLine AAA 14.200 136.900 35.800 136.900
[03/06 23:51:11    875] addCustomLine AAA 35.800 115.300 35.800 136.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory8_reg_90_, Center Move (151.200,385.300)->(137.400,381.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 140.400 374.500 140.400 396.100
[03/06 23:51:11    875] addCustomLine AAA 140.400 374.500 162.000 374.500
[03/06 23:51:11    875] addCustomLine AAA 140.400 396.100 162.000 396.100
[03/06 23:51:11    875] addCustomLine AAA 162.000 374.500 162.000 396.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory7_reg_1_, Center Move (254.400,97.300)->(248.800,108.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 243.600 86.500 243.600 108.100
[03/06 23:51:11    875] addCustomLine AAA 243.600 86.500 265.200 86.500
[03/06 23:51:11    875] addCustomLine AAA 243.600 108.100 265.200 108.100
[03/06 23:51:11    875] addCustomLine AAA 265.200 86.500 265.200 108.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory7_reg_14_, Center Move (45.200,100.900)->(49.600,111.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 34.400 90.100 34.400 111.700
[03/06 23:51:11    875] addCustomLine AAA 34.400 90.100 56.000 90.100
[03/06 23:51:11    875] addCustomLine AAA 34.400 111.700 56.000 111.700
[03/06 23:51:11    875] addCustomLine AAA 56.000 90.100 56.000 111.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory7_reg_90_, Center Move (154.800,383.500)->(142.600,381.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 144.000 372.700 144.000 394.300
[03/06 23:51:11    875] addCustomLine AAA 144.000 372.700 165.600 372.700
[03/06 23:51:11    875] addCustomLine AAA 144.000 394.300 165.600 394.300
[03/06 23:51:11    875] addCustomLine AAA 165.600 372.700 165.600 394.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory6_reg_14_, Center Move (36.400,118.900)->(39.600,129.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 25.600 108.100 25.600 129.700
[03/06 23:51:11    875] addCustomLine AAA 25.600 108.100 47.200 108.100
[03/06 23:51:11    875] addCustomLine AAA 25.600 129.700 47.200 129.700
[03/06 23:51:11    875] addCustomLine AAA 47.200 108.100 47.200 129.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory5_reg_5_, Center Move (261.200,129.700)->(252.000,140.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 250.400 118.900 250.400 140.500
[03/06 23:51:11    875] addCustomLine AAA 250.400 118.900 272.000 118.900
[03/06 23:51:11    875] addCustomLine AAA 250.400 140.500 272.000 140.500
[03/06 23:51:11    875] addCustomLine AAA 272.000 118.900 272.000 140.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory4_reg_3_, Center Move (79.400,84.700)->(80.400,95.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 68.600 73.900 68.600 95.500
[03/06 23:51:11    875] addCustomLine AAA 68.600 73.900 90.200 73.900
[03/06 23:51:11    875] addCustomLine AAA 68.600 95.500 90.200 95.500
[03/06 23:51:11    875] addCustomLine AAA 90.200 73.900 90.200 95.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory4_reg_14_, Center Move (27.400,120.700)->(36.800,131.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 16.600 109.900 16.600 131.500
[03/06 23:51:11    875] addCustomLine AAA 16.600 109.900 38.200 109.900
[03/06 23:51:11    875] addCustomLine AAA 16.600 131.500 38.200 131.500
[03/06 23:51:11    875] addCustomLine AAA 38.200 109.900 38.200 131.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory4_reg_22_, Center Move (261.800,113.500)->(250.800,118.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 251.000 102.700 251.000 124.300
[03/06 23:51:11    875] addCustomLine AAA 251.000 102.700 272.600 102.700
[03/06 23:51:11    875] addCustomLine AAA 251.000 124.300 272.600 124.300
[03/06 23:51:11    875] addCustomLine AAA 272.600 102.700 272.600 124.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory2_reg_14_, Center Move (32.200,131.500)->(37.600,142.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 21.400 120.700 21.400 142.300
[03/06 23:51:11    875] addCustomLine AAA 21.400 120.700 43.000 120.700
[03/06 23:51:11    875] addCustomLine AAA 21.400 142.300 43.000 142.300
[03/06 23:51:11    875] addCustomLine AAA 43.000 120.700 43.000 142.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory0_reg_14_, Center Move (35.400,111.700)->(44.600,122.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 24.600 100.900 24.600 122.500
[03/06 23:51:11    875] addCustomLine AAA 24.600 100.900 46.200 100.900
[03/06 23:51:11    875] addCustomLine AAA 24.600 122.500 46.200 122.500
[03/06 23:51:11    875] addCustomLine AAA 46.200 100.900 46.200 122.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory15_reg_14_, Center Move (24.000,124.300)->(30.200,135.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 13.200 113.500 13.200 135.100
[03/06 23:51:11    875] addCustomLine AAA 13.200 113.500 34.800 113.500
[03/06 23:51:11    875] addCustomLine AAA 13.200 135.100 34.800 135.100
[03/06 23:51:11    875] addCustomLine AAA 34.800 113.500 34.800 135.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory15_reg_108_, Center Move (123.400,475.300)->(112.200,468.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 112.600 464.500 112.600 486.100
[03/06 23:51:11    875] addCustomLine AAA 112.600 464.500 134.200 464.500
[03/06 23:51:11    875] addCustomLine AAA 112.600 486.100 134.200 486.100
[03/06 23:51:11    875] addCustomLine AAA 134.200 464.500 134.200 486.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory13_reg_21_, Center Move (22.600,135.100)->(25.000,147.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 11.800 124.300 11.800 145.900
[03/06 23:51:11    875] addCustomLine AAA 11.800 124.300 33.400 124.300
[03/06 23:51:11    875] addCustomLine AAA 11.800 145.900 33.400 145.900
[03/06 23:51:11    875] addCustomLine AAA 33.400 124.300 33.400 145.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory11_reg_11_, Center Move (55.800,100.900)->(58.000,111.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 45.000 90.100 45.000 111.700
[03/06 23:51:11    875] addCustomLine AAA 45.000 90.100 66.600 90.100
[03/06 23:51:11    875] addCustomLine AAA 45.000 111.700 66.600 111.700
[03/06 23:51:11    875] addCustomLine AAA 66.600 90.100 66.600 111.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_qmem_instance_memory10_reg_85_, Center Move (218.200,187.300)->(206.400,190.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 207.400 176.500 207.400 198.100
[03/06 23:51:11    875] addCustomLine AAA 207.400 176.500 229.000 176.500
[03/06 23:51:11    875] addCustomLine AAA 207.400 198.100 229.000 198.100
[03/06 23:51:11    875] addCustomLine AAA 229.000 176.500 229.000 198.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory9_reg_3_, Center Move (102.000,45.100)->(103.600,55.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 91.200 34.300 91.200 55.900
[03/06 23:51:11    875] addCustomLine AAA 91.200 34.300 112.800 34.300
[03/06 23:51:11    875] addCustomLine AAA 91.200 55.900 112.800 55.900
[03/06 23:51:11    875] addCustomLine AAA 112.800 34.300 112.800 55.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory9_reg_10_, Center Move (111.200,45.100)->(114.800,55.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 100.400 34.300 100.400 55.900
[03/06 23:51:11    875] addCustomLine AAA 100.400 34.300 122.000 34.300
[03/06 23:51:11    875] addCustomLine AAA 100.400 55.900 122.000 55.900
[03/06 23:51:11    875] addCustomLine AAA 122.000 34.300 122.000 55.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory9_reg_20_, Center Move (88.800,63.100)->(99.000,75.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 78.000 52.300 78.000 73.900
[03/06 23:51:11    875] addCustomLine AAA 78.000 52.300 99.600 52.300
[03/06 23:51:11    875] addCustomLine AAA 78.000 73.900 99.600 73.900
[03/06 23:51:11    875] addCustomLine AAA 99.600 52.300 99.600 73.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory9_reg_34_, Center Move (165.200,160.300)->(163.800,172.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 154.400 149.500 154.400 171.100
[03/06 23:51:11    875] addCustomLine AAA 154.400 149.500 176.000 149.500
[03/06 23:51:11    875] addCustomLine AAA 154.400 171.100 176.000 171.100
[03/06 23:51:11    875] addCustomLine AAA 176.000 149.500 176.000 171.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory9_reg_36_, Center Move (163.200,64.900)->(164.600,75.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 152.400 54.100 152.400 75.700
[03/06 23:51:11    875] addCustomLine AAA 152.400 54.100 174.000 54.100
[03/06 23:51:11    875] addCustomLine AAA 152.400 75.700 174.000 75.700
[03/06 23:51:11    875] addCustomLine AAA 174.000 54.100 174.000 75.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory9_reg_53_, Center Move (153.200,37.900)->(155.400,48.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 142.400 27.100 142.400 48.700
[03/06 23:51:11    875] addCustomLine AAA 142.400 27.100 164.000 27.100
[03/06 23:51:11    875] addCustomLine AAA 142.400 48.700 164.000 48.700
[03/06 23:51:11    875] addCustomLine AAA 164.000 27.100 164.000 48.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory9_reg_108_, Center Move (152.400,475.300)->(140.200,468.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 141.600 464.500 141.600 486.100
[03/06 23:51:11    875] addCustomLine AAA 141.600 464.500 163.200 464.500
[03/06 23:51:11    875] addCustomLine AAA 141.600 486.100 163.200 486.100
[03/06 23:51:11    875] addCustomLine AAA 163.200 464.500 163.200 486.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory8_reg_10_, Center Move (116.600,41.500)->(119.200,52.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 105.800 30.700 105.800 52.300
[03/06 23:51:11    875] addCustomLine AAA 105.800 30.700 127.400 30.700
[03/06 23:51:11    875] addCustomLine AAA 105.800 52.300 127.400 52.300
[03/06 23:51:11    875] addCustomLine AAA 127.400 30.700 127.400 52.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory6_reg_63_, Center Move (245.800,43.300)->(233.800,48.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 235.000 32.500 235.000 54.100
[03/06 23:51:11    875] addCustomLine AAA 235.000 32.500 256.600 32.500
[03/06 23:51:11    875] addCustomLine AAA 235.000 54.100 256.600 54.100
[03/06 23:51:11    875] addCustomLine AAA 256.600 32.500 256.600 54.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory5_reg_110_, Center Move (90.400,320.500)->(101.800,325.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 79.600 309.700 79.600 331.300
[03/06 23:51:11    875] addCustomLine AAA 79.600 309.700 101.200 309.700
[03/06 23:51:11    875] addCustomLine AAA 79.600 331.300 101.200 331.300
[03/06 23:51:11    875] addCustomLine AAA 101.200 309.700 101.200 331.300
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory4_reg_0_, Center Move (160.600,37.900)->(162.000,48.700). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 149.800 27.100 149.800 48.700
[03/06 23:51:11    875] addCustomLine AAA 149.800 27.100 171.400 27.100
[03/06 23:51:11    875] addCustomLine AAA 149.800 48.700 171.400 48.700
[03/06 23:51:11    875] addCustomLine AAA 171.400 27.100 171.400 48.700
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory4_reg_3_, Center Move (105.600,39.700)->(107.600,52.300). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 94.800 28.900 94.800 50.500
[03/06 23:51:11    875] addCustomLine AAA 94.800 28.900 116.400 28.900
[03/06 23:51:11    875] addCustomLine AAA 94.800 50.500 116.400 50.500
[03/06 23:51:11    875] addCustomLine AAA 116.400 28.900 116.400 50.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory4_reg_10_, Center Move (122.400,39.700)->(118.200,50.500). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 111.600 28.900 111.600 50.500
[03/06 23:51:11    875] addCustomLine AAA 111.600 28.900 133.200 28.900
[03/06 23:51:11    875] addCustomLine AAA 111.600 50.500 133.200 50.500
[03/06 23:51:11    875] addCustomLine AAA 133.200 28.900 133.200 50.500
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory3_reg_10_, Center Move (138.000,43.300)->(135.200,54.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 127.200 32.500 127.200 54.100
[03/06 23:51:11    875] addCustomLine AAA 127.200 32.500 148.800 32.500
[03/06 23:51:11    875] addCustomLine AAA 127.200 54.100 148.800 54.100
[03/06 23:51:11    875] addCustomLine AAA 148.800 32.500 148.800 54.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory15_reg_0_, Center Move (160.400,34.300)->(160.000,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 149.600 23.500 149.600 45.100
[03/06 23:51:11    875] addCustomLine AAA 149.600 23.500 171.200 23.500
[03/06 23:51:11    875] addCustomLine AAA 149.600 45.100 171.200 45.100
[03/06 23:51:11    875] addCustomLine AAA 171.200 23.500 171.200 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory15_reg_6_, Center Move (224.200,34.300)->(219.200,45.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 213.400 23.500 213.400 45.100
[03/06 23:51:11    875] addCustomLine AAA 213.400 23.500 235.000 23.500
[03/06 23:51:11    875] addCustomLine AAA 213.400 45.100 235.000 45.100
[03/06 23:51:11    875] addCustomLine AAA 235.000 23.500 235.000 45.100
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory15_reg_24_, Center Move (236.200,36.100)->(231.200,46.900). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 225.400 25.300 225.400 46.900
[03/06 23:51:11    875] addCustomLine AAA 225.400 25.300 247.000 25.300
[03/06 23:51:11    875] addCustomLine AAA 225.400 46.900 247.000 46.900
[03/06 23:51:11    875] addCustomLine AAA 247.000 25.300 247.000 46.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Check Priority Inst Failed: core_instance_kmem_instance_memory15_reg_108_, Center Move (156.200,477.100)->(145.400,468.100). Limit box is: 
[03/06 23:51:11    875] addCustomLine AAA 145.400 466.300 145.400 487.900
[03/06 23:51:11    875] addCustomLine AAA 145.400 466.300 167.000 466.300
[03/06 23:51:11    875] addCustomLine AAA 145.400 487.900 167.000 487.900
[03/06 23:51:11    875] addCustomLine AAA 167.000 466.300 167.000 487.900
[03/06 23:51:11    875] 
[03/06 23:51:11    875] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/06 23:51:11    875] Set place::cacheFPlanSiteMark to 0
[03/06 23:51:11    875] 
[03/06 23:51:11    875] *** Summary of all messages that are not suppressed in this session:
[03/06 23:51:11    875] Severity  ID               Count  Summary                                  
[03/06 23:51:11    875] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/06 23:51:11    875] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/06 23:51:11    875] ERROR     IMPSP-2002          11  Density too high (%.1f%%), stopping deta...
[03/06 23:51:11    875] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/06 23:51:11    875] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/06 23:51:11    875] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/06 23:51:11    875] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/06 23:51:11    875] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/06 23:51:11    875] *** Message Summary: 22 warning(s), 11 error(s)
[03/06 23:51:11    875] 
[03/06 23:51:11    875] **ccopt_design ... cpu = 0:13:58, real = 0:13:55, mem = 1451.5M, totSessionCpu=0:14:36 **
[03/06 23:51:11    875] <CMD> set_propagated_clock [all_clocks]
[03/06 23:51:11    875] <CMD> optDesign -postCTS -hold
[03/06 23:51:11    875] GigaOpt running with 1 threads.
[03/06 23:51:11    875] Info: 1 threads available for lower-level modules during optimization.
[03/06 23:51:11    875] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/06 23:51:11    875] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/06 23:51:11    875] -setupDynamicPowerViewAsDefaultView false
[03/06 23:51:11    875]                                            # bool, default=false, private
[03/06 23:51:11    875] #spOpts: N=65 
[03/06 23:51:11    875] Core basic site is core
[03/06 23:51:11    875] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/06 23:51:12    876] #spOpts: N=65 mergeVia=F 
[03/06 23:51:12    876] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/06 23:51:12    876] 	Cell FILL1_LL, site bcore.
[03/06 23:51:12    876] 	Cell FILL_NW_HH, site bcore.
[03/06 23:51:12    876] 	Cell FILL_NW_LL, site bcore.
[03/06 23:51:12    876] 	Cell GFILL, site gacore.
[03/06 23:51:12    876] 	Cell GFILL10, site gacore.
[03/06 23:51:12    876] 	Cell GFILL2, site gacore.
[03/06 23:51:12    876] 	Cell GFILL3, site gacore.
[03/06 23:51:12    876] 	Cell GFILL4, site gacore.
[03/06 23:51:12    876] 	Cell LVLLHCD1, site bcore.
[03/06 23:51:12    876] 	Cell LVLLHCD2, site bcore.
[03/06 23:51:12    876] 	Cell LVLLHCD4, site bcore.
[03/06 23:51:12    876] 	Cell LVLLHCD8, site bcore.
[03/06 23:51:12    876] 	Cell LVLLHD1, site bcore.
[03/06 23:51:12    876] 	Cell LVLLHD2, site bcore.
[03/06 23:51:12    876] 	Cell LVLLHD4, site bcore.
[03/06 23:51:12    876] 	Cell LVLLHD8, site bcore.
[03/06 23:51:12    876] .
[03/06 23:51:13    877] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1457.5M, totSessionCpu=0:14:37 **
[03/06 23:51:13    877] *** optDesign -postCTS ***
[03/06 23:51:13    877] DRC Margin: user margin 0.0
[03/06 23:51:13    877] Hold Target Slack: user slack 0
[03/06 23:51:13    877] Setup Target Slack: user slack 0;
[03/06 23:51:13    877] setUsefulSkewMode -noEcoRoute
[03/06 23:51:13    877] Start to check current routing status for nets...
[03/06 23:51:13    877] All nets are already routed correctly.
[03/06 23:51:13    877] End to check current routing status for nets (mem=1457.5M)
[03/06 23:51:13    877] DEL0 does not have usable cells
[03/06 23:51:13    877]  This may be because it is dont_use, or because it has no LEF.
[03/06 23:51:13    877]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/06 23:51:13    877] Type 'man IMPOPT-3080' for more detail.
[03/06 23:51:13    877] *info: All cells identified as Buffer and Delay cells:
[03/06 23:51:13    877] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/06 23:51:13    877] *info: ------------------------------------------------------------------
[03/06 23:51:13    877] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/06 23:51:13    877] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/06 23:51:13    877] PhyDesignGrid: maxLocalDensity 0.98
[03/06 23:51:13    877] #spOpts: N=65 mergeVia=F 
[03/06 23:51:13    877] Core basic site is core
[03/06 23:51:13    877] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/06 23:51:14    878] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/06 23:51:14    878] GigaOpt Hold Optimizer is used
[03/06 23:51:14    878] Include MVT Delays for Hold Opt
[03/06 23:51:14    878] <optDesign CMD> fixhold  no -lvt Cells
[03/06 23:51:14    878] **INFO: Num dontuse cells 396, Num usable cells 451
[03/06 23:51:14    878] optDesignOneStep: Leakage Power Flow
[03/06 23:51:14    878] **INFO: Num dontuse cells 396, Num usable cells 451
[03/06 23:51:14    878] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:38 mem=1457.5M ***
[03/06 23:51:14    878] Effort level <high> specified for reg2reg path_group
[03/06 23:51:16    880] **INFO: Starting Blocking QThread with 1 CPU
[03/06 23:51:16    880]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/06 23:51:16    880] #################################################################################
[03/06 23:51:16    880] # Design Stage: PreRoute
[03/06 23:51:16    880] # Design Name: fullchip
[03/06 23:51:16    880] # Design Mode: 65nm
[03/06 23:51:16    880] # Analysis Mode: MMMC Non-OCV 
[03/06 23:51:16    880] # Parasitics Mode: No SPEF/RCDB
[03/06 23:51:16    880] # Signoff Settings: SI Off 
[03/06 23:51:16    880] #################################################################################
[03/06 23:51:16    880] AAE_INFO: 1 threads acquired from CTE.
[03/06 23:51:16    880] Calculate delays in BcWc mode...
[03/06 23:51:16    880] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/06 23:51:16    880] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/06 23:51:16    880] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/06 23:51:16    880] End delay calculation. (MEM=0 CPU=0:00:05.9 REAL=0:00:06.0)
[03/06 23:51:16    880] *** CDM Built up (cpu=0:00:06.5  real=0:00:06.0  mem= 0.0M) ***
[03/06 23:51:16    880] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:00:18.4 mem=0.0M)
[03/06 23:51:16    880] 
[03/06 23:51:16    880] Active hold views:
[03/06 23:51:16    880]  BC_VIEW
[03/06 23:51:16    880]   Dominating endpoints: 0
[03/06 23:51:16    880]   Dominating TNS: -0.000
[03/06 23:51:16    880] 
[03/06 23:51:16    880] Done building cte hold timing graph (fixHold) cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:00:18.5 mem=0.0M ***
[03/06 23:51:16    880] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/06 23:51:16    880] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
[03/06 23:51:16    880] Done building hold timer [132122 node(s), 216846 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.5 real=0:00:13.0 totSessionCpu=0:00:22.5 mem=0.0M ***
[03/06 23:51:29    893]  
_______________________________________________________________________
[03/06 23:51:29    893] Done building cte setup timing graph (fixHold) cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:14:53 mem=1457.5M ***
[03/06 23:51:29    893] ** Profile ** Start :  cpu=0:00:00.0, mem=1457.5M
[03/06 23:51:30    893] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1465.5M
[03/06 23:51:31    894] *info: category slack lower bound [L -951.8] default
[03/06 23:51:31    894] *info: category slack lower bound [H -461.8] reg2reg 
[03/06 23:51:31    894] --------------------------------------------------- 
[03/06 23:51:31    894]    Setup Violation Summary with Target Slack (0.000 ns)
[03/06 23:51:31    894] --------------------------------------------------- 
[03/06 23:51:31    894]          WNS    reg2regWNS
[03/06 23:51:31    894]    -0.952 ns     -0.462 ns
[03/06 23:51:31    894] --------------------------------------------------- 
[03/06 23:51:32    895] Restoring autoHoldViews:  BC_VIEW
[03/06 23:51:32    895] ** Profile ** Start :  cpu=0:00:00.0, mem=1476.5M
[03/06 23:51:32    895] ** Profile ** Other data :  cpu=0:00:00.1, mem=1476.5M
[03/06 23:51:32    896] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1476.5M
[03/06 23:51:32    896] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.952  | -0.462  | -0.952  |
|           TNS (ns):| -1056.7 |-925.318 |-131.364 |
|    Violating Paths:|  4089   |  3929   |   160   |
|          All Paths:|  18344  |  9726   |  13992  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.267  | -0.148  | -0.267  |
|           TNS (ns):|-602.647 | -12.695 |-590.741 |
|    Violating Paths:|  6443   |   468   |  6049   |
|          All Paths:|  18344  |  9726   |  13992  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.071%
       (99.002% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/06 23:51:32    896] Identified SBFF number: 199
[03/06 23:51:32    896] Identified MBFF number: 0
[03/06 23:51:32    896] Not identified SBFF number: 0
[03/06 23:51:32    896] Not identified MBFF number: 0
[03/06 23:51:32    896] Number of sequential cells which are not FFs: 104
[03/06 23:51:32    896] 
[03/06 23:51:33    896] Summary for sequential cells idenfication: 
[03/06 23:51:33    896] Identified SBFF number: 199
[03/06 23:51:33    896] Identified MBFF number: 0
[03/06 23:51:33    896] Not identified SBFF number: 0
[03/06 23:51:33    896] Not identified MBFF number: 0
[03/06 23:51:33    896] Number of sequential cells which are not FFs: 104
[03/06 23:51:33    896] 
[03/06 23:51:34    897] 
[03/06 23:51:34    897] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/06 23:51:34    897] *Info: worst delay setup view: WC_VIEW
[03/06 23:51:34    897] Footprint list for hold buffering (delay unit: ps)
[03/06 23:51:34    897] =================================================================
[03/06 23:51:34    897] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/06 23:51:34    897] ------------------------------------------------------------------
[03/06 23:51:34    897] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/06 23:51:34    897] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/06 23:51:34    897] =================================================================
[03/06 23:51:35    898] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1485.1M, totSessionCpu=0:14:59 **
[03/06 23:51:35    898] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/06 23:51:35    898] *info: Run optDesign holdfix with 1 thread.
[03/06 23:51:35    898] Info: 179 nets with fixed/cover wires excluded.
[03/06 23:51:35    898] Info: 331 clock nets excluded from IPO operation.
[03/06 23:51:35    899] --------------------------------------------------- 
[03/06 23:51:35    899]    Hold Timing Summary  - Initial 
[03/06 23:51:35    899] --------------------------------------------------- 
[03/06 23:51:35    899]  Target slack: 0.000 ns
[03/06 23:51:35    899] View: BC_VIEW 
[03/06 23:51:35    899] 	WNS: -0.267 
[03/06 23:51:35    899] 	TNS: -602.644 
[03/06 23:51:35    899] 	VP: 6443 
[03/06 23:51:35    899] 	Worst hold path end point: core_instance_ofifo_inst_col_idx_4__fifo_instance_q15_reg_13_/E 
[03/06 23:51:35    899] --------------------------------------------------- 
[03/06 23:51:35    899]    Setup Timing Summary  - Initial 
[03/06 23:51:35    899] --------------------------------------------------- 
[03/06 23:51:35    899]  Target slack: 0.000 ns
[03/06 23:51:35    899] View: WC_VIEW 
[03/06 23:51:35    899] 	WNS: -0.952 
[03/06 23:51:35    899] 	TNS: -1056.680 
[03/06 23:51:35    899] 	VP: 4089 
[03/06 23:51:35    899] 	Worst setup path end point:out[149] 
[03/06 23:51:35    899] --------------------------------------------------- 
[03/06 23:51:35    899] PhyDesignGrid: maxLocalDensity 0.98
[03/06 23:51:35    899] #spOpts: N=65 mergeVia=F 
[03/06 23:51:36    899] 
[03/06 23:51:36    899] *** Starting Core Fixing (fixHold) cpu=0:00:21.0 real=0:00:22.0 totSessionCpu=0:14:59 mem=1689.6M density=99.002% ***
[03/06 23:51:36    899] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/06 23:51:36    899] 
[03/06 23:51:36    899] Phase I ......
[03/06 23:51:36    899] *info: Multithread Hold Batch Commit is enabled
[03/06 23:51:36    899] *info: Levelized Batch Commit is enabled
[03/06 23:51:36    899] Executing transform: ECO Safe Resize
[03/06 23:51:36    900] Worst hold path end point:
[03/06 23:51:36    900]   core_instance_ofifo_inst_col_idx_4__fifo_instance_q15_reg_13_/E
[03/06 23:51:36    900]     net: core_instance_ofifo_inst_col_idx_4__fifo_instance_N156 (nrTerm=21)
[03/06 23:51:36    900] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/06 23:51:36    900] ===========================================================================================
[03/06 23:51:36    900]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/06 23:51:36    900] ------------------------------------------------------------------------------------------
[03/06 23:51:36    900]  Hold WNS :      -0.2665
[03/06 23:51:36    900]       TNS :    -602.6443
[03/06 23:51:36    900]       #VP :         6443
[03/06 23:51:36    900]   Density :      99.002%
[03/06 23:51:36    900] ------------------------------------------------------------------------------------------
[03/06 23:51:36    900]  cpu=0:00:21.7 real=0:00:22.0 totSessionCpu=0:15:00 mem=1689.6M
[03/06 23:51:36    900] ===========================================================================================
[03/06 23:51:36    900] 
[03/06 23:51:36    900] Executing transform: AddBuffer + LegalResize
[03/06 23:51:37    900] Worst hold path end point:
[03/06 23:51:37    900]   core_instance_ofifo_inst_col_idx_4__fifo_instance_q15_reg_13_/E
[03/06 23:51:37    900]     net: core_instance_ofifo_inst_col_idx_4__fifo_instance_N156 (nrTerm=21)
[03/06 23:51:37    900] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/06 23:51:37    900] ===========================================================================================
[03/06 23:51:37    900]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/06 23:51:37    900] ------------------------------------------------------------------------------------------
[03/06 23:51:37    900]  Hold WNS :      -0.2665
[03/06 23:51:37    900]       TNS :    -602.6443
[03/06 23:51:37    900]       #VP :         6443
[03/06 23:51:37    900]   Density :      99.002%
[03/06 23:51:37    900] ------------------------------------------------------------------------------------------
[03/06 23:51:37    900]  cpu=0:00:22.0 real=0:00:23.0 totSessionCpu=0:15:00 mem=1689.6M
[03/06 23:51:37    900] ===========================================================================================
[03/06 23:51:37    900] 
[03/06 23:51:37    900] --------------------------------------------------- 
[03/06 23:51:37    900]    Hold Timing Summary  - Phase I 
[03/06 23:51:37    900] --------------------------------------------------- 
[03/06 23:51:37    900]  Target slack: 0.000 ns
[03/06 23:51:37    900] View: BC_VIEW 
[03/06 23:51:37    900] 	WNS: -0.267 
[03/06 23:51:37    900] 	TNS: -602.644 
[03/06 23:51:37    900] 	VP: 6443 
[03/06 23:51:37    900] 	Worst hold path end point: core_instance_ofifo_inst_col_idx_4__fifo_instance_q15_reg_13_/E 
[03/06 23:51:37    900] --------------------------------------------------- 
[03/06 23:51:37    900]    Setup Timing Summary  - Phase I 
[03/06 23:51:37    900] --------------------------------------------------- 
[03/06 23:51:37    900]  Target slack: 0.000 ns
[03/06 23:51:37    900] View: WC_VIEW 
[03/06 23:51:37    900] 	WNS: -0.952 
[03/06 23:51:37    900] 	TNS: -1056.680 
[03/06 23:51:37    900] 	VP: 4089 
[03/06 23:51:37    900] 	Worst setup path end point:out[149] 
[03/06 23:51:37    900] --------------------------------------------------- 
[03/06 23:51:37    900] 
[03/06 23:51:37    900] *** Finished Core Fixing (fixHold) cpu=0:00:22.2 real=0:00:23.0 totSessionCpu=0:15:01 mem=1689.6M density=99.002% ***
[03/06 23:51:37    900] *info:
[03/06 23:51:37    900] 
[03/06 23:51:37    900] 
[03/06 23:51:37    900] =======================================================================
[03/06 23:51:37    900]                 Reasons for remaining hold violations
[03/06 23:51:37    900] =======================================================================
[03/06 23:51:37    900] *info: Total 3886 net(s) have violated hold timing slacks.
[03/06 23:51:37    900] 
[03/06 23:51:37    900] Buffering failure reasons
[03/06 23:51:37    900] ------------------------------------------------
[03/06 23:51:37    900] *info:  3886 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/06 23:51:37    900] 	reset
[03/06 23:51:37    900] 	net70941
[03/06 23:51:37    900] 	net70879
[03/06 23:51:37    900] 	n9982
[03/06 23:51:37    900] 	n9981
[03/06 23:51:37    900] 	n9980
[03/06 23:51:37    900] 	n9979
[03/06 23:51:37    900] 	n9978
[03/06 23:51:37    900] 	n9977
[03/06 23:51:37    900] 	n9976
[03/06 23:51:37    900] 	n9974
[03/06 23:51:37    900] 	n9973
[03/06 23:51:37    900] 	n9972
[03/06 23:51:37    900] 	n9971
[03/06 23:51:37    900] 	n9970
[03/06 23:51:37    900] 	n9969
[03/06 23:51:37    900] 	n9966
[03/06 23:51:37    900] 	n9963
[03/06 23:51:37    900] 	n9962
[03/06 23:51:37    900] 	n9961
[03/06 23:51:37    900] 	n9960
[03/06 23:51:37    900] 	n9959
[03/06 23:51:37    900] 	n9958
[03/06 23:51:37    900] 	n9953
[03/06 23:51:37    900] 	n9952
[03/06 23:51:37    900] 	n9951
[03/06 23:51:37    900] 	n9950
[03/06 23:51:37    900] 	n9945
[03/06 23:51:37    900] 	n9944
[03/06 23:51:37    900] 	n9940
[03/06 23:51:37    900] 	n9934
[03/06 23:51:37    900] 	n9931
[03/06 23:51:37    900] 	n9930
[03/06 23:51:37    900] 	n9929
[03/06 23:51:37    900] 	n9928
[03/06 23:51:37    900] 	n9927
[03/06 23:51:37    900] 	n9926
[03/06 23:51:37    900] 	n9924
[03/06 23:51:37    900] 	n9922
[03/06 23:51:37    900] 	n9918
[03/06 23:51:37    900] 	n9917
[03/06 23:51:37    900] 	n9894
[03/06 23:51:37    900] 	n9892
[03/06 23:51:37    900] 	n9891
[03/06 23:51:37    900] 	n9889
[03/06 23:51:37    900] 	n9887
[03/06 23:51:37    900] 	n9883
[03/06 23:51:37    900] 	n9882
[03/06 23:51:37    900] 	n9880
[03/06 23:51:37    900] 	n9877
[03/06 23:51:37    900] 	n9875
[03/06 23:51:37    900] 	n9874
[03/06 23:51:37    900] 	n9873
[03/06 23:51:37    900] 	n9817
[03/06 23:51:37    900] 	n9815
[03/06 23:51:37    900] 	n9806
[03/06 23:51:37    900] 	n9805
[03/06 23:51:37    900] 	n9803
[03/06 23:51:37    900] 	n9795
[03/06 23:51:37    900] 	n9783
[03/06 23:51:37    900] 	n9782
[03/06 23:51:37    900] 	n9781
[03/06 23:51:37    900] 	n9776
[03/06 23:51:37    900] 	n9773
[03/06 23:51:37    900] 	n9771
[03/06 23:51:37    900] 	n9770
[03/06 23:51:37    900] 	n9768
[03/06 23:51:37    900] 	n9765
[03/06 23:51:37    900] 	n9764
[03/06 23:51:37    900] 	n9763
[03/06 23:51:37    900] 	n9760
[03/06 23:51:37    900] 	n9757
[03/06 23:51:37    900] 	n9753
[03/06 23:51:37    900] 	n9748
[03/06 23:51:37    900] 	n9747
[03/06 23:51:37    900] 	n9746
[03/06 23:51:37    900] 	n9742
[03/06 23:51:37    900] 	n9702
[03/06 23:51:37    900] 	n9617
[03/06 23:51:37    900] 	n9554
[03/06 23:51:37    900] 	n9552
[03/06 23:51:37    900] 	n9549
[03/06 23:51:37    900] 	n9548
[03/06 23:51:37    900] 	n9547
[03/06 23:51:37    900] 	n9425
[03/06 23:51:37    900] 	n9411
[03/06 23:51:37    900] 	n9374
[03/06 23:51:37    900] 	n9331
[03/06 23:51:37    900] 	n9325
[03/06 23:51:37    900] 	n9254
[03/06 23:51:37    900] 	n9172
[03/06 23:51:37    900] 	n9171
[03/06 23:51:37    900] 	n9169
[03/06 23:51:37    900] 	n9165
[03/06 23:51:37    900] 	n9164
[03/06 23:51:37    900] 	n9163
[03/06 23:51:37    900] 	n9162
[03/06 23:51:37    900] 	n9160
[03/06 23:51:37    900] 	n9159
[03/06 23:51:37    900] 	n9152
[03/06 23:51:37    900] 	n9107
[03/06 23:51:37    900] 	n9090
[03/06 23:51:37    900] 	n9089
[03/06 23:51:37    900] 	n9088
[03/06 23:51:37    900] 	n9073
[03/06 23:51:37    900] 	n9072
[03/06 23:51:37    900] 	n9071
[03/06 23:51:37    900] 	n9048
[03/06 23:51:37    900] 	n9011
[03/06 23:51:37    900] 	n9010
[03/06 23:51:37    900] 	n9009
[03/06 23:51:37    900] 	n9003
[03/06 23:51:37    900] 	n9002
[03/06 23:51:37    900] 	n9001
[03/06 23:51:37    900] 	n8953
[03/06 23:51:37    900] 	n8952
[03/06 23:51:37    900] 	n8917
[03/06 23:51:37    900] 	n8913
[03/06 23:51:37    900] 	n8912
[03/06 23:51:37    900] 	n8910
[03/06 23:51:37    900] 	n8909
[03/06 23:51:37    900] 	n8813
[03/06 23:51:37    900] 	n8812
[03/06 23:51:37    900] 	n8811
[03/06 23:51:37    900] 	n8810
[03/06 23:51:37    900] 	n8809
[03/06 23:51:37    900] 	n8808
[03/06 23:51:37    900] 	n8804
[03/06 23:51:37    900] 	n8802
[03/06 23:51:37    900] 	n8800
[03/06 23:51:37    900] 	n8797
[03/06 23:51:37    900] 	n8781
[03/06 23:51:37    900] 	n8660
[03/06 23:51:37    900] 	n8645
[03/06 23:51:37    900] 	n8632
[03/06 23:51:37    900] 	n8631
[03/06 23:51:37    900] 	n8630
[03/06 23:51:37    900] 	n8629
[03/06 23:51:37    900] 	n8628
[03/06 23:51:37    900] 	n8504
[03/06 23:51:37    900] 	n8503
[03/06 23:51:37    900] 	n8408
[03/06 23:51:37    900] 	n8407
[03/06 23:51:37    900] 	n8406
[03/06 23:51:37    900] 	n8390
[03/06 23:51:37    900] 	n8345
[03/06 23:51:37    900] 	n8313
[03/06 23:51:37    900] 	n8303
[03/06 23:51:37    900] 	n8302
[03/06 23:51:37    900] 	n8301
[03/06 23:51:37    900] 	n8300
[03/06 23:51:37    900] 	n8299
[03/06 23:51:37    900] 	n8271
[03/06 23:51:37    900] 	n8258
[03/06 23:51:37    900] 	n8257
[03/06 23:51:37    900] 	n8223
[03/06 23:51:37    900] 	n8128
[03/06 23:51:37    900] 	n8127
[03/06 23:51:37    900] 	n8126
[03/06 23:51:37    900] 	n8108
[03/06 23:51:37    900] 	n8107
[03/06 23:51:37    900] 	n8106
[03/06 23:51:37    900] 	n8098
[03/06 23:51:37    900] 	n8089
[03/06 23:51:37    900] 	n8088
[03/06 23:51:37    900] 	n8087
[03/06 23:51:37    900] 	n8086
[03/06 23:51:37    900] 	n8022
[03/06 23:51:37    900] 	n8021
[03/06 23:51:37    900] 	n7989
[03/06 23:51:37    900] 	n7940
[03/06 23:51:37    900] 	n7806
[03/06 23:51:37    900] 	n7718
[03/06 23:51:37    900] 	n7706
[03/06 23:51:37    900] 	n7629
[03/06 23:51:37    900] 	n7464
[03/06 23:51:37    900] 	n7429
[03/06 23:51:37    900] 	n7256
[03/06 23:51:37    900] 	n7214
[03/06 23:51:37    900] 	n7213
[03/06 23:51:37    900] 	n7212
[03/06 23:51:37    900] 	n7102
[03/06 23:51:37    900] 	n7014
[03/06 23:51:37    900] 	n7013
[03/06 23:51:37    900] 	n7012
[03/06 23:51:37    900] 	n7011
[03/06 23:51:37    900] 	n7010
[03/06 23:51:37    900] 	n6969
[03/06 23:51:37    900] 	n6930
[03/06 23:51:37    900] 	n6906
[03/06 23:51:37    900] 	n6903
[03/06 23:51:37    900] 	n6853
[03/06 23:51:37    900] 	n6846
[03/06 23:51:37    900] 	n6845
[03/06 23:51:37    900] 	n6844
[03/06 23:51:37    900] 	n6777
[03/06 23:51:37    900] 	n6656
[03/06 23:51:37    900] 	n6655
[03/06 23:51:37    900] 	n6643
[03/06 23:51:37    900] 	n6630
[03/06 23:51:37    900] 	n6607
[03/06 23:51:37    900] 	n6582
[03/06 23:51:37    900] 	n6542
[03/06 23:51:37    900] 	n6541
[03/06 23:51:37    900] 	n6540
[03/06 23:51:37    900] 	n6539
[03/06 23:51:37    900] 	n6538
[03/06 23:51:37    900] 	n6537
[03/06 23:51:37    900] 	n6533
[03/06 23:51:37    900] 	n6424
[03/06 23:51:37    900] 	n6372
[03/06 23:51:37    900] 	n6318
[03/06 23:51:37    900] 	n6306
[03/06 23:51:37    900] 	n6305
[03/06 23:51:37    900] 	n6270
[03/06 23:51:37    900] 	n6100
[03/06 23:51:37    900] 	n6090
[03/06 23:51:37    900] 	n6076
[03/06 23:51:37    900] 	n6069
[03/06 23:51:37    900] 	n6067
[03/06 23:51:37    900] 	n6062
[03/06 23:51:37    900] 	n6004
[03/06 23:51:37    900] 	n6003
[03/06 23:51:37    900] 	n5923
[03/06 23:51:37    900] 	n5904
[03/06 23:51:37    900] 	n5903
[03/06 23:51:37    900] 	n5902
[03/06 23:51:37    900] 	n5885
[03/06 23:51:37    900] 	n5860
[03/06 23:51:37    900] 	n5841
[03/06 23:51:37    900] 	n5839
[03/06 23:51:37    900] 	n5823
[03/06 23:51:37    900] 	n5797
[03/06 23:51:37    900] 	n5795
[03/06 23:51:37    900] 	n5794
[03/06 23:51:37    900] 	n5793
[03/06 23:51:37    900] 	n5770
[03/06 23:51:37    900] 	n5725
[03/06 23:51:37    900] 	n5724
[03/06 23:51:37    900] 	n5723
[03/06 23:51:37    900] 	n5718
[03/06 23:51:37    900] 	n5629
[03/06 23:51:37    900] 	n5364
[03/06 23:51:37    900] 	n5350
[03/06 23:51:37    900] 	n5348
[03/06 23:51:37    900] 	n5347
[03/06 23:51:37    900] 	n5327
[03/06 23:51:37    900] 	n5318
[03/06 23:51:37    900] 	n5273
[03/06 23:51:37    900] 	n5272
[03/06 23:51:37    900] 	n5271
[03/06 23:51:37    900] 	n5215
[03/06 23:51:37    900] 	n5089
[03/06 23:51:37    900] 	n5088
[03/06 23:51:37    900] 	n4831
[03/06 23:51:37    900] 	n4708
[03/06 23:51:37    900] 	n4704
[03/06 23:51:37    900] 	n4703
[03/06 23:51:37    900] 	n4693
[03/06 23:51:37    900] 	n4690
[03/06 23:51:37    900] 	n35235
[03/06 23:51:37    900] 	n35233
[03/06 23:51:37    900] 	n35231
[03/06 23:51:37    900] 	n35230
[03/06 23:51:37    900] 	n35229
[03/06 23:51:37    900] 	n35228
[03/06 23:51:37    900] 	n35227
[03/06 23:51:37    900] 	n35225
[03/06 23:51:37    900] 	n35222
[03/06 23:51:37    900] 	n35221
[03/06 23:51:37    900] 	n35220
[03/06 23:51:37    900] 	n35219
[03/06 23:51:37    900] 	n35218
[03/06 23:51:37    900] 	n35217
[03/06 23:51:37    900] 	n35216
[03/06 23:51:37    900] 	n35215
[03/06 23:51:37    900] 	n35214
[03/06 23:51:37    900] 	n35213
[03/06 23:51:37    900] 	n35212
[03/06 23:51:37    900] 	n35211
[03/06 23:51:37    900] 	n35210
[03/06 23:51:37    900] 	n35209
[03/06 23:51:37    900] 	n35208
[03/06 23:51:37    900] 	n35207
[03/06 23:51:37    900] 	n35206
[03/06 23:51:37    900] 	n35203
[03/06 23:51:37    900] 	n35202
[03/06 23:51:37    900] 	n35201
[03/06 23:51:37    900] 	n35200
[03/06 23:51:37    900] 	n35199
[03/06 23:51:37    900] 	n35198
[03/06 23:51:37    900] 	n35197
[03/06 23:51:37    900] 	n35196
[03/06 23:51:37    900] 	n35195
[03/06 23:51:37    900] 	n35194
[03/06 23:51:37    900] 	n35187
[03/06 23:51:37    900] 	n35184
[03/06 23:51:37    900] 	n35159
[03/06 23:51:37    900] 	n35154
[03/06 23:51:37    900] 	n35145
[03/06 23:51:37    900] 	n33637
[03/06 23:51:37    900] 	n33054
[03/06 23:51:37    900] 	n33051
[03/06 23:51:37    900] 	n32689
[03/06 23:51:37    900] 	n32687
[03/06 23:51:37    900] 	n32686
[03/06 23:51:37    900] 	n32685
[03/06 23:51:37    900] 	n32680
[03/06 23:51:37    900] 	n32669
[03/06 23:51:37    900] 	n32660
[03/06 23:51:37    900] 	n32549
[03/06 23:51:37    900] 	n32542
[03/06 23:51:37    900] 	n32479
[03/06 23:51:37    900] 	n32471
[03/06 23:51:37    900] 	n32369
[03/06 23:51:37    900] 	n32368
[03/06 23:51:37    900] 	n32365
[03/06 23:51:37    900] 	n32361
[03/06 23:51:37    900] 	n31848
[03/06 23:51:37    900] 	n31115
[03/06 23:51:37    900] 	n31114
[03/06 23:51:37    900] 	n31006
[03/06 23:51:37    900] 	n31005
[03/06 23:51:37    900] 	n31002
[03/06 23:51:37    900] 	n31000
[03/06 23:51:37    900] 	n30998
[03/06 23:51:37    900] 	n30990
[03/06 23:51:37    900] 	n30989
[03/06 23:51:37    900] 	n30988
[03/06 23:51:37    900] 	n30986
[03/06 23:51:37    900] 	n30980
[03/06 23:51:37    900] 	n30975
[03/06 23:51:37    900] 	n30969
[03/06 23:51:37    900] 	n30958
[03/06 23:51:37    900] 	n30955
[03/06 23:51:37    900] 	n30952
[03/06 23:51:37    900] 	n30946
[03/06 23:51:37    900] 	n30944
[03/06 23:51:37    900] 	n30940
[03/06 23:51:37    900] 	n30937
[03/06 23:51:37    900] 	n30934
[03/06 23:51:37    900] 	n30933
[03/06 23:51:37    900] 	n30931
[03/06 23:51:37    900] 	n30930
[03/06 23:51:37    900] 	n30927
[03/06 23:51:37    900] 	n30919
[03/06 23:51:37    900] 	n30917
[03/06 23:51:37    900] 	n30915
[03/06 23:51:37    900] 	n30914
[03/06 23:51:37    900] 	n30913
[03/06 23:51:37    900] 	n30906
[03/06 23:51:37    900] 	n30905
[03/06 23:51:37    900] 	n30901
[03/06 23:51:37    900] 	n30899
[03/06 23:51:37    900] 	n30897
[03/06 23:51:37    900] 	n30892
[03/06 23:51:37    900] 	n30891
[03/06 23:51:37    900] 	n30888
[03/06 23:51:37    900] 	n30881
[03/06 23:51:37    900] 	n30879
[03/06 23:51:37    900] 	n30833
[03/06 23:51:37    900] 	n30832
[03/06 23:51:37    900] 	n30831
[03/06 23:51:37    900] 	n30823
[03/06 23:51:37    900] 	n30822
[03/06 23:51:37    900] 	n30814
[03/06 23:51:37    900] 	n30811
[03/06 23:51:37    900] 	n30803
[03/06 23:51:37    900] 	n30793
[03/06 23:51:37    900] 	n30589
[03/06 23:51:37    900] 	n30529
[03/06 23:51:37    900] 	n30528
[03/06 23:51:37    900] 	n30527
[03/06 23:51:37    900] 	n30526
[03/06 23:51:37    900] 	n30525
[03/06 23:51:37    900] 	n30524
[03/06 23:51:37    900] 	n30515
[03/06 23:51:37    900] 	n30513
[03/06 23:51:37    900] 	n30512
[03/06 23:51:37    900] 	n30511
[03/06 23:51:37    900] 	n30510
[03/06 23:51:37    900] 	n30508
[03/06 23:51:37    900] 	n30506
[03/06 23:51:37    900] 	n30504
[03/06 23:51:37    900] 	n30503
[03/06 23:51:37    900] 	n30501
[03/06 23:51:37    900] 	n30499
[03/06 23:51:37    900] 	n30498
[03/06 23:51:37    900] 	n30496
[03/06 23:51:37    900] 	n30494
[03/06 23:51:37    900] 	n30491
[03/06 23:51:37    900] 	n30486
[03/06 23:51:37    900] 	n30484
[03/06 23:51:37    900] 	n30481
[03/06 23:51:37    900] 	n30479
[03/06 23:51:37    900] 	n30477
[03/06 23:51:37    900] 	n30475
[03/06 23:51:37    900] 	n30474
[03/06 23:51:37    900] 	n30473
[03/06 23:51:37    900] 	n30472
[03/06 23:51:37    900] 	n30471
[03/06 23:51:37    900] 	n30470
[03/06 23:51:37    900] 	n30469
[03/06 23:51:37    900] 	n30468
[03/06 23:51:37    900] 	n30460
[03/06 23:51:37    900] 	n30458
[03/06 23:51:37    900] 	n30446
[03/06 23:51:37    900] 	n30445
[03/06 23:51:37    900] 	n30444
[03/06 23:51:37    900] 	n30443
[03/06 23:51:37    900] 	n30442
[03/06 23:51:37    900] 	n30441
[03/06 23:51:37    900] 	n30440
[03/06 23:51:37    900] 	n30439
[03/06 23:51:37    900] 	n30438
[03/06 23:51:37    900] 	n30437
[03/06 23:51:37    900] 	n30435
[03/06 23:51:37    900] 	n30434
[03/06 23:51:37    900] 	n30432
[03/06 23:51:37    900] 	n30430
[03/06 23:51:37    900] 	n30429
[03/06 23:51:37    900] 	n30428
[03/06 23:51:37    900] 	n30427
[03/06 23:51:37    900] 	n30426
[03/06 23:51:37    900] 	n30425
[03/06 23:51:37    900] 	n30385
[03/06 23:51:37    900] 	n30384
[03/06 23:51:37    900] 	n30383
[03/06 23:51:37    900] 	n30382
[03/06 23:51:37    900] 	n30381
[03/06 23:51:37    900] 	n30380
[03/06 23:51:37    900] 	n30379
[03/06 23:51:37    900] 	n30378
[03/06 23:51:37    900] 	n30376
[03/06 23:51:37    900] 	n30375
[03/06 23:51:37    900] 	n30373
[03/06 23:51:37    900] 	n30371
[03/06 23:51:37    900] 	n30369
[03/06 23:51:37    900] 	n30368
[03/06 23:51:37    900] 	n30367
[03/06 23:51:37    900] 	n30365
[03/06 23:51:37    900] 	n30363
[03/06 23:51:37    900] 	n30362
[03/06 23:51:37    900] 	n30361
[03/06 23:51:37    900] 	n30360
[03/06 23:51:37    900] 	n30359
[03/06 23:51:37    900] 	n30358
[03/06 23:51:37    900] 	n30356
[03/06 23:51:37    900] 	n30307
[03/06 23:51:37    900] 	n30306
[03/06 23:51:37    900] 	n30305
[03/06 23:51:37    900] 	n30298
[03/06 23:51:37    900] 	n30297
[03/06 23:51:37    900] 	n30296
[03/06 23:51:37    900] 	n30295
[03/06 23:51:37    900] 	n30294
[03/06 23:51:37    900] 	n30293
[03/06 23:51:37    900] 	n30291
[03/06 23:51:37    900] 	n30289
[03/06 23:51:37    900] 	n30288
[03/06 23:51:37    900] 	n30286
[03/06 23:51:37    900] 	n30284
[03/06 23:51:37    900] 	n30283
[03/06 23:51:37    900] 	n30281
[03/06 23:51:37    900] 	n30280
[03/06 23:51:37    900] 	n30278
[03/06 23:51:37    900] 	n30276
[03/06 23:51:37    900] 	n30275
[03/06 23:51:37    900] 	n30274
[03/06 23:51:37    900] 	n30273
[03/06 23:51:37    900] 	n30272
[03/06 23:51:37    900] 	n30271
[03/06 23:51:37    900] 	n30269
[03/06 23:51:37    900] 	n30245
[03/06 23:51:37    900] 	n30244
[03/06 23:51:37    900] 	n30243
[03/06 23:51:37    900] 	n30242
[03/06 23:51:37    900] 	n30241
[03/06 23:51:37    900] 	n30240
[03/06 23:51:37    900] 	n30153
[03/06 23:51:37    900] 	n30152
[03/06 23:51:37    900] 	n30151
[03/06 23:51:37    900] 	n30148
[03/06 23:51:37    900] 	n30089
[03/06 23:51:37    900] 	n30088
[03/06 23:51:37    900] 	n30087
[03/06 23:51:37    900] 	n30084
[03/06 23:51:37    900] 	n30068
[03/06 23:51:37    900] 	n30066
[03/06 23:51:37    900] 	n30065
[03/06 23:51:37    900] 	n30063
[03/06 23:51:37    900] 	n30061
[03/06 23:51:37    900] 	n30060
[03/06 23:51:37    900] 	n30058
[03/06 23:51:37    900] 	n30057
[03/06 23:51:37    900] 	n30055
[03/06 23:51:37    900] 	n30012
[03/06 23:51:37    900] 	n30011
[03/06 23:51:37    900] 	n30010
[03/06 23:51:37    900] 	n30009
[03/06 23:51:37    900] 	n30008
[03/06 23:51:37    900] 	n30007
[03/06 23:51:37    900] 	n29999
[03/06 23:51:37    900] 	n29998
[03/06 23:51:37    900] 	n29997
[03/06 23:51:37    900] 	n29985
[03/06 23:51:37    900] 	n29983
[03/06 23:51:37    900] 	n29979
[03/06 23:51:37    900] 	n29977
[03/06 23:51:37    900] 	n29976
[03/06 23:51:37    900] 	n29975
[03/06 23:51:37    900] 	n29974
[03/06 23:51:37    900] 	n29973
[03/06 23:51:37    900] 	n29972
[03/06 23:51:37    900] 	n29971
[03/06 23:51:37    900] 	n29942
[03/06 23:51:37    900] 	n29941
[03/06 23:51:37    900] 	n29940
[03/06 23:51:37    900] 	n29939
[03/06 23:51:37    900] 	n29937
[03/06 23:51:37    900] 	n29935
[03/06 23:51:37    900] 	n29933
[03/06 23:51:37    900] 	n29930
[03/06 23:51:37    900] 	n29928
[03/06 23:51:37    900] 	n29849
[03/06 23:51:37    900] 	n29848
[03/06 23:51:37    900] 	n29847
[03/06 23:51:37    900] 	n29846
[03/06 23:51:37    900] 	n29844
[03/06 23:51:37    900] 	n29843
[03/06 23:51:37    900] 	n29842
[03/06 23:51:37    900] 	n29841
[03/06 23:51:37    900] 	n29840
[03/06 23:51:37    900] 	n29839
[03/06 23:51:37    900] 	n29838
[03/06 23:51:37    900] 	n29837
[03/06 23:51:37    900] 	n29836
[03/06 23:51:37    900] 	n29835
[03/06 23:51:37    900] 	n29834
[03/06 23:51:37    900] 	n29833
[03/06 23:51:37    900] 	n29832
[03/06 23:51:37    900] 	n29831
[03/06 23:51:37    900] 	n29830
[03/06 23:51:37    900] 	n29829
[03/06 23:51:37    900] 	n29828
[03/06 23:51:37    900] 	n29827
[03/06 23:51:37    900] 	n29826
[03/06 23:51:37    900] 	n29825
[03/06 23:51:37    900] 	n29824
[03/06 23:51:37    900] 	n29823
[03/06 23:51:37    900] 	n29822
[03/06 23:51:37    900] 	n29821
[03/06 23:51:37    900] 	n29820
[03/06 23:51:37    900] 	n29819
[03/06 23:51:37    900] 	n29818
[03/06 23:51:37    900] 	n29817
[03/06 23:51:37    900] 	n29816
[03/06 23:51:37    900] 	n29815
[03/06 23:51:37    900] 	n29814
[03/06 23:51:37    900] 	n29813
[03/06 23:51:37    900] 	n29812
[03/06 23:51:37    900] 	n29811
[03/06 23:51:37    900] 	n29810
[03/06 23:51:37    900] 	n29809
[03/06 23:51:37    900] 	n29808
[03/06 23:51:37    900] 	n29807
[03/06 23:51:37    900] 	n29806
[03/06 23:51:37    900] 	n29805
[03/06 23:51:37    900] 	n29804
[03/06 23:51:37    900] 	n29803
[03/06 23:51:37    900] 	n29802
[03/06 23:51:37    900] 	n29801
[03/06 23:51:37    900] 	n29800
[03/06 23:51:37    900] 	n29799
[03/06 23:51:37    900] 	n29798
[03/06 23:51:37    900] 	n29797
[03/06 23:51:37    900] 	n29796
[03/06 23:51:37    900] 	n29795
[03/06 23:51:37    900] 	n29794
[03/06 23:51:37    900] 	n29793
[03/06 23:51:37    900] 	n29792
[03/06 23:51:37    900] 	n29791
[03/06 23:51:37    900] 	n29790
[03/06 23:51:37    900] 	n29789
[03/06 23:51:37    900] 	n29788
[03/06 23:51:37    900] 	n29787
[03/06 23:51:37    900] 	n29786
[03/06 23:51:37    900] 	n29785
[03/06 23:51:37    900] 	n29784
[03/06 23:51:37    900] 	n29783
[03/06 23:51:37    900] 	n29782
[03/06 23:51:37    900] 	n29781
[03/06 23:51:37    900] 	n29780
[03/06 23:51:37    900] 	n29779
[03/06 23:51:37    900] 	n29778
[03/06 23:51:37    900] 	n29777
[03/06 23:51:37    900] 	n29776
[03/06 23:51:37    900] 	n29775
[03/06 23:51:37    900] 	n29774
[03/06 23:51:37    900] 	n29773
[03/06 23:51:37    900] 	n29772
[03/06 23:51:37    900] 	n29771
[03/06 23:51:37    900] 	n29770
[03/06 23:51:37    900] 	n29769
[03/06 23:51:37    900] 	n29768
[03/06 23:51:37    900] 	n29767
[03/06 23:51:37    900] 	n29766
[03/06 23:51:37    900] 	n29765
[03/06 23:51:37    900] 	n29764
[03/06 23:51:37    900] 	n29763
[03/06 23:51:37    900] 	n29762
[03/06 23:51:37    900] 	n29761
[03/06 23:51:37    900] 	n29760
[03/06 23:51:37    900] 	n29759
[03/06 23:51:37    900] 	n29758
[03/06 23:51:37    900] 	n29757
[03/06 23:51:37    900] 	n29756
[03/06 23:51:37    900] 	n29755
[03/06 23:51:37    900] 	n29754
[03/06 23:51:37    900] 	n29753
[03/06 23:51:37    900] 	n29752
[03/06 23:51:37    900] 	n29751
[03/06 23:51:37    900] 	n29750
[03/06 23:51:37    900] 	n29749
[03/06 23:51:37    900] 	n29748
[03/06 23:51:37    900] 	n29747
[03/06 23:51:37    900] 	n29746
[03/06 23:51:37    900] 	n29745
[03/06 23:51:37    900] 	n29744
[03/06 23:51:37    900] 	n29743
[03/06 23:51:37    900] 	n29742
[03/06 23:51:37    900] 	n29741
[03/06 23:51:37    900] 	n29740
[03/06 23:51:37    900] 	n29739
[03/06 23:51:37    900] 	n29738
[03/06 23:51:37    900] 	n29737
[03/06 23:51:37    900] 	n29736
[03/06 23:51:37    900] 	n29734
[03/06 23:51:37    900] 	n29733
[03/06 23:51:37    900] 	n29732
[03/06 23:51:37    900] 	n29730
[03/06 23:51:37    900] 	n29729
[03/06 23:51:37    900] 	n29727
[03/06 23:51:37    900] 	n29726
[03/06 23:51:37    900] 	n29725
[03/06 23:51:37    900] 	n29724
[03/06 23:51:37    900] 	n29723
[03/06 23:51:37    900] 	n29722
[03/06 23:51:37    900] 	n29721
[03/06 23:51:37    900] 	n29720
[03/06 23:51:37    900] 	n29719
[03/06 23:51:37    900] 	n29718
[03/06 23:51:37    900] 	n29717
[03/06 23:51:37    900] 	n29716
[03/06 23:51:37    900] 	n29715
[03/06 23:51:37    900] 	n29714
[03/06 23:51:37    900] 	n29713
[03/06 23:51:37    900] 	n29712
[03/06 23:51:37    900] 	n29711
[03/06 23:51:37    900] 	n29710
[03/06 23:51:37    900] 	n29709
[03/06 23:51:37    900] 	n29708
[03/06 23:51:37    900] 	n29707
[03/06 23:51:37    900] 	n29706
[03/06 23:51:37    900] 	n29705
[03/06 23:51:37    900] 	n29704
[03/06 23:51:37    900] 	n29703
[03/06 23:51:37    900] 	n29702
[03/06 23:51:37    900] 	n29701
[03/06 23:51:37    900] 	n29700
[03/06 23:51:37    900] 	n29699
[03/06 23:51:37    900] 	n29698
[03/06 23:51:37    900] 	n29697
[03/06 23:51:37    900] 	n29696
[03/06 23:51:37    900] 	n29695
[03/06 23:51:37    900] 	n29694
[03/06 23:51:37    900] 	n29693
[03/06 23:51:37    900] 	n29692
[03/06 23:51:37    900] 	n29691
[03/06 23:51:37    900] 	n29690
[03/06 23:51:37    900] 	n29689
[03/06 23:51:37    900] 	n29688
[03/06 23:51:37    900] 	n29687
[03/06 23:51:37    900] 	n29686
[03/06 23:51:37    900] 	n29685
[03/06 23:51:37    900] 	n29684
[03/06 23:51:37    900] 	n29683
[03/06 23:51:37    900] 	n29682
[03/06 23:51:37    900] 	n29681
[03/06 23:51:37    900] 	n29680
[03/06 23:51:37    900] 	n29679
[03/06 23:51:37    900] 	n29678
[03/06 23:51:37    900] 	n29677
[03/06 23:51:37    900] 	n29676
[03/06 23:51:37    900] 	n29674
[03/06 23:51:37    900] 	n29663
[03/06 23:51:37    900] 	n29662
[03/06 23:51:37    900] 	n29660
[03/06 23:51:37    900] 	n29655
[03/06 23:51:37    900] 	n29652
[03/06 23:51:37    900] 	n29651
[03/06 23:51:37    900] 	n29650
[03/06 23:51:37    900] 	n29649
[03/06 23:51:37    900] 	n29648
[03/06 23:51:37    900] 	n29647
[03/06 23:51:37    900] 	n29645
[03/06 23:51:37    900] 	n29644
[03/06 23:51:37    900] 	n29639
[03/06 23:51:37    900] 	n29638
[03/06 23:51:37    900] 	n29637
[03/06 23:51:37    900] 	n29636
[03/06 23:51:37    900] 	n29635
[03/06 23:51:37    900] 	n29634
[03/06 23:51:37    900] 	n29633
[03/06 23:51:37    900] 	n29632
[03/06 23:51:37    900] 	n29631
[03/06 23:51:37    900] 	n29630
[03/06 23:51:37    900] 	n29629
[03/06 23:51:37    900] 	n29628
[03/06 23:51:37    900] 	n29627
[03/06 23:51:37    900] 	n29626
[03/06 23:51:37    900] 	n29625
[03/06 23:51:37    900] 	n29624
[03/06 23:51:37    900] 	n29623
[03/06 23:51:37    900] 	n29622
[03/06 23:51:37    900] 	n29621
[03/06 23:51:37    900] 	n29620
[03/06 23:51:37    900] 	n29619
[03/06 23:51:37    900] 	n29618
[03/06 23:51:37    900] 	n29617
[03/06 23:51:37    900] 	n29616
[03/06 23:51:37    900] 	n29615
[03/06 23:51:37    900] 	n29613
[03/06 23:51:37    900] 	n29612
[03/06 23:51:37    900] 	n29611
[03/06 23:51:37    900] 	n29610
[03/06 23:51:37    900] 	n29609
[03/06 23:51:37    900] 	n29608
[03/06 23:51:37    900] 	n29607
[03/06 23:51:37    900] 	n29606
[03/06 23:51:37    900] 	n29605
[03/06 23:51:37    900] 	n29604
[03/06 23:51:37    900] 	n29603
[03/06 23:51:37    900] 	n29602
[03/06 23:51:37    900] 	n29601
[03/06 23:51:37    900] 	n29600
[03/06 23:51:37    900] 	n29599
[03/06 23:51:37    900] 	n29598
[03/06 23:51:37    900] 	n29597
[03/06 23:51:37    900] 	n29596
[03/06 23:51:37    900] 	n29595
[03/06 23:51:37    900] 	n29594
[03/06 23:51:37    900] 	n29593
[03/06 23:51:37    900] 	n29592
[03/06 23:51:37    900] 	n29591
[03/06 23:51:37    900] 	n29590
[03/06 23:51:37    900] 	n29588
[03/06 23:51:37    900] 	n29587
[03/06 23:51:37    900] 	n29586
[03/06 23:51:37    900] 	n29585
[03/06 23:51:37    900] 	n29584
[03/06 23:51:37    900] 	n29583
[03/06 23:51:37    900] 	n29581
[03/06 23:51:37    900] 	n29580
[03/06 23:51:37    900] 	n29579
[03/06 23:51:37    900] 	n29578
[03/06 23:51:37    900] 	n29577
[03/06 23:51:37    900] 	n29575
[03/06 23:51:37    900] 	n29574
[03/06 23:51:37    900] 	n29573
[03/06 23:51:37    900] 	n29572
[03/06 23:51:37    900] 	n29571
[03/06 23:51:37    900] 	n29570
[03/06 23:51:37    900] 	n29569
[03/06 23:51:37    900] 	n29568
[03/06 23:51:37    900] 	n29567
[03/06 23:51:37    900] 	n29566
[03/06 23:51:37    900] 	n29565
[03/06 23:51:37    900] 	n29564
[03/06 23:51:37    900] 	n29561
[03/06 23:51:37    900] 	n29557
[03/06 23:51:37    900] 	n29556
[03/06 23:51:37    900] 	n29555
[03/06 23:51:37    900] 	n29553
[03/06 23:51:37    900] 	n29552
[03/06 23:51:37    900] 	n29550
[03/06 23:51:37    900] 	n29548
[03/06 23:51:37    900] 	n29546
[03/06 23:51:37    900] 	n29545
[03/06 23:51:37    900] 	n29543
[03/06 23:51:37    900] 	n29539
[03/06 23:51:37    900] 	n29538
[03/06 23:51:37    900] 	n29537
[03/06 23:51:37    900] 	n29534
[03/06 23:51:37    900] 	n29533
[03/06 23:51:37    900] 	n29532
[03/06 23:51:37    900] 	n29531
[03/06 23:51:37    900] 	n29528
[03/06 23:51:37    900] 	n29527
[03/06 23:51:37    900] 	n29526
[03/06 23:51:37    900] 	n29525
[03/06 23:51:37    900] 	n29524
[03/06 23:51:37    900] 	n29523
[03/06 23:51:37    900] 	n29522
[03/06 23:51:37    900] 	n29521
[03/06 23:51:37    900] 	n29519
[03/06 23:51:37    900] 	n29518
[03/06 23:51:37    900] 	n29517
[03/06 23:51:37    900] 	n29516
[03/06 23:51:37    900] 	n29515
[03/06 23:51:37    900] 	n29514
[03/06 23:51:37    900] 	n29513
[03/06 23:51:37    900] 	n29512
[03/06 23:51:37    900] 	n29510
[03/06 23:51:37    900] 	n29509
[03/06 23:51:37    900] 	n29508
[03/06 23:51:37    900] 	n29507
[03/06 23:51:37    900] 	n29505
[03/06 23:51:37    900] 	n29504
[03/06 23:51:37    900] 	n29503
[03/06 23:51:37    900] 	n29502
[03/06 23:51:37    900] 	n29501
[03/06 23:51:37    900] 	n29480
[03/06 23:51:37    900] 	n29478
[03/06 23:51:37    900] 	n29477
[03/06 23:51:37    900] 	n29474
[03/06 23:51:37    900] 	n29468
[03/06 23:51:37    900] 	n29457
[03/06 23:51:37    900] 	n29456
[03/06 23:51:37    900] 	n29452
[03/06 23:51:37    900] 	n29451
[03/06 23:51:37    900] 	n29450
[03/06 23:51:37    900] 	n29448
[03/06 23:51:37    900] 	n29446
[03/06 23:51:37    900] 	n29445
[03/06 23:51:37    900] 	n29444
[03/06 23:51:37    900] 	n29440
[03/06 23:51:37    900] 	n29439
[03/06 23:51:37    900] 	n29438
[03/06 23:51:37    900] 	n29437
[03/06 23:51:37    900] 	n29436
[03/06 23:51:37    900] 	n29435
[03/06 23:51:37    900] 	n29434
[03/06 23:51:37    900] 	n29432
[03/06 23:51:37    900] 	n29431
[03/06 23:51:37    900] 	n29430
[03/06 23:51:37    900] 	n29429
[03/06 23:51:37    900] 	n29428
[03/06 23:51:37    900] 	n29426
[03/06 23:51:37    900] 	n29425
[03/06 23:51:37    900] 	n29421
[03/06 23:51:37    900] 	n29420
[03/06 23:51:37    900] 	n29419
[03/06 23:51:37    900] 	n29417
[03/06 23:51:37    900] 	n29415
[03/06 23:51:37    900] 	n29414
[03/06 23:51:37    900] 	n29413
[03/06 23:51:37    900] 	n29412
[03/06 23:51:37    900] 	n29411
[03/06 23:51:37    900] 	n29410
[03/06 23:51:37    900] 	n29408
[03/06 23:51:37    900] 	n29407
[03/06 23:51:37    900] 	n29406
[03/06 23:51:37    900] 	n29405
[03/06 23:51:37    900] 	n29403
[03/06 23:51:37    900] 	n29402
[03/06 23:51:37    900] 	n29401
[03/06 23:51:37    900] 	n29400
[03/06 23:51:37    900] 	n29399
[03/06 23:51:37    900] 	n29396
[03/06 23:51:37    900] 	n29395
[03/06 23:51:37    900] 	n29394
[03/06 23:51:37    900] 	n29392
[03/06 23:51:37    900] 	n29390
[03/06 23:51:37    900] 	n29389
[03/06 23:51:37    900] 	n29388
[03/06 23:51:37    900] 	n29384
[03/06 23:51:37    900] 	n29382
[03/06 23:51:37    900] 	n29380
[03/06 23:51:37    900] 	n29379
[03/06 23:51:37    900] 	n29378
[03/06 23:51:37    900] 	n29375
[03/06 23:51:37    900] 	n29374
[03/06 23:51:37    900] 	n29373
[03/06 23:51:37    900] 	n29372
[03/06 23:51:37    900] 	n29371
[03/06 23:51:37    900] 	n29370
[03/06 23:51:37    900] 	n29369
[03/06 23:51:37    900] 	n29368
[03/06 23:51:37    900] 	n29366
[03/06 23:51:37    900] 	n29365
[03/06 23:51:37    900] 	n29364
[03/06 23:51:37    900] 	n29352
[03/06 23:51:37    900] 	n29346
[03/06 23:51:37    900] 	n29339
[03/06 23:51:37    900] 	n29331
[03/06 23:51:37    900] 	n29330
[03/06 23:51:37    900] 	n29329
[03/06 23:51:37    900] 	n29328
[03/06 23:51:37    900] 	n29327
[03/06 23:51:37    900] 	n29325
[03/06 23:51:37    900] 	n29318
[03/06 23:51:37    900] 	n29283
[03/06 23:51:37    900] 	n29275
[03/06 23:51:37    900] 	n29273
[03/06 23:51:37    900] 	n29271
[03/06 23:51:37    900] 	n29266
[03/06 23:51:37    900] 	n29265
[03/06 23:51:37    900] 	n29261
[03/06 23:51:37    900] 	n29260
[03/06 23:51:37    900] 	n29259
[03/06 23:51:37    900] 	n29258
[03/06 23:51:37    900] 	n29257
[03/06 23:51:37    900] 	n29256
[03/06 23:51:37    900] 	n29255
[03/06 23:51:37    900] 	n29253
[03/06 23:51:37    900] 	n29252
[03/06 23:51:37    900] 	n29239
[03/06 23:51:37    900] 	n29237
[03/06 23:51:37    900] 	n29229
[03/06 23:51:37    900] 	n29225
[03/06 23:51:37    900] 	n29210
[03/06 23:51:37    900] 	n29207
[03/06 23:51:37    900] 	n29196
[03/06 23:51:37    900] 	n29181
[03/06 23:51:37    900] 	n29176
[03/06 23:51:37    900] 	n29175
[03/06 23:51:37    900] 	n29173
[03/06 23:51:37    900] 	n29170
[03/06 23:51:37    900] 	n29169
[03/06 23:51:37    900] 	n29155
[03/06 23:51:37    900] 	n29151
[03/06 23:51:37    900] 	n29150
[03/06 23:51:37    900] 	n29148
[03/06 23:51:37    900] 	n29140
[03/06 23:51:37    900] 	n29139
[03/06 23:51:37    900] 	n29138
[03/06 23:51:37    900] 	n29137
[03/06 23:51:37    900] 	n29136
[03/06 23:51:37    900] 	n29135
[03/06 23:51:37    900] 	n29132
[03/06 23:51:37    900] 	n29131
[03/06 23:51:37    900] 	n29129
[03/06 23:51:37    900] 	n29125
[03/06 23:51:37    900] 	n29124
[03/06 23:51:37    900] 	n29122
[03/06 23:51:37    900] 	n29121
[03/06 23:51:37    900] 	n29120
[03/06 23:51:37    900] 	n29117
[03/06 23:51:37    900] 	n29114
[03/06 23:51:37    900] 	n29113
[03/06 23:51:37    900] 	n29112
[03/06 23:51:37    900] 	n29102
[03/06 23:51:37    900] 	n29095
[03/06 23:51:37    900] 	n29094
[03/06 23:51:37    900] 	n29047
[03/06 23:51:37    900] 	n29041
[03/06 23:51:37    900] 	n28948
[03/06 23:51:37    900] 	n28947
[03/06 23:51:37    900] 	n28946
[03/06 23:51:37    900] 	n28889
[03/06 23:51:37    900] 	n28882
[03/06 23:51:37    900] 	n28877
[03/06 23:51:37    900] 	n28839
[03/06 23:51:37    900] 	n28827
[03/06 23:51:37    900] 	n28808
[03/06 23:51:37    900] 	n28673
[03/06 23:51:37    900] 	n28364
[03/06 23:51:37    900] 	n28363
[03/06 23:51:37    900] 	n28362
[03/06 23:51:37    900] 	n28361
[03/06 23:51:37    900] 	n28360
[03/06 23:51:37    900] 	n28359
[03/06 23:51:37    900] 	n28358
[03/06 23:51:37    900] 	n28357
[03/06 23:51:37    900] 	n28343
[03/06 23:51:37    900] 	n28342
[03/06 23:51:37    900] 	n28341
[03/06 23:51:37    900] 	n28338
[03/06 23:51:37    900] 	n28335
[03/06 23:51:37    900] 	n28334
[03/06 23:51:37    900] 	n28333
[03/06 23:51:37    900] 	n28332
[03/06 23:51:37    900] 	n28331
[03/06 23:51:37    900] 	n28330
[03/06 23:51:37    900] 	n28329
[03/06 23:51:37    900] 	n28328
[03/06 23:51:37    900] 	n28316
[03/06 23:51:37    900] 	n28313
[03/06 23:51:37    900] 	n28312
[03/06 23:51:37    900] 	n28311
[03/06 23:51:37    900] 	n28310
[03/06 23:51:37    900] 	n28309
[03/06 23:51:37    900] 	n28308
[03/06 23:51:37    900] 	n28307
[03/06 23:51:37    900] 	n28306
[03/06 23:51:37    900] 	n28305
[03/06 23:51:37    900] 	n28303
[03/06 23:51:37    900] 	n28302
[03/06 23:51:37    900] 	n28292
[03/06 23:51:37    900] 	n28290
[03/06 23:51:37    900] 	n28289
[03/06 23:51:37    900] 	n28288
[03/06 23:51:37    900] 	n28287
[03/06 23:51:37    900] 	n28286
[03/06 23:51:37    900] 	n28285
[03/06 23:51:37    900] 	n28284
[03/06 23:51:37    900] 	n28283
[03/06 23:51:37    900] 	n28282
[03/06 23:51:37    900] 	n28281
[03/06 23:51:37    900] 	n28279
[03/06 23:51:37    900] 	n28278
[03/06 23:51:37    900] 	n28275
[03/06 23:51:37    900] 	n28249
[03/06 23:51:37    900] 	n28248
[03/06 23:51:37    900] 	n28246
[03/06 23:51:37    900] 	n28206
[03/06 23:51:37    900] 	n28205
[03/06 23:51:37    900] 	n28203
[03/06 23:51:37    900] 	n28202
[03/06 23:51:37    900] 	n28197
[03/06 23:51:37    900] 	n28196
[03/06 23:51:37    900] 	n28194
[03/06 23:51:37    900] 	n28193
[03/06 23:51:37    900] 	n28192
[03/06 23:51:37    900] 	n28189
[03/06 23:51:37    900] 	n28176
[03/06 23:51:37    900] 	n28175
[03/06 23:51:37    900] 	n28173
[03/06 23:51:37    900] 	n28155
[03/06 23:51:37    900] 	n28152
[03/06 23:51:37    900] 	n28149
[03/06 23:51:37    900] 	n28137
[03/06 23:51:37    900] 	n28134
[03/06 23:51:37    900] 	n28131
[03/06 23:51:37    900] 	n28073
[03/06 23:51:37    900] 	n28068
[03/06 23:51:37    900] 	n28036
[03/06 23:51:37    900] 	n28026
[03/06 23:51:37    900] 	n28019
[03/06 23:51:37    900] 	n28004
[03/06 23:51:37    900] 	n28001
[03/06 23:51:37    900] 	n27790
[03/06 23:51:37    900] 	n27785
[03/06 23:51:37    900] 	n27784
[03/06 23:51:37    900] 	n27783
[03/06 23:51:37    900] 	n27771
[03/06 23:51:37    900] 	n27748
[03/06 23:51:37    900] 	n27747
[03/06 23:51:37    900] 	n27744
[03/06 23:51:37    900] 	n27742
[03/06 23:51:37    900] 	n27734
[03/06 23:51:37    900] 	n27733
[03/06 23:51:37    900] 	n27731
[03/06 23:51:37    900] 	n27728
[03/06 23:51:37    900] 	n27726
[03/06 23:51:37    900] 	n27724
[03/06 23:51:37    900] 	n27717
[03/06 23:51:37    900] 	n27716
[03/06 23:51:37    900] 	n27715
[03/06 23:51:37    900] 	n27714
[03/06 23:51:37    900] 	n27710
[03/06 23:51:37    900] 	n27709
[03/06 23:51:37    900] 	n27708
[03/06 23:51:37    900] 	n27707
[03/06 23:51:37    900] 	n27706
[03/06 23:51:37    900] 	n27704
[03/06 23:51:37    900] 	n27703
[03/06 23:51:37    900] 	n27694
[03/06 23:51:37    900] 	n27692
[03/06 23:51:37    900] 	n27686
[03/06 23:51:37    900] 	n27685
[03/06 23:51:37    900] 	n27594
[03/06 23:51:37    900] 	n27587
[03/06 23:51:37    900] 	n27570
[03/06 23:51:37    900] 	n27561
[03/06 23:51:37    900] 	n27549
[03/06 23:51:37    900] 	n27545
[03/06 23:51:37    900] 	n27413
[03/06 23:51:37    900] 	n27407
[03/06 23:51:37    900] 	n27406
[03/06 23:51:37    900] 	n27398
[03/06 23:51:37    900] 	n27396
[03/06 23:51:37    900] 	n27394
[03/06 23:51:37    900] 	n27381
[03/06 23:51:37    900] 	n27379
[03/06 23:51:37    900] 	n27374
[03/06 23:51:37    900] 	n27373
[03/06 23:51:37    900] 	n27369
[03/06 23:51:37    900] 	n27367
[03/06 23:51:37    900] 	n27365
[03/06 23:51:37    900] 	n27355
[03/06 23:51:37    900] 	n27354
[03/06 23:51:37    900] 	n27352
[03/06 23:51:37    900] 	n27351
[03/06 23:51:37    900] 	n27350
[03/06 23:51:37    900] 	n27344
[03/06 23:51:37    900] 	n27335
[03/06 23:51:37    900] 	n27318
[03/06 23:51:37    900] 	n27317
[03/06 23:51:37    900] 	n27315
[03/06 23:51:37    900] 	n27312
[03/06 23:51:37    900] 	n27311
[03/06 23:51:37    900] 	n27305
[03/06 23:51:37    900] 	n27304
[03/06 23:51:37    900] 	n26718
[03/06 23:51:37    900] 	n26717
[03/06 23:51:37    900] 	n26716
[03/06 23:51:37    900] 	n26715
[03/06 23:51:37    900] 	n26714
[03/06 23:51:37    900] 	n26713
[03/06 23:51:37    900] 	n26712
[03/06 23:51:37    900] 	n26711
[03/06 23:51:37    900] 	n26710
[03/06 23:51:37    900] 	n26655
[03/06 23:51:37    900] 	n26654
[03/06 23:51:37    900] 	n26653
[03/06 23:51:37    900] 	n26651
[03/06 23:51:37    900] 	n26649
[03/06 23:51:37    900] 	n26648
[03/06 23:51:37    900] 	n26647
[03/06 23:51:37    900] 	n26540
[03/06 23:51:37    900] 	n26539
[03/06 23:51:37    900] 	n26538
[03/06 23:51:37    900] 	n26534
[03/06 23:51:37    900] 	n24841
[03/06 23:51:37    900] 	n24840
[03/06 23:51:37    900] 	n24838
[03/06 23:51:37    900] 	n24837
[03/06 23:51:37    900] 	n24836
[03/06 23:51:37    900] 	n24835
[03/06 23:51:37    900] 	n24831
[03/06 23:51:37    900] 	n24830
[03/06 23:51:37    900] 	n22322
[03/06 23:51:37    900] 	n22312
[03/06 23:51:37    900] 	n22255
[03/06 23:51:37    900] 	n22254
[03/06 23:51:37    900] 	n22252
[03/06 23:51:37    900] 	n22251
[03/06 23:51:37    900] 	n22250
[03/06 23:51:37    900] 	n22248
[03/06 23:51:37    900] 	n22247
[03/06 23:51:37    900] 	n22210
[03/06 23:51:37    900] 	n22209
[03/06 23:51:37    900] 	n22207
[03/06 23:51:37    900] 	n22206
[03/06 23:51:37    900] 	n22204
[03/06 23:51:37    900] 	n22202
[03/06 23:51:37    900] 	n22201
[03/06 23:51:37    900] 	n22200
[03/06 23:51:37    900] 	n22199
[03/06 23:51:37    900] 	n22198
[03/06 23:51:37    900] 	n22197
[03/06 23:51:37    900] 	n22185
[03/06 23:51:37    900] 	n22184
[03/06 23:51:37    900] 	n22183
[03/06 23:51:37    900] 	n22182
[03/06 23:51:37    900] 	n22181
[03/06 23:51:37    900] 	n22180
[03/06 23:51:37    900] 	n22179
[03/06 23:51:37    900] 	n22178
[03/06 23:51:37    900] 	n22177
[03/06 23:51:37    900] 	n22174
[03/06 23:51:37    900] 	n22166
[03/06 23:51:37    900] 	n22162
[03/06 23:51:37    900] 	n22161
[03/06 23:51:37    900] 	n22160
[03/06 23:51:37    900] 	n22159
[03/06 23:51:37    900] 	n22158
[03/06 23:51:37    900] 	n22157
[03/06 23:51:37    900] 	n22156
[03/06 23:51:37    900] 	n22155
[03/06 23:51:37    900] 	n22154
[03/06 23:51:37    900] 	n22153
[03/06 23:51:37    900] 	n22151
[03/06 23:51:37    900] 	n22150
[03/06 23:51:37    900] 	n22119
[03/06 23:51:37    900] 	n22118
[03/06 23:51:37    900] 	n22117
[03/06 23:51:37    900] 	n22116
[03/06 23:51:37    900] 	n22115
[03/06 23:51:37    900] 	n22114
[03/06 23:51:37    900] 	n22112
[03/06 23:51:37    900] 	n22111
[03/06 23:51:37    900] 	n22081
[03/06 23:51:37    900] 	n22080
[03/06 23:51:37    900] 	n22079
[03/06 23:51:37    900] 	n22078
[03/06 23:51:37    900] 	n22077
[03/06 23:51:37    900] 	n22076
[03/06 23:51:37    900] 	n22075
[03/06 23:51:37    900] 	n22074
[03/06 23:51:37    900] 	n22073
[03/06 23:51:37    900] 	n22062
[03/06 23:51:37    900] 	n22060
[03/06 23:51:37    900] 	n22059
[03/06 23:51:37    900] 	n22057
[03/06 23:51:37    900] 	n22056
[03/06 23:51:37    900] 	n22055
[03/06 23:51:37    900] 	n22054
[03/06 23:51:37    900] 	n22053
[03/06 23:51:37    900] 	n22052
[03/06 23:51:37    900] 	n22048
[03/06 23:51:37    900] 	n22047
[03/06 23:51:37    900] 	n22046
[03/06 23:51:37    900] 	n22045
[03/06 23:51:37    900] 	n22044
[03/06 23:51:37    900] 	n22043
[03/06 23:51:37    900] 	n22042
[03/06 23:51:37    900] 	n22041
[03/06 23:51:37    900] 	n22040
[03/06 23:51:37    900] 	n22039
[03/06 23:51:37    900] 	n22038
[03/06 23:51:37    900] 	n22037
[03/06 23:51:37    900] 	n22036
[03/06 23:51:37    900] 	n22035
[03/06 23:51:37    900] 	n22034
[03/06 23:51:37    900] 	n22033
[03/06 23:51:37    900] 	n22032
[03/06 23:51:37    900] 	n22031
[03/06 23:51:37    900] 	n22030
[03/06 23:51:37    900] 	n22029
[03/06 23:51:37    900] 	n22026
[03/06 23:51:37    900] 	n21990
[03/06 23:51:37    900] 	n21989
[03/06 23:51:37    900] 	n21970
[03/06 23:51:37    900] 	n21918
[03/06 23:51:37    900] 	n21843
[03/06 23:51:37    900] 	n20985
[03/06 23:51:37    900] 	n20981
[03/06 23:51:37    900] 	n20977
[03/06 23:51:37    900] 	n20939
[03/06 23:51:37    900] 	n20884
[03/06 23:51:37    900] 	n20882
[03/06 23:51:37    900] 	n20854
[03/06 23:51:37    900] 	n20805
[03/06 23:51:37    900] 	n20738
[03/06 23:51:37    900] 	n20737
[03/06 23:51:37    900] 	n20736
[03/06 23:51:37    900] 	n20735
[03/06 23:51:37    900] 	n20734
[03/06 23:51:37    900] 	n20733
[03/06 23:51:37    900] 	n20732
[03/06 23:51:37    900] 	n20731
[03/06 23:51:37    900] 	n20730
[03/06 23:51:37    900] 	n20729
[03/06 23:51:37    900] 	n20728
[03/06 23:51:37    900] 	n20727
[03/06 23:51:37    900] 	n20726
[03/06 23:51:37    900] 	n20725
[03/06 23:51:37    900] 	n20724
[03/06 23:51:37    900] 	n20723
[03/06 23:51:37    900] 	n20722
[03/06 23:51:37    900] 	n20721
[03/06 23:51:37    900] 	n20720
[03/06 23:51:37    900] 	n20719
[03/06 23:51:37    900] 	n20718
[03/06 23:51:37    900] 	n20717
[03/06 23:51:37    900] 	n20716
[03/06 23:51:37    900] 	n20715
[03/06 23:51:37    900] 	n20712
[03/06 23:51:37    900] 	n20711
[03/06 23:51:37    900] 	n20710
[03/06 23:51:37    900] 	n20709
[03/06 23:51:37    900] 	n20707
[03/06 23:51:37    900] 	n20706
[03/06 23:51:37    900] 	n20704
[03/06 23:51:37    900] 	n20697
[03/06 23:51:37    900] 	n20694
[03/06 23:51:37    900] 	n20693
[03/06 23:51:37    900] 	n20692
[03/06 23:51:37    900] 	n20691
[03/06 23:51:37    900] 	n20689
[03/06 23:51:37    900] 	n20688
[03/06 23:51:37    900] 	n20687
[03/06 23:51:37    900] 	n20685
[03/06 23:51:37    900] 	n20679
[03/06 23:51:37    900] 	n20677
[03/06 23:51:37    900] 	n20676
[03/06 23:51:37    900] 	n20675
[03/06 23:51:37    900] 	n20674
[03/06 23:51:37    900] 	n20673
[03/06 23:51:37    900] 	n20672
[03/06 23:51:37    900] 	n20671
[03/06 23:51:37    900] 	n20670
[03/06 23:51:37    900] 	n20669
[03/06 23:51:37    900] 	n20668
[03/06 23:51:37    900] 	n20667
[03/06 23:51:37    900] 	n20666
[03/06 23:51:37    900] 	n20665
[03/06 23:51:37    900] 	n20664
[03/06 23:51:37    900] 	n20663
[03/06 23:51:37    900] 	n20662
[03/06 23:51:37    900] 	n20661
[03/06 23:51:37    900] 	n20660
[03/06 23:51:37    900] 	n20659
[03/06 23:51:37    900] 	n20658
[03/06 23:51:37    900] 	n20656
[03/06 23:51:37    900] 	n20655
[03/06 23:51:37    900] 	n20654
[03/06 23:51:37    900] 	n20653
[03/06 23:51:37    900] 	n20652
[03/06 23:51:37    900] 	n20650
[03/06 23:51:37    900] 	n20649
[03/06 23:51:37    900] 	n20642
[03/06 23:51:37    900] 	n20641
[03/06 23:51:37    900] 	n20620
[03/06 23:51:37    900] 	n20615
[03/06 23:51:37    900] 	n20614
[03/06 23:51:37    900] 	n20613
[03/06 23:51:37    900] 	n20611
[03/06 23:51:37    900] 	n20605
[03/06 23:51:37    900] 	n20604
[03/06 23:51:37    900] 	n20603
[03/06 23:51:37    900] 	n20596
[03/06 23:51:37    900] 	n20594
[03/06 23:51:37    900] 	n20593
[03/06 23:51:37    900] 	n20591
[03/06 23:51:37    900] 	n20590
[03/06 23:51:37    900] 	n20586
[03/06 23:51:37    900] 	n20585
[03/06 23:51:37    900] 	n20584
[03/06 23:51:37    900] 	n20583
[03/06 23:51:37    900] 	n20582
[03/06 23:51:37    900] 	n20581
[03/06 23:51:37    900] 	n20579
[03/06 23:51:37    900] 	n20549
[03/06 23:51:37    900] 	n20541
[03/06 23:51:37    900] 	n20501
[03/06 23:51:37    900] 	n20492
[03/06 23:51:37    900] 	n20462
[03/06 23:51:37    900] 	n20428
[03/06 23:51:37    900] 	n20423
[03/06 23:51:37    900] 	n20415
[03/06 23:51:37    900] 	n20412
[03/06 23:51:37    900] 	n20385
[03/06 23:51:37    900] 	n20380
[03/06 23:51:37    900] 	n20351
[03/06 23:51:37    900] 	n20346
[03/06 23:51:37    900] 	n20336
[03/06 23:51:37    900] 	n20333
[03/06 23:51:37    900] 	n20123
[03/06 23:51:37    900] 	n20122
[03/06 23:51:37    900] 	n20121
[03/06 23:51:37    900] 	n20120
[03/06 23:51:37    900] 	n20119
[03/06 23:51:37    900] 	n20118
[03/06 23:51:37    900] 	n20112
[03/06 23:51:37    900] 	n20109
[03/06 23:51:37    900] 	n20107
[03/06 23:51:37    900] 	n20106
[03/06 23:51:37    900] 	n20094
[03/06 23:51:37    900] 	n20093
[03/06 23:51:37    900] 	n20092
[03/06 23:51:37    900] 	n20087
[03/06 23:51:37    900] 	n20073
[03/06 23:51:37    900] 	n20071
[03/06 23:51:37    900] 	n20054
[03/06 23:51:37    900] 	n20043
[03/06 23:51:37    900] 	n20011
[03/06 23:51:37    900] 	n19895
[03/06 23:51:37    900] 	n19879
[03/06 23:51:37    900] 	n19878
[03/06 23:51:37    900] 	n19737
[03/06 23:51:37    900] 	n19668
[03/06 23:51:37    900] 	n19558
[03/06 23:51:37    900] 	n19557
[03/06 23:51:37    900] 	n19556
[03/06 23:51:37    900] 	n19551
[03/06 23:51:37    900] 	n19550
[03/06 23:51:37    900] 	n19549
[03/06 23:51:37    900] 	n19548
[03/06 23:51:37    900] 	n19547
[03/06 23:51:37    900] 	n19546
[03/06 23:51:37    900] 	n19545
[03/06 23:51:37    900] 	n19544
[03/06 23:51:37    900] 	n19543
[03/06 23:51:37    900] 	n19542
[03/06 23:51:37    900] 	n19541
[03/06 23:51:37    900] 	n19540
[03/06 23:51:37    900] 	n19539
[03/06 23:51:37    900] 	n19538
[03/06 23:51:37    900] 	n19537
[03/06 23:51:37    900] 	n19536
[03/06 23:51:37    900] 	n19535
[03/06 23:51:37    900] 	n19534
[03/06 23:51:37    900] 	n19533
[03/06 23:51:37    900] 	n19531
[03/06 23:51:37    900] 	n19530
[03/06 23:51:37    900] 	n19528
[03/06 23:51:37    900] 	n19527
[03/06 23:51:37    900] 	n19525
[03/06 23:51:37    900] 	n19524
[03/06 23:51:37    900] 	n19523
[03/06 23:51:37    900] 	n19521
[03/06 23:51:37    900] 	n19519
[03/06 23:51:37    900] 	n19518
[03/06 23:51:37    900] 	n19517
[03/06 23:51:37    900] 	n19516
[03/06 23:51:37    900] 	n19515
[03/06 23:51:37    900] 	n19513
[03/06 23:51:37    900] 	n19512
[03/06 23:51:37    900] 	n19510
[03/06 23:51:37    900] 	n19509
[03/06 23:51:37    900] 	n19508
[03/06 23:51:37    900] 	n19506
[03/06 23:51:37    900] 	n19504
[03/06 23:51:37    900] 	n19503
[03/06 23:51:37    900] 	n19501
[03/06 23:51:37    900] 	n19500
[03/06 23:51:37    900] 	n19498
[03/06 23:51:37    900] 	n19497
[03/06 23:51:37    900] 	n19494
[03/06 23:51:37    900] 	n19490
[03/06 23:51:37    900] 	n19489
[03/06 23:51:37    900] 	n19488
[03/06 23:51:37    900] 	n19487
[03/06 23:51:37    900] 	n19485
[03/06 23:51:37    900] 	n19484
[03/06 23:51:37    900] 	n19480
[03/06 23:51:37    900] 	n19479
[03/06 23:51:37    900] 	n19478
[03/06 23:51:37    900] 	n19477
[03/06 23:51:37    900] 	n19476
[03/06 23:51:37    900] 	n19475
[03/06 23:51:37    900] 	n19474
[03/06 23:51:37    900] 	n19473
[03/06 23:51:37    900] 	n19472
[03/06 23:51:37    900] 	n19471
[03/06 23:51:37    900] 	n19470
[03/06 23:51:37    900] 	n19465
[03/06 23:51:37    900] 	n19464
[03/06 23:51:37    900] 	n19463
[03/06 23:51:37    900] 	n19462
[03/06 23:51:37    900] 	n19461
[03/06 23:51:37    900] 	n19456
[03/06 23:51:37    900] 	n19455
[03/06 23:51:37    900] 	n19452
[03/06 23:51:37    900] 	n19450
[03/06 23:51:37    900] 	n19449
[03/06 23:51:37    900] 	n19447
[03/06 23:51:37    900] 	n19446
[03/06 23:51:37    900] 	n19442
[03/06 23:51:37    900] 	n19440
[03/06 23:51:37    900] 	n19439
[03/06 23:51:37    900] 	n19438
[03/06 23:51:37    900] 	n19437
[03/06 23:51:37    900] 	n19433
[03/06 23:51:37    900] 	n19432
[03/06 23:51:37    900] 	n19431
[03/06 23:51:37    900] 	n19430
[03/06 23:51:37    900] 	n19429
[03/06 23:51:37    900] 	n19428
[03/06 23:51:37    900] 	n19425
[03/06 23:51:37    900] 	n19423
[03/06 23:51:37    900] 	n19421
[03/06 23:51:37    900] 	n19419
[03/06 23:51:37    900] 	n19411
[03/06 23:51:37    900] 	n19403
[03/06 23:51:37    900] 	n19401
[03/06 23:51:37    900] 	n19399
[03/06 23:51:37    900] 	n19398
[03/06 23:51:37    900] 	n19393
[03/06 23:51:37    900] 	n19392
[03/06 23:51:37    900] 	n19387
[03/06 23:51:37    900] 	n19384
[03/06 23:51:37    900] 	n19357
[03/06 23:51:37    900] 	n19356
[03/06 23:51:37    900] 	n19355
[03/06 23:51:37    900] 	n19353
[03/06 23:51:37    900] 	n19348
[03/06 23:51:37    900] 	n19347
[03/06 23:51:37    900] 	n19346
[03/06 23:51:37    900] 	n19343
[03/06 23:51:37    900] 	n19341
[03/06 23:51:37    900] 	n19339
[03/06 23:51:37    900] 	n19326
[03/06 23:51:37    900] 	n19324
[03/06 23:51:37    900] 	n19322
[03/06 23:51:37    900] 	n19319
[03/06 23:51:37    900] 	n19318
[03/06 23:51:37    900] 	n19317
[03/06 23:51:37    900] 	n19315
[03/06 23:51:37    900] 	n19298
[03/06 23:51:37    900] 	n19297
[03/06 23:51:37    900] 	n19295
[03/06 23:51:37    900] 	n19291
[03/06 23:51:37    900] 	n19290
[03/06 23:51:37    900] 	n19287
[03/06 23:51:37    900] 	n19282
[03/06 23:51:37    900] 	n19281
[03/06 23:51:37    900] 	n19279
[03/06 23:51:37    900] 	n19274
[03/06 23:51:37    900] 	n19268
[03/06 23:51:37    900] 	n19252
[03/06 23:51:37    900] 	n19251
[03/06 23:51:37    900] 	n19250
[03/06 23:51:37    900] 	n19248
[03/06 23:51:37    900] 	n19245
[03/06 23:51:37    900] 	n19241
[03/06 23:51:37    900] 	n19240
[03/06 23:51:37    900] 	n19239
[03/06 23:51:37    900] 	n19230
[03/06 23:51:37    900] 	n19229
[03/06 23:51:37    900] 	n19228
[03/06 23:51:37    900] 	n19221
[03/06 23:51:37    900] 	n19216
[03/06 23:51:37    900] 	n19215
[03/06 23:51:37    900] 	n19207
[03/06 23:51:37    900] 	n19188
[03/06 23:51:37    900] 	n19181
[03/06 23:51:37    900] 	n19163
[03/06 23:51:37    900] 	n19151
[03/06 23:51:37    900] 	n19139
[03/06 23:51:37    900] 	n19137
[03/06 23:51:37    900] 	n19136
[03/06 23:51:37    900] 	n19135
[03/06 23:51:37    900] 	n19117
[03/06 23:51:37    900] 	n19116
[03/06 23:51:37    900] 	n19108
[03/06 23:51:37    900] 	n19101
[03/06 23:51:37    900] 	n19100
[03/06 23:51:37    900] 	n19099
[03/06 23:51:37    900] 	n19098
[03/06 23:51:37    900] 	n19086
[03/06 23:51:37    900] 	n19084
[03/06 23:51:37    900] 	n19081
[03/06 23:51:37    900] 	n19078
[03/06 23:51:37    900] 	n19077
[03/06 23:51:37    900] 	n19076
[03/06 23:51:37    900] 	n19075
[03/06 23:51:37    900] 	n19034
[03/06 23:51:37    900] 	n19033
[03/06 23:51:37    900] 	n19031
[03/06 23:51:37    900] 	n19030
[03/06 23:51:37    900] 	n19027
[03/06 23:51:37    900] 	n19024
[03/06 23:51:37    900] 	n19022
[03/06 23:51:37    900] 	n19021
[03/06 23:51:37    900] 	n18934
[03/06 23:51:37    900] 	n18933
[03/06 23:51:37    900] 	n18932
[03/06 23:51:37    900] 	n18928
[03/06 23:51:37    900] 	n18920
[03/06 23:51:37    900] 	n18919
[03/06 23:51:37    900] 	n18918
[03/06 23:51:37    900] 	n18886
[03/06 23:51:37    900] 	n18854
[03/06 23:51:37    900] 	n18852
[03/06 23:51:37    900] 	n18842
[03/06 23:51:37    900] 	n18828
[03/06 23:51:37    900] 	n18827
[03/06 23:51:37    900] 	n18826
[03/06 23:51:37    900] 	n18825
[03/06 23:51:37    900] 	n18805
[03/06 23:51:37    900] 	n18800
[03/06 23:51:37    900] 	n18798
[03/06 23:51:37    900] 	n18797
[03/06 23:51:37    900] 	n18794
[03/06 23:51:37    900] 	n18713
[03/06 23:51:37    900] 	n16965
[03/06 23:51:37    900] 	n16852
[03/06 23:51:37    900] 	n16851
[03/06 23:51:37    900] 	n16850
[03/06 23:51:37    900] 	n16847
[03/06 23:51:37    900] 	n16846
[03/06 23:51:37    900] 	n16789
[03/06 23:51:37    900] 	n16667
[03/06 23:51:37    900] 	n16663
[03/06 23:51:37    900] 	n16662
[03/06 23:51:37    900] 	n16233
[03/06 23:51:37    900] 	n14436
[03/06 23:51:37    900] 	n14435
[03/06 23:51:37    900] 	n14434
[03/06 23:51:37    900] 	n14433
[03/06 23:51:37    900] 	n14432
[03/06 23:51:37    900] 	n14431
[03/06 23:51:37    900] 	n14430
[03/06 23:51:37    900] 	n14429
[03/06 23:51:37    900] 	n14428
[03/06 23:51:37    900] 	n14427
[03/06 23:51:37    900] 	n14426
[03/06 23:51:37    900] 	n14424
[03/06 23:51:37    900] 	n14423
[03/06 23:51:37    900] 	n14412
[03/06 23:51:37    900] 	n14411
[03/06 23:51:37    900] 	n14410
[03/06 23:51:37    900] 	n14409
[03/06 23:51:37    900] 	n14408
[03/06 23:51:37    900] 	n14407
[03/06 23:51:37    900] 	n14406
[03/06 23:51:37    900] 	n14405
[03/06 23:51:37    900] 	n14404
[03/06 23:51:37    900] 	n14403
[03/06 23:51:37    900] 	n14402
[03/06 23:51:37    900] 	n14401
[03/06 23:51:37    900] 	n14400
[03/06 23:51:37    900] 	n14399
[03/06 23:51:37    900] 	n14398
[03/06 23:51:37    900] 	n14397
[03/06 23:51:37    900] 	n14396
[03/06 23:51:37    900] 	n14395
[03/06 23:51:37    900] 	n14394
[03/06 23:51:37    900] 	n14393
[03/06 23:51:37    900] 	n14392
[03/06 23:51:37    900] 	n14391
[03/06 23:51:37    900] 	n14390
[03/06 23:51:37    900] 	n14388
[03/06 23:51:37    900] 	n14387
[03/06 23:51:37    900] 	n14385
[03/06 23:51:37    900] 	n14383
[03/06 23:51:37    900] 	n14379
[03/06 23:51:37    900] 	n14377
[03/06 23:51:37    900] 	n14376
[03/06 23:51:37    900] 	n14374
[03/06 23:51:37    900] 	n14372
[03/06 23:51:37    900] 	n14371
[03/06 23:51:37    900] 	n14370
[03/06 23:51:37    900] 	n14369
[03/06 23:51:37    900] 	n14368
[03/06 23:51:37    900] 	n14367
[03/06 23:51:37    900] 	n14366
[03/06 23:51:37    900] 	n14365
[03/06 23:51:37    900] 	n14362
[03/06 23:51:37    900] 	n14361
[03/06 23:51:37    900] 	n14359
[03/06 23:51:37    900] 	n14358
[03/06 23:51:37    900] 	n14355
[03/06 23:51:37    900] 	n14353
[03/06 23:51:37    900] 	n14352
[03/06 23:51:37    900] 	n14351
[03/06 23:51:37    900] 	n14350
[03/06 23:51:37    900] 	n14349
[03/06 23:51:37    900] 	n14348
[03/06 23:51:37    900] 	n14347
[03/06 23:51:37    900] 	n14346
[03/06 23:51:37    900] 	n14345
[03/06 23:51:37    900] 	n14344
[03/06 23:51:37    900] 	n14343
[03/06 23:51:37    900] 	n14342
[03/06 23:51:37    900] 	n14341
[03/06 23:51:37    900] 	n14340
[03/06 23:51:37    900] 	n14338
[03/06 23:51:37    900] 	n14337
[03/06 23:51:37    900] 	n14335
[03/06 23:51:37    900] 	n14334
[03/06 23:51:37    900] 	n14332
[03/06 23:51:37    900] 	n14329
[03/06 23:51:37    900] 	n14328
[03/06 23:51:37    900] 	n14319
[03/06 23:51:37    900] 	n14316
[03/06 23:51:37    900] 	n14309
[03/06 23:51:37    900] 	n14304
[03/06 23:51:37    900] 	n14303
[03/06 23:51:37    900] 	n14294
[03/06 23:51:37    900] 	n14291
[03/06 23:51:37    900] 	n14286
[03/06 23:51:37    900] 	n14284
[03/06 23:51:37    900] 	n14277
[03/06 23:51:37    900] 	n14276
[03/06 23:51:37    900] 	n14275
[03/06 23:51:37    900] 	n14273
[03/06 23:51:37    900] 	n14267
[03/06 23:51:37    900] 	n14266
[03/06 23:51:37    900] 	n14264
[03/06 23:51:37    900] 	n14263
[03/06 23:51:37    900] 	n14256
[03/06 23:51:37    900] 	n14255
[03/06 23:51:37    900] 	n14254
[03/06 23:51:37    900] 	n14252
[03/06 23:51:37    900] 	n14247
[03/06 23:51:37    900] 	n14246
[03/06 23:51:37    900] 	n14245
[03/06 23:51:37    900] 	n14244
[03/06 23:51:37    900] 	n14241
[03/06 23:51:37    900] 	n14238
[03/06 23:51:37    900] 	n14237
[03/06 23:51:37    900] 	n14234
[03/06 23:51:37    900] 	n14233
[03/06 23:51:37    900] 	n14232
[03/06 23:51:37    900] 	n14227
[03/06 23:51:37    900] 	n14224
[03/06 23:51:37    900] 	n14223
[03/06 23:51:37    900] 	n14222
[03/06 23:51:37    900] 	n14213
[03/06 23:51:37    900] 	n14212
[03/06 23:51:37    900] 	n14211
[03/06 23:51:37    900] 	n14210
[03/06 23:51:37    900] 	n14205
[03/06 23:51:37    900] 	n14203
[03/06 23:51:37    900] 	n14202
[03/06 23:51:37    900] 	n14200
[03/06 23:51:37    900] 	n14199
[03/06 23:51:37    900] 	n14194
[03/06 23:51:37    900] 	n14192
[03/06 23:51:37    900] 	n14189
[03/06 23:51:37    900] 	n14187
[03/06 23:51:37    900] 	n14185
[03/06 23:51:37    900] 	n14184
[03/06 23:51:37    900] 	n14181
[03/06 23:51:37    900] 	n14180
[03/06 23:51:37    900] 	n14179
[03/06 23:51:37    900] 	n14178
[03/06 23:51:37    900] 	n14177
[03/06 23:51:37    900] 	n14176
[03/06 23:51:37    900] 	n14175
[03/06 23:51:37    900] 	n14174
[03/06 23:51:37    900] 	n14172
[03/06 23:51:37    900] 	n14169
[03/06 23:51:37    900] 	n14167
[03/06 23:51:37    900] 	n14163
[03/06 23:51:37    900] 	n14161
[03/06 23:51:37    900] 	n14160
[03/06 23:51:37    900] 	n14159
[03/06 23:51:37    900] 	n14152
[03/06 23:51:37    900] 	n14151
[03/06 23:51:37    900] 	n14149
[03/06 23:51:37    900] 	n14145
[03/06 23:51:37    900] 	n14142
[03/06 23:51:37    900] 	n14136
[03/06 23:51:37    900] 	n14134
[03/06 23:51:37    900] 	n14131
[03/06 23:51:37    900] 	n14128
[03/06 23:51:37    900] 	n14126
[03/06 23:51:37    900] 	n14125
[03/06 23:51:37    900] 	n14124
[03/06 23:51:37    900] 	n14119
[03/06 23:51:37    900] 	n14114
[03/06 23:51:37    900] 	n14107
[03/06 23:51:37    900] 	n14103
[03/06 23:51:37    900] 	n14095
[03/06 23:51:37    900] 	n14094
[03/06 23:51:37    900] 	n14087
[03/06 23:51:37    900] 	n14076
[03/06 23:51:37    900] 	n14056
[03/06 23:51:37    900] 	n14055
[03/06 23:51:37    900] 	n14054
[03/06 23:51:37    900] 	n14052
[03/06 23:51:37    900] 	n14049
[03/06 23:51:37    900] 	n14043
[03/06 23:51:37    900] 	n14040
[03/06 23:51:37    900] 	n14033
[03/06 23:51:37    900] 	n14032
[03/06 23:51:37    900] 	n14031
[03/06 23:51:37    900] 	n14013
[03/06 23:51:37    900] 	n14007
[03/06 23:51:37    900] 	n14005
[03/06 23:51:37    900] 	n13991
[03/06 23:51:37    900] 	n13971
[03/06 23:51:37    900] 	n13966
[03/06 23:51:37    900] 	n13957
[03/06 23:51:37    900] 	n13923
[03/06 23:51:37    900] 	n13908
[03/06 23:51:37    900] 	n13906
[03/06 23:51:37    900] 	n13902
[03/06 23:51:37    900] 	n13900
[03/06 23:51:37    900] 	n13899
[03/06 23:51:37    900] 	n13898
[03/06 23:51:37    900] 	n13897
[03/06 23:51:37    900] 	n13894
[03/06 23:51:37    900] 	n13893
[03/06 23:51:37    900] 	n13886
[03/06 23:51:37    900] 	n13875
[03/06 23:51:37    900] 	n13848
[03/06 23:51:37    900] 	n13837
[03/06 23:51:37    900] 	n13835
[03/06 23:51:37    900] 	n13803
[03/06 23:51:37    900] 	n13797
[03/06 23:51:37    900] 	n13796
[03/06 23:51:37    900] 	n13795
[03/06 23:51:37    900] 	n13771
[03/06 23:51:37    900] 	n13770
[03/06 23:51:37    900] 	n13769
[03/06 23:51:37    900] 	n13767
[03/06 23:51:37    900] 	n13766
[03/06 23:51:37    900] 	n13755
[03/06 23:51:37    900] 	n13703
[03/06 23:51:37    900] 	n13686
[03/06 23:51:37    900] 	n13684
[03/06 23:51:37    900] 	n13675
[03/06 23:51:37    900] 	n13603
[03/06 23:51:37    900] 	n13602
[03/06 23:51:37    900] 	n13601
[03/06 23:51:37    900] 	n13600
[03/06 23:51:37    900] 	n13588
[03/06 23:51:37    900] 	n13587
[03/06 23:51:37    900] 	n13576
[03/06 23:51:37    900] 	n13575
[03/06 23:51:37    900] 	n13542
[03/06 23:51:37    900] 	n13539
[03/06 23:51:37    900] 	n13538
[03/06 23:51:37    900] 	n13533
[03/06 23:51:37    900] 	n13530
[03/06 23:51:37    900] 	n13528
[03/06 23:51:37    900] 	n13527
[03/06 23:51:37    900] 	n13523
[03/06 23:51:37    900] 	n13522
[03/06 23:51:37    900] 	n13521
[03/06 23:51:37    900] 	n13520
[03/06 23:51:37    900] 	n13519
[03/06 23:51:37    900] 	n13518
[03/06 23:51:37    900] 	n13516
[03/06 23:51:37    900] 	n13515
[03/06 23:51:37    900] 	n13513
[03/06 23:51:37    900] 	n13512
[03/06 23:51:37    900] 	n13510
[03/06 23:51:37    900] 	n13508
[03/06 23:51:37    900] 	n13507
[03/06 23:51:37    900] 	n13506
[03/06 23:51:37    900] 	n13503
[03/06 23:51:37    900] 	n13501
[03/06 23:51:37    900] 	n13500
[03/06 23:51:37    900] 	n13499
[03/06 23:51:37    900] 	n13498
[03/06 23:51:37    900] 	n13497
[03/06 23:51:37    900] 	n13496
[03/06 23:51:37    900] 	n13495
[03/06 23:51:37    900] 	n13494
[03/06 23:51:37    900] 	n13493
[03/06 23:51:37    900] 	n13491
[03/06 23:51:37    900] 	n13488
[03/06 23:51:37    900] 	n13486
[03/06 23:51:37    900] 	n13485
[03/06 23:51:37    900] 	n13477
[03/06 23:51:37    900] 	n13473
[03/06 23:51:37    900] 	n13468
[03/06 23:51:37    900] 	n13465
[03/06 23:51:37    900] 	n13458
[03/06 23:51:37    900] 	n13457
[03/06 23:51:37    900] 	n13456
[03/06 23:51:37    900] 	n13455
[03/06 23:51:37    900] 	n13454
[03/06 23:51:37    900] 	n13453
[03/06 23:51:37    900] 	n13452
[03/06 23:51:37    900] 	n13451
[03/06 23:51:37    900] 	n13450
[03/06 23:51:37    900] 	n13442
[03/06 23:51:37    900] 	n13440
[03/06 23:51:37    900] 	n13438
[03/06 23:51:37    900] 	n13436
[03/06 23:51:37    900] 	n13427
[03/06 23:51:37    900] 	n13425
[03/06 23:51:37    900] 	n13418
[03/06 23:51:37    900] 	n13413
[03/06 23:51:37    900] 	n13411
[03/06 23:51:37    900] 	n13410
[03/06 23:51:37    900] 	n13406
[03/06 23:51:37    900] 	n13384
[03/06 23:51:37    900] 	n13383
[03/06 23:51:37    900] 	n13379
[03/06 23:51:37    900] 	n13376
[03/06 23:51:37    900] 	n13373
[03/06 23:51:37    900] 	n13367
[03/06 23:51:37    900] 	n13366
[03/06 23:51:37    900] 	n13365
[03/06 23:51:37    900] 	n13362
[03/06 23:51:37    900] 	n13360
[03/06 23:51:37    900] 	n13354
[03/06 23:51:37    900] 	n13331
[03/06 23:51:37    900] 	n13330
[03/06 23:51:37    900] 	n13329
[03/06 23:51:37    900] 	n13328
[03/06 23:51:37    900] 	n13327
[03/06 23:51:37    900] 	n13326
[03/06 23:51:37    900] 	n13324
[03/06 23:51:37    900] 	n13323
[03/06 23:51:37    900] 	n13321
[03/06 23:51:37    900] 	n13314
[03/06 23:51:37    900] 	n13267
[03/06 23:51:37    900] 	n13262
[03/06 23:51:37    900] 	n13261
[03/06 23:51:37    900] 	n13259
[03/06 23:51:37    900] 	n13256
[03/06 23:51:37    900] 	n13254
[03/06 23:51:37    900] 	n13192
[03/06 23:51:37    900] 	n13176
[03/06 23:51:37    900] 	n13175
[03/06 23:51:37    900] 	n13174
[03/06 23:51:37    900] 	n13159
[03/06 23:51:37    900] 	n13146
[03/06 23:51:37    900] 	n13120
[03/06 23:51:37    900] 	n13119
[03/06 23:51:37    900] 	n13095
[03/06 23:51:37    900] 	n13094
[03/06 23:51:37    900] 	n13093
[03/06 23:51:37    900] 	n13086
[03/06 23:51:37    900] 	n13069
[03/06 23:51:37    900] 	n13068
[03/06 23:51:37    900] 	n13065
[03/06 23:51:37    900] 	n13059
[03/06 23:51:37    900] 	n13057
[03/06 23:51:37    900] 	n13040
[03/06 23:51:37    900] 	n13035
[03/06 23:51:37    900] 	n13024
[03/06 23:51:37    900] 	n13023
[03/06 23:51:37    900] 	n13009
[03/06 23:51:37    900] 	n13007
[03/06 23:51:37    900] 	n13006
[03/06 23:51:37    900] 	n13004
[03/06 23:51:37    900] 	n12998
[03/06 23:51:37    900] 	n12989
[03/06 23:51:37    900] 	n12984
[03/06 23:51:37    900] 	n12983
[03/06 23:51:37    900] 	n12977
[03/06 23:51:37    900] 	n12972
[03/06 23:51:37    900] 	n12958
[03/06 23:51:37    900] 	n12951
[03/06 23:51:37    900] 	n12942
[03/06 23:51:37    900] 	n12930
[03/06 23:51:37    900] 	n12925
[03/06 23:51:37    900] 	n12915
[03/06 23:51:37    900] 	n12909
[03/06 23:51:37    900] 	n12904
[03/06 23:51:37    900] 	n12892
[03/06 23:51:37    900] 	n12891
[03/06 23:51:37    900] 	n12890
[03/06 23:51:37    900] 	n12889
[03/06 23:51:37    900] 	n12887
[03/06 23:51:37    900] 	n12886
[03/06 23:51:37    900] 	n12884
[03/06 23:51:37    900] 	n12882
[03/06 23:51:37    900] 	n12880
[03/06 23:51:37    900] 	n12879
[03/06 23:51:37    900] 	n12864
[03/06 23:51:37    900] 	n12861
[03/06 23:51:37    900] 	n12858
[03/06 23:51:37    900] 	n12832
[03/06 23:51:37    900] 	n12826
[03/06 23:51:37    900] 	n12810
[03/06 23:51:37    900] 	n12808
[03/06 23:51:37    900] 	n12785
[03/06 23:51:37    900] 	n12772
[03/06 23:51:37    900] 	n12771
[03/06 23:51:37    900] 	n12767
[03/06 23:51:37    900] 	n12766
[03/06 23:51:37    900] 	n12729
[03/06 23:51:37    900] 	n12714
[03/06 23:51:37    900] 	n12707
[03/06 23:51:37    900] 	n12706
[03/06 23:51:37    900] 	n12696
[03/06 23:51:37    900] 	n12641
[03/06 23:51:37    900] 	n12627
[03/06 23:51:37    900] 	n12625
[03/06 23:51:37    900] 	n12592
[03/06 23:51:37    900] 	n12591
[03/06 23:51:37    900] 	n12586
[03/06 23:51:37    900] 	n12583
[03/06 23:51:37    900] 	n12582
[03/06 23:51:37    900] 	n12581
[03/06 23:51:37    900] 	n12572
[03/06 23:51:37    900] 	n12571
[03/06 23:51:37    900] 	n12521
[03/06 23:51:37    900] 	n12518
[03/06 23:51:37    900] 	n12517
[03/06 23:51:37    900] 	n12483
[03/06 23:51:37    900] 	n12476
[03/06 23:51:37    900] 	n12371
[03/06 23:51:37    900] 	n12364
[03/06 23:51:37    900] 	n12360
[03/06 23:51:37    900] 	n12350
[03/06 23:51:37    900] 	n12283
[03/06 23:51:37    900] 	n12271
[03/06 23:51:37    900] 	n12260
[03/06 23:51:37    900] 	n12258
[03/06 23:51:37    900] 	n12257
[03/06 23:51:37    900] 	n12256
[03/06 23:51:37    900] 	n12255
[03/06 23:51:37    900] 	n12252
[03/06 23:51:37    900] 	n12236
[03/06 23:51:37    900] 	n12170
[03/06 23:51:37    900] 	n12119
[03/06 23:51:37    900] 	n12108
[03/06 23:51:37    900] 	n12073
[03/06 23:51:37    900] 	n12035
[03/06 23:51:37    900] 	n11924
[03/06 23:51:37    900] 	n11923
[03/06 23:51:37    900] 	n11892
[03/06 23:51:37    900] 	n11875
[03/06 23:51:37    900] 	n11858
[03/06 23:51:37    900] 	n11855
[03/06 23:51:37    900] 	n11843
[03/06 23:51:37    900] 	n11841
[03/06 23:51:37    900] 	n11834
[03/06 23:51:37    900] 	n11831
[03/06 23:51:37    900] 	n11817
[03/06 23:51:37    900] 	n11813
[03/06 23:51:37    900] 	n11812
[03/06 23:51:37    900] 	n11811
[03/06 23:51:37    900] 	n11765
[03/06 23:51:37    900] 	n11764
[03/06 23:51:37    900] 	n11763
[03/06 23:51:37    900] 	n11762
[03/06 23:51:37    900] 	n11761
[03/06 23:51:37    900] 	n11760
[03/06 23:51:37    900] 	n11741
[03/06 23:51:37    900] 	n11740
[03/06 23:51:37    900] 	n11737
[03/06 23:51:37    900] 	n11736
[03/06 23:51:37    900] 	n11734
[03/06 23:51:37    900] 	n11733
[03/06 23:51:37    900] 	n11717
[03/06 23:51:37    900] 	n11716
[03/06 23:51:37    900] 	n11715
[03/06 23:51:37    900] 	n11714
[03/06 23:51:37    900] 	n11713
[03/06 23:51:37    900] 	n11712
[03/06 23:51:37    900] 	n11711
[03/06 23:51:37    900] 	n11710
[03/06 23:51:37    900] 	n11709
[03/06 23:51:37    900] 	n11679
[03/06 23:51:37    900] 	n11677
[03/06 23:51:37    900] 	n11676
[03/06 23:51:37    900] 	n11645
[03/06 23:51:37    900] 	n11644
[03/06 23:51:37    900] 	n11643
[03/06 23:51:37    900] 	n11642
[03/06 23:51:37    900] 	n11641
[03/06 23:51:37    900] 	n11640
[03/06 23:51:37    900] 	n11639
[03/06 23:51:37    900] 	n11623
[03/06 23:51:37    900] 	n11622
[03/06 23:51:37    900] 	n11620
[03/06 23:51:37    900] 	n11619
[03/06 23:51:37    900] 	n11615
[03/06 23:51:37    900] 	n11613
[03/06 23:51:37    900] 	n11610
[03/06 23:51:37    900] 	n11607
[03/06 23:51:37    900] 	n11606
[03/06 23:51:37    900] 	n11605
[03/06 23:51:37    900] 	n11604
[03/06 23:51:37    900] 	n11603
[03/06 23:51:37    900] 	n11602
[03/06 23:51:37    900] 	n11601
[03/06 23:51:37    900] 	n11600
[03/06 23:51:37    900] 	n11599
[03/06 23:51:37    900] 	n11598
[03/06 23:51:37    900] 	n11597
[03/06 23:51:37    900] 	n11551
[03/06 23:51:37    900] 	n11445
[03/06 23:51:37    900] 	n11075
[03/06 23:51:37    900] 	n10955
[03/06 23:51:37    900] 	n10950
[03/06 23:51:37    900] 	n10947
[03/06 23:51:37    900] 	n10946
[03/06 23:51:37    900] 	n10567
[03/06 23:51:37    900] 	n10563
[03/06 23:51:37    900] 	n10562
[03/06 23:51:37    900] 	n10530
[03/06 23:51:37    900] 	n10529
[03/06 23:51:37    900] 	n10515
[03/06 23:51:37    900] 	n10514
[03/06 23:51:37    900] 	n10510
[03/06 23:51:37    900] 	n10506
[03/06 23:51:37    900] 	n10480
[03/06 23:51:37    900] 	n10427
[03/06 23:51:37    900] 	n10426
[03/06 23:51:37    900] 	n10423
[03/06 23:51:37    900] 	n10422
[03/06 23:51:37    900] 	n10390
[03/06 23:51:37    900] 	n10375
[03/06 23:51:37    900] 	n10374
[03/06 23:51:37    900] 	n10348
[03/06 23:51:37    900] 	n10308
[03/06 23:51:37    900] 	n10307
[03/06 23:51:37    900] 	n10277
[03/06 23:51:37    900] 	n10276
[03/06 23:51:37    900] 	n10275
[03/06 23:51:37    900] 	n10274
[03/06 23:51:37    900] 	n10273
[03/06 23:51:37    900] 	n10272
[03/06 23:51:37    900] 	n10271
[03/06 23:51:37    900] 	n10270
[03/06 23:51:37    900] 	n10269
[03/06 23:51:37    900] 	n10268
[03/06 23:51:37    900] 	n10267
[03/06 23:51:37    900] 	n10266
[03/06 23:51:37    900] 	n10265
[03/06 23:51:37    900] 	n10264
[03/06 23:51:37    900] 	n10263
[03/06 23:51:37    900] 	n10262
[03/06 23:51:37    900] 	n10261
[03/06 23:51:37    900] 	n10260
[03/06 23:51:37    900] 	n10259
[03/06 23:51:37    900] 	n10258
[03/06 23:51:37    900] 	n10256
[03/06 23:51:37    900] 	n10255
[03/06 23:51:37    900] 	n10254
[03/06 23:51:37    900] 	n10253
[03/06 23:51:37    900] 	n10252
[03/06 23:51:37    900] 	n10249
[03/06 23:51:37    900] 	n10247
[03/06 23:51:37    900] 	n10246
[03/06 23:51:37    900] 	n10244
[03/06 23:51:37    900] 	n10243
[03/06 23:51:37    900] 	n10242
[03/06 23:51:37    900] 	n10241
[03/06 23:51:37    900] 	n10240
[03/06 23:51:37    900] 	n10238
[03/06 23:51:37    900] 	n10237
[03/06 23:51:37    900] 	n10235
[03/06 23:51:37    900] 	n10234
[03/06 23:51:37    900] 	n10233
[03/06 23:51:37    900] 	n10232
[03/06 23:51:37    900] 	n10231
[03/06 23:51:37    900] 	n10230
[03/06 23:51:37    900] 	n10229
[03/06 23:51:37    900] 	n10228
[03/06 23:51:37    900] 	n10227
[03/06 23:51:37    900] 	n10226
[03/06 23:51:37    900] 	n10225
[03/06 23:51:37    900] 	n10222
[03/06 23:51:37    900] 	n10220
[03/06 23:51:37    900] 	n10219
[03/06 23:51:37    900] 	n10217
[03/06 23:51:37    900] 	n10216
[03/06 23:51:37    900] 	n10215
[03/06 23:51:37    900] 	n10214
[03/06 23:51:37    900] 	n10213
[03/06 23:51:37    900] 	n10212
[03/06 23:51:37    900] 	n10210
[03/06 23:51:37    900] 	n10209
[03/06 23:51:37    900] 	n10208
[03/06 23:51:37    900] 	n10207
[03/06 23:51:37    900] 	n10206
[03/06 23:51:37    900] 	n10205
[03/06 23:51:37    900] 	n10204
[03/06 23:51:37    900] 	n10202
[03/06 23:51:37    900] 	n10201
[03/06 23:51:37    900] 	n10200
[03/06 23:51:37    900] 	n10199
[03/06 23:51:37    900] 	n10198
[03/06 23:51:37    900] 	n10196
[03/06 23:51:37    900] 	n10195
[03/06 23:51:37    900] 	n10194
[03/06 23:51:37    900] 	n10193
[03/06 23:51:37    900] 	n10191
[03/06 23:51:37    900] 	n10190
[03/06 23:51:37    900] 	n10189
[03/06 23:51:37    900] 	n10187
[03/06 23:51:37    900] 	n10186
[03/06 23:51:37    900] 	n10185
[03/06 23:51:37    900] 	n10184
[03/06 23:51:37    900] 	n10183
[03/06 23:51:37    900] 	n10180
[03/06 23:51:37    900] 	n10179
[03/06 23:51:37    900] 	n10178
[03/06 23:51:37    900] 	n10177
[03/06 23:51:37    900] 	n10162
[03/06 23:51:37    900] 	n10161
[03/06 23:51:37    900] 	n10160
[03/06 23:51:37    900] 	n10157
[03/06 23:51:37    900] 	n10156
[03/06 23:51:37    900] 	n10155
[03/06 23:51:37    900] 	n10152
[03/06 23:51:37    900] 	n10151
[03/06 23:51:37    900] 	n10150
[03/06 23:51:37    900] 	n10148
[03/06 23:51:37    900] 	n10146
[03/06 23:51:37    900] 	n10144
[03/06 23:51:37    900] 	n10143
[03/06 23:51:37    900] 	n10142
[03/06 23:51:37    900] 	n10140
[03/06 23:51:37    900] 	n10132
[03/06 23:51:37    900] 	n10131
[03/06 23:51:37    900] 	n10130
[03/06 23:51:37    900] 	n10129
[03/06 23:51:37    900] 	n10128
[03/06 23:51:37    900] 	n10127
[03/06 23:51:37    900] 	n10126
[03/06 23:51:37    900] 	n10125
[03/06 23:51:37    900] 	n10124
[03/06 23:51:37    900] 	n10122
[03/06 23:51:37    900] 	n10121
[03/06 23:51:37    900] 	n10116
[03/06 23:51:37    900] 	n10088
[03/06 23:51:37    900] 	n10024
[03/06 23:51:37    900] 	n10001
[03/06 23:51:37    900] 	mem_in[9]
[03/06 23:51:37    900] 	mem_in[99]
[03/06 23:51:37    900] 	mem_in[98]
[03/06 23:51:37    900] 	mem_in[97]
[03/06 23:51:37    900] 	mem_in[96]
[03/06 23:51:37    900] 	mem_in[95]
[03/06 23:51:37    900] 	mem_in[94]
[03/06 23:51:37    900] 	mem_in[93]
[03/06 23:51:37    900] 	mem_in[92]
[03/06 23:51:37    900] 	mem_in[91]
[03/06 23:51:37    900] 	mem_in[90]
[03/06 23:51:37    900] 	mem_in[8]
[03/06 23:51:37    900] 	mem_in[89]
[03/06 23:51:37    900] 	mem_in[88]
[03/06 23:51:37    900] 	mem_in[87]
[03/06 23:51:37    900] 	mem_in[86]
[03/06 23:51:37    900] 	mem_in[85]
[03/06 23:51:37    900] 	mem_in[84]
[03/06 23:51:37    900] 	mem_in[83]
[03/06 23:51:37    900] 	mem_in[82]
[03/06 23:51:37    900] 	mem_in[81]
[03/06 23:51:37    900] 	mem_in[80]
[03/06 23:51:37    900] 	mem_in[7]
[03/06 23:51:37    900] 	mem_in[79]
[03/06 23:51:37    900] 	mem_in[78]
[03/06 23:51:37    900] 	mem_in[77]
[03/06 23:51:37    900] 	mem_in[76]
[03/06 23:51:37    900] 	mem_in[75]
[03/06 23:51:37    900] 	mem_in[74]
[03/06 23:51:37    900] 	mem_in[73]
[03/06 23:51:37    900] 	mem_in[72]
[03/06 23:51:37    900] 	mem_in[71]
[03/06 23:51:37    900] 	mem_in[70]
[03/06 23:51:37    900] 	mem_in[6]
[03/06 23:51:37    900] 	mem_in[69]
[03/06 23:51:37    900] 	mem_in[68]
[03/06 23:51:37    900] 	mem_in[67]
[03/06 23:51:37    900] 	mem_in[66]
[03/06 23:51:37    900] 	mem_in[65]
[03/06 23:51:37    900] 	mem_in[64]
[03/06 23:51:37    900] 	mem_in[63]
[03/06 23:51:37    900] 	mem_in[62]
[03/06 23:51:37    900] 	mem_in[61]
[03/06 23:51:37    900] 	mem_in[60]
[03/06 23:51:37    900] 	mem_in[5]
[03/06 23:51:37    900] 	mem_in[59]
[03/06 23:51:37    900] 	mem_in[58]
[03/06 23:51:37    900] 	mem_in[57]
[03/06 23:51:37    900] 	mem_in[56]
[03/06 23:51:37    900] 	mem_in[55]
[03/06 23:51:37    900] 	mem_in[54]
[03/06 23:51:37    900] 	mem_in[53]
[03/06 23:51:37    900] 	mem_in[52]
[03/06 23:51:37    900] 	mem_in[51]
[03/06 23:51:37    900] 	mem_in[50]
[03/06 23:51:37    900] 	mem_in[4]
[03/06 23:51:37    900] 	mem_in[49]
[03/06 23:51:37    900] 	mem_in[48]
[03/06 23:51:37    900] 	mem_in[47]
[03/06 23:51:37    900] 	mem_in[46]
[03/06 23:51:37    900] 	mem_in[45]
[03/06 23:51:37    900] 	mem_in[44]
[03/06 23:51:37    900] 	mem_in[43]
[03/06 23:51:37    900] 	mem_in[42]
[03/06 23:51:37    900] 	mem_in[41]
[03/06 23:51:37    900] 	mem_in[40]
[03/06 23:51:37    900] 	mem_in[3]
[03/06 23:51:37    900] 	mem_in[39]
[03/06 23:51:37    900] 	mem_in[38]
[03/06 23:51:37    900] 	mem_in[37]
[03/06 23:51:37    900] 	mem_in[36]
[03/06 23:51:37    900] 	mem_in[35]
[03/06 23:51:37    900] 	mem_in[34]
[03/06 23:51:37    900] 	mem_in[33]
[03/06 23:51:37    900] 	mem_in[32]
[03/06 23:51:37    900] 	mem_in[31]
[03/06 23:51:37    900] 	mem_in[30]
[03/06 23:51:37    900] 	mem_in[2]
[03/06 23:51:37    900] 	mem_in[29]
[03/06 23:51:37    900] 	mem_in[28]
[03/06 23:51:37    900] 	mem_in[27]
[03/06 23:51:37    900] 	mem_in[26]
[03/06 23:51:37    900] 	mem_in[25]
[03/06 23:51:37    900] 	mem_in[24]
[03/06 23:51:37    900] 	mem_in[23]
[03/06 23:51:37    900] 	mem_in[22]
[03/06 23:51:37    900] 	mem_in[21]
[03/06 23:51:37    900] 	mem_in[20]
[03/06 23:51:37    900] 	mem_in[1]
[03/06 23:51:37    900] 	mem_in[19]
[03/06 23:51:37    900] 	mem_in[18]
[03/06 23:51:37    900] 	mem_in[17]
[03/06 23:51:37    900] 	mem_in[16]
[03/06 23:51:37    900] 	mem_in[15]
[03/06 23:51:37    900] 	mem_in[14]
[03/06 23:51:37    900] 	mem_in[13]
[03/06 23:51:37    900] 	mem_in[12]
[03/06 23:51:37    900] 	mem_in[127]
[03/06 23:51:37    900] 	mem_in[126]
[03/06 23:51:37    900] 	mem_in[125]
[03/06 23:51:37    900] 	mem_in[124]
[03/06 23:51:37    900] 	mem_in[123]
[03/06 23:51:37    900] 	mem_in[122]
[03/06 23:51:37    900] 	mem_in[121]
[03/06 23:51:37    900] 	mem_in[120]
[03/06 23:51:37    900] 	mem_in[11]
[03/06 23:51:37    900] 	mem_in[119]
[03/06 23:51:37    900] 	mem_in[118]
[03/06 23:51:37    900] 	mem_in[117]
[03/06 23:51:37    900] 	mem_in[116]
[03/06 23:51:37    900] 	mem_in[115]
[03/06 23:51:37    900] 	mem_in[114]
[03/06 23:51:37    900] 	mem_in[113]
[03/06 23:51:37    900] 	mem_in[112]
[03/06 23:51:37    900] 	mem_in[111]
[03/06 23:51:37    900] 	mem_in[110]
[03/06 23:51:37    900] 	mem_in[10]
[03/06 23:51:37    900] 	mem_in[109]
[03/06 23:51:37    900] 	mem_in[108]
[03/06 23:51:37    900] 	mem_in[107]
[03/06 23:51:37    900] 	mem_in[106]
[03/06 23:51:37    900] 	mem_in[105]
[03/06 23:51:37    900] 	mem_in[104]
[03/06 23:51:37    900] 	mem_in[103]
[03/06 23:51:37    900] 	mem_in[102]
[03/06 23:51:37    900] 	mem_in[101]
[03/06 23:51:37    900] 	mem_in[100]
[03/06 23:51:37    900] 	mem_in[0]
[03/06 23:51:37    900] 	inst[7]
[03/06 23:51:37    900] 	inst[6]
[03/06 23:51:37    900] 	inst[5]
[03/06 23:51:37    900] 	inst[4]
[03/06 23:51:37    900] 	inst[3]
[03/06 23:51:37    900] 	inst[2]
[03/06 23:51:37    900] 	inst[16]
[03/06 23:51:37    900] 	inst[15]
[03/06 23:51:37    900] 	inst[14]
[03/06 23:51:37    900] 	inst[13]
[03/06 23:51:37    900] 	inst[12]
[03/06 23:51:37    900] 	core_instance_qmem_instance_N262
[03/06 23:51:37    900] 	core_instance_qmem_instance_N260
[03/06 23:51:37    900] 	core_instance_qmem_instance_N258
[03/06 23:51:37    900] 	core_instance_qmem_instance_N256
[03/06 23:51:37    900] 	core_instance_qmem_instance_N254
[03/06 23:51:37    900] 	core_instance_qmem_instance_N252
[03/06 23:51:37    900] 	core_instance_qmem_instance_N250
[03/06 23:51:37    900] 	core_instance_qmem_instance_N248
[03/06 23:51:37    900] 	core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	core_instance_qmem_instance_N242
[03/06 23:51:37    900] 	core_instance_qmem_instance_N240
[03/06 23:51:37    900] 	core_instance_qmem_instance_N238
[03/06 23:51:37    900] 	core_instance_qmem_instance_N236
[03/06 23:51:37    900] 	core_instance_qmem_instance_N234
[03/06 23:51:37    900] 	core_instance_qmem_instance_N232
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr[2]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr[1]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr[0]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr[2]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr[1]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr[0]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N38
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N37
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N36
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N35
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N34
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N38
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N37
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N36
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N35
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N34
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[994]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[992]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[991]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[986]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[985]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[984]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[983]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[977]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[976]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[975]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[967]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[960]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[959]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[951]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[944]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[938]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[935]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[928]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[927]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[922]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[920]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[919]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[912]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[911]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[904]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[903]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[897]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[895]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[894]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[890]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[889]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[888]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[887]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[884]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[883]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[881]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[880]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[879]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[878]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[875]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[873]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[872]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[871]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[866]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[865]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[864]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[863]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[858]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[857]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[856]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[855]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[850]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[849]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[848]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[847]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[846]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[841]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[840]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[839]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[837]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[834]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[833]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[832]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[831]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[830]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[827]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[826]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[825]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[824]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[823]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[818]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[817]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[816]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[815]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[810]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[809]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[808]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[807]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[803]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[802]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[801]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[800]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[799]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[794]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[793]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[792]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[791]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[787]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[786]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[785]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[784]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[783]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[779]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[778]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[777]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[776]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[775]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[771]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[770]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[769]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[768]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[760]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[752]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[744]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[736]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[728]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[720]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[713]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[712]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[706]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[705]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[704]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[696]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[688]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[680]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[672]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[664]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[656]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[648]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[640]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[496]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[480]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[472]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[456]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[440]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[424]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[408]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[392]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[295]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[255]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[254]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[248]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[247]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[240]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[239]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[238]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[233]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[232]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[231]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[224]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[223]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[216]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[215]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[208]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[207]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[200]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[199]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[192]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[191]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[185]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[184]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[183]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[176]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[175]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[169]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[168]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[167]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[166]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[161]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[160]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[159]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[152]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[151]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[145]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[144]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[143]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[136]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[135]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[129]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[128]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1151]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1150]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1149]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1144]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1143]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1142]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1136]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1135]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1133]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1132]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1130]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1124]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1123]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1122]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1116]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1115]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1113]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1103]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1102]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1101]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1099]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1098]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1095]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1094]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1087]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1085]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1084]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1083]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1082]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1081]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1080]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1079]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1078]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1077]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1076]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1071]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1068]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1064]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1063]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1055]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1053]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1051]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1048]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1047]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1040]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1039]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1038]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1032]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1031]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1029]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1028]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1024]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1023]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1022]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1016]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1015]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1008]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1007]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1000]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[95]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[94]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[93]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[74]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[69]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[68]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[59]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[58]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[47]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[46]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[45]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[33]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[28]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[14]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[12]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[116]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[108]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[105]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N36
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N30
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N29
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[9]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[98]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[97]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[90]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[89]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[87]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[86]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[85]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[81]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[78]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[77]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[6]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[67]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[66]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[62]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[50]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[31]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[29]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[27]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[1]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[17]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[113]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N32
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[9]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[99]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[98]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[97]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[95]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[94]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[93]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[91]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[90]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[89]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[87]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[86]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[85]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[81]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[78]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[77]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[75]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[73]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[70]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[6]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[69]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[67]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[66]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[63]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[62]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[5]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[59]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[58]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[51]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[50]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[49]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[47]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[46]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[45]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[43]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[42]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[3]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[35]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[34]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[33]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[31]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[29]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[28]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[27]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[25]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[21]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[1]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[19]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[17]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[14]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[13]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[122]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[11]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[115]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[113]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[10]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[107]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[105]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[103]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[102]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[101]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N32
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N30
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N29
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[91]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[75]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[67]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[66]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[3]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[115]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_4__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_4__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_4__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N29
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[9]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[95]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[94]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[87]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[86]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[85]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[81]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[78]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[77]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[70]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[6]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[63]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[62]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[5]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[47]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[46]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[45]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[31]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[29]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[21]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[1]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[14]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[13]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[105]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[103]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[102]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N30
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_kmem_instance_memory4[122]
[03/06 23:51:37    900] 	core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	core_instance_kmem_instance_N260
[03/06 23:51:37    900] 	core_instance_kmem_instance_N258
[03/06 23:51:37    900] 	core_instance_kmem_instance_N256
[03/06 23:51:37    900] 	core_instance_kmem_instance_N254
[03/06 23:51:37    900] 	core_instance_kmem_instance_N250
[03/06 23:51:37    900] 	core_instance_kmem_instance_N248
[03/06 23:51:37    900] 	core_instance_kmem_instance_N246
[03/06 23:51:37    900] 	core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	core_instance_kmem_instance_N242
[03/06 23:51:37    900] 	core_instance_kmem_instance_N240
[03/06 23:51:37    900] 	core_instance_kmem_instance_N238
[03/06 23:51:37    900] 	core_instance_kmem_instance_N236
[03/06 23:51:37    900] 	core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	core_instance_array_out_88
[03/06 23:51:37    900] 	core_instance_array_out_87
[03/06 23:51:37    900] 	core_instance_array_out_86
[03/06 23:51:37    900] 	core_instance_array_out_81
[03/06 23:51:37    900] 	core_instance_array_out_80
[03/06 23:51:37    900] 	core_instance_array_out_5
[03/06 23:51:37    900] 	core_instance_array_out_41
[03/06 23:51:37    900] 	core_instance_array_out_40
[03/06 23:51:37    900] 	core_instance_array_out_4
[03/06 23:51:37    900] 	core_instance_array_out_39
[03/06 23:51:37    900] 	core_instance_array_out_21
[03/06 23:51:37    900] 	core_instance_array_out_20
[03/06 23:51:37    900] 	core_instance_array_out_19
[03/06 23:51:37    900] 	core_instance_array_out_158
[03/06 23:51:37    900] 	core_instance_array_out_157
[03/06 23:51:37    900] 	core_instance_array_out_155
[03/06 23:51:37    900] 	core_instance_array_out_152
[03/06 23:51:37    900] 	core_instance_array_out_151
[03/06 23:51:37    900] 	core_instance_array_out_149
[03/06 23:51:37    900] 	core_instance_array_out_148
[03/06 23:51:37    900] 	core_instance_array_out_140
[03/06 23:51:37    900] 	core_instance_array_out_139
[03/06 23:51:37    900] 	core_instance_array_out_138
[03/06 23:51:37    900] 	core_instance_array_out_125
[03/06 23:51:37    900] 	core_instance_array_out_124
[03/06 23:51:37    900] 	core_instance_array_out_123
[03/06 23:51:37    900] 	core_instance_array_out_122
[03/06 23:51:37    900] 	core_instance_array_out_121
[03/06 23:51:37    900] 	core_instance_array_out_120
[03/06 23:51:37    900] 	core_instance_array_out_119
[03/06 23:51:37    900] 	core_instance_array_out_117
[03/06 23:51:37    900] 	core_instance_array_out_109
[03/06 23:51:37    900] 	core_instance_array_out_108
[03/06 23:51:37    900] 	core_instance_array_out_106
[03/06 23:51:37    900] 	core_instance_array_out_104
[03/06 23:51:37    900] 	core_instance_array_out_102
[03/06 23:51:37    900] 	core_instance_array_out_1
[03/06 23:51:37    900] 	core_instance_array_out_0
[03/06 23:51:37    900] 	FE_RN_9928_0
[03/06 23:51:37    900] 	FE_RN_9883_0
[03/06 23:51:37    900] 	FE_RN_9874_0
[03/06 23:51:37    900] 	FE_RN_9873_0
[03/06 23:51:37    900] 	FE_RN_9855_0
[03/06 23:51:37    900] 	FE_RN_9832_0
[03/06 23:51:37    900] 	FE_RN_9831_0
[03/06 23:51:37    900] 	FE_RN_9830_0
[03/06 23:51:37    900] 	FE_RN_982_0
[03/06 23:51:37    900] 	FE_RN_979_0
[03/06 23:51:37    900] 	FE_RN_9797_0
[03/06 23:51:37    900] 	FE_RN_9796_0
[03/06 23:51:37    900] 	FE_RN_978_0
[03/06 23:51:37    900] 	FE_RN_977_0
[03/06 23:51:37    900] 	FE_RN_976_0
[03/06 23:51:37    900] 	FE_RN_9762_0
[03/06 23:51:37    900] 	FE_RN_974_0
[03/06 23:51:37    900] 	FE_RN_973_0
[03/06 23:51:37    900] 	FE_RN_9724_0
[03/06 23:51:37    900] 	FE_RN_9723_0
[03/06 23:51:37    900] 	FE_RN_9722_0
[03/06 23:51:37    900] 	FE_RN_9719_0
[03/06 23:51:37    900] 	FE_RN_9718_0
[03/06 23:51:37    900] 	FE_RN_9717_0
[03/06 23:51:37    900] 	FE_RN_9716_0
[03/06 23:51:37    900] 	FE_RN_9709_0
[03/06 23:51:37    900] 	FE_RN_967_0
[03/06 23:51:37    900] 	FE_RN_961_0
[03/06 23:51:37    900] 	FE_RN_9428_0
[03/06 23:51:37    900] 	FE_RN_9427_0
[03/06 23:51:37    900] 	FE_RN_940_0
[03/06 23:51:37    900] 	FE_RN_936_0
[03/06 23:51:37    900] 	FE_RN_935_0
[03/06 23:51:37    900] 	FE_RN_9355_0
[03/06 23:51:37    900] 	FE_RN_934_0
[03/06 23:51:37    900] 	FE_RN_9305_0
[03/06 23:51:37    900] 	FE_RN_8_1
[03/06 23:51:37    900] 	FE_RN_8792_0
[03/06 23:51:37    900] 	FE_RN_8789_0
[03/06 23:51:37    900] 	FE_RN_8776_0
[03/06 23:51:37    900] 	FE_RN_8765_0
[03/06 23:51:37    900] 	FE_RN_8634_0
[03/06 23:51:37    900] 	FE_RN_8632_0
[03/06 23:51:37    900] 	FE_RN_8630_0
[03/06 23:51:37    900] 	FE_RN_8629_0
[03/06 23:51:37    900] 	FE_RN_8628_0
[03/06 23:51:37    900] 	FE_RN_8627_0
[03/06 23:51:37    900] 	FE_RN_8626_0
[03/06 23:51:37    900] 	FE_RN_8625_0
[03/06 23:51:37    900] 	FE_RN_8624_0
[03/06 23:51:37    900] 	FE_RN_8579_0
[03/06 23:51:37    900] 	FE_RN_8560_0
[03/06 23:51:37    900] 	FE_RN_8559_0
[03/06 23:51:37    900] 	FE_RN_8558_0
[03/06 23:51:37    900] 	FE_RN_8540_0
[03/06 23:51:37    900] 	FE_RN_8531_0
[03/06 23:51:37    900] 	FE_RN_8487_0
[03/06 23:51:37    900] 	FE_RN_8464_0
[03/06 23:51:37    900] 	FE_RN_8327_0
[03/06 23:51:37    900] 	FE_RN_8321_0
[03/06 23:51:37    900] 	FE_RN_8320_0
[03/06 23:51:37    900] 	FE_RN_8312_0
[03/06 23:51:37    900] 	FE_RN_8235_0
[03/06 23:51:37    900] 	FE_RN_8234_0
[03/06 23:51:37    900] 	FE_RN_8179_0
[03/06 23:51:37    900] 	FE_RN_816_0
[03/06 23:51:37    900] 	FE_RN_815_0
[03/06 23:51:37    900] 	FE_RN_8150_0
[03/06 23:51:37    900] 	FE_RN_814_0
[03/06 23:51:37    900] 	FE_RN_8055_0
[03/06 23:51:37    900] 	FE_RN_8022_0
[03/06 23:51:37    900] 	FE_RN_7983_0
[03/06 23:51:37    900] 	FE_RN_7974_0
[03/06 23:51:37    900] 	FE_RN_7922_0
[03/06 23:51:37    900] 	FE_RN_7920_0
[03/06 23:51:37    900] 	FE_RN_7890_0
[03/06 23:51:37    900] 	FE_RN_7805_0
[03/06 23:51:37    900] 	FE_RN_7736_0
[03/06 23:51:37    900] 	FE_RN_7701_0
[03/06 23:51:37    900] 	FE_RN_7679_0
[03/06 23:51:37    900] 	FE_RN_7677_0
[03/06 23:51:37    900] 	FE_RN_7676_0
[03/06 23:51:37    900] 	FE_RN_7675_0
[03/06 23:51:37    900] 	FE_RN_7674_0
[03/06 23:51:37    900] 	FE_RN_7673_0
[03/06 23:51:37    900] 	FE_RN_7672_0
[03/06 23:51:37    900] 	FE_RN_7671_0
[03/06 23:51:37    900] 	FE_RN_7670_0
[03/06 23:51:37    900] 	FE_RN_7669_0
[03/06 23:51:37    900] 	FE_RN_7622_0
[03/06 23:51:37    900] 	FE_RN_7621_0
[03/06 23:51:37    900] 	FE_RN_7569_0
[03/06 23:51:37    900] 	FE_RN_7564_0
[03/06 23:51:37    900] 	FE_RN_7559_0
[03/06 23:51:37    900] 	FE_RN_7494_0
[03/06 23:51:37    900] 	FE_RN_7493_0
[03/06 23:51:37    900] 	FE_RN_7381_0
[03/06 23:51:37    900] 	FE_RN_7379_0
[03/06 23:51:37    900] 	FE_RN_7376_0
[03/06 23:51:37    900] 	FE_RN_7330_0
[03/06 23:51:37    900] 	FE_RN_7304_0
[03/06 23:51:37    900] 	FE_RN_7303_0
[03/06 23:51:37    900] 	FE_RN_7270_0
[03/06 23:51:37    900] 	FE_RN_7269_0
[03/06 23:51:37    900] 	FE_RN_7259_0
[03/06 23:51:37    900] 	FE_RN_7169_0
[03/06 23:51:37    900] 	FE_RN_7155_0
[03/06 23:51:37    900] 	FE_RN_7114_0
[03/06 23:51:37    900] 	FE_RN_6904_0
[03/06 23:51:37    900] 	FE_RN_6903_0
[03/06 23:51:37    900] 	FE_RN_6901_0
[03/06 23:51:37    900] 	FE_RN_6900_0
[03/06 23:51:37    900] 	FE_RN_6899_0
[03/06 23:51:37    900] 	FE_RN_6898_0
[03/06 23:51:37    900] 	FE_RN_6897_0
[03/06 23:51:37    900] 	FE_RN_6896_0
[03/06 23:51:37    900] 	FE_RN_6894_0
[03/06 23:51:37    900] 	FE_RN_6891_0
[03/06 23:51:37    900] 	FE_RN_6890_0
[03/06 23:51:37    900] 	FE_RN_6870_0
[03/06 23:51:37    900] 	FE_RN_6869_0
[03/06 23:51:37    900] 	FE_RN_6861_0
[03/06 23:51:37    900] 	FE_RN_6860_0
[03/06 23:51:37    900] 	FE_RN_6765_0
[03/06 23:51:37    900] 	FE_RN_6764_0
[03/06 23:51:37    900] 	FE_RN_6763_0
[03/06 23:51:37    900] 	FE_RN_6762_0
[03/06 23:51:37    900] 	FE_RN_6761_0
[03/06 23:51:37    900] 	FE_RN_6760_0
[03/06 23:51:37    900] 	FE_RN_6694_0
[03/06 23:51:37    900] 	FE_RN_6693_0
[03/06 23:51:37    900] 	FE_RN_6671_0
[03/06 23:51:37    900] 	FE_RN_6670_0
[03/06 23:51:37    900] 	FE_RN_6669_0
[03/06 23:51:37    900] 	FE_RN_6450_0
[03/06 23:51:37    900] 	FE_RN_6449_0
[03/06 23:51:37    900] 	FE_RN_6409_0
[03/06 23:51:37    900] 	FE_RN_6407_0
[03/06 23:51:37    900] 	FE_RN_6344_0
[03/06 23:51:37    900] 	FE_RN_6343_0
[03/06 23:51:37    900] 	FE_RN_6337_0
[03/06 23:51:37    900] 	FE_RN_6336_0
[03/06 23:51:37    900] 	FE_RN_6330_0
[03/06 23:51:37    900] 	FE_RN_6329_0
[03/06 23:51:37    900] 	FE_RN_6323_0
[03/06 23:51:37    900] 	FE_RN_6284_0
[03/06 23:51:37    900] 	FE_RN_6236_0
[03/06 23:51:37    900] 	FE_RN_6085_0
[03/06 23:51:37    900] 	FE_RN_6055_0
[03/06 23:51:37    900] 	FE_RN_5977_0
[03/06 23:51:37    900] 	FE_RN_5976_0
[03/06 23:51:37    900] 	FE_RN_5939_0
[03/06 23:51:37    900] 	FE_RN_5814_0
[03/06 23:51:37    900] 	FE_RN_5813_0
[03/06 23:51:37    900] 	FE_RN_5812_0
[03/06 23:51:37    900] 	FE_RN_5802_0
[03/06 23:51:37    900] 	FE_RN_5801_0
[03/06 23:51:37    900] 	FE_RN_579_0
[03/06 23:51:37    900] 	FE_RN_5799_0
[03/06 23:51:37    900] 	FE_RN_5798_0
[03/06 23:51:37    900] 	FE_RN_578_0
[03/06 23:51:37    900] 	FE_RN_5707_0
[03/06 23:51:37    900] 	FE_RN_57
[03/06 23:51:37    900] 	FE_RN_5527_0
[03/06 23:51:37    900] 	FE_RN_5526_0
[03/06 23:51:37    900] 	FE_RN_5407_0
[03/06 23:51:37    900] 	FE_RN_5406_0
[03/06 23:51:37    900] 	FE_RN_5405_0
[03/06 23:51:37    900] 	FE_RN_5404_0
[03/06 23:51:37    900] 	FE_RN_533_0
[03/06 23:51:37    900] 	FE_RN_5301_0
[03/06 23:51:37    900] 	FE_RN_5300_0
[03/06 23:51:37    900] 	FE_RN_5298_0
[03/06 23:51:37    900] 	FE_RN_5297_0
[03/06 23:51:37    900] 	FE_RN_5294_0
[03/06 23:51:37    900] 	FE_RN_5266_0
[03/06 23:51:37    900] 	FE_RN_52
[03/06 23:51:37    900] 	FE_RN_5188_0
[03/06 23:51:37    900] 	FE_RN_5187_0
[03/06 23:51:37    900] 	FE_RN_5065_0
[03/06 23:51:37    900] 	FE_RN_5064_0
[03/06 23:51:37    900] 	FE_RN_4866_0
[03/06 23:51:37    900] 	FE_RN_4865_0
[03/06 23:51:37    900] 	FE_RN_4800_0
[03/06 23:51:37    900] 	FE_RN_4763_0
[03/06 23:51:37    900] 	FE_RN_4740_0
[03/06 23:51:37    900] 	FE_RN_4731_0
[03/06 23:51:37    900] 	FE_RN_4730_0
[03/06 23:51:37    900] 	FE_RN_460_0
[03/06 23:51:37    900] 	FE_RN_46
[03/06 23:51:37    900] 	FE_RN_459_0
[03/06 23:51:37    900] 	FE_RN_458_0
[03/06 23:51:37    900] 	FE_RN_4576_0
[03/06 23:51:37    900] 	FE_RN_4575_0
[03/06 23:51:37    900] 	FE_RN_4574_0
[03/06 23:51:37    900] 	FE_RN_4573_0
[03/06 23:51:37    900] 	FE_RN_4572_0
[03/06 23:51:37    900] 	FE_RN_4571_0
[03/06 23:51:37    900] 	FE_RN_4531_0
[03/06 23:51:37    900] 	FE_RN_4360_0
[03/06 23:51:37    900] 	FE_RN_4327_0
[03/06 23:51:37    900] 	FE_RN_4323_0
[03/06 23:51:37    900] 	FE_RN_4251_0
[03/06 23:51:37    900] 	FE_RN_4222_0
[03/06 23:51:37    900] 	FE_RN_4206_0
[03/06 23:51:37    900] 	FE_RN_4196_0
[03/06 23:51:37    900] 	FE_RN_4077_0
[03/06 23:51:37    900] 	FE_RN_4075_0
[03/06 23:51:37    900] 	FE_RN_4074_0
[03/06 23:51:37    900] 	FE_RN_4073_0
[03/06 23:51:37    900] 	FE_RN_4072_0
[03/06 23:51:37    900] 	FE_RN_4066_0
[03/06 23:51:37    900] 	FE_RN_4054_0
[03/06 23:51:37    900] 	FE_RN_4053_0
[03/06 23:51:37    900] 	FE_RN_4052_0
[03/06 23:51:37    900] 	FE_RN_4051_0
[03/06 23:51:37    900] 	FE_RN_4050_0
[03/06 23:51:37    900] 	FE_RN_4048_0
[03/06 23:51:37    900] 	FE_RN_4047_0
[03/06 23:51:37    900] 	FE_RN_3835_0
[03/06 23:51:37    900] 	FE_RN_3815_0
[03/06 23:51:37    900] 	FE_RN_3814_0
[03/06 23:51:37    900] 	FE_RN_3813_0
[03/06 23:51:37    900] 	FE_RN_3812_0
[03/06 23:51:37    900] 	FE_RN_38
[03/06 23:51:37    900] 	FE_RN_3763_0
[03/06 23:51:37    900] 	FE_RN_3750_0
[03/06 23:51:37    900] 	FE_RN_3749_0
[03/06 23:51:37    900] 	FE_RN_3745_0
[03/06 23:51:37    900] 	FE_RN_3674_0
[03/06 23:51:37    900] 	FE_RN_3673_0
[03/06 23:51:37    900] 	FE_RN_3640_0
[03/06 23:51:37    900] 	FE_RN_3636_0
[03/06 23:51:37    900] 	FE_RN_3520_0
[03/06 23:51:37    900] 	FE_RN_3488_0
[03/06 23:51:37    900] 	FE_RN_3487_0
[03/06 23:51:37    900] 	FE_RN_3478_0
[03/06 23:51:37    900] 	FE_RN_3279_0
[03/06 23:51:37    900] 	FE_RN_3187_0
[03/06 23:51:37    900] 	FE_RN_3168_0
[03/06 23:51:37    900] 	FE_RN_3165_0
[03/06 23:51:37    900] 	FE_RN_3163_0
[03/06 23:51:37    900] 	FE_RN_3145_0
[03/06 23:51:37    900] 	FE_RN_311_0
[03/06 23:51:37    900] 	FE_RN_304_0
[03/06 23:51:37    900] 	FE_RN_303_0
[03/06 23:51:37    900] 	FE_RN_2957_0
[03/06 23:51:37    900] 	FE_RN_2945_0
[03/06 23:51:37    900] 	FE_RN_2944_0
[03/06 23:51:37    900] 	FE_RN_2922_0
[03/06 23:51:37    900] 	FE_RN_2918_0
[03/06 23:51:37    900] 	FE_RN_2897_0
[03/06 23:51:37    900] 	FE_RN_284
[03/06 23:51:37    900] 	FE_RN_2837_0
[03/06 23:51:37    900] 	FE_RN_283
[03/06 23:51:37    900] 	FE_RN_276_0
[03/06 23:51:37    900] 	FE_RN_275_0
[03/06 23:51:37    900] 	FE_RN_273
[03/06 23:51:37    900] 	FE_RN_2720_0
[03/06 23:51:37    900] 	FE_RN_2719_0
[03/06 23:51:37    900] 	FE_RN_2717_0
[03/06 23:51:37    900] 	FE_RN_2716_0
[03/06 23:51:37    900] 	FE_RN_262
[03/06 23:51:37    900] 	FE_RN_2588_0
[03/06 23:51:37    900] 	FE_RN_256
[03/06 23:51:37    900] 	FE_RN_254
[03/06 23:51:37    900] 	FE_RN_2459_0
[03/06 23:51:37    900] 	FE_RN_243_0
[03/06 23:51:37    900] 	FE_RN_242_0
[03/06 23:51:37    900] 	FE_RN_2411_0
[03/06 23:51:37    900] 	FE_RN_240_0
[03/06 23:51:37    900] 	FE_RN_2397_0
[03/06 23:51:37    900] 	FE_RN_2396_0
[03/06 23:51:37    900] 	FE_RN_2393_0
[03/06 23:51:37    900] 	FE_RN_2392_0
[03/06 23:51:37    900] 	FE_RN_2391_0
[03/06 23:51:37    900] 	FE_RN_238_0
[03/06 23:51:37    900] 	FE_RN_2388_0
[03/06 23:51:37    900] 	FE_RN_2382_0
[03/06 23:51:37    900] 	FE_RN_237_0
[03/06 23:51:37    900] 	FE_RN_2373_0
[03/06 23:51:37    900] 	FE_RN_2371_0
[03/06 23:51:37    900] 	FE_RN_234
[03/06 23:51:37    900] 	FE_RN_2332_0
[03/06 23:51:37    900] 	FE_RN_2331_0
[03/06 23:51:37    900] 	FE_RN_2330_0
[03/06 23:51:37    900] 	FE_RN_232
[03/06 23:51:37    900] 	FE_RN_2318_0
[03/06 23:51:37    900] 	FE_RN_2314_0
[03/06 23:51:37    900] 	FE_RN_2312_0
[03/06 23:51:37    900] 	FE_RN_2303_0
[03/06 23:51:37    900] 	FE_RN_230
[03/06 23:51:37    900] 	FE_RN_23
[03/06 23:51:37    900] 	FE_RN_226
[03/06 23:51:37    900] 	FE_RN_2173_0
[03/06 23:51:37    900] 	FE_RN_2118_0
[03/06 23:51:37    900] 	FE_RN_2117_0
[03/06 23:51:37    900] 	FE_RN_208
[03/06 23:51:37    900] 	FE_RN_2059_0
[03/06 23:51:37    900] 	FE_RN_2051_0
[03/06 23:51:37    900] 	FE_RN_2046_0
[03/06 23:51:37    900] 	FE_RN_2045_0
[03/06 23:51:37    900] 	FE_RN_2044_0
[03/06 23:51:37    900] 	FE_RN_2043_0
[03/06 23:51:37    900] 	FE_RN_20
[03/06 23:51:37    900] 	FE_RN_1950_0
[03/06 23:51:37    900] 	FE_RN_1945_0
[03/06 23:51:37    900] 	FE_RN_1944_0
[03/06 23:51:37    900] 	FE_RN_1935_0
[03/06 23:51:37    900] 	FE_RN_1915_0
[03/06 23:51:37    900] 	FE_RN_1913_0
[03/06 23:51:37    900] 	FE_RN_1905_0
[03/06 23:51:37    900] 	FE_RN_188
[03/06 23:51:37    900] 	FE_RN_181_0
[03/06 23:51:37    900] 	FE_RN_1813_0
[03/06 23:51:37    900] 	FE_RN_177_0
[03/06 23:51:37    900] 	FE_RN_1737_0
[03/06 23:51:37    900] 	FE_RN_172_0
[03/06 23:51:37    900] 	FE_RN_1729_0
[03/06 23:51:37    900] 	FE_RN_1728_0
[03/06 23:51:37    900] 	FE_RN_1715_0
[03/06 23:51:37    900] 	FE_RN_1714_0
[03/06 23:51:37    900] 	FE_RN_1656_0
[03/06 23:51:37    900] 	FE_RN_1655_0
[03/06 23:51:37    900] 	FE_RN_1641_0
[03/06 23:51:37    900] 	FE_RN_163
[03/06 23:51:37    900] 	FE_RN_1615_0
[03/06 23:51:37    900] 	FE_RN_1608_0
[03/06 23:51:37    900] 	FE_RN_160
[03/06 23:51:37    900] 	FE_RN_1589_0
[03/06 23:51:37    900] 	FE_RN_1588_0
[03/06 23:51:37    900] 	FE_RN_1545_0
[03/06 23:51:37    900] 	FE_RN_1517_0
[03/06 23:51:37    900] 	FE_RN_1480_0
[03/06 23:51:37    900] 	FE_RN_1479_0
[03/06 23:51:37    900] 	FE_RN_1427_0
[03/06 23:51:37    900] 	FE_RN_1426_0
[03/06 23:51:37    900] 	FE_RN_1414_0
[03/06 23:51:37    900] 	FE_RN_1405_0
[03/06 23:51:37    900] 	FE_RN_139
[03/06 23:51:37    900] 	FE_RN_1350_0
[03/06 23:51:37    900] 	FE_RN_1349_0
[03/06 23:51:37    900] 	FE_RN_1272_0
[03/06 23:51:37    900] 	FE_RN_1183_0
[03/06 23:51:37    900] 	FE_RN_1168_0
[03/06 23:51:37    900] 	FE_RN_1166_0
[03/06 23:51:37    900] 	FE_RN_1165_0
[03/06 23:51:37    900] 	FE_RN_1164_0
[03/06 23:51:37    900] 	FE_RN_1163_0
[03/06 23:51:37    900] 	FE_RN_1162_0
[03/06 23:51:37    900] 	FE_RN_1161_0
[03/06 23:51:37    900] 	FE_RN_1160_0
[03/06 23:51:37    900] 	FE_RN_1159_0
[03/06 23:51:37    900] 	FE_RN_1157_0
[03/06 23:51:37    900] 	FE_RN_1156_0
[03/06 23:51:37    900] 	FE_RN_1155_0
[03/06 23:51:37    900] 	FE_RN_1154_0
[03/06 23:51:37    900] 	FE_RN_1153_0
[03/06 23:51:37    900] 	FE_RN_1152_0
[03/06 23:51:37    900] 	FE_RN_1151_0
[03/06 23:51:37    900] 	FE_RN_1150_0
[03/06 23:51:37    900] 	FE_RN_1149_0
[03/06 23:51:37    900] 	FE_RN_1147_0
[03/06 23:51:37    900] 	FE_RN_1146_0
[03/06 23:51:37    900] 	FE_RN_1145_0
[03/06 23:51:37    900] 	FE_RN_1144_0
[03/06 23:51:37    900] 	FE_RN_1142_0
[03/06 23:51:37    900] 	FE_RN_1140_0
[03/06 23:51:37    900] 	FE_RN_1139_0
[03/06 23:51:37    900] 	FE_RN_1137_0
[03/06 23:51:37    900] 	FE_RN_1134_0
[03/06 23:51:37    900] 	FE_RN_1133_0
[03/06 23:51:37    900] 	FE_RN_1126_0
[03/06 23:51:37    900] 	FE_RN_1122_0
[03/06 23:51:37    900] 	FE_RN_1120_0
[03/06 23:51:37    900] 	FE_RN_1119_0
[03/06 23:51:37    900] 	FE_RN_1114_0
[03/06 23:51:37    900] 	FE_RN_1113_0
[03/06 23:51:37    900] 	FE_RN_111
[03/06 23:51:37    900] 	FE_RN_1100_0
[03/06 23:51:37    900] 	FE_RN_1099_0
[03/06 23:51:37    900] 	FE_RN_1098_0
[03/06 23:51:37    900] 	FE_RN_1096_0
[03/06 23:51:37    900] 	FE_RN_1095_0
[03/06 23:51:37    900] 	FE_RN_1094_0
[03/06 23:51:37    900] 	FE_RN_1092_0
[03/06 23:51:37    900] 	FE_RN_1090_0
[03/06 23:51:37    900] 	FE_RN_1089_0
[03/06 23:51:37    900] 	FE_RN_1088_0
[03/06 23:51:37    900] 	FE_RN_1035_0
[03/06 23:51:37    900] 	FE_RN_10222_0
[03/06 23:51:37    900] 	FE_RN_10196_0
[03/06 23:51:37    900] 	FE_RN_10188_0
[03/06 23:51:37    900] 	FE_OFN992_core_instance_mac_array_instance_q_temp_1136_
[03/06 23:51:37    900] 	FE_OFN985_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_53_
[03/06 23:51:37    900] 	FE_OFN965_core_instance_mac_array_instance_q_temp_808_
[03/06 23:51:37    900] 	FE_OFN958_core_instance_mac_array_instance_q_temp_848_
[03/06 23:51:37    900] 	FE_OFN955_core_instance_mac_array_instance_q_temp_840_
[03/06 23:51:37    900] 	FE_OFN954_core_instance_mac_array_instance_q_temp_840_
[03/06 23:51:37    900] 	FE_OFN942_core_instance_mac_array_instance_q_temp_816_
[03/06 23:51:37    900] 	FE_OFN941_core_instance_mac_array_instance_q_temp_816_
[03/06 23:51:37    900] 	FE_OFN935_core_instance_mac_array_instance_q_temp_824_
[03/06 23:51:37    900] 	FE_OFN934_core_instance_mac_array_instance_q_temp_824_
[03/06 23:51:37    900] 	FE_OFN926_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_21_
[03/06 23:51:37    900] 	FE_OFN925_core_instance_mac_array_instance_q_temp_888_
[03/06 23:51:37    900] 	FE_OFN908_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_91_
[03/06 23:51:37    900] 	FE_OFN882_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_61_
[03/06 23:51:37    900] 	FE_OFN879_n27335
[03/06 23:51:37    900] 	FE_OFN849_core_instance_mac_array_instance_q_temp_456_
[03/06 23:51:37    900] 	FE_OFN829_n28288
[03/06 23:51:37    900] 	FE_OFN828_n28288
[03/06 23:51:37    900] 	FE_OFN799_n29940
[03/06 23:51:37    900] 	FE_OFN798_n29940
[03/06 23:51:37    900] 	FE_OFN765_n22160
[03/06 23:51:37    900] 	FE_OFN764_n22160
[03/06 23:51:37    900] 	FE_OFN757_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_119_
[03/06 23:51:37    900] 	FE_OFN749_core_instance_mac_array_instance_q_temp_184_
[03/06 23:51:37    900] 	FE_OFN668_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_47_
[03/06 23:51:37    900] 	FE_OFN626_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_40_
[03/06 23:51:37    900] 	FE_OFN612_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN610_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_56_
[03/06 23:51:37    900] 	FE_OFN609_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN582_inst_2_
[03/06 23:51:37    900] 	FE_OFN558_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN557_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN550_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_24_
[03/06 23:51:37    900] 	FE_OFN528_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_104_
[03/06 23:51:37    900] 	FE_OFN517_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OFN516_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_104_
[03/06 23:51:37    900] 	FE_OFN493_n35234
[03/06 23:51:37    900] 	FE_OFN492_n35234
[03/06 23:51:37    900] 	FE_OFN481_core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN480_core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN479_core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN473_core_instance_array_out_21_
[03/06 23:51:37    900] 	FE_OFN466_core_instance_qmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN465_core_instance_qmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN463_core_instance_qmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN462_core_instance_qmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN461_core_instance_array_out_1_
[03/06 23:51:37    900] 	FE_OFN457_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN454_reset
[03/06 23:51:37    900] 	FE_OFN452_reset
[03/06 23:51:37    900] 	FE_OFN451_reset
[03/06 23:51:37    900] 	FE_OFN450_reset
[03/06 23:51:37    900] 	FE_OFN449_reset
[03/06 23:51:37    900] 	FE_OFN448_reset
[03/06 23:51:37    900] 	FE_OFN445_core_instance_qmem_instance_N254
[03/06 23:51:37    900] 	FE_OFN444_core_instance_qmem_instance_N254
[03/06 23:51:37    900] 	FE_OFN441_core_instance_qmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN440_core_instance_qmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN434_core_instance_qmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN433_core_instance_qmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN431_core_instance_kmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN430_core_instance_kmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN428_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN427_core_instance_kmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN426_core_instance_kmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN416_core_instance_qmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN415_core_instance_qmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN4136_n30589
[03/06 23:51:37    900] 	FE_OFN4135_n30589
[03/06 23:51:37    900] 	FE_OFN409_core_instance_kmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN408_core_instance_kmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN404_core_instance_qmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN4041_n9152
[03/06 23:51:37    900] 	FE_OFN403_core_instance_qmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN401_core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN400_core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN3990_core_instance_mac_array_instance_q_temp_992_
[03/06 23:51:37    900] 	FE_OFN395_core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN394_core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN393_core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN3935_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN392_core_instance_kmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN391_core_instance_kmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN390_core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	FE_OFN3900_n30511
[03/06 23:51:37    900] 	FE_OFN388_core_instance_kmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN3889_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_32_
[03/06 23:51:37    900] 	FE_OFN387_core_instance_kmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN3879_core_instance_mac_array_instance_q_temp_440_
[03/06 23:51:37    900] 	FE_OFN3878_core_instance_mac_array_instance_q_temp_440_
[03/06 23:51:37    900] 	FE_OFN382_core_instance_kmem_instance_N236
[03/06 23:51:37    900] 	FE_OFN372_core_instance_qmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN371_core_instance_qmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN367_core_instance_qmem_instance_N236
[03/06 23:51:37    900] 	FE_OFN366_core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	FE_OFN365_core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	FE_OFN364_core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	FE_OFN359_core_instance_qmem_instance_N258
[03/06 23:51:37    900] 	FE_OFN3597_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN3574_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_1_
[03/06 23:51:37    900] 	FE_OFN3572_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_1_
[03/06 23:51:37    900] 	FE_OFN3569_core_instance_mac_array_instance_q_temp_192_
[03/06 23:51:37    900] 	FE_OFN3509_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_48_
[03/06 23:51:37    900] 	FE_OFN3508_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_48_
[03/06 23:51:37    900] 	FE_OFN3477_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN3469_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_121_
[03/06 23:51:37    900] 	FE_OFN3466_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OFN3452_core_instance_mac_array_instance_q_temp_129_
[03/06 23:51:37    900] 	FE_OFN3391_core_instance_mac_array_instance_q_temp_817_
[03/06 23:51:37    900] 	FE_OFN338_n32688
[03/06 23:51:37    900] 	FE_OFN3373_n31848
[03/06 23:51:37    900] 	FE_OFN3337_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51_
[03/06 23:51:37    900] 	FE_OFN3336_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51_
[03/06 23:51:37    900] 	FE_OFN3270_core_instance_kmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN3269_core_instance_kmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN3203_core_instance_array_out_86_
[03/06 23:51:37    900] 	FE_OFN3201_core_instance_array_out_88_
[03/06 23:51:37    900] 	FE_OFN3116_core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	FE_OFN3115_core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	FE_OFN3008_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN2990_core_instance_array_out_81_
[03/06 23:51:37    900] 	FE_OFN2976_core_instance_mac_array_instance_q_temp_200_
[03/06 23:51:37    900] 	FE_OFN2974_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2973_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2947_core_instance_mac_array_instance_q_temp_208_
[03/06 23:51:37    900] 	FE_OFN2938_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_43_
[03/06 23:51:37    900] 	FE_OFN2934_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_48_
[03/06 23:51:37    900] 	FE_OFN2886_core_instance_array_out_0_
[03/06 23:51:37    900] 	FE_OFN2874_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN2867_core_instance_mac_array_instance_q_temp_1008_
[03/06 23:51:37    900] 	FE_OFN2865_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_3_
[03/06 23:51:37    900] 	FE_OFN2849_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_81_
[03/06 23:51:37    900] 	FE_OFN2830_core_instance_array_out_80_
[03/06 23:51:37    900] 	FE_OFN2811_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_88_
[03/06 23:51:37    900] 	FE_OFN2810_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_88_
[03/06 23:51:37    900] 	FE_OFN2783_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2772_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_56_
[03/06 23:51:37    900] 	FE_OFN2747_core_instance_mac_array_instance_q_temp_648_
[03/06 23:51:37    900] 	FE_OFN2739_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_16_
[03/06 23:51:37    900] 	FE_OFN2706_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_120_
[03/06 23:51:37    900] 	FE_OFN2704_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2695_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN2692_core_instance_mac_array_instance_q_temp_769_
[03/06 23:51:37    900] 	FE_OFN2677_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN2672_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_104_
[03/06 23:51:37    900] 	FE_OFN2636_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_40_
[03/06 23:51:37    900] 	FE_OFN2635_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_40_
[03/06 23:51:37    900] 	FE_OFN2629_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2620_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OFN2596_core_instance_mac_array_instance_q_temp_144_
[03/06 23:51:37    900] 	FE_OFN2594_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2593_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2588_core_instance_array_out_121_
[03/06 23:51:37    900] 	FE_OFN2583_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_127_
[03/06 23:51:37    900] 	FE_OFN2576_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_88_
[03/06 23:51:37    900] 	FE_OFN2570_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_120_
[03/06 23:51:37    900] 	FE_OFN2565_core_instance_mac_array_instance_q_temp_976_
[03/06 23:51:37    900] 	FE_OFN2545_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2544_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2524_core_instance_kmem_instance_N260
[03/06 23:51:37    900] 	FE_OFN2523_core_instance_kmem_instance_N260
[03/06 23:51:37    900] 	FE_OFN2520_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN2519_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN2512_core_instance_mac_array_instance_q_temp_688_
[03/06 23:51:37    900] 	FE_OFN2495_core_instance_mac_array_instance_q_temp_168_
[03/06 23:51:37    900] 	FE_OFN2479_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_112_
[03/06 23:51:37    900] 	FE_OFN2473_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_16_
[03/06 23:51:37    900] 	FE_OFN2472_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_16_
[03/06 23:51:37    900] 	FE_OFN2462_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_112_
[03/06 23:51:37    900] 	FE_OFN2461_core_instance_array_out_140_
[03/06 23:51:37    900] 	FE_OFN2457_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_56_
[03/06 23:51:37    900] 	FE_OFN2438_core_instance_mac_array_instance_q_temp_800_
[03/06 23:51:37    900] 	FE_OFN2437_core_instance_mac_array_instance_q_temp_800_
[03/06 23:51:37    900] 	FE_OFN2436_core_instance_mac_array_instance_q_temp_800_
[03/06 23:51:37    900] 	FE_OFN2429_core_instance_mac_array_instance_q_temp_143_
[03/06 23:51:37    900] 	FE_OFN2414_core_instance_array_out_20_
[03/06 23:51:37    900] 	FE_OFN2406_core_instance_array_out_120_
[03/06 23:51:37    900] 	FE_OFN2342_core_instance_kmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN2341_core_instance_kmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN2319_n14344
[03/06 23:51:37    900] 	FE_OFN2318_core_instance_mac_array_instance_q_temp_224_
[03/06 23:51:37    900] 	FE_OFN2316_core_instance_mac_array_instance_q_temp_224_
[03/06 23:51:37    900] 	FE_OFN2270_core_instance_mac_array_instance_q_temp_712_
[03/06 23:51:37    900] 	FE_OFN2252_core_instance_qmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN2251_core_instance_qmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN2241_core_instance_qmem_instance_N252
[03/06 23:51:37    900] 	FE_OFN2239_core_instance_qmem_instance_N252
[03/06 23:51:37    900] 	FE_OFN2209_core_instance_ofifo_inst_col_idx_1__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2208_core_instance_ofifo_inst_col_idx_1__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2196_core_instance_ofifo_inst_col_idx_5__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2195_core_instance_ofifo_inst_col_idx_5__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2194_core_instance_ofifo_inst_col_idx_1__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2193_core_instance_ofifo_inst_col_idx_1__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2192_core_instance_ofifo_inst_col_idx_5__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2191_core_instance_ofifo_inst_col_idx_5__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2190_core_instance_ofifo_inst_col_idx_2__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2189_core_instance_ofifo_inst_col_idx_2__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2187_core_instance_ofifo_inst_col_idx_5__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2186_core_instance_ofifo_inst_col_idx_5__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2180_core_instance_ofifo_inst_col_idx_5__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2179_core_instance_ofifo_inst_col_idx_5__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2164_core_instance_ofifo_inst_col_idx_1__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN2163_core_instance_ofifo_inst_col_idx_1__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN2153_core_instance_kmem_instance_N258
[03/06 23:51:37    900] 	FE_OFN2149_core_instance_kmem_instance_N258
[03/06 23:51:37    900] 	FE_OFN2131_core_instance_ofifo_inst_col_idx_1__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2130_core_instance_ofifo_inst_col_idx_1__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2123_core_instance_mac_array_instance_q_temp_152_
[03/06 23:51:37    900] 	FE_OFN2122_core_instance_mac_array_instance_q_temp_152_
[03/06 23:51:37    900] 	FE_OFN2113_core_instance_kmem_instance_N250
[03/06 23:51:37    900] 	FE_OFN2112_core_instance_kmem_instance_N250
[03/06 23:51:37    900] 	FE_OFN1927_core_instance_mac_array_instance_q_temp_216_
[03/06 23:51:37    900] 	FE_OFN1921_core_instance_mac_array_instance_q_temp_928_
[03/06 23:51:37    900] 	FE_OFN1856_core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN1847_core_instance_mac_array_instance_q_temp_960_
[03/06 23:51:37    900] 	FE_OFN1686_n8804
[03/06 23:51:37    900] 	FE_OFN1380_core_instance_mac_array_instance_q_temp_944_
[03/06 23:51:37    900] 	FE_OFN1184_n35206
[03/06 23:51:37    900] 	FE_OFN1183_n35212
[03/06 23:51:37    900] 	FE_OFN1182_core_instance_ofifo_inst_col_idx_7__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1179_core_instance_ofifo_inst_col_idx_0__fifo_instance_N162
[03/06 23:51:37    900] 	FE_OFN1178_core_instance_ofifo_inst_col_idx_4__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1177_core_instance_ofifo_inst_col_idx_4__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1176_core_instance_ofifo_inst_col_idx_7__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1175_core_instance_ofifo_inst_col_idx_7__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1174_core_instance_ofifo_inst_col_idx_2__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1173_core_instance_ofifo_inst_col_idx_0__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1172_core_instance_ofifo_inst_col_idx_1__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1171_core_instance_ofifo_inst_col_idx_4__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1170_n35200
[03/06 23:51:37    900] 	FE_OFN1168_core_instance_ofifo_inst_col_idx_4__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1167_core_instance_ofifo_inst_col_idx_5__fifo_instance_N160
[03/06 23:51:37    900] 	FE_OFN1166_n35215
[03/06 23:51:37    900] 	FE_OFN1164_n35214
[03/06 23:51:37    900] 	FE_OFN1163_n35201
[03/06 23:51:37    900] 	FE_OFN1162_core_instance_ofifo_inst_col_idx_1__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1161_core_instance_ofifo_inst_col_idx_7__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1158_core_instance_ofifo_inst_col_idx_4__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1157_core_instance_ofifo_inst_col_idx_2__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1156_core_instance_ofifo_inst_col_idx_4__fifo_instance_N159
[03/06 23:51:37    900] 	FE_OFN1155_core_instance_ofifo_inst_col_idx_0__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1153_core_instance_ofifo_inst_col_idx_2__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1152_core_instance_ofifo_inst_col_idx_7__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1151_core_instance_ofifo_inst_col_idx_4__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1150_core_instance_ofifo_inst_col_idx_0__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1149_n35213
[03/06 23:51:37    900] 	FE_OFN1148_core_instance_ofifo_inst_col_idx_7__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1145_core_instance_ofifo_inst_col_idx_5__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1144_core_instance_ofifo_inst_col_idx_2__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1143_core_instance_ofifo_inst_col_idx_5__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1142_core_instance_ofifo_inst_col_idx_7__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1141_core_instance_ofifo_inst_col_idx_6__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1140_core_instance_ofifo_inst_col_idx_5__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1135_core_instance_ofifo_inst_col_idx_7__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1133_core_instance_ofifo_inst_col_idx_2__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1132_n35195
[03/06 23:51:37    900] 	FE_OFN1131_core_instance_ofifo_inst_col_idx_0__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1129_n35202
[03/06 23:51:37    900] 	FE_OFN1128_core_instance_ofifo_inst_col_idx_6__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1127_core_instance_ofifo_inst_col_idx_0__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1126_core_instance_ofifo_inst_col_idx_1__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1125_core_instance_ofifo_inst_col_idx_7__fifo_instance_N158
[03/06 23:51:37    900] 	FE_OFN1124_core_instance_ofifo_inst_col_idx_6__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1123_core_instance_ofifo_inst_col_idx_6__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1122_core_instance_ofifo_inst_col_idx_4__fifo_instance_N162
[03/06 23:51:37    900] 	FE_OFN1121_n35209
[03/06 23:51:37    900] 	FE_OFN1120_core_instance_ofifo_inst_col_idx_6__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1118_n35203
[03/06 23:51:37    900] 	FE_OFN1117_core_instance_ofifo_inst_col_idx_0__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1116_core_instance_ofifo_inst_col_idx_4__fifo_instance_N161
[03/06 23:51:37    900] 	FE_OFN1115_core_instance_ofifo_inst_col_idx_0__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1114_core_instance_ofifo_inst_col_idx_4__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1113_core_instance_ofifo_inst_col_idx_6__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1111_core_instance_ofifo_inst_col_idx_4__fifo_instance_N158
[03/06 23:51:37    900] 	FE_OFN1110_n35194
[03/06 23:51:37    900] 	FE_OFN1107_core_instance_ofifo_inst_col_idx_6__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1103_core_instance_mac_array_instance_col_idx_7__mac_col_inst_N35
[03/06 23:51:37    900] 	FE_OFN1102_core_instance_mac_array_instance_col_idx_2__mac_col_inst_N35
[03/06 23:51:37    900] 	FE_OFN1101_n35233
[03/06 23:51:37    900] 	FE_OFN1087_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_75_
[03/06 23:51:37    900] 	FE_OFN1078_core_instance_mac_array_instance_q_temp_136_
[03/06 23:51:37    900] 	FE_OFN1058_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_67_
[03/06 23:51:37    900] 	FE_OFN1050_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_11_
[03/06 23:51:37    900] 	FE_OFN1047_core_instance_mac_array_instance_q_temp_784_
[03/06 23:51:37    900] 	FE_OFN1001_n24840
[03/06 23:51:37    900] 	FE_OCPN5418_n30269
[03/06 23:51:37    900] 	FE_OCPN5382_core_instance_array_out_4
[03/06 23:51:37    900] 	FE_OCPN5380_core_instance_array_out_104
[03/06 23:51:37    900] 	FE_OCPN5367_core_instance_array_out_5
[03/06 23:51:37    900] 	FE_OCPN5355_core_instance_array_out_87
[03/06 23:51:37    900] 	FE_OCPN5225_n35216
[03/06 23:51:37    900] 	FE_OCPN5222_n20611
[03/06 23:51:37    900] 	FE_OCPN5218_n29773
[03/06 23:51:37    900] 	FE_OCPN5210_n10208
[03/06 23:51:37    900] 	FE_OCPN5208_core_instance_array_out_122_
[03/06 23:51:37    900] 	FE_OCPN5203_n9972
[03/06 23:51:37    900] 	FE_OCPN5196_core_instance_array_out_102_
[03/06 23:51:37    900] 	FE_OCPN5171_n30360
[03/06 23:51:37    900] 	FE_OCPN5166_n29634
[03/06 23:51:37    900] 	FE_OCPN5158_n29405
[03/06 23:51:37    900] 	FE_OCPN5145_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_1_
[03/06 23:51:37    900] 	FE_OCPN5143_core_instance_array_out_124_
[03/06 23:51:37    900] 	FE_OCPN5142_core_instance_array_out_125_
[03/06 23:51:37    900] 	FE_OCPN5140_core_instance_array_out_106_
[03/06 23:51:37    900] 	FE_OCPN5127_FE_RN_1729_0
[03/06 23:51:37    900] 	FE_OCPN5126_FE_RN_1729_0
[03/06 23:51:37    900] 	FE_OCPN4994_reset
[03/06 23:51:37    900] 	FE_OCPN4992_FE_OFN451_reset
[03/06 23:51:37    900] 	FE_OCPN4943_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_85_
[03/06 23:51:37    900] 	FE_OCPN4925_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OCPN4918_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OCPN4907_n22041
[03/06 23:51:37    900] 	FE_OCPN4905_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_39_
[03/06 23:51:37    900] 	FE_OCPN4839_n9001
[03/06 23:51:37    900] 	FE_OCPN4798_core_instance_mac_array_instance_q_temp_128_
[03/06 23:51:37    900] 	FE_OCPN4796_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OCPN4781_core_instance_mac_array_instance_q_temp_935_
[03/06 23:51:37    900] 	FE_OCPN4759_n5327
[03/06 23:51:37    900] 	FE_OCPN4744_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_41_
[03/06 23:51:37    900] 	FE_OCPN4728_n22119
[03/06 23:51:37    900] 	FE_OCPN4723_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_126_
[03/06 23:51:37    900] 	FE_OCPN4713_n28249
[03/06 23:51:37    900] 	FE_OCPN4453_FE_RN_1715_0
[03/06 23:51:37    900] 	FE_OCPN4343_n9152
[03/06 23:51:37    900] 	FE_OCPN4323_n31848
[03/06 23:51:37    900] 	FE_OCPN4275_n28176
[03/06 23:51:37    900] 	FE_OCPN4274_FE_RN_1589_0
[03/06 23:51:37    900] 	FE_OCPN4263_n8223
[03/06 23:51:37    900] 	FE_OCPN4237_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_65_
[03/06 23:51:37    900] 	FE_OCPN4187_n29779
[03/06 23:51:37    900] 	FE_OCPN4186_n29781
[03/06 23:51:37    900] 	FE_OCPN4182_n29794
[03/06 23:51:37    900] 	FE_DBTN4_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_27_
[03/06 23:51:37    900] 	FE_DBTN0_n30447
[03/06 23:51:37    900] 
[03/06 23:51:37    900] 
[03/06 23:51:37    900] Resizing failure reasons
[03/06 23:51:37    900] ------------------------------------------------
[03/06 23:51:37    900] *info:  3886 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/06 23:51:37    900] 	reset
[03/06 23:51:37    900] 	net70941
[03/06 23:51:37    900] 	net70879
[03/06 23:51:37    900] 	n9982
[03/06 23:51:37    900] 	n9981
[03/06 23:51:37    900] 	n9980
[03/06 23:51:37    900] 	n9979
[03/06 23:51:37    900] 	n9978
[03/06 23:51:37    900] 	n9977
[03/06 23:51:37    900] 	n9976
[03/06 23:51:37    900] 	n9974
[03/06 23:51:37    900] 	n9973
[03/06 23:51:37    900] 	n9972
[03/06 23:51:37    900] 	n9971
[03/06 23:51:37    900] 	n9970
[03/06 23:51:37    900] 	n9969
[03/06 23:51:37    900] 	n9966
[03/06 23:51:37    900] 	n9963
[03/06 23:51:37    900] 	n9962
[03/06 23:51:37    900] 	n9961
[03/06 23:51:37    900] 	n9960
[03/06 23:51:37    900] 	n9959
[03/06 23:51:37    900] 	n9958
[03/06 23:51:37    900] 	n9953
[03/06 23:51:37    900] 	n9952
[03/06 23:51:37    900] 	n9951
[03/06 23:51:37    900] 	n9950
[03/06 23:51:37    900] 	n9945
[03/06 23:51:37    900] 	n9944
[03/06 23:51:37    900] 	n9940
[03/06 23:51:37    900] 	n9934
[03/06 23:51:37    900] 	n9931
[03/06 23:51:37    900] 	n9930
[03/06 23:51:37    900] 	n9929
[03/06 23:51:37    900] 	n9928
[03/06 23:51:37    900] 	n9927
[03/06 23:51:37    900] 	n9926
[03/06 23:51:37    900] 	n9924
[03/06 23:51:37    900] 	n9922
[03/06 23:51:37    900] 	n9918
[03/06 23:51:37    900] 	n9917
[03/06 23:51:37    900] 	n9894
[03/06 23:51:37    900] 	n9892
[03/06 23:51:37    900] 	n9891
[03/06 23:51:37    900] 	n9889
[03/06 23:51:37    900] 	n9887
[03/06 23:51:37    900] 	n9883
[03/06 23:51:37    900] 	n9882
[03/06 23:51:37    900] 	n9880
[03/06 23:51:37    900] 	n9877
[03/06 23:51:37    900] 	n9875
[03/06 23:51:37    900] 	n9874
[03/06 23:51:37    900] 	n9873
[03/06 23:51:37    900] 	n9817
[03/06 23:51:37    900] 	n9815
[03/06 23:51:37    900] 	n9806
[03/06 23:51:37    900] 	n9805
[03/06 23:51:37    900] 	n9803
[03/06 23:51:37    900] 	n9795
[03/06 23:51:37    900] 	n9783
[03/06 23:51:37    900] 	n9782
[03/06 23:51:37    900] 	n9781
[03/06 23:51:37    900] 	n9776
[03/06 23:51:37    900] 	n9773
[03/06 23:51:37    900] 	n9771
[03/06 23:51:37    900] 	n9770
[03/06 23:51:37    900] 	n9768
[03/06 23:51:37    900] 	n9765
[03/06 23:51:37    900] 	n9764
[03/06 23:51:37    900] 	n9763
[03/06 23:51:37    900] 	n9760
[03/06 23:51:37    900] 	n9757
[03/06 23:51:37    900] 	n9753
[03/06 23:51:37    900] 	n9748
[03/06 23:51:37    900] 	n9747
[03/06 23:51:37    900] 	n9746
[03/06 23:51:37    900] 	n9742
[03/06 23:51:37    900] 	n9702
[03/06 23:51:37    900] 	n9617
[03/06 23:51:37    900] 	n9554
[03/06 23:51:37    900] 	n9552
[03/06 23:51:37    900] 	n9549
[03/06 23:51:37    900] 	n9548
[03/06 23:51:37    900] 	n9547
[03/06 23:51:37    900] 	n9425
[03/06 23:51:37    900] 	n9411
[03/06 23:51:37    900] 	n9374
[03/06 23:51:37    900] 	n9331
[03/06 23:51:37    900] 	n9325
[03/06 23:51:37    900] 	n9254
[03/06 23:51:37    900] 	n9172
[03/06 23:51:37    900] 	n9171
[03/06 23:51:37    900] 	n9169
[03/06 23:51:37    900] 	n9165
[03/06 23:51:37    900] 	n9164
[03/06 23:51:37    900] 	n9163
[03/06 23:51:37    900] 	n9162
[03/06 23:51:37    900] 	n9160
[03/06 23:51:37    900] 	n9159
[03/06 23:51:37    900] 	n9152
[03/06 23:51:37    900] 	n9107
[03/06 23:51:37    900] 	n9090
[03/06 23:51:37    900] 	n9089
[03/06 23:51:37    900] 	n9088
[03/06 23:51:37    900] 	n9073
[03/06 23:51:37    900] 	n9072
[03/06 23:51:37    900] 	n9071
[03/06 23:51:37    900] 	n9048
[03/06 23:51:37    900] 	n9011
[03/06 23:51:37    900] 	n9010
[03/06 23:51:37    900] 	n9009
[03/06 23:51:37    900] 	n9003
[03/06 23:51:37    900] 	n9002
[03/06 23:51:37    900] 	n9001
[03/06 23:51:37    900] 	n8953
[03/06 23:51:37    900] 	n8952
[03/06 23:51:37    900] 	n8917
[03/06 23:51:37    900] 	n8913
[03/06 23:51:37    900] 	n8912
[03/06 23:51:37    900] 	n8910
[03/06 23:51:37    900] 	n8909
[03/06 23:51:37    900] 	n8813
[03/06 23:51:37    900] 	n8812
[03/06 23:51:37    900] 	n8811
[03/06 23:51:37    900] 	n8810
[03/06 23:51:37    900] 	n8809
[03/06 23:51:37    900] 	n8808
[03/06 23:51:37    900] 	n8804
[03/06 23:51:37    900] 	n8802
[03/06 23:51:37    900] 	n8800
[03/06 23:51:37    900] 	n8797
[03/06 23:51:37    900] 	n8781
[03/06 23:51:37    900] 	n8660
[03/06 23:51:37    900] 	n8645
[03/06 23:51:37    900] 	n8632
[03/06 23:51:37    900] 	n8631
[03/06 23:51:37    900] 	n8630
[03/06 23:51:37    900] 	n8629
[03/06 23:51:37    900] 	n8628
[03/06 23:51:37    900] 	n8504
[03/06 23:51:37    900] 	n8503
[03/06 23:51:37    900] 	n8408
[03/06 23:51:37    900] 	n8407
[03/06 23:51:37    900] 	n8406
[03/06 23:51:37    900] 	n8390
[03/06 23:51:37    900] 	n8345
[03/06 23:51:37    900] 	n8313
[03/06 23:51:37    900] 	n8303
[03/06 23:51:37    900] 	n8302
[03/06 23:51:37    900] 	n8301
[03/06 23:51:37    900] 	n8300
[03/06 23:51:37    900] 	n8299
[03/06 23:51:37    900] 	n8271
[03/06 23:51:37    900] 	n8258
[03/06 23:51:37    900] 	n8257
[03/06 23:51:37    900] 	n8223
[03/06 23:51:37    900] 	n8128
[03/06 23:51:37    900] 	n8127
[03/06 23:51:37    900] 	n8126
[03/06 23:51:37    900] 	n8108
[03/06 23:51:37    900] 	n8107
[03/06 23:51:37    900] 	n8106
[03/06 23:51:37    900] 	n8098
[03/06 23:51:37    900] 	n8089
[03/06 23:51:37    900] 	n8088
[03/06 23:51:37    900] 	n8087
[03/06 23:51:37    900] 	n8086
[03/06 23:51:37    900] 	n8022
[03/06 23:51:37    900] 	n8021
[03/06 23:51:37    900] 	n7989
[03/06 23:51:37    900] 	n7940
[03/06 23:51:37    900] 	n7806
[03/06 23:51:37    900] 	n7718
[03/06 23:51:37    900] 	n7706
[03/06 23:51:37    900] 	n7629
[03/06 23:51:37    900] 	n7464
[03/06 23:51:37    900] 	n7429
[03/06 23:51:37    900] 	n7256
[03/06 23:51:37    900] 	n7214
[03/06 23:51:37    900] 	n7213
[03/06 23:51:37    900] 	n7212
[03/06 23:51:37    900] 	n7102
[03/06 23:51:37    900] 	n7014
[03/06 23:51:37    900] 	n7013
[03/06 23:51:37    900] 	n7012
[03/06 23:51:37    900] 	n7011
[03/06 23:51:37    900] 	n7010
[03/06 23:51:37    900] 	n6969
[03/06 23:51:37    900] 	n6930
[03/06 23:51:37    900] 	n6906
[03/06 23:51:37    900] 	n6903
[03/06 23:51:37    900] 	n6853
[03/06 23:51:37    900] 	n6846
[03/06 23:51:37    900] 	n6845
[03/06 23:51:37    900] 	n6844
[03/06 23:51:37    900] 	n6777
[03/06 23:51:37    900] 	n6656
[03/06 23:51:37    900] 	n6655
[03/06 23:51:37    900] 	n6643
[03/06 23:51:37    900] 	n6630
[03/06 23:51:37    900] 	n6607
[03/06 23:51:37    900] 	n6582
[03/06 23:51:37    900] 	n6542
[03/06 23:51:37    900] 	n6541
[03/06 23:51:37    900] 	n6540
[03/06 23:51:37    900] 	n6539
[03/06 23:51:37    900] 	n6538
[03/06 23:51:37    900] 	n6537
[03/06 23:51:37    900] 	n6533
[03/06 23:51:37    900] 	n6424
[03/06 23:51:37    900] 	n6372
[03/06 23:51:37    900] 	n6318
[03/06 23:51:37    900] 	n6306
[03/06 23:51:37    900] 	n6305
[03/06 23:51:37    900] 	n6270
[03/06 23:51:37    900] 	n6100
[03/06 23:51:37    900] 	n6090
[03/06 23:51:37    900] 	n6076
[03/06 23:51:37    900] 	n6069
[03/06 23:51:37    900] 	n6067
[03/06 23:51:37    900] 	n6062
[03/06 23:51:37    900] 	n6004
[03/06 23:51:37    900] 	n6003
[03/06 23:51:37    900] 	n5923
[03/06 23:51:37    900] 	n5904
[03/06 23:51:37    900] 	n5903
[03/06 23:51:37    900] 	n5902
[03/06 23:51:37    900] 	n5885
[03/06 23:51:37    900] 	n5860
[03/06 23:51:37    900] 	n5841
[03/06 23:51:37    900] 	n5839
[03/06 23:51:37    900] 	n5823
[03/06 23:51:37    900] 	n5797
[03/06 23:51:37    900] 	n5795
[03/06 23:51:37    900] 	n5794
[03/06 23:51:37    900] 	n5793
[03/06 23:51:37    900] 	n5770
[03/06 23:51:37    900] 	n5725
[03/06 23:51:37    900] 	n5724
[03/06 23:51:37    900] 	n5723
[03/06 23:51:37    900] 	n5718
[03/06 23:51:37    900] 	n5629
[03/06 23:51:37    900] 	n5364
[03/06 23:51:37    900] 	n5350
[03/06 23:51:37    900] 	n5348
[03/06 23:51:37    900] 	n5347
[03/06 23:51:37    900] 	n5327
[03/06 23:51:37    900] 	n5318
[03/06 23:51:37    900] 	n5273
[03/06 23:51:37    900] 	n5272
[03/06 23:51:37    900] 	n5271
[03/06 23:51:37    900] 	n5215
[03/06 23:51:37    900] 	n5089
[03/06 23:51:37    900] 	n5088
[03/06 23:51:37    900] 	n4831
[03/06 23:51:37    900] 	n4708
[03/06 23:51:37    900] 	n4704
[03/06 23:51:37    900] 	n4703
[03/06 23:51:37    900] 	n4693
[03/06 23:51:37    900] 	n4690
[03/06 23:51:37    900] 	n35235
[03/06 23:51:37    900] 	n35233
[03/06 23:51:37    900] 	n35231
[03/06 23:51:37    900] 	n35230
[03/06 23:51:37    900] 	n35229
[03/06 23:51:37    900] 	n35228
[03/06 23:51:37    900] 	n35227
[03/06 23:51:37    900] 	n35225
[03/06 23:51:37    900] 	n35222
[03/06 23:51:37    900] 	n35221
[03/06 23:51:37    900] 	n35220
[03/06 23:51:37    900] 	n35219
[03/06 23:51:37    900] 	n35218
[03/06 23:51:37    900] 	n35217
[03/06 23:51:37    900] 	n35216
[03/06 23:51:37    900] 	n35215
[03/06 23:51:37    900] 	n35214
[03/06 23:51:37    900] 	n35213
[03/06 23:51:37    900] 	n35212
[03/06 23:51:37    900] 	n35211
[03/06 23:51:37    900] 	n35210
[03/06 23:51:37    900] 	n35209
[03/06 23:51:37    900] 	n35208
[03/06 23:51:37    900] 	n35207
[03/06 23:51:37    900] 	n35206
[03/06 23:51:37    900] 	n35203
[03/06 23:51:37    900] 	n35202
[03/06 23:51:37    900] 	n35201
[03/06 23:51:37    900] 	n35200
[03/06 23:51:37    900] 	n35199
[03/06 23:51:37    900] 	n35198
[03/06 23:51:37    900] 	n35197
[03/06 23:51:37    900] 	n35196
[03/06 23:51:37    900] 	n35195
[03/06 23:51:37    900] 	n35194
[03/06 23:51:37    900] 	n35187
[03/06 23:51:37    900] 	n35184
[03/06 23:51:37    900] 	n35159
[03/06 23:51:37    900] 	n35154
[03/06 23:51:37    900] 	n35145
[03/06 23:51:37    900] 	n33637
[03/06 23:51:37    900] 	n33054
[03/06 23:51:37    900] 	n33051
[03/06 23:51:37    900] 	n32689
[03/06 23:51:37    900] 	n32687
[03/06 23:51:37    900] 	n32686
[03/06 23:51:37    900] 	n32685
[03/06 23:51:37    900] 	n32680
[03/06 23:51:37    900] 	n32669
[03/06 23:51:37    900] 	n32660
[03/06 23:51:37    900] 	n32549
[03/06 23:51:37    900] 	n32542
[03/06 23:51:37    900] 	n32479
[03/06 23:51:37    900] 	n32471
[03/06 23:51:37    900] 	n32369
[03/06 23:51:37    900] 	n32368
[03/06 23:51:37    900] 	n32365
[03/06 23:51:37    900] 	n32361
[03/06 23:51:37    900] 	n31848
[03/06 23:51:37    900] 	n31115
[03/06 23:51:37    900] 	n31114
[03/06 23:51:37    900] 	n31006
[03/06 23:51:37    900] 	n31005
[03/06 23:51:37    900] 	n31002
[03/06 23:51:37    900] 	n31000
[03/06 23:51:37    900] 	n30998
[03/06 23:51:37    900] 	n30990
[03/06 23:51:37    900] 	n30989
[03/06 23:51:37    900] 	n30988
[03/06 23:51:37    900] 	n30986
[03/06 23:51:37    900] 	n30980
[03/06 23:51:37    900] 	n30975
[03/06 23:51:37    900] 	n30969
[03/06 23:51:37    900] 	n30958
[03/06 23:51:37    900] 	n30955
[03/06 23:51:37    900] 	n30952
[03/06 23:51:37    900] 	n30946
[03/06 23:51:37    900] 	n30944
[03/06 23:51:37    900] 	n30940
[03/06 23:51:37    900] 	n30937
[03/06 23:51:37    900] 	n30934
[03/06 23:51:37    900] 	n30933
[03/06 23:51:37    900] 	n30931
[03/06 23:51:37    900] 	n30930
[03/06 23:51:37    900] 	n30927
[03/06 23:51:37    900] 	n30919
[03/06 23:51:37    900] 	n30917
[03/06 23:51:37    900] 	n30915
[03/06 23:51:37    900] 	n30914
[03/06 23:51:37    900] 	n30913
[03/06 23:51:37    900] 	n30906
[03/06 23:51:37    900] 	n30905
[03/06 23:51:37    900] 	n30901
[03/06 23:51:37    900] 	n30899
[03/06 23:51:37    900] 	n30897
[03/06 23:51:37    900] 	n30892
[03/06 23:51:37    900] 	n30891
[03/06 23:51:37    900] 	n30888
[03/06 23:51:37    900] 	n30881
[03/06 23:51:37    900] 	n30879
[03/06 23:51:37    900] 	n30833
[03/06 23:51:37    900] 	n30832
[03/06 23:51:37    900] 	n30831
[03/06 23:51:37    900] 	n30823
[03/06 23:51:37    900] 	n30822
[03/06 23:51:37    900] 	n30814
[03/06 23:51:37    900] 	n30811
[03/06 23:51:37    900] 	n30803
[03/06 23:51:37    900] 	n30793
[03/06 23:51:37    900] 	n30589
[03/06 23:51:37    900] 	n30529
[03/06 23:51:37    900] 	n30528
[03/06 23:51:37    900] 	n30527
[03/06 23:51:37    900] 	n30526
[03/06 23:51:37    900] 	n30525
[03/06 23:51:37    900] 	n30524
[03/06 23:51:37    900] 	n30515
[03/06 23:51:37    900] 	n30513
[03/06 23:51:37    900] 	n30512
[03/06 23:51:37    900] 	n30511
[03/06 23:51:37    900] 	n30510
[03/06 23:51:37    900] 	n30508
[03/06 23:51:37    900] 	n30506
[03/06 23:51:37    900] 	n30504
[03/06 23:51:37    900] 	n30503
[03/06 23:51:37    900] 	n30501
[03/06 23:51:37    900] 	n30499
[03/06 23:51:37    900] 	n30498
[03/06 23:51:37    900] 	n30496
[03/06 23:51:37    900] 	n30494
[03/06 23:51:37    900] 	n30491
[03/06 23:51:37    900] 	n30486
[03/06 23:51:37    900] 	n30484
[03/06 23:51:37    900] 	n30481
[03/06 23:51:37    900] 	n30479
[03/06 23:51:37    900] 	n30477
[03/06 23:51:37    900] 	n30475
[03/06 23:51:37    900] 	n30474
[03/06 23:51:37    900] 	n30473
[03/06 23:51:37    900] 	n30472
[03/06 23:51:37    900] 	n30471
[03/06 23:51:37    900] 	n30470
[03/06 23:51:37    900] 	n30469
[03/06 23:51:37    900] 	n30468
[03/06 23:51:37    900] 	n30460
[03/06 23:51:37    900] 	n30458
[03/06 23:51:37    900] 	n30446
[03/06 23:51:37    900] 	n30445
[03/06 23:51:37    900] 	n30444
[03/06 23:51:37    900] 	n30443
[03/06 23:51:37    900] 	n30442
[03/06 23:51:37    900] 	n30441
[03/06 23:51:37    900] 	n30440
[03/06 23:51:37    900] 	n30439
[03/06 23:51:37    900] 	n30438
[03/06 23:51:37    900] 	n30437
[03/06 23:51:37    900] 	n30435
[03/06 23:51:37    900] 	n30434
[03/06 23:51:37    900] 	n30432
[03/06 23:51:37    900] 	n30430
[03/06 23:51:37    900] 	n30429
[03/06 23:51:37    900] 	n30428
[03/06 23:51:37    900] 	n30427
[03/06 23:51:37    900] 	n30426
[03/06 23:51:37    900] 	n30425
[03/06 23:51:37    900] 	n30385
[03/06 23:51:37    900] 	n30384
[03/06 23:51:37    900] 	n30383
[03/06 23:51:37    900] 	n30382
[03/06 23:51:37    900] 	n30381
[03/06 23:51:37    900] 	n30380
[03/06 23:51:37    900] 	n30379
[03/06 23:51:37    900] 	n30378
[03/06 23:51:37    900] 	n30376
[03/06 23:51:37    900] 	n30375
[03/06 23:51:37    900] 	n30373
[03/06 23:51:37    900] 	n30371
[03/06 23:51:37    900] 	n30369
[03/06 23:51:37    900] 	n30368
[03/06 23:51:37    900] 	n30367
[03/06 23:51:37    900] 	n30365
[03/06 23:51:37    900] 	n30363
[03/06 23:51:37    900] 	n30362
[03/06 23:51:37    900] 	n30361
[03/06 23:51:37    900] 	n30360
[03/06 23:51:37    900] 	n30359
[03/06 23:51:37    900] 	n30358
[03/06 23:51:37    900] 	n30356
[03/06 23:51:37    900] 	n30307
[03/06 23:51:37    900] 	n30306
[03/06 23:51:37    900] 	n30305
[03/06 23:51:37    900] 	n30298
[03/06 23:51:37    900] 	n30297
[03/06 23:51:37    900] 	n30296
[03/06 23:51:37    900] 	n30295
[03/06 23:51:37    900] 	n30294
[03/06 23:51:37    900] 	n30293
[03/06 23:51:37    900] 	n30291
[03/06 23:51:37    900] 	n30289
[03/06 23:51:37    900] 	n30288
[03/06 23:51:37    900] 	n30286
[03/06 23:51:37    900] 	n30284
[03/06 23:51:37    900] 	n30283
[03/06 23:51:37    900] 	n30281
[03/06 23:51:37    900] 	n30280
[03/06 23:51:37    900] 	n30278
[03/06 23:51:37    900] 	n30276
[03/06 23:51:37    900] 	n30275
[03/06 23:51:37    900] 	n30274
[03/06 23:51:37    900] 	n30273
[03/06 23:51:37    900] 	n30272
[03/06 23:51:37    900] 	n30271
[03/06 23:51:37    900] 	n30269
[03/06 23:51:37    900] 	n30245
[03/06 23:51:37    900] 	n30244
[03/06 23:51:37    900] 	n30243
[03/06 23:51:37    900] 	n30242
[03/06 23:51:37    900] 	n30241
[03/06 23:51:37    900] 	n30240
[03/06 23:51:37    900] 	n30153
[03/06 23:51:37    900] 	n30152
[03/06 23:51:37    900] 	n30151
[03/06 23:51:37    900] 	n30148
[03/06 23:51:37    900] 	n30089
[03/06 23:51:37    900] 	n30088
[03/06 23:51:37    900] 	n30087
[03/06 23:51:37    900] 	n30084
[03/06 23:51:37    900] 	n30068
[03/06 23:51:37    900] 	n30066
[03/06 23:51:37    900] 	n30065
[03/06 23:51:37    900] 	n30063
[03/06 23:51:37    900] 	n30061
[03/06 23:51:37    900] 	n30060
[03/06 23:51:37    900] 	n30058
[03/06 23:51:37    900] 	n30057
[03/06 23:51:37    900] 	n30055
[03/06 23:51:37    900] 	n30012
[03/06 23:51:37    900] 	n30011
[03/06 23:51:37    900] 	n30010
[03/06 23:51:37    900] 	n30009
[03/06 23:51:37    900] 	n30008
[03/06 23:51:37    900] 	n30007
[03/06 23:51:37    900] 	n29999
[03/06 23:51:37    900] 	n29998
[03/06 23:51:37    900] 	n29997
[03/06 23:51:37    900] 	n29985
[03/06 23:51:37    900] 	n29983
[03/06 23:51:37    900] 	n29979
[03/06 23:51:37    900] 	n29977
[03/06 23:51:37    900] 	n29976
[03/06 23:51:37    900] 	n29975
[03/06 23:51:37    900] 	n29974
[03/06 23:51:37    900] 	n29973
[03/06 23:51:37    900] 	n29972
[03/06 23:51:37    900] 	n29971
[03/06 23:51:37    900] 	n29942
[03/06 23:51:37    900] 	n29941
[03/06 23:51:37    900] 	n29940
[03/06 23:51:37    900] 	n29939
[03/06 23:51:37    900] 	n29937
[03/06 23:51:37    900] 	n29935
[03/06 23:51:37    900] 	n29933
[03/06 23:51:37    900] 	n29930
[03/06 23:51:37    900] 	n29928
[03/06 23:51:37    900] 	n29849
[03/06 23:51:37    900] 	n29848
[03/06 23:51:37    900] 	n29847
[03/06 23:51:37    900] 	n29846
[03/06 23:51:37    900] 	n29844
[03/06 23:51:37    900] 	n29843
[03/06 23:51:37    900] 	n29842
[03/06 23:51:37    900] 	n29841
[03/06 23:51:37    900] 	n29840
[03/06 23:51:37    900] 	n29839
[03/06 23:51:37    900] 	n29838
[03/06 23:51:37    900] 	n29837
[03/06 23:51:37    900] 	n29836
[03/06 23:51:37    900] 	n29835
[03/06 23:51:37    900] 	n29834
[03/06 23:51:37    900] 	n29833
[03/06 23:51:37    900] 	n29832
[03/06 23:51:37    900] 	n29831
[03/06 23:51:37    900] 	n29830
[03/06 23:51:37    900] 	n29829
[03/06 23:51:37    900] 	n29828
[03/06 23:51:37    900] 	n29827
[03/06 23:51:37    900] 	n29826
[03/06 23:51:37    900] 	n29825
[03/06 23:51:37    900] 	n29824
[03/06 23:51:37    900] 	n29823
[03/06 23:51:37    900] 	n29822
[03/06 23:51:37    900] 	n29821
[03/06 23:51:37    900] 	n29820
[03/06 23:51:37    900] 	n29819
[03/06 23:51:37    900] 	n29818
[03/06 23:51:37    900] 	n29817
[03/06 23:51:37    900] 	n29816
[03/06 23:51:37    900] 	n29815
[03/06 23:51:37    900] 	n29814
[03/06 23:51:37    900] 	n29813
[03/06 23:51:37    900] 	n29812
[03/06 23:51:37    900] 	n29811
[03/06 23:51:37    900] 	n29810
[03/06 23:51:37    900] 	n29809
[03/06 23:51:37    900] 	n29808
[03/06 23:51:37    900] 	n29807
[03/06 23:51:37    900] 	n29806
[03/06 23:51:37    900] 	n29805
[03/06 23:51:37    900] 	n29804
[03/06 23:51:37    900] 	n29803
[03/06 23:51:37    900] 	n29802
[03/06 23:51:37    900] 	n29801
[03/06 23:51:37    900] 	n29800
[03/06 23:51:37    900] 	n29799
[03/06 23:51:37    900] 	n29798
[03/06 23:51:37    900] 	n29797
[03/06 23:51:37    900] 	n29796
[03/06 23:51:37    900] 	n29795
[03/06 23:51:37    900] 	n29794
[03/06 23:51:37    900] 	n29793
[03/06 23:51:37    900] 	n29792
[03/06 23:51:37    900] 	n29791
[03/06 23:51:37    900] 	n29790
[03/06 23:51:37    900] 	n29789
[03/06 23:51:37    900] 	n29788
[03/06 23:51:37    900] 	n29787
[03/06 23:51:37    900] 	n29786
[03/06 23:51:37    900] 	n29785
[03/06 23:51:37    900] 	n29784
[03/06 23:51:37    900] 	n29783
[03/06 23:51:37    900] 	n29782
[03/06 23:51:37    900] 	n29781
[03/06 23:51:37    900] 	n29780
[03/06 23:51:37    900] 	n29779
[03/06 23:51:37    900] 	n29778
[03/06 23:51:37    900] 	n29777
[03/06 23:51:37    900] 	n29776
[03/06 23:51:37    900] 	n29775
[03/06 23:51:37    900] 	n29774
[03/06 23:51:37    900] 	n29773
[03/06 23:51:37    900] 	n29772
[03/06 23:51:37    900] 	n29771
[03/06 23:51:37    900] 	n29770
[03/06 23:51:37    900] 	n29769
[03/06 23:51:37    900] 	n29768
[03/06 23:51:37    900] 	n29767
[03/06 23:51:37    900] 	n29766
[03/06 23:51:37    900] 	n29765
[03/06 23:51:37    900] 	n29764
[03/06 23:51:37    900] 	n29763
[03/06 23:51:37    900] 	n29762
[03/06 23:51:37    900] 	n29761
[03/06 23:51:37    900] 	n29760
[03/06 23:51:37    900] 	n29759
[03/06 23:51:37    900] 	n29758
[03/06 23:51:37    900] 	n29757
[03/06 23:51:37    900] 	n29756
[03/06 23:51:37    900] 	n29755
[03/06 23:51:37    900] 	n29754
[03/06 23:51:37    900] 	n29753
[03/06 23:51:37    900] 	n29752
[03/06 23:51:37    900] 	n29751
[03/06 23:51:37    900] 	n29750
[03/06 23:51:37    900] 	n29749
[03/06 23:51:37    900] 	n29748
[03/06 23:51:37    900] 	n29747
[03/06 23:51:37    900] 	n29746
[03/06 23:51:37    900] 	n29745
[03/06 23:51:37    900] 	n29744
[03/06 23:51:37    900] 	n29743
[03/06 23:51:37    900] 	n29742
[03/06 23:51:37    900] 	n29741
[03/06 23:51:37    900] 	n29740
[03/06 23:51:37    900] 	n29739
[03/06 23:51:37    900] 	n29738
[03/06 23:51:37    900] 	n29737
[03/06 23:51:37    900] 	n29736
[03/06 23:51:37    900] 	n29734
[03/06 23:51:37    900] 	n29733
[03/06 23:51:37    900] 	n29732
[03/06 23:51:37    900] 	n29730
[03/06 23:51:37    900] 	n29729
[03/06 23:51:37    900] 	n29727
[03/06 23:51:37    900] 	n29726
[03/06 23:51:37    900] 	n29725
[03/06 23:51:37    900] 	n29724
[03/06 23:51:37    900] 	n29723
[03/06 23:51:37    900] 	n29722
[03/06 23:51:37    900] 	n29721
[03/06 23:51:37    900] 	n29720
[03/06 23:51:37    900] 	n29719
[03/06 23:51:37    900] 	n29718
[03/06 23:51:37    900] 	n29717
[03/06 23:51:37    900] 	n29716
[03/06 23:51:37    900] 	n29715
[03/06 23:51:37    900] 	n29714
[03/06 23:51:37    900] 	n29713
[03/06 23:51:37    900] 	n29712
[03/06 23:51:37    900] 	n29711
[03/06 23:51:37    900] 	n29710
[03/06 23:51:37    900] 	n29709
[03/06 23:51:37    900] 	n29708
[03/06 23:51:37    900] 	n29707
[03/06 23:51:37    900] 	n29706
[03/06 23:51:37    900] 	n29705
[03/06 23:51:37    900] 	n29704
[03/06 23:51:37    900] 	n29703
[03/06 23:51:37    900] 	n29702
[03/06 23:51:37    900] 	n29701
[03/06 23:51:37    900] 	n29700
[03/06 23:51:37    900] 	n29699
[03/06 23:51:37    900] 	n29698
[03/06 23:51:37    900] 	n29697
[03/06 23:51:37    900] 	n29696
[03/06 23:51:37    900] 	n29695
[03/06 23:51:37    900] 	n29694
[03/06 23:51:37    900] 	n29693
[03/06 23:51:37    900] 	n29692
[03/06 23:51:37    900] 	n29691
[03/06 23:51:37    900] 	n29690
[03/06 23:51:37    900] 	n29689
[03/06 23:51:37    900] 	n29688
[03/06 23:51:37    900] 	n29687
[03/06 23:51:37    900] 	n29686
[03/06 23:51:37    900] 	n29685
[03/06 23:51:37    900] 	n29684
[03/06 23:51:37    900] 	n29683
[03/06 23:51:37    900] 	n29682
[03/06 23:51:37    900] 	n29681
[03/06 23:51:37    900] 	n29680
[03/06 23:51:37    900] 	n29679
[03/06 23:51:37    900] 	n29678
[03/06 23:51:37    900] 	n29677
[03/06 23:51:37    900] 	n29676
[03/06 23:51:37    900] 	n29674
[03/06 23:51:37    900] 	n29663
[03/06 23:51:37    900] 	n29662
[03/06 23:51:37    900] 	n29660
[03/06 23:51:37    900] 	n29655
[03/06 23:51:37    900] 	n29652
[03/06 23:51:37    900] 	n29651
[03/06 23:51:37    900] 	n29650
[03/06 23:51:37    900] 	n29649
[03/06 23:51:37    900] 	n29648
[03/06 23:51:37    900] 	n29647
[03/06 23:51:37    900] 	n29645
[03/06 23:51:37    900] 	n29644
[03/06 23:51:37    900] 	n29639
[03/06 23:51:37    900] 	n29638
[03/06 23:51:37    900] 	n29637
[03/06 23:51:37    900] 	n29636
[03/06 23:51:37    900] 	n29635
[03/06 23:51:37    900] 	n29634
[03/06 23:51:37    900] 	n29633
[03/06 23:51:37    900] 	n29632
[03/06 23:51:37    900] 	n29631
[03/06 23:51:37    900] 	n29630
[03/06 23:51:37    900] 	n29629
[03/06 23:51:37    900] 	n29628
[03/06 23:51:37    900] 	n29627
[03/06 23:51:37    900] 	n29626
[03/06 23:51:37    900] 	n29625
[03/06 23:51:37    900] 	n29624
[03/06 23:51:37    900] 	n29623
[03/06 23:51:37    900] 	n29622
[03/06 23:51:37    900] 	n29621
[03/06 23:51:37    900] 	n29620
[03/06 23:51:37    900] 	n29619
[03/06 23:51:37    900] 	n29618
[03/06 23:51:37    900] 	n29617
[03/06 23:51:37    900] 	n29616
[03/06 23:51:37    900] 	n29615
[03/06 23:51:37    900] 	n29613
[03/06 23:51:37    900] 	n29612
[03/06 23:51:37    900] 	n29611
[03/06 23:51:37    900] 	n29610
[03/06 23:51:37    900] 	n29609
[03/06 23:51:37    900] 	n29608
[03/06 23:51:37    900] 	n29607
[03/06 23:51:37    900] 	n29606
[03/06 23:51:37    900] 	n29605
[03/06 23:51:37    900] 	n29604
[03/06 23:51:37    900] 	n29603
[03/06 23:51:37    900] 	n29602
[03/06 23:51:37    900] 	n29601
[03/06 23:51:37    900] 	n29600
[03/06 23:51:37    900] 	n29599
[03/06 23:51:37    900] 	n29598
[03/06 23:51:37    900] 	n29597
[03/06 23:51:37    900] 	n29596
[03/06 23:51:37    900] 	n29595
[03/06 23:51:37    900] 	n29594
[03/06 23:51:37    900] 	n29593
[03/06 23:51:37    900] 	n29592
[03/06 23:51:37    900] 	n29591
[03/06 23:51:37    900] 	n29590
[03/06 23:51:37    900] 	n29588
[03/06 23:51:37    900] 	n29587
[03/06 23:51:37    900] 	n29586
[03/06 23:51:37    900] 	n29585
[03/06 23:51:37    900] 	n29584
[03/06 23:51:37    900] 	n29583
[03/06 23:51:37    900] 	n29581
[03/06 23:51:37    900] 	n29580
[03/06 23:51:37    900] 	n29579
[03/06 23:51:37    900] 	n29578
[03/06 23:51:37    900] 	n29577
[03/06 23:51:37    900] 	n29575
[03/06 23:51:37    900] 	n29574
[03/06 23:51:37    900] 	n29573
[03/06 23:51:37    900] 	n29572
[03/06 23:51:37    900] 	n29571
[03/06 23:51:37    900] 	n29570
[03/06 23:51:37    900] 	n29569
[03/06 23:51:37    900] 	n29568
[03/06 23:51:37    900] 	n29567
[03/06 23:51:37    900] 	n29566
[03/06 23:51:37    900] 	n29565
[03/06 23:51:37    900] 	n29564
[03/06 23:51:37    900] 	n29561
[03/06 23:51:37    900] 	n29557
[03/06 23:51:37    900] 	n29556
[03/06 23:51:37    900] 	n29555
[03/06 23:51:37    900] 	n29553
[03/06 23:51:37    900] 	n29552
[03/06 23:51:37    900] 	n29550
[03/06 23:51:37    900] 	n29548
[03/06 23:51:37    900] 	n29546
[03/06 23:51:37    900] 	n29545
[03/06 23:51:37    900] 	n29543
[03/06 23:51:37    900] 	n29539
[03/06 23:51:37    900] 	n29538
[03/06 23:51:37    900] 	n29537
[03/06 23:51:37    900] 	n29534
[03/06 23:51:37    900] 	n29533
[03/06 23:51:37    900] 	n29532
[03/06 23:51:37    900] 	n29531
[03/06 23:51:37    900] 	n29528
[03/06 23:51:37    900] 	n29527
[03/06 23:51:37    900] 	n29526
[03/06 23:51:37    900] 	n29525
[03/06 23:51:37    900] 	n29524
[03/06 23:51:37    900] 	n29523
[03/06 23:51:37    900] 	n29522
[03/06 23:51:37    900] 	n29521
[03/06 23:51:37    900] 	n29519
[03/06 23:51:37    900] 	n29518
[03/06 23:51:37    900] 	n29517
[03/06 23:51:37    900] 	n29516
[03/06 23:51:37    900] 	n29515
[03/06 23:51:37    900] 	n29514
[03/06 23:51:37    900] 	n29513
[03/06 23:51:37    900] 	n29512
[03/06 23:51:37    900] 	n29510
[03/06 23:51:37    900] 	n29509
[03/06 23:51:37    900] 	n29508
[03/06 23:51:37    900] 	n29507
[03/06 23:51:37    900] 	n29505
[03/06 23:51:37    900] 	n29504
[03/06 23:51:37    900] 	n29503
[03/06 23:51:37    900] 	n29502
[03/06 23:51:37    900] 	n29501
[03/06 23:51:37    900] 	n29480
[03/06 23:51:37    900] 	n29478
[03/06 23:51:37    900] 	n29477
[03/06 23:51:37    900] 	n29474
[03/06 23:51:37    900] 	n29468
[03/06 23:51:37    900] 	n29457
[03/06 23:51:37    900] 	n29456
[03/06 23:51:37    900] 	n29452
[03/06 23:51:37    900] 	n29451
[03/06 23:51:37    900] 	n29450
[03/06 23:51:37    900] 	n29448
[03/06 23:51:37    900] 	n29446
[03/06 23:51:37    900] 	n29445
[03/06 23:51:37    900] 	n29444
[03/06 23:51:37    900] 	n29440
[03/06 23:51:37    900] 	n29439
[03/06 23:51:37    900] 	n29438
[03/06 23:51:37    900] 	n29437
[03/06 23:51:37    900] 	n29436
[03/06 23:51:37    900] 	n29435
[03/06 23:51:37    900] 	n29434
[03/06 23:51:37    900] 	n29432
[03/06 23:51:37    900] 	n29431
[03/06 23:51:37    900] 	n29430
[03/06 23:51:37    900] 	n29429
[03/06 23:51:37    900] 	n29428
[03/06 23:51:37    900] 	n29426
[03/06 23:51:37    900] 	n29425
[03/06 23:51:37    900] 	n29421
[03/06 23:51:37    900] 	n29420
[03/06 23:51:37    900] 	n29419
[03/06 23:51:37    900] 	n29417
[03/06 23:51:37    900] 	n29415
[03/06 23:51:37    900] 	n29414
[03/06 23:51:37    900] 	n29413
[03/06 23:51:37    900] 	n29412
[03/06 23:51:37    900] 	n29411
[03/06 23:51:37    900] 	n29410
[03/06 23:51:37    900] 	n29408
[03/06 23:51:37    900] 	n29407
[03/06 23:51:37    900] 	n29406
[03/06 23:51:37    900] 	n29405
[03/06 23:51:37    900] 	n29403
[03/06 23:51:37    900] 	n29402
[03/06 23:51:37    900] 	n29401
[03/06 23:51:37    900] 	n29400
[03/06 23:51:37    900] 	n29399
[03/06 23:51:37    900] 	n29396
[03/06 23:51:37    900] 	n29395
[03/06 23:51:37    900] 	n29394
[03/06 23:51:37    900] 	n29392
[03/06 23:51:37    900] 	n29390
[03/06 23:51:37    900] 	n29389
[03/06 23:51:37    900] 	n29388
[03/06 23:51:37    900] 	n29384
[03/06 23:51:37    900] 	n29382
[03/06 23:51:37    900] 	n29380
[03/06 23:51:37    900] 	n29379
[03/06 23:51:37    900] 	n29378
[03/06 23:51:37    900] 	n29375
[03/06 23:51:37    900] 	n29374
[03/06 23:51:37    900] 	n29373
[03/06 23:51:37    900] 	n29372
[03/06 23:51:37    900] 	n29371
[03/06 23:51:37    900] 	n29370
[03/06 23:51:37    900] 	n29369
[03/06 23:51:37    900] 	n29368
[03/06 23:51:37    900] 	n29366
[03/06 23:51:37    900] 	n29365
[03/06 23:51:37    900] 	n29364
[03/06 23:51:37    900] 	n29352
[03/06 23:51:37    900] 	n29346
[03/06 23:51:37    900] 	n29339
[03/06 23:51:37    900] 	n29331
[03/06 23:51:37    900] 	n29330
[03/06 23:51:37    900] 	n29329
[03/06 23:51:37    900] 	n29328
[03/06 23:51:37    900] 	n29327
[03/06 23:51:37    900] 	n29325
[03/06 23:51:37    900] 	n29318
[03/06 23:51:37    900] 	n29283
[03/06 23:51:37    900] 	n29275
[03/06 23:51:37    900] 	n29273
[03/06 23:51:37    900] 	n29271
[03/06 23:51:37    900] 	n29266
[03/06 23:51:37    900] 	n29265
[03/06 23:51:37    900] 	n29261
[03/06 23:51:37    900] 	n29260
[03/06 23:51:37    900] 	n29259
[03/06 23:51:37    900] 	n29258
[03/06 23:51:37    900] 	n29257
[03/06 23:51:37    900] 	n29256
[03/06 23:51:37    900] 	n29255
[03/06 23:51:37    900] 	n29253
[03/06 23:51:37    900] 	n29252
[03/06 23:51:37    900] 	n29239
[03/06 23:51:37    900] 	n29237
[03/06 23:51:37    900] 	n29229
[03/06 23:51:37    900] 	n29225
[03/06 23:51:37    900] 	n29210
[03/06 23:51:37    900] 	n29207
[03/06 23:51:37    900] 	n29196
[03/06 23:51:37    900] 	n29181
[03/06 23:51:37    900] 	n29176
[03/06 23:51:37    900] 	n29175
[03/06 23:51:37    900] 	n29173
[03/06 23:51:37    900] 	n29170
[03/06 23:51:37    900] 	n29169
[03/06 23:51:37    900] 	n29155
[03/06 23:51:37    900] 	n29151
[03/06 23:51:37    900] 	n29150
[03/06 23:51:37    900] 	n29148
[03/06 23:51:37    900] 	n29140
[03/06 23:51:37    900] 	n29139
[03/06 23:51:37    900] 	n29138
[03/06 23:51:37    900] 	n29137
[03/06 23:51:37    900] 	n29136
[03/06 23:51:37    900] 	n29135
[03/06 23:51:37    900] 	n29132
[03/06 23:51:37    900] 	n29131
[03/06 23:51:37    900] 	n29129
[03/06 23:51:37    900] 	n29125
[03/06 23:51:37    900] 	n29124
[03/06 23:51:37    900] 	n29122
[03/06 23:51:37    900] 	n29121
[03/06 23:51:37    900] 	n29120
[03/06 23:51:37    900] 	n29117
[03/06 23:51:37    900] 	n29114
[03/06 23:51:37    900] 	n29113
[03/06 23:51:37    900] 	n29112
[03/06 23:51:37    900] 	n29102
[03/06 23:51:37    900] 	n29095
[03/06 23:51:37    900] 	n29094
[03/06 23:51:37    900] 	n29047
[03/06 23:51:37    900] 	n29041
[03/06 23:51:37    900] 	n28948
[03/06 23:51:37    900] 	n28947
[03/06 23:51:37    900] 	n28946
[03/06 23:51:37    900] 	n28889
[03/06 23:51:37    900] 	n28882
[03/06 23:51:37    900] 	n28877
[03/06 23:51:37    900] 	n28839
[03/06 23:51:37    900] 	n28827
[03/06 23:51:37    900] 	n28808
[03/06 23:51:37    900] 	n28673
[03/06 23:51:37    900] 	n28364
[03/06 23:51:37    900] 	n28363
[03/06 23:51:37    900] 	n28362
[03/06 23:51:37    900] 	n28361
[03/06 23:51:37    900] 	n28360
[03/06 23:51:37    900] 	n28359
[03/06 23:51:37    900] 	n28358
[03/06 23:51:37    900] 	n28357
[03/06 23:51:37    900] 	n28343
[03/06 23:51:37    900] 	n28342
[03/06 23:51:37    900] 	n28341
[03/06 23:51:37    900] 	n28338
[03/06 23:51:37    900] 	n28335
[03/06 23:51:37    900] 	n28334
[03/06 23:51:37    900] 	n28333
[03/06 23:51:37    900] 	n28332
[03/06 23:51:37    900] 	n28331
[03/06 23:51:37    900] 	n28330
[03/06 23:51:37    900] 	n28329
[03/06 23:51:37    900] 	n28328
[03/06 23:51:37    900] 	n28316
[03/06 23:51:37    900] 	n28313
[03/06 23:51:37    900] 	n28312
[03/06 23:51:37    900] 	n28311
[03/06 23:51:37    900] 	n28310
[03/06 23:51:37    900] 	n28309
[03/06 23:51:37    900] 	n28308
[03/06 23:51:37    900] 	n28307
[03/06 23:51:37    900] 	n28306
[03/06 23:51:37    900] 	n28305
[03/06 23:51:37    900] 	n28303
[03/06 23:51:37    900] 	n28302
[03/06 23:51:37    900] 	n28292
[03/06 23:51:37    900] 	n28290
[03/06 23:51:37    900] 	n28289
[03/06 23:51:37    900] 	n28288
[03/06 23:51:37    900] 	n28287
[03/06 23:51:37    900] 	n28286
[03/06 23:51:37    900] 	n28285
[03/06 23:51:37    900] 	n28284
[03/06 23:51:37    900] 	n28283
[03/06 23:51:37    900] 	n28282
[03/06 23:51:37    900] 	n28281
[03/06 23:51:37    900] 	n28279
[03/06 23:51:37    900] 	n28278
[03/06 23:51:37    900] 	n28275
[03/06 23:51:37    900] 	n28249
[03/06 23:51:37    900] 	n28248
[03/06 23:51:37    900] 	n28246
[03/06 23:51:37    900] 	n28206
[03/06 23:51:37    900] 	n28205
[03/06 23:51:37    900] 	n28203
[03/06 23:51:37    900] 	n28202
[03/06 23:51:37    900] 	n28197
[03/06 23:51:37    900] 	n28196
[03/06 23:51:37    900] 	n28194
[03/06 23:51:37    900] 	n28193
[03/06 23:51:37    900] 	n28192
[03/06 23:51:37    900] 	n28189
[03/06 23:51:37    900] 	n28176
[03/06 23:51:37    900] 	n28175
[03/06 23:51:37    900] 	n28173
[03/06 23:51:37    900] 	n28155
[03/06 23:51:37    900] 	n28152
[03/06 23:51:37    900] 	n28149
[03/06 23:51:37    900] 	n28137
[03/06 23:51:37    900] 	n28134
[03/06 23:51:37    900] 	n28131
[03/06 23:51:37    900] 	n28073
[03/06 23:51:37    900] 	n28068
[03/06 23:51:37    900] 	n28036
[03/06 23:51:37    900] 	n28026
[03/06 23:51:37    900] 	n28019
[03/06 23:51:37    900] 	n28004
[03/06 23:51:37    900] 	n28001
[03/06 23:51:37    900] 	n27790
[03/06 23:51:37    900] 	n27785
[03/06 23:51:37    900] 	n27784
[03/06 23:51:37    900] 	n27783
[03/06 23:51:37    900] 	n27771
[03/06 23:51:37    900] 	n27748
[03/06 23:51:37    900] 	n27747
[03/06 23:51:37    900] 	n27744
[03/06 23:51:37    900] 	n27742
[03/06 23:51:37    900] 	n27734
[03/06 23:51:37    900] 	n27733
[03/06 23:51:37    900] 	n27731
[03/06 23:51:37    900] 	n27728
[03/06 23:51:37    900] 	n27726
[03/06 23:51:37    900] 	n27724
[03/06 23:51:37    900] 	n27717
[03/06 23:51:37    900] 	n27716
[03/06 23:51:37    900] 	n27715
[03/06 23:51:37    900] 	n27714
[03/06 23:51:37    900] 	n27710
[03/06 23:51:37    900] 	n27709
[03/06 23:51:37    900] 	n27708
[03/06 23:51:37    900] 	n27707
[03/06 23:51:37    900] 	n27706
[03/06 23:51:37    900] 	n27704
[03/06 23:51:37    900] 	n27703
[03/06 23:51:37    900] 	n27694
[03/06 23:51:37    900] 	n27692
[03/06 23:51:37    900] 	n27686
[03/06 23:51:37    900] 	n27685
[03/06 23:51:37    900] 	n27594
[03/06 23:51:37    900] 	n27587
[03/06 23:51:37    900] 	n27570
[03/06 23:51:37    900] 	n27561
[03/06 23:51:37    900] 	n27549
[03/06 23:51:37    900] 	n27545
[03/06 23:51:37    900] 	n27413
[03/06 23:51:37    900] 	n27407
[03/06 23:51:37    900] 	n27406
[03/06 23:51:37    900] 	n27398
[03/06 23:51:37    900] 	n27396
[03/06 23:51:37    900] 	n27394
[03/06 23:51:37    900] 	n27381
[03/06 23:51:37    900] 	n27379
[03/06 23:51:37    900] 	n27374
[03/06 23:51:37    900] 	n27373
[03/06 23:51:37    900] 	n27369
[03/06 23:51:37    900] 	n27367
[03/06 23:51:37    900] 	n27365
[03/06 23:51:37    900] 	n27355
[03/06 23:51:37    900] 	n27354
[03/06 23:51:37    900] 	n27352
[03/06 23:51:37    900] 	n27351
[03/06 23:51:37    900] 	n27350
[03/06 23:51:37    900] 	n27344
[03/06 23:51:37    900] 	n27335
[03/06 23:51:37    900] 	n27318
[03/06 23:51:37    900] 	n27317
[03/06 23:51:37    900] 	n27315
[03/06 23:51:37    900] 	n27312
[03/06 23:51:37    900] 	n27311
[03/06 23:51:37    900] 	n27305
[03/06 23:51:37    900] 	n27304
[03/06 23:51:37    900] 	n26718
[03/06 23:51:37    900] 	n26717
[03/06 23:51:37    900] 	n26716
[03/06 23:51:37    900] 	n26715
[03/06 23:51:37    900] 	n26714
[03/06 23:51:37    900] 	n26713
[03/06 23:51:37    900] 	n26712
[03/06 23:51:37    900] 	n26711
[03/06 23:51:37    900] 	n26710
[03/06 23:51:37    900] 	n26655
[03/06 23:51:37    900] 	n26654
[03/06 23:51:37    900] 	n26653
[03/06 23:51:37    900] 	n26651
[03/06 23:51:37    900] 	n26649
[03/06 23:51:37    900] 	n26648
[03/06 23:51:37    900] 	n26647
[03/06 23:51:37    900] 	n26540
[03/06 23:51:37    900] 	n26539
[03/06 23:51:37    900] 	n26538
[03/06 23:51:37    900] 	n26534
[03/06 23:51:37    900] 	n24841
[03/06 23:51:37    900] 	n24840
[03/06 23:51:37    900] 	n24838
[03/06 23:51:37    900] 	n24837
[03/06 23:51:37    900] 	n24836
[03/06 23:51:37    900] 	n24835
[03/06 23:51:37    900] 	n24831
[03/06 23:51:37    900] 	n24830
[03/06 23:51:37    900] 	n22322
[03/06 23:51:37    900] 	n22312
[03/06 23:51:37    900] 	n22255
[03/06 23:51:37    900] 	n22254
[03/06 23:51:37    900] 	n22252
[03/06 23:51:37    900] 	n22251
[03/06 23:51:37    900] 	n22250
[03/06 23:51:37    900] 	n22248
[03/06 23:51:37    900] 	n22247
[03/06 23:51:37    900] 	n22210
[03/06 23:51:37    900] 	n22209
[03/06 23:51:37    900] 	n22207
[03/06 23:51:37    900] 	n22206
[03/06 23:51:37    900] 	n22204
[03/06 23:51:37    900] 	n22202
[03/06 23:51:37    900] 	n22201
[03/06 23:51:37    900] 	n22200
[03/06 23:51:37    900] 	n22199
[03/06 23:51:37    900] 	n22198
[03/06 23:51:37    900] 	n22197
[03/06 23:51:37    900] 	n22185
[03/06 23:51:37    900] 	n22184
[03/06 23:51:37    900] 	n22183
[03/06 23:51:37    900] 	n22182
[03/06 23:51:37    900] 	n22181
[03/06 23:51:37    900] 	n22180
[03/06 23:51:37    900] 	n22179
[03/06 23:51:37    900] 	n22178
[03/06 23:51:37    900] 	n22177
[03/06 23:51:37    900] 	n22174
[03/06 23:51:37    900] 	n22166
[03/06 23:51:37    900] 	n22162
[03/06 23:51:37    900] 	n22161
[03/06 23:51:37    900] 	n22160
[03/06 23:51:37    900] 	n22159
[03/06 23:51:37    900] 	n22158
[03/06 23:51:37    900] 	n22157
[03/06 23:51:37    900] 	n22156
[03/06 23:51:37    900] 	n22155
[03/06 23:51:37    900] 	n22154
[03/06 23:51:37    900] 	n22153
[03/06 23:51:37    900] 	n22151
[03/06 23:51:37    900] 	n22150
[03/06 23:51:37    900] 	n22119
[03/06 23:51:37    900] 	n22118
[03/06 23:51:37    900] 	n22117
[03/06 23:51:37    900] 	n22116
[03/06 23:51:37    900] 	n22115
[03/06 23:51:37    900] 	n22114
[03/06 23:51:37    900] 	n22112
[03/06 23:51:37    900] 	n22111
[03/06 23:51:37    900] 	n22081
[03/06 23:51:37    900] 	n22080
[03/06 23:51:37    900] 	n22079
[03/06 23:51:37    900] 	n22078
[03/06 23:51:37    900] 	n22077
[03/06 23:51:37    900] 	n22076
[03/06 23:51:37    900] 	n22075
[03/06 23:51:37    900] 	n22074
[03/06 23:51:37    900] 	n22073
[03/06 23:51:37    900] 	n22062
[03/06 23:51:37    900] 	n22060
[03/06 23:51:37    900] 	n22059
[03/06 23:51:37    900] 	n22057
[03/06 23:51:37    900] 	n22056
[03/06 23:51:37    900] 	n22055
[03/06 23:51:37    900] 	n22054
[03/06 23:51:37    900] 	n22053
[03/06 23:51:37    900] 	n22052
[03/06 23:51:37    900] 	n22048
[03/06 23:51:37    900] 	n22047
[03/06 23:51:37    900] 	n22046
[03/06 23:51:37    900] 	n22045
[03/06 23:51:37    900] 	n22044
[03/06 23:51:37    900] 	n22043
[03/06 23:51:37    900] 	n22042
[03/06 23:51:37    900] 	n22041
[03/06 23:51:37    900] 	n22040
[03/06 23:51:37    900] 	n22039
[03/06 23:51:37    900] 	n22038
[03/06 23:51:37    900] 	n22037
[03/06 23:51:37    900] 	n22036
[03/06 23:51:37    900] 	n22035
[03/06 23:51:37    900] 	n22034
[03/06 23:51:37    900] 	n22033
[03/06 23:51:37    900] 	n22032
[03/06 23:51:37    900] 	n22031
[03/06 23:51:37    900] 	n22030
[03/06 23:51:37    900] 	n22029
[03/06 23:51:37    900] 	n22026
[03/06 23:51:37    900] 	n21990
[03/06 23:51:37    900] 	n21989
[03/06 23:51:37    900] 	n21970
[03/06 23:51:37    900] 	n21918
[03/06 23:51:37    900] 	n21843
[03/06 23:51:37    900] 	n20985
[03/06 23:51:37    900] 	n20981
[03/06 23:51:37    900] 	n20977
[03/06 23:51:37    900] 	n20939
[03/06 23:51:37    900] 	n20884
[03/06 23:51:37    900] 	n20882
[03/06 23:51:37    900] 	n20854
[03/06 23:51:37    900] 	n20805
[03/06 23:51:37    900] 	n20738
[03/06 23:51:37    900] 	n20737
[03/06 23:51:37    900] 	n20736
[03/06 23:51:37    900] 	n20735
[03/06 23:51:37    900] 	n20734
[03/06 23:51:37    900] 	n20733
[03/06 23:51:37    900] 	n20732
[03/06 23:51:37    900] 	n20731
[03/06 23:51:37    900] 	n20730
[03/06 23:51:37    900] 	n20729
[03/06 23:51:37    900] 	n20728
[03/06 23:51:37    900] 	n20727
[03/06 23:51:37    900] 	n20726
[03/06 23:51:37    900] 	n20725
[03/06 23:51:37    900] 	n20724
[03/06 23:51:37    900] 	n20723
[03/06 23:51:37    900] 	n20722
[03/06 23:51:37    900] 	n20721
[03/06 23:51:37    900] 	n20720
[03/06 23:51:37    900] 	n20719
[03/06 23:51:37    900] 	n20718
[03/06 23:51:37    900] 	n20717
[03/06 23:51:37    900] 	n20716
[03/06 23:51:37    900] 	n20715
[03/06 23:51:37    900] 	n20712
[03/06 23:51:37    900] 	n20711
[03/06 23:51:37    900] 	n20710
[03/06 23:51:37    900] 	n20709
[03/06 23:51:37    900] 	n20707
[03/06 23:51:37    900] 	n20706
[03/06 23:51:37    900] 	n20704
[03/06 23:51:37    900] 	n20697
[03/06 23:51:37    900] 	n20694
[03/06 23:51:37    900] 	n20693
[03/06 23:51:37    900] 	n20692
[03/06 23:51:37    900] 	n20691
[03/06 23:51:37    900] 	n20689
[03/06 23:51:37    900] 	n20688
[03/06 23:51:37    900] 	n20687
[03/06 23:51:37    900] 	n20685
[03/06 23:51:37    900] 	n20679
[03/06 23:51:37    900] 	n20677
[03/06 23:51:37    900] 	n20676
[03/06 23:51:37    900] 	n20675
[03/06 23:51:37    900] 	n20674
[03/06 23:51:37    900] 	n20673
[03/06 23:51:37    900] 	n20672
[03/06 23:51:37    900] 	n20671
[03/06 23:51:37    900] 	n20670
[03/06 23:51:37    900] 	n20669
[03/06 23:51:37    900] 	n20668
[03/06 23:51:37    900] 	n20667
[03/06 23:51:37    900] 	n20666
[03/06 23:51:37    900] 	n20665
[03/06 23:51:37    900] 	n20664
[03/06 23:51:37    900] 	n20663
[03/06 23:51:37    900] 	n20662
[03/06 23:51:37    900] 	n20661
[03/06 23:51:37    900] 	n20660
[03/06 23:51:37    900] 	n20659
[03/06 23:51:37    900] 	n20658
[03/06 23:51:37    900] 	n20656
[03/06 23:51:37    900] 	n20655
[03/06 23:51:37    900] 	n20654
[03/06 23:51:37    900] 	n20653
[03/06 23:51:37    900] 	n20652
[03/06 23:51:37    900] 	n20650
[03/06 23:51:37    900] 	n20649
[03/06 23:51:37    900] 	n20642
[03/06 23:51:37    900] 	n20641
[03/06 23:51:37    900] 	n20620
[03/06 23:51:37    900] 	n20615
[03/06 23:51:37    900] 	n20614
[03/06 23:51:37    900] 	n20613
[03/06 23:51:37    900] 	n20611
[03/06 23:51:37    900] 	n20605
[03/06 23:51:37    900] 	n20604
[03/06 23:51:37    900] 	n20603
[03/06 23:51:37    900] 	n20596
[03/06 23:51:37    900] 	n20594
[03/06 23:51:37    900] 	n20593
[03/06 23:51:37    900] 	n20591
[03/06 23:51:37    900] 	n20590
[03/06 23:51:37    900] 	n20586
[03/06 23:51:37    900] 	n20585
[03/06 23:51:37    900] 	n20584
[03/06 23:51:37    900] 	n20583
[03/06 23:51:37    900] 	n20582
[03/06 23:51:37    900] 	n20581
[03/06 23:51:37    900] 	n20579
[03/06 23:51:37    900] 	n20549
[03/06 23:51:37    900] 	n20541
[03/06 23:51:37    900] 	n20501
[03/06 23:51:37    900] 	n20492
[03/06 23:51:37    900] 	n20462
[03/06 23:51:37    900] 	n20428
[03/06 23:51:37    900] 	n20423
[03/06 23:51:37    900] 	n20415
[03/06 23:51:37    900] 	n20412
[03/06 23:51:37    900] 	n20385
[03/06 23:51:37    900] 	n20380
[03/06 23:51:37    900] 	n20351
[03/06 23:51:37    900] 	n20346
[03/06 23:51:37    900] 	n20336
[03/06 23:51:37    900] 	n20333
[03/06 23:51:37    900] 	n20123
[03/06 23:51:37    900] 	n20122
[03/06 23:51:37    900] 	n20121
[03/06 23:51:37    900] 	n20120
[03/06 23:51:37    900] 	n20119
[03/06 23:51:37    900] 	n20118
[03/06 23:51:37    900] 	n20112
[03/06 23:51:37    900] 	n20109
[03/06 23:51:37    900] 	n20107
[03/06 23:51:37    900] 	n20106
[03/06 23:51:37    900] 	n20094
[03/06 23:51:37    900] 	n20093
[03/06 23:51:37    900] 	n20092
[03/06 23:51:37    900] 	n20087
[03/06 23:51:37    900] 	n20073
[03/06 23:51:37    900] 	n20071
[03/06 23:51:37    900] 	n20054
[03/06 23:51:37    900] 	n20043
[03/06 23:51:37    900] 	n20011
[03/06 23:51:37    900] 	n19895
[03/06 23:51:37    900] 	n19879
[03/06 23:51:37    900] 	n19878
[03/06 23:51:37    900] 	n19737
[03/06 23:51:37    900] 	n19668
[03/06 23:51:37    900] 	n19558
[03/06 23:51:37    900] 	n19557
[03/06 23:51:37    900] 	n19556
[03/06 23:51:37    900] 	n19551
[03/06 23:51:37    900] 	n19550
[03/06 23:51:37    900] 	n19549
[03/06 23:51:37    900] 	n19548
[03/06 23:51:37    900] 	n19547
[03/06 23:51:37    900] 	n19546
[03/06 23:51:37    900] 	n19545
[03/06 23:51:37    900] 	n19544
[03/06 23:51:37    900] 	n19543
[03/06 23:51:37    900] 	n19542
[03/06 23:51:37    900] 	n19541
[03/06 23:51:37    900] 	n19540
[03/06 23:51:37    900] 	n19539
[03/06 23:51:37    900] 	n19538
[03/06 23:51:37    900] 	n19537
[03/06 23:51:37    900] 	n19536
[03/06 23:51:37    900] 	n19535
[03/06 23:51:37    900] 	n19534
[03/06 23:51:37    900] 	n19533
[03/06 23:51:37    900] 	n19531
[03/06 23:51:37    900] 	n19530
[03/06 23:51:37    900] 	n19528
[03/06 23:51:37    900] 	n19527
[03/06 23:51:37    900] 	n19525
[03/06 23:51:37    900] 	n19524
[03/06 23:51:37    900] 	n19523
[03/06 23:51:37    900] 	n19521
[03/06 23:51:37    900] 	n19519
[03/06 23:51:37    900] 	n19518
[03/06 23:51:37    900] 	n19517
[03/06 23:51:37    900] 	n19516
[03/06 23:51:37    900] 	n19515
[03/06 23:51:37    900] 	n19513
[03/06 23:51:37    900] 	n19512
[03/06 23:51:37    900] 	n19510
[03/06 23:51:37    900] 	n19509
[03/06 23:51:37    900] 	n19508
[03/06 23:51:37    900] 	n19506
[03/06 23:51:37    900] 	n19504
[03/06 23:51:37    900] 	n19503
[03/06 23:51:37    900] 	n19501
[03/06 23:51:37    900] 	n19500
[03/06 23:51:37    900] 	n19498
[03/06 23:51:37    900] 	n19497
[03/06 23:51:37    900] 	n19494
[03/06 23:51:37    900] 	n19490
[03/06 23:51:37    900] 	n19489
[03/06 23:51:37    900] 	n19488
[03/06 23:51:37    900] 	n19487
[03/06 23:51:37    900] 	n19485
[03/06 23:51:37    900] 	n19484
[03/06 23:51:37    900] 	n19480
[03/06 23:51:37    900] 	n19479
[03/06 23:51:37    900] 	n19478
[03/06 23:51:37    900] 	n19477
[03/06 23:51:37    900] 	n19476
[03/06 23:51:37    900] 	n19475
[03/06 23:51:37    900] 	n19474
[03/06 23:51:37    900] 	n19473
[03/06 23:51:37    900] 	n19472
[03/06 23:51:37    900] 	n19471
[03/06 23:51:37    900] 	n19470
[03/06 23:51:37    900] 	n19465
[03/06 23:51:37    900] 	n19464
[03/06 23:51:37    900] 	n19463
[03/06 23:51:37    900] 	n19462
[03/06 23:51:37    900] 	n19461
[03/06 23:51:37    900] 	n19456
[03/06 23:51:37    900] 	n19455
[03/06 23:51:37    900] 	n19452
[03/06 23:51:37    900] 	n19450
[03/06 23:51:37    900] 	n19449
[03/06 23:51:37    900] 	n19447
[03/06 23:51:37    900] 	n19446
[03/06 23:51:37    900] 	n19442
[03/06 23:51:37    900] 	n19440
[03/06 23:51:37    900] 	n19439
[03/06 23:51:37    900] 	n19438
[03/06 23:51:37    900] 	n19437
[03/06 23:51:37    900] 	n19433
[03/06 23:51:37    900] 	n19432
[03/06 23:51:37    900] 	n19431
[03/06 23:51:37    900] 	n19430
[03/06 23:51:37    900] 	n19429
[03/06 23:51:37    900] 	n19428
[03/06 23:51:37    900] 	n19425
[03/06 23:51:37    900] 	n19423
[03/06 23:51:37    900] 	n19421
[03/06 23:51:37    900] 	n19419
[03/06 23:51:37    900] 	n19411
[03/06 23:51:37    900] 	n19403
[03/06 23:51:37    900] 	n19401
[03/06 23:51:37    900] 	n19399
[03/06 23:51:37    900] 	n19398
[03/06 23:51:37    900] 	n19393
[03/06 23:51:37    900] 	n19392
[03/06 23:51:37    900] 	n19387
[03/06 23:51:37    900] 	n19384
[03/06 23:51:37    900] 	n19357
[03/06 23:51:37    900] 	n19356
[03/06 23:51:37    900] 	n19355
[03/06 23:51:37    900] 	n19353
[03/06 23:51:37    900] 	n19348
[03/06 23:51:37    900] 	n19347
[03/06 23:51:37    900] 	n19346
[03/06 23:51:37    900] 	n19343
[03/06 23:51:37    900] 	n19341
[03/06 23:51:37    900] 	n19339
[03/06 23:51:37    900] 	n19326
[03/06 23:51:37    900] 	n19324
[03/06 23:51:37    900] 	n19322
[03/06 23:51:37    900] 	n19319
[03/06 23:51:37    900] 	n19318
[03/06 23:51:37    900] 	n19317
[03/06 23:51:37    900] 	n19315
[03/06 23:51:37    900] 	n19298
[03/06 23:51:37    900] 	n19297
[03/06 23:51:37    900] 	n19295
[03/06 23:51:37    900] 	n19291
[03/06 23:51:37    900] 	n19290
[03/06 23:51:37    900] 	n19287
[03/06 23:51:37    900] 	n19282
[03/06 23:51:37    900] 	n19281
[03/06 23:51:37    900] 	n19279
[03/06 23:51:37    900] 	n19274
[03/06 23:51:37    900] 	n19268
[03/06 23:51:37    900] 	n19252
[03/06 23:51:37    900] 	n19251
[03/06 23:51:37    900] 	n19250
[03/06 23:51:37    900] 	n19248
[03/06 23:51:37    900] 	n19245
[03/06 23:51:37    900] 	n19241
[03/06 23:51:37    900] 	n19240
[03/06 23:51:37    900] 	n19239
[03/06 23:51:37    900] 	n19230
[03/06 23:51:37    900] 	n19229
[03/06 23:51:37    900] 	n19228
[03/06 23:51:37    900] 	n19221
[03/06 23:51:37    900] 	n19216
[03/06 23:51:37    900] 	n19215
[03/06 23:51:37    900] 	n19207
[03/06 23:51:37    900] 	n19188
[03/06 23:51:37    900] 	n19181
[03/06 23:51:37    900] 	n19163
[03/06 23:51:37    900] 	n19151
[03/06 23:51:37    900] 	n19139
[03/06 23:51:37    900] 	n19137
[03/06 23:51:37    900] 	n19136
[03/06 23:51:37    900] 	n19135
[03/06 23:51:37    900] 	n19117
[03/06 23:51:37    900] 	n19116
[03/06 23:51:37    900] 	n19108
[03/06 23:51:37    900] 	n19101
[03/06 23:51:37    900] 	n19100
[03/06 23:51:37    900] 	n19099
[03/06 23:51:37    900] 	n19098
[03/06 23:51:37    900] 	n19086
[03/06 23:51:37    900] 	n19084
[03/06 23:51:37    900] 	n19081
[03/06 23:51:37    900] 	n19078
[03/06 23:51:37    900] 	n19077
[03/06 23:51:37    900] 	n19076
[03/06 23:51:37    900] 	n19075
[03/06 23:51:37    900] 	n19034
[03/06 23:51:37    900] 	n19033
[03/06 23:51:37    900] 	n19031
[03/06 23:51:37    900] 	n19030
[03/06 23:51:37    900] 	n19027
[03/06 23:51:37    900] 	n19024
[03/06 23:51:37    900] 	n19022
[03/06 23:51:37    900] 	n19021
[03/06 23:51:37    900] 	n18934
[03/06 23:51:37    900] 	n18933
[03/06 23:51:37    900] 	n18932
[03/06 23:51:37    900] 	n18928
[03/06 23:51:37    900] 	n18920
[03/06 23:51:37    900] 	n18919
[03/06 23:51:37    900] 	n18918
[03/06 23:51:37    900] 	n18886
[03/06 23:51:37    900] 	n18854
[03/06 23:51:37    900] 	n18852
[03/06 23:51:37    900] 	n18842
[03/06 23:51:37    900] 	n18828
[03/06 23:51:37    900] 	n18827
[03/06 23:51:37    900] 	n18826
[03/06 23:51:37    900] 	n18825
[03/06 23:51:37    900] 	n18805
[03/06 23:51:37    900] 	n18800
[03/06 23:51:37    900] 	n18798
[03/06 23:51:37    900] 	n18797
[03/06 23:51:37    900] 	n18794
[03/06 23:51:37    900] 	n18713
[03/06 23:51:37    900] 	n16965
[03/06 23:51:37    900] 	n16852
[03/06 23:51:37    900] 	n16851
[03/06 23:51:37    900] 	n16850
[03/06 23:51:37    900] 	n16847
[03/06 23:51:37    900] 	n16846
[03/06 23:51:37    900] 	n16789
[03/06 23:51:37    900] 	n16667
[03/06 23:51:37    900] 	n16663
[03/06 23:51:37    900] 	n16662
[03/06 23:51:37    900] 	n16233
[03/06 23:51:37    900] 	n14436
[03/06 23:51:37    900] 	n14435
[03/06 23:51:37    900] 	n14434
[03/06 23:51:37    900] 	n14433
[03/06 23:51:37    900] 	n14432
[03/06 23:51:37    900] 	n14431
[03/06 23:51:37    900] 	n14430
[03/06 23:51:37    900] 	n14429
[03/06 23:51:37    900] 	n14428
[03/06 23:51:37    900] 	n14427
[03/06 23:51:37    900] 	n14426
[03/06 23:51:37    900] 	n14424
[03/06 23:51:37    900] 	n14423
[03/06 23:51:37    900] 	n14412
[03/06 23:51:37    900] 	n14411
[03/06 23:51:37    900] 	n14410
[03/06 23:51:37    900] 	n14409
[03/06 23:51:37    900] 	n14408
[03/06 23:51:37    900] 	n14407
[03/06 23:51:37    900] 	n14406
[03/06 23:51:37    900] 	n14405
[03/06 23:51:37    900] 	n14404
[03/06 23:51:37    900] 	n14403
[03/06 23:51:37    900] 	n14402
[03/06 23:51:37    900] 	n14401
[03/06 23:51:37    900] 	n14400
[03/06 23:51:37    900] 	n14399
[03/06 23:51:37    900] 	n14398
[03/06 23:51:37    900] 	n14397
[03/06 23:51:37    900] 	n14396
[03/06 23:51:37    900] 	n14395
[03/06 23:51:37    900] 	n14394
[03/06 23:51:37    900] 	n14393
[03/06 23:51:37    900] 	n14392
[03/06 23:51:37    900] 	n14391
[03/06 23:51:37    900] 	n14390
[03/06 23:51:37    900] 	n14388
[03/06 23:51:37    900] 	n14387
[03/06 23:51:37    900] 	n14385
[03/06 23:51:37    900] 	n14383
[03/06 23:51:37    900] 	n14379
[03/06 23:51:37    900] 	n14377
[03/06 23:51:37    900] 	n14376
[03/06 23:51:37    900] 	n14374
[03/06 23:51:37    900] 	n14372
[03/06 23:51:37    900] 	n14371
[03/06 23:51:37    900] 	n14370
[03/06 23:51:37    900] 	n14369
[03/06 23:51:37    900] 	n14368
[03/06 23:51:37    900] 	n14367
[03/06 23:51:37    900] 	n14366
[03/06 23:51:37    900] 	n14365
[03/06 23:51:37    900] 	n14362
[03/06 23:51:37    900] 	n14361
[03/06 23:51:37    900] 	n14359
[03/06 23:51:37    900] 	n14358
[03/06 23:51:37    900] 	n14355
[03/06 23:51:37    900] 	n14353
[03/06 23:51:37    900] 	n14352
[03/06 23:51:37    900] 	n14351
[03/06 23:51:37    900] 	n14350
[03/06 23:51:37    900] 	n14349
[03/06 23:51:37    900] 	n14348
[03/06 23:51:37    900] 	n14347
[03/06 23:51:37    900] 	n14346
[03/06 23:51:37    900] 	n14345
[03/06 23:51:37    900] 	n14344
[03/06 23:51:37    900] 	n14343
[03/06 23:51:37    900] 	n14342
[03/06 23:51:37    900] 	n14341
[03/06 23:51:37    900] 	n14340
[03/06 23:51:37    900] 	n14338
[03/06 23:51:37    900] 	n14337
[03/06 23:51:37    900] 	n14335
[03/06 23:51:37    900] 	n14334
[03/06 23:51:37    900] 	n14332
[03/06 23:51:37    900] 	n14329
[03/06 23:51:37    900] 	n14328
[03/06 23:51:37    900] 	n14319
[03/06 23:51:37    900] 	n14316
[03/06 23:51:37    900] 	n14309
[03/06 23:51:37    900] 	n14304
[03/06 23:51:37    900] 	n14303
[03/06 23:51:37    900] 	n14294
[03/06 23:51:37    900] 	n14291
[03/06 23:51:37    900] 	n14286
[03/06 23:51:37    900] 	n14284
[03/06 23:51:37    900] 	n14277
[03/06 23:51:37    900] 	n14276
[03/06 23:51:37    900] 	n14275
[03/06 23:51:37    900] 	n14273
[03/06 23:51:37    900] 	n14267
[03/06 23:51:37    900] 	n14266
[03/06 23:51:37    900] 	n14264
[03/06 23:51:37    900] 	n14263
[03/06 23:51:37    900] 	n14256
[03/06 23:51:37    900] 	n14255
[03/06 23:51:37    900] 	n14254
[03/06 23:51:37    900] 	n14252
[03/06 23:51:37    900] 	n14247
[03/06 23:51:37    900] 	n14246
[03/06 23:51:37    900] 	n14245
[03/06 23:51:37    900] 	n14244
[03/06 23:51:37    900] 	n14241
[03/06 23:51:37    900] 	n14238
[03/06 23:51:37    900] 	n14237
[03/06 23:51:37    900] 	n14234
[03/06 23:51:37    900] 	n14233
[03/06 23:51:37    900] 	n14232
[03/06 23:51:37    900] 	n14227
[03/06 23:51:37    900] 	n14224
[03/06 23:51:37    900] 	n14223
[03/06 23:51:37    900] 	n14222
[03/06 23:51:37    900] 	n14213
[03/06 23:51:37    900] 	n14212
[03/06 23:51:37    900] 	n14211
[03/06 23:51:37    900] 	n14210
[03/06 23:51:37    900] 	n14205
[03/06 23:51:37    900] 	n14203
[03/06 23:51:37    900] 	n14202
[03/06 23:51:37    900] 	n14200
[03/06 23:51:37    900] 	n14199
[03/06 23:51:37    900] 	n14194
[03/06 23:51:37    900] 	n14192
[03/06 23:51:37    900] 	n14189
[03/06 23:51:37    900] 	n14187
[03/06 23:51:37    900] 	n14185
[03/06 23:51:37    900] 	n14184
[03/06 23:51:37    900] 	n14181
[03/06 23:51:37    900] 	n14180
[03/06 23:51:37    900] 	n14179
[03/06 23:51:37    900] 	n14178
[03/06 23:51:37    900] 	n14177
[03/06 23:51:37    900] 	n14176
[03/06 23:51:37    900] 	n14175
[03/06 23:51:37    900] 	n14174
[03/06 23:51:37    900] 	n14172
[03/06 23:51:37    900] 	n14169
[03/06 23:51:37    900] 	n14167
[03/06 23:51:37    900] 	n14163
[03/06 23:51:37    900] 	n14161
[03/06 23:51:37    900] 	n14160
[03/06 23:51:37    900] 	n14159
[03/06 23:51:37    900] 	n14152
[03/06 23:51:37    900] 	n14151
[03/06 23:51:37    900] 	n14149
[03/06 23:51:37    900] 	n14145
[03/06 23:51:37    900] 	n14142
[03/06 23:51:37    900] 	n14136
[03/06 23:51:37    900] 	n14134
[03/06 23:51:37    900] 	n14131
[03/06 23:51:37    900] 	n14128
[03/06 23:51:37    900] 	n14126
[03/06 23:51:37    900] 	n14125
[03/06 23:51:37    900] 	n14124
[03/06 23:51:37    900] 	n14119
[03/06 23:51:37    900] 	n14114
[03/06 23:51:37    900] 	n14107
[03/06 23:51:37    900] 	n14103
[03/06 23:51:37    900] 	n14095
[03/06 23:51:37    900] 	n14094
[03/06 23:51:37    900] 	n14087
[03/06 23:51:37    900] 	n14076
[03/06 23:51:37    900] 	n14056
[03/06 23:51:37    900] 	n14055
[03/06 23:51:37    900] 	n14054
[03/06 23:51:37    900] 	n14052
[03/06 23:51:37    900] 	n14049
[03/06 23:51:37    900] 	n14043
[03/06 23:51:37    900] 	n14040
[03/06 23:51:37    900] 	n14033
[03/06 23:51:37    900] 	n14032
[03/06 23:51:37    900] 	n14031
[03/06 23:51:37    900] 	n14013
[03/06 23:51:37    900] 	n14007
[03/06 23:51:37    900] 	n14005
[03/06 23:51:37    900] 	n13991
[03/06 23:51:37    900] 	n13971
[03/06 23:51:37    900] 	n13966
[03/06 23:51:37    900] 	n13957
[03/06 23:51:37    900] 	n13923
[03/06 23:51:37    900] 	n13908
[03/06 23:51:37    900] 	n13906
[03/06 23:51:37    900] 	n13902
[03/06 23:51:37    900] 	n13900
[03/06 23:51:37    900] 	n13899
[03/06 23:51:37    900] 	n13898
[03/06 23:51:37    900] 	n13897
[03/06 23:51:37    900] 	n13894
[03/06 23:51:37    900] 	n13893
[03/06 23:51:37    900] 	n13886
[03/06 23:51:37    900] 	n13875
[03/06 23:51:37    900] 	n13848
[03/06 23:51:37    900] 	n13837
[03/06 23:51:37    900] 	n13835
[03/06 23:51:37    900] 	n13803
[03/06 23:51:37    900] 	n13797
[03/06 23:51:37    900] 	n13796
[03/06 23:51:37    900] 	n13795
[03/06 23:51:37    900] 	n13771
[03/06 23:51:37    900] 	n13770
[03/06 23:51:37    900] 	n13769
[03/06 23:51:37    900] 	n13767
[03/06 23:51:37    900] 	n13766
[03/06 23:51:37    900] 	n13755
[03/06 23:51:37    900] 	n13703
[03/06 23:51:37    900] 	n13686
[03/06 23:51:37    900] 	n13684
[03/06 23:51:37    900] 	n13675
[03/06 23:51:37    900] 	n13603
[03/06 23:51:37    900] 	n13602
[03/06 23:51:37    900] 	n13601
[03/06 23:51:37    900] 	n13600
[03/06 23:51:37    900] 	n13588
[03/06 23:51:37    900] 	n13587
[03/06 23:51:37    900] 	n13576
[03/06 23:51:37    900] 	n13575
[03/06 23:51:37    900] 	n13542
[03/06 23:51:37    900] 	n13539
[03/06 23:51:37    900] 	n13538
[03/06 23:51:37    900] 	n13533
[03/06 23:51:37    900] 	n13530
[03/06 23:51:37    900] 	n13528
[03/06 23:51:37    900] 	n13527
[03/06 23:51:37    900] 	n13523
[03/06 23:51:37    900] 	n13522
[03/06 23:51:37    900] 	n13521
[03/06 23:51:37    900] 	n13520
[03/06 23:51:37    900] 	n13519
[03/06 23:51:37    900] 	n13518
[03/06 23:51:37    900] 	n13516
[03/06 23:51:37    900] 	n13515
[03/06 23:51:37    900] 	n13513
[03/06 23:51:37    900] 	n13512
[03/06 23:51:37    900] 	n13510
[03/06 23:51:37    900] 	n13508
[03/06 23:51:37    900] 	n13507
[03/06 23:51:37    900] 	n13506
[03/06 23:51:37    900] 	n13503
[03/06 23:51:37    900] 	n13501
[03/06 23:51:37    900] 	n13500
[03/06 23:51:37    900] 	n13499
[03/06 23:51:37    900] 	n13498
[03/06 23:51:37    900] 	n13497
[03/06 23:51:37    900] 	n13496
[03/06 23:51:37    900] 	n13495
[03/06 23:51:37    900] 	n13494
[03/06 23:51:37    900] 	n13493
[03/06 23:51:37    900] 	n13491
[03/06 23:51:37    900] 	n13488
[03/06 23:51:37    900] 	n13486
[03/06 23:51:37    900] 	n13485
[03/06 23:51:37    900] 	n13477
[03/06 23:51:37    900] 	n13473
[03/06 23:51:37    900] 	n13468
[03/06 23:51:37    900] 	n13465
[03/06 23:51:37    900] 	n13458
[03/06 23:51:37    900] 	n13457
[03/06 23:51:37    900] 	n13456
[03/06 23:51:37    900] 	n13455
[03/06 23:51:37    900] 	n13454
[03/06 23:51:37    900] 	n13453
[03/06 23:51:37    900] 	n13452
[03/06 23:51:37    900] 	n13451
[03/06 23:51:37    900] 	n13450
[03/06 23:51:37    900] 	n13442
[03/06 23:51:37    900] 	n13440
[03/06 23:51:37    900] 	n13438
[03/06 23:51:37    900] 	n13436
[03/06 23:51:37    900] 	n13427
[03/06 23:51:37    900] 	n13425
[03/06 23:51:37    900] 	n13418
[03/06 23:51:37    900] 	n13413
[03/06 23:51:37    900] 	n13411
[03/06 23:51:37    900] 	n13410
[03/06 23:51:37    900] 	n13406
[03/06 23:51:37    900] 	n13384
[03/06 23:51:37    900] 	n13383
[03/06 23:51:37    900] 	n13379
[03/06 23:51:37    900] 	n13376
[03/06 23:51:37    900] 	n13373
[03/06 23:51:37    900] 	n13367
[03/06 23:51:37    900] 	n13366
[03/06 23:51:37    900] 	n13365
[03/06 23:51:37    900] 	n13362
[03/06 23:51:37    900] 	n13360
[03/06 23:51:37    900] 	n13354
[03/06 23:51:37    900] 	n13331
[03/06 23:51:37    900] 	n13330
[03/06 23:51:37    900] 	n13329
[03/06 23:51:37    900] 	n13328
[03/06 23:51:37    900] 	n13327
[03/06 23:51:37    900] 	n13326
[03/06 23:51:37    900] 	n13324
[03/06 23:51:37    900] 	n13323
[03/06 23:51:37    900] 	n13321
[03/06 23:51:37    900] 	n13314
[03/06 23:51:37    900] 	n13267
[03/06 23:51:37    900] 	n13262
[03/06 23:51:37    900] 	n13261
[03/06 23:51:37    900] 	n13259
[03/06 23:51:37    900] 	n13256
[03/06 23:51:37    900] 	n13254
[03/06 23:51:37    900] 	n13192
[03/06 23:51:37    900] 	n13176
[03/06 23:51:37    900] 	n13175
[03/06 23:51:37    900] 	n13174
[03/06 23:51:37    900] 	n13159
[03/06 23:51:37    900] 	n13146
[03/06 23:51:37    900] 	n13120
[03/06 23:51:37    900] 	n13119
[03/06 23:51:37    900] 	n13095
[03/06 23:51:37    900] 	n13094
[03/06 23:51:37    900] 	n13093
[03/06 23:51:37    900] 	n13086
[03/06 23:51:37    900] 	n13069
[03/06 23:51:37    900] 	n13068
[03/06 23:51:37    900] 	n13065
[03/06 23:51:37    900] 	n13059
[03/06 23:51:37    900] 	n13057
[03/06 23:51:37    900] 	n13040
[03/06 23:51:37    900] 	n13035
[03/06 23:51:37    900] 	n13024
[03/06 23:51:37    900] 	n13023
[03/06 23:51:37    900] 	n13009
[03/06 23:51:37    900] 	n13007
[03/06 23:51:37    900] 	n13006
[03/06 23:51:37    900] 	n13004
[03/06 23:51:37    900] 	n12998
[03/06 23:51:37    900] 	n12989
[03/06 23:51:37    900] 	n12984
[03/06 23:51:37    900] 	n12983
[03/06 23:51:37    900] 	n12977
[03/06 23:51:37    900] 	n12972
[03/06 23:51:37    900] 	n12958
[03/06 23:51:37    900] 	n12951
[03/06 23:51:37    900] 	n12942
[03/06 23:51:37    900] 	n12930
[03/06 23:51:37    900] 	n12925
[03/06 23:51:37    900] 	n12915
[03/06 23:51:37    900] 	n12909
[03/06 23:51:37    900] 	n12904
[03/06 23:51:37    900] 	n12892
[03/06 23:51:37    900] 	n12891
[03/06 23:51:37    900] 	n12890
[03/06 23:51:37    900] 	n12889
[03/06 23:51:37    900] 	n12887
[03/06 23:51:37    900] 	n12886
[03/06 23:51:37    900] 	n12884
[03/06 23:51:37    900] 	n12882
[03/06 23:51:37    900] 	n12880
[03/06 23:51:37    900] 	n12879
[03/06 23:51:37    900] 	n12864
[03/06 23:51:37    900] 	n12861
[03/06 23:51:37    900] 	n12858
[03/06 23:51:37    900] 	n12832
[03/06 23:51:37    900] 	n12826
[03/06 23:51:37    900] 	n12810
[03/06 23:51:37    900] 	n12808
[03/06 23:51:37    900] 	n12785
[03/06 23:51:37    900] 	n12772
[03/06 23:51:37    900] 	n12771
[03/06 23:51:37    900] 	n12767
[03/06 23:51:37    900] 	n12766
[03/06 23:51:37    900] 	n12729
[03/06 23:51:37    900] 	n12714
[03/06 23:51:37    900] 	n12707
[03/06 23:51:37    900] 	n12706
[03/06 23:51:37    900] 	n12696
[03/06 23:51:37    900] 	n12641
[03/06 23:51:37    900] 	n12627
[03/06 23:51:37    900] 	n12625
[03/06 23:51:37    900] 	n12592
[03/06 23:51:37    900] 	n12591
[03/06 23:51:37    900] 	n12586
[03/06 23:51:37    900] 	n12583
[03/06 23:51:37    900] 	n12582
[03/06 23:51:37    900] 	n12581
[03/06 23:51:37    900] 	n12572
[03/06 23:51:37    900] 	n12571
[03/06 23:51:37    900] 	n12521
[03/06 23:51:37    900] 	n12518
[03/06 23:51:37    900] 	n12517
[03/06 23:51:37    900] 	n12483
[03/06 23:51:37    900] 	n12476
[03/06 23:51:37    900] 	n12371
[03/06 23:51:37    900] 	n12364
[03/06 23:51:37    900] 	n12360
[03/06 23:51:37    900] 	n12350
[03/06 23:51:37    900] 	n12283
[03/06 23:51:37    900] 	n12271
[03/06 23:51:37    900] 	n12260
[03/06 23:51:37    900] 	n12258
[03/06 23:51:37    900] 	n12257
[03/06 23:51:37    900] 	n12256
[03/06 23:51:37    900] 	n12255
[03/06 23:51:37    900] 	n12252
[03/06 23:51:37    900] 	n12236
[03/06 23:51:37    900] 	n12170
[03/06 23:51:37    900] 	n12119
[03/06 23:51:37    900] 	n12108
[03/06 23:51:37    900] 	n12073
[03/06 23:51:37    900] 	n12035
[03/06 23:51:37    900] 	n11924
[03/06 23:51:37    900] 	n11923
[03/06 23:51:37    900] 	n11892
[03/06 23:51:37    900] 	n11875
[03/06 23:51:37    900] 	n11858
[03/06 23:51:37    900] 	n11855
[03/06 23:51:37    900] 	n11843
[03/06 23:51:37    900] 	n11841
[03/06 23:51:37    900] 	n11834
[03/06 23:51:37    900] 	n11831
[03/06 23:51:37    900] 	n11817
[03/06 23:51:37    900] 	n11813
[03/06 23:51:37    900] 	n11812
[03/06 23:51:37    900] 	n11811
[03/06 23:51:37    900] 	n11765
[03/06 23:51:37    900] 	n11764
[03/06 23:51:37    900] 	n11763
[03/06 23:51:37    900] 	n11762
[03/06 23:51:37    900] 	n11761
[03/06 23:51:37    900] 	n11760
[03/06 23:51:37    900] 	n11741
[03/06 23:51:37    900] 	n11740
[03/06 23:51:37    900] 	n11737
[03/06 23:51:37    900] 	n11736
[03/06 23:51:37    900] 	n11734
[03/06 23:51:37    900] 	n11733
[03/06 23:51:37    900] 	n11717
[03/06 23:51:37    900] 	n11716
[03/06 23:51:37    900] 	n11715
[03/06 23:51:37    900] 	n11714
[03/06 23:51:37    900] 	n11713
[03/06 23:51:37    900] 	n11712
[03/06 23:51:37    900] 	n11711
[03/06 23:51:37    900] 	n11710
[03/06 23:51:37    900] 	n11709
[03/06 23:51:37    900] 	n11679
[03/06 23:51:37    900] 	n11677
[03/06 23:51:37    900] 	n11676
[03/06 23:51:37    900] 	n11645
[03/06 23:51:37    900] 	n11644
[03/06 23:51:37    900] 	n11643
[03/06 23:51:37    900] 	n11642
[03/06 23:51:37    900] 	n11641
[03/06 23:51:37    900] 	n11640
[03/06 23:51:37    900] 	n11639
[03/06 23:51:37    900] 	n11623
[03/06 23:51:37    900] 	n11622
[03/06 23:51:37    900] 	n11620
[03/06 23:51:37    900] 	n11619
[03/06 23:51:37    900] 	n11615
[03/06 23:51:37    900] 	n11613
[03/06 23:51:37    900] 	n11610
[03/06 23:51:37    900] 	n11607
[03/06 23:51:37    900] 	n11606
[03/06 23:51:37    900] 	n11605
[03/06 23:51:37    900] 	n11604
[03/06 23:51:37    900] 	n11603
[03/06 23:51:37    900] 	n11602
[03/06 23:51:37    900] 	n11601
[03/06 23:51:37    900] 	n11600
[03/06 23:51:37    900] 	n11599
[03/06 23:51:37    900] 	n11598
[03/06 23:51:37    900] 	n11597
[03/06 23:51:37    900] 	n11551
[03/06 23:51:37    900] 	n11445
[03/06 23:51:37    900] 	n11075
[03/06 23:51:37    900] 	n10955
[03/06 23:51:37    900] 	n10950
[03/06 23:51:37    900] 	n10947
[03/06 23:51:37    900] 	n10946
[03/06 23:51:37    900] 	n10567
[03/06 23:51:37    900] 	n10563
[03/06 23:51:37    900] 	n10562
[03/06 23:51:37    900] 	n10530
[03/06 23:51:37    900] 	n10529
[03/06 23:51:37    900] 	n10515
[03/06 23:51:37    900] 	n10514
[03/06 23:51:37    900] 	n10510
[03/06 23:51:37    900] 	n10506
[03/06 23:51:37    900] 	n10480
[03/06 23:51:37    900] 	n10427
[03/06 23:51:37    900] 	n10426
[03/06 23:51:37    900] 	n10423
[03/06 23:51:37    900] 	n10422
[03/06 23:51:37    900] 	n10390
[03/06 23:51:37    900] 	n10375
[03/06 23:51:37    900] 	n10374
[03/06 23:51:37    900] 	n10348
[03/06 23:51:37    900] 	n10308
[03/06 23:51:37    900] 	n10307
[03/06 23:51:37    900] 	n10277
[03/06 23:51:37    900] 	n10276
[03/06 23:51:37    900] 	n10275
[03/06 23:51:37    900] 	n10274
[03/06 23:51:37    900] 	n10273
[03/06 23:51:37    900] 	n10272
[03/06 23:51:37    900] 	n10271
[03/06 23:51:37    900] 	n10270
[03/06 23:51:37    900] 	n10269
[03/06 23:51:37    900] 	n10268
[03/06 23:51:37    900] 	n10267
[03/06 23:51:37    900] 	n10266
[03/06 23:51:37    900] 	n10265
[03/06 23:51:37    900] 	n10264
[03/06 23:51:37    900] 	n10263
[03/06 23:51:37    900] 	n10262
[03/06 23:51:37    900] 	n10261
[03/06 23:51:37    900] 	n10260
[03/06 23:51:37    900] 	n10259
[03/06 23:51:37    900] 	n10258
[03/06 23:51:37    900] 	n10256
[03/06 23:51:37    900] 	n10255
[03/06 23:51:37    900] 	n10254
[03/06 23:51:37    900] 	n10253
[03/06 23:51:37    900] 	n10252
[03/06 23:51:37    900] 	n10249
[03/06 23:51:37    900] 	n10247
[03/06 23:51:37    900] 	n10246
[03/06 23:51:37    900] 	n10244
[03/06 23:51:37    900] 	n10243
[03/06 23:51:37    900] 	n10242
[03/06 23:51:37    900] 	n10241
[03/06 23:51:37    900] 	n10240
[03/06 23:51:37    900] 	n10238
[03/06 23:51:37    900] 	n10237
[03/06 23:51:37    900] 	n10235
[03/06 23:51:37    900] 	n10234
[03/06 23:51:37    900] 	n10233
[03/06 23:51:37    900] 	n10232
[03/06 23:51:37    900] 	n10231
[03/06 23:51:37    900] 	n10230
[03/06 23:51:37    900] 	n10229
[03/06 23:51:37    900] 	n10228
[03/06 23:51:37    900] 	n10227
[03/06 23:51:37    900] 	n10226
[03/06 23:51:37    900] 	n10225
[03/06 23:51:37    900] 	n10222
[03/06 23:51:37    900] 	n10220
[03/06 23:51:37    900] 	n10219
[03/06 23:51:37    900] 	n10217
[03/06 23:51:37    900] 	n10216
[03/06 23:51:37    900] 	n10215
[03/06 23:51:37    900] 	n10214
[03/06 23:51:37    900] 	n10213
[03/06 23:51:37    900] 	n10212
[03/06 23:51:37    900] 	n10210
[03/06 23:51:37    900] 	n10209
[03/06 23:51:37    900] 	n10208
[03/06 23:51:37    900] 	n10207
[03/06 23:51:37    900] 	n10206
[03/06 23:51:37    900] 	n10205
[03/06 23:51:37    900] 	n10204
[03/06 23:51:37    900] 	n10202
[03/06 23:51:37    900] 	n10201
[03/06 23:51:37    900] 	n10200
[03/06 23:51:37    900] 	n10199
[03/06 23:51:37    900] 	n10198
[03/06 23:51:37    900] 	n10196
[03/06 23:51:37    900] 	n10195
[03/06 23:51:37    900] 	n10194
[03/06 23:51:37    900] 	n10193
[03/06 23:51:37    900] 	n10191
[03/06 23:51:37    900] 	n10190
[03/06 23:51:37    900] 	n10189
[03/06 23:51:37    900] 	n10187
[03/06 23:51:37    900] 	n10186
[03/06 23:51:37    900] 	n10185
[03/06 23:51:37    900] 	n10184
[03/06 23:51:37    900] 	n10183
[03/06 23:51:37    900] 	n10180
[03/06 23:51:37    900] 	n10179
[03/06 23:51:37    900] 	n10178
[03/06 23:51:37    900] 	n10177
[03/06 23:51:37    900] 	n10162
[03/06 23:51:37    900] 	n10161
[03/06 23:51:37    900] 	n10160
[03/06 23:51:37    900] 	n10157
[03/06 23:51:37    900] 	n10156
[03/06 23:51:37    900] 	n10155
[03/06 23:51:37    900] 	n10152
[03/06 23:51:37    900] 	n10151
[03/06 23:51:37    900] 	n10150
[03/06 23:51:37    900] 	n10148
[03/06 23:51:37    900] 	n10146
[03/06 23:51:37    900] 	n10144
[03/06 23:51:37    900] 	n10143
[03/06 23:51:37    900] 	n10142
[03/06 23:51:37    900] 	n10140
[03/06 23:51:37    900] 	n10132
[03/06 23:51:37    900] 	n10131
[03/06 23:51:37    900] 	n10130
[03/06 23:51:37    900] 	n10129
[03/06 23:51:37    900] 	n10128
[03/06 23:51:37    900] 	n10127
[03/06 23:51:37    900] 	n10126
[03/06 23:51:37    900] 	n10125
[03/06 23:51:37    900] 	n10124
[03/06 23:51:37    900] 	n10122
[03/06 23:51:37    900] 	n10121
[03/06 23:51:37    900] 	n10116
[03/06 23:51:37    900] 	n10088
[03/06 23:51:37    900] 	n10024
[03/06 23:51:37    900] 	n10001
[03/06 23:51:37    900] 	mem_in[9]
[03/06 23:51:37    900] 	mem_in[99]
[03/06 23:51:37    900] 	mem_in[98]
[03/06 23:51:37    900] 	mem_in[97]
[03/06 23:51:37    900] 	mem_in[96]
[03/06 23:51:37    900] 	mem_in[95]
[03/06 23:51:37    900] 	mem_in[94]
[03/06 23:51:37    900] 	mem_in[93]
[03/06 23:51:37    900] 	mem_in[92]
[03/06 23:51:37    900] 	mem_in[91]
[03/06 23:51:37    900] 	mem_in[90]
[03/06 23:51:37    900] 	mem_in[8]
[03/06 23:51:37    900] 	mem_in[89]
[03/06 23:51:37    900] 	mem_in[88]
[03/06 23:51:37    900] 	mem_in[87]
[03/06 23:51:37    900] 	mem_in[86]
[03/06 23:51:37    900] 	mem_in[85]
[03/06 23:51:37    900] 	mem_in[84]
[03/06 23:51:37    900] 	mem_in[83]
[03/06 23:51:37    900] 	mem_in[82]
[03/06 23:51:37    900] 	mem_in[81]
[03/06 23:51:37    900] 	mem_in[80]
[03/06 23:51:37    900] 	mem_in[7]
[03/06 23:51:37    900] 	mem_in[79]
[03/06 23:51:37    900] 	mem_in[78]
[03/06 23:51:37    900] 	mem_in[77]
[03/06 23:51:37    900] 	mem_in[76]
[03/06 23:51:37    900] 	mem_in[75]
[03/06 23:51:37    900] 	mem_in[74]
[03/06 23:51:37    900] 	mem_in[73]
[03/06 23:51:37    900] 	mem_in[72]
[03/06 23:51:37    900] 	mem_in[71]
[03/06 23:51:37    900] 	mem_in[70]
[03/06 23:51:37    900] 	mem_in[6]
[03/06 23:51:37    900] 	mem_in[69]
[03/06 23:51:37    900] 	mem_in[68]
[03/06 23:51:37    900] 	mem_in[67]
[03/06 23:51:37    900] 	mem_in[66]
[03/06 23:51:37    900] 	mem_in[65]
[03/06 23:51:37    900] 	mem_in[64]
[03/06 23:51:37    900] 	mem_in[63]
[03/06 23:51:37    900] 	mem_in[62]
[03/06 23:51:37    900] 	mem_in[61]
[03/06 23:51:37    900] 	mem_in[60]
[03/06 23:51:37    900] 	mem_in[5]
[03/06 23:51:37    900] 	mem_in[59]
[03/06 23:51:37    900] 	mem_in[58]
[03/06 23:51:37    900] 	mem_in[57]
[03/06 23:51:37    900] 	mem_in[56]
[03/06 23:51:37    900] 	mem_in[55]
[03/06 23:51:37    900] 	mem_in[54]
[03/06 23:51:37    900] 	mem_in[53]
[03/06 23:51:37    900] 	mem_in[52]
[03/06 23:51:37    900] 	mem_in[51]
[03/06 23:51:37    900] 	mem_in[50]
[03/06 23:51:37    900] 	mem_in[4]
[03/06 23:51:37    900] 	mem_in[49]
[03/06 23:51:37    900] 	mem_in[48]
[03/06 23:51:37    900] 	mem_in[47]
[03/06 23:51:37    900] 	mem_in[46]
[03/06 23:51:37    900] 	mem_in[45]
[03/06 23:51:37    900] 	mem_in[44]
[03/06 23:51:37    900] 	mem_in[43]
[03/06 23:51:37    900] 	mem_in[42]
[03/06 23:51:37    900] 	mem_in[41]
[03/06 23:51:37    900] 	mem_in[40]
[03/06 23:51:37    900] 	mem_in[3]
[03/06 23:51:37    900] 	mem_in[39]
[03/06 23:51:37    900] 	mem_in[38]
[03/06 23:51:37    900] 	mem_in[37]
[03/06 23:51:37    900] 	mem_in[36]
[03/06 23:51:37    900] 	mem_in[35]
[03/06 23:51:37    900] 	mem_in[34]
[03/06 23:51:37    900] 	mem_in[33]
[03/06 23:51:37    900] 	mem_in[32]
[03/06 23:51:37    900] 	mem_in[31]
[03/06 23:51:37    900] 	mem_in[30]
[03/06 23:51:37    900] 	mem_in[2]
[03/06 23:51:37    900] 	mem_in[29]
[03/06 23:51:37    900] 	mem_in[28]
[03/06 23:51:37    900] 	mem_in[27]
[03/06 23:51:37    900] 	mem_in[26]
[03/06 23:51:37    900] 	mem_in[25]
[03/06 23:51:37    900] 	mem_in[24]
[03/06 23:51:37    900] 	mem_in[23]
[03/06 23:51:37    900] 	mem_in[22]
[03/06 23:51:37    900] 	mem_in[21]
[03/06 23:51:37    900] 	mem_in[20]
[03/06 23:51:37    900] 	mem_in[1]
[03/06 23:51:37    900] 	mem_in[19]
[03/06 23:51:37    900] 	mem_in[18]
[03/06 23:51:37    900] 	mem_in[17]
[03/06 23:51:37    900] 	mem_in[16]
[03/06 23:51:37    900] 	mem_in[15]
[03/06 23:51:37    900] 	mem_in[14]
[03/06 23:51:37    900] 	mem_in[13]
[03/06 23:51:37    900] 	mem_in[12]
[03/06 23:51:37    900] 	mem_in[127]
[03/06 23:51:37    900] 	mem_in[126]
[03/06 23:51:37    900] 	mem_in[125]
[03/06 23:51:37    900] 	mem_in[124]
[03/06 23:51:37    900] 	mem_in[123]
[03/06 23:51:37    900] 	mem_in[122]
[03/06 23:51:37    900] 	mem_in[121]
[03/06 23:51:37    900] 	mem_in[120]
[03/06 23:51:37    900] 	mem_in[11]
[03/06 23:51:37    900] 	mem_in[119]
[03/06 23:51:37    900] 	mem_in[118]
[03/06 23:51:37    900] 	mem_in[117]
[03/06 23:51:37    900] 	mem_in[116]
[03/06 23:51:37    900] 	mem_in[115]
[03/06 23:51:37    900] 	mem_in[114]
[03/06 23:51:37    900] 	mem_in[113]
[03/06 23:51:37    900] 	mem_in[112]
[03/06 23:51:37    900] 	mem_in[111]
[03/06 23:51:37    900] 	mem_in[110]
[03/06 23:51:37    900] 	mem_in[10]
[03/06 23:51:37    900] 	mem_in[109]
[03/06 23:51:37    900] 	mem_in[108]
[03/06 23:51:37    900] 	mem_in[107]
[03/06 23:51:37    900] 	mem_in[106]
[03/06 23:51:37    900] 	mem_in[105]
[03/06 23:51:37    900] 	mem_in[104]
[03/06 23:51:37    900] 	mem_in[103]
[03/06 23:51:37    900] 	mem_in[102]
[03/06 23:51:37    900] 	mem_in[101]
[03/06 23:51:37    900] 	mem_in[100]
[03/06 23:51:37    900] 	mem_in[0]
[03/06 23:51:37    900] 	inst[7]
[03/06 23:51:37    900] 	inst[6]
[03/06 23:51:37    900] 	inst[5]
[03/06 23:51:37    900] 	inst[4]
[03/06 23:51:37    900] 	inst[3]
[03/06 23:51:37    900] 	inst[2]
[03/06 23:51:37    900] 	inst[16]
[03/06 23:51:37    900] 	inst[15]
[03/06 23:51:37    900] 	inst[14]
[03/06 23:51:37    900] 	inst[13]
[03/06 23:51:37    900] 	inst[12]
[03/06 23:51:37    900] 	core_instance_qmem_instance_N262
[03/06 23:51:37    900] 	core_instance_qmem_instance_N260
[03/06 23:51:37    900] 	core_instance_qmem_instance_N258
[03/06 23:51:37    900] 	core_instance_qmem_instance_N256
[03/06 23:51:37    900] 	core_instance_qmem_instance_N254
[03/06 23:51:37    900] 	core_instance_qmem_instance_N252
[03/06 23:51:37    900] 	core_instance_qmem_instance_N250
[03/06 23:51:37    900] 	core_instance_qmem_instance_N248
[03/06 23:51:37    900] 	core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	core_instance_qmem_instance_N242
[03/06 23:51:37    900] 	core_instance_qmem_instance_N240
[03/06 23:51:37    900] 	core_instance_qmem_instance_N238
[03/06 23:51:37    900] 	core_instance_qmem_instance_N236
[03/06 23:51:37    900] 	core_instance_qmem_instance_N234
[03/06 23:51:37    900] 	core_instance_qmem_instance_N232
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr[2]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr[1]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr[0]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_7__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_6__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr[2]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr[1]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr[0]
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_5__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_4__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N153
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_3__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N38
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N37
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N36
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N35
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N34
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_2__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N38
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N37
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N36
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N35
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N34
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N168
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N160
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_1__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N33
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N169
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N167
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N166
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N165
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N162
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N161
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N159
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N158
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N157
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N156
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N155
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N154
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N152
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N151
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N150
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N149
[03/06 23:51:37    900] 	core_instance_ofifo_inst_col_idx_0__fifo_instance_N148
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[994]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[992]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[991]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[986]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[985]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[984]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[983]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[977]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[976]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[975]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[967]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[960]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[959]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[951]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[944]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[938]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[935]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[928]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[927]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[922]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[920]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[919]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[912]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[911]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[904]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[903]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[897]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[895]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[894]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[890]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[889]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[888]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[887]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[884]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[883]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[881]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[880]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[879]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[878]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[875]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[873]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[872]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[871]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[866]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[865]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[864]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[863]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[858]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[857]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[856]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[855]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[850]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[849]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[848]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[847]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[846]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[841]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[840]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[839]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[837]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[834]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[833]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[832]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[831]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[830]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[827]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[826]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[825]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[824]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[823]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[818]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[817]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[816]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[815]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[810]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[809]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[808]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[807]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[803]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[802]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[801]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[800]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[799]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[794]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[793]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[792]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[791]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[787]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[786]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[785]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[784]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[783]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[779]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[778]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[777]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[776]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[775]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[771]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[770]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[769]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[768]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[760]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[752]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[744]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[736]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[728]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[720]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[713]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[712]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[706]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[705]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[704]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[696]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[688]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[680]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[672]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[664]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[656]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[648]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[640]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[496]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[480]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[472]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[456]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[440]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[424]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[408]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[392]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[295]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[255]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[254]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[248]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[247]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[240]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[239]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[238]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[233]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[232]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[231]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[224]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[223]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[216]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[215]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[208]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[207]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[200]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[199]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[192]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[191]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[185]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[184]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[183]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[176]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[175]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[169]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[168]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[167]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[166]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[161]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[160]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[159]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[152]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[151]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[145]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[144]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[143]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[136]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[135]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[129]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[128]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1151]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1150]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1149]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1144]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1143]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1142]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1136]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1135]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1133]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1132]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1130]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1124]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1123]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1122]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1116]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1115]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1113]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1103]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1102]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1101]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1099]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1098]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1095]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1094]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1087]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1085]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1084]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1083]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1082]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1081]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1080]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1079]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1078]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1077]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1076]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1071]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1068]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1064]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1063]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1055]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1053]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1051]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1048]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1047]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1040]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1039]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1038]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1032]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1031]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1029]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1028]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1024]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1023]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1022]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1016]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1015]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1008]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1007]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_q_temp[1000]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[95]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[94]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[93]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[74]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[69]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[68]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[59]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[58]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[47]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[46]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[45]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[33]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[28]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[14]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[12]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[116]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[108]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[105]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N36
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N30
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N29
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_8__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[9]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[98]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[97]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[90]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[89]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[87]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[86]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[85]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[81]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[78]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[77]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[6]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[67]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[66]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[62]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[50]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[31]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[29]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[27]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[1]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[17]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[113]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N32
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_7__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[9]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[99]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[98]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[97]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[95]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[94]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[93]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[91]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[90]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[89]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[87]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[86]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[85]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[81]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[78]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[77]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[75]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[73]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[70]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[6]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[69]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[67]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[66]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[63]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[62]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[5]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[59]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[58]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[51]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[50]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[49]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[47]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[46]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[45]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[43]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[42]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[3]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[35]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[34]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[33]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[31]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[29]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[28]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[27]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[25]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[21]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[1]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[19]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[17]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[14]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[13]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[122]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[11]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[115]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[113]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[10]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[107]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[105]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[103]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[102]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[101]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N32
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N30
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N29
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_6__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[91]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[75]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[67]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[66]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[3]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[115]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[114]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_5__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_4__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_4__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_4__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_3__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N29
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_2__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[9]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[96]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[95]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[94]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[8]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[88]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[87]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[86]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[85]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[81]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[80]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[7]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[79]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[78]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[77]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[72]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[71]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[70]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[6]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[65]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[64]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[63]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[62]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[61]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[5]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[57]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[56]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[55]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[54]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[53]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[48]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[47]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[46]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[45]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[41]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[40]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[39]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[38]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[37]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[32]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[31]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[30]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[29]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[24]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[23]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[22]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[21]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[1]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[16]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[15]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[14]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[13]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[127]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[126]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[125]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[121]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[120]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[119]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[118]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[117]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[112]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[111]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[110]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[109]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[105]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[104]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[103]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[102]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q[0]
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N35
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N33
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N31
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N30
[03/06 23:51:37    900] 	core_instance_mac_array_instance_col_idx_1__mac_col_inst_N28
[03/06 23:51:37    900] 	core_instance_kmem_instance_memory4[122]
[03/06 23:51:37    900] 	core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	core_instance_kmem_instance_N260
[03/06 23:51:37    900] 	core_instance_kmem_instance_N258
[03/06 23:51:37    900] 	core_instance_kmem_instance_N256
[03/06 23:51:37    900] 	core_instance_kmem_instance_N254
[03/06 23:51:37    900] 	core_instance_kmem_instance_N250
[03/06 23:51:37    900] 	core_instance_kmem_instance_N248
[03/06 23:51:37    900] 	core_instance_kmem_instance_N246
[03/06 23:51:37    900] 	core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	core_instance_kmem_instance_N242
[03/06 23:51:37    900] 	core_instance_kmem_instance_N240
[03/06 23:51:37    900] 	core_instance_kmem_instance_N238
[03/06 23:51:37    900] 	core_instance_kmem_instance_N236
[03/06 23:51:37    900] 	core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	core_instance_array_out_88
[03/06 23:51:37    900] 	core_instance_array_out_87
[03/06 23:51:37    900] 	core_instance_array_out_86
[03/06 23:51:37    900] 	core_instance_array_out_81
[03/06 23:51:37    900] 	core_instance_array_out_80
[03/06 23:51:37    900] 	core_instance_array_out_5
[03/06 23:51:37    900] 	core_instance_array_out_41
[03/06 23:51:37    900] 	core_instance_array_out_40
[03/06 23:51:37    900] 	core_instance_array_out_4
[03/06 23:51:37    900] 	core_instance_array_out_39
[03/06 23:51:37    900] 	core_instance_array_out_21
[03/06 23:51:37    900] 	core_instance_array_out_20
[03/06 23:51:37    900] 	core_instance_array_out_19
[03/06 23:51:37    900] 	core_instance_array_out_158
[03/06 23:51:37    900] 	core_instance_array_out_157
[03/06 23:51:37    900] 	core_instance_array_out_155
[03/06 23:51:37    900] 	core_instance_array_out_152
[03/06 23:51:37    900] 	core_instance_array_out_151
[03/06 23:51:37    900] 	core_instance_array_out_149
[03/06 23:51:37    900] 	core_instance_array_out_148
[03/06 23:51:37    900] 	core_instance_array_out_140
[03/06 23:51:37    900] 	core_instance_array_out_139
[03/06 23:51:37    900] 	core_instance_array_out_138
[03/06 23:51:37    900] 	core_instance_array_out_125
[03/06 23:51:37    900] 	core_instance_array_out_124
[03/06 23:51:37    900] 	core_instance_array_out_123
[03/06 23:51:37    900] 	core_instance_array_out_122
[03/06 23:51:37    900] 	core_instance_array_out_121
[03/06 23:51:37    900] 	core_instance_array_out_120
[03/06 23:51:37    900] 	core_instance_array_out_119
[03/06 23:51:37    900] 	core_instance_array_out_117
[03/06 23:51:37    900] 	core_instance_array_out_109
[03/06 23:51:37    900] 	core_instance_array_out_108
[03/06 23:51:37    900] 	core_instance_array_out_106
[03/06 23:51:37    900] 	core_instance_array_out_104
[03/06 23:51:37    900] 	core_instance_array_out_102
[03/06 23:51:37    900] 	core_instance_array_out_1
[03/06 23:51:37    900] 	core_instance_array_out_0
[03/06 23:51:37    900] 	FE_RN_9928_0
[03/06 23:51:37    900] 	FE_RN_9883_0
[03/06 23:51:37    900] 	FE_RN_9874_0
[03/06 23:51:37    900] 	FE_RN_9873_0
[03/06 23:51:37    900] 	FE_RN_9855_0
[03/06 23:51:37    900] 	FE_RN_9832_0
[03/06 23:51:37    900] 	FE_RN_9831_0
[03/06 23:51:37    900] 	FE_RN_9830_0
[03/06 23:51:37    900] 	FE_RN_982_0
[03/06 23:51:37    900] 	FE_RN_979_0
[03/06 23:51:37    900] 	FE_RN_9797_0
[03/06 23:51:37    900] 	FE_RN_9796_0
[03/06 23:51:37    900] 	FE_RN_978_0
[03/06 23:51:37    900] 	FE_RN_977_0
[03/06 23:51:37    900] 	FE_RN_976_0
[03/06 23:51:37    900] 	FE_RN_9762_0
[03/06 23:51:37    900] 	FE_RN_974_0
[03/06 23:51:37    900] 	FE_RN_973_0
[03/06 23:51:37    900] 	FE_RN_9724_0
[03/06 23:51:37    900] 	FE_RN_9723_0
[03/06 23:51:37    900] 	FE_RN_9722_0
[03/06 23:51:37    900] 	FE_RN_9719_0
[03/06 23:51:37    900] 	FE_RN_9718_0
[03/06 23:51:37    900] 	FE_RN_9717_0
[03/06 23:51:37    900] 	FE_RN_9716_0
[03/06 23:51:37    900] 	FE_RN_9709_0
[03/06 23:51:37    900] 	FE_RN_967_0
[03/06 23:51:37    900] 	FE_RN_961_0
[03/06 23:51:37    900] 	FE_RN_9428_0
[03/06 23:51:37    900] 	FE_RN_9427_0
[03/06 23:51:37    900] 	FE_RN_940_0
[03/06 23:51:37    900] 	FE_RN_936_0
[03/06 23:51:37    900] 	FE_RN_935_0
[03/06 23:51:37    900] 	FE_RN_9355_0
[03/06 23:51:37    900] 	FE_RN_934_0
[03/06 23:51:37    900] 	FE_RN_9305_0
[03/06 23:51:37    900] 	FE_RN_8_1
[03/06 23:51:37    900] 	FE_RN_8792_0
[03/06 23:51:37    900] 	FE_RN_8789_0
[03/06 23:51:37    900] 	FE_RN_8776_0
[03/06 23:51:37    900] 	FE_RN_8765_0
[03/06 23:51:37    900] 	FE_RN_8634_0
[03/06 23:51:37    900] 	FE_RN_8632_0
[03/06 23:51:37    900] 	FE_RN_8630_0
[03/06 23:51:37    900] 	FE_RN_8629_0
[03/06 23:51:37    900] 	FE_RN_8628_0
[03/06 23:51:37    900] 	FE_RN_8627_0
[03/06 23:51:37    900] 	FE_RN_8626_0
[03/06 23:51:37    900] 	FE_RN_8625_0
[03/06 23:51:37    900] 	FE_RN_8624_0
[03/06 23:51:37    900] 	FE_RN_8579_0
[03/06 23:51:37    900] 	FE_RN_8560_0
[03/06 23:51:37    900] 	FE_RN_8559_0
[03/06 23:51:37    900] 	FE_RN_8558_0
[03/06 23:51:37    900] 	FE_RN_8540_0
[03/06 23:51:37    900] 	FE_RN_8531_0
[03/06 23:51:37    900] 	FE_RN_8487_0
[03/06 23:51:37    900] 	FE_RN_8464_0
[03/06 23:51:37    900] 	FE_RN_8327_0
[03/06 23:51:37    900] 	FE_RN_8321_0
[03/06 23:51:37    900] 	FE_RN_8320_0
[03/06 23:51:37    900] 	FE_RN_8312_0
[03/06 23:51:37    900] 	FE_RN_8235_0
[03/06 23:51:37    900] 	FE_RN_8234_0
[03/06 23:51:37    900] 	FE_RN_8179_0
[03/06 23:51:37    900] 	FE_RN_816_0
[03/06 23:51:37    900] 	FE_RN_815_0
[03/06 23:51:37    900] 	FE_RN_8150_0
[03/06 23:51:37    900] 	FE_RN_814_0
[03/06 23:51:37    900] 	FE_RN_8055_0
[03/06 23:51:37    900] 	FE_RN_8022_0
[03/06 23:51:37    900] 	FE_RN_7983_0
[03/06 23:51:37    900] 	FE_RN_7974_0
[03/06 23:51:37    900] 	FE_RN_7922_0
[03/06 23:51:37    900] 	FE_RN_7920_0
[03/06 23:51:37    900] 	FE_RN_7890_0
[03/06 23:51:37    900] 	FE_RN_7805_0
[03/06 23:51:37    900] 	FE_RN_7736_0
[03/06 23:51:37    900] 	FE_RN_7701_0
[03/06 23:51:37    900] 	FE_RN_7679_0
[03/06 23:51:37    900] 	FE_RN_7677_0
[03/06 23:51:37    900] 	FE_RN_7676_0
[03/06 23:51:37    900] 	FE_RN_7675_0
[03/06 23:51:37    900] 	FE_RN_7674_0
[03/06 23:51:37    900] 	FE_RN_7673_0
[03/06 23:51:37    900] 	FE_RN_7672_0
[03/06 23:51:37    900] 	FE_RN_7671_0
[03/06 23:51:37    900] 	FE_RN_7670_0
[03/06 23:51:37    900] 	FE_RN_7669_0
[03/06 23:51:37    900] 	FE_RN_7622_0
[03/06 23:51:37    900] 	FE_RN_7621_0
[03/06 23:51:37    900] 	FE_RN_7569_0
[03/06 23:51:37    900] 	FE_RN_7564_0
[03/06 23:51:37    900] 	FE_RN_7559_0
[03/06 23:51:37    900] 	FE_RN_7494_0
[03/06 23:51:37    900] 	FE_RN_7493_0
[03/06 23:51:37    900] 	FE_RN_7381_0
[03/06 23:51:37    900] 	FE_RN_7379_0
[03/06 23:51:37    900] 	FE_RN_7376_0
[03/06 23:51:37    900] 	FE_RN_7330_0
[03/06 23:51:37    900] 	FE_RN_7304_0
[03/06 23:51:37    900] 	FE_RN_7303_0
[03/06 23:51:37    900] 	FE_RN_7270_0
[03/06 23:51:37    900] 	FE_RN_7269_0
[03/06 23:51:37    900] 	FE_RN_7259_0
[03/06 23:51:37    900] 	FE_RN_7169_0
[03/06 23:51:37    900] 	FE_RN_7155_0
[03/06 23:51:37    900] 	FE_RN_7114_0
[03/06 23:51:37    900] 	FE_RN_6904_0
[03/06 23:51:37    900] 	FE_RN_6903_0
[03/06 23:51:37    900] 	FE_RN_6901_0
[03/06 23:51:37    900] 	FE_RN_6900_0
[03/06 23:51:37    900] 	FE_RN_6899_0
[03/06 23:51:37    900] 	FE_RN_6898_0
[03/06 23:51:37    900] 	FE_RN_6897_0
[03/06 23:51:37    900] 	FE_RN_6896_0
[03/06 23:51:37    900] 	FE_RN_6894_0
[03/06 23:51:37    900] 	FE_RN_6891_0
[03/06 23:51:37    900] 	FE_RN_6890_0
[03/06 23:51:37    900] 	FE_RN_6870_0
[03/06 23:51:37    900] 	FE_RN_6869_0
[03/06 23:51:37    900] 	FE_RN_6861_0
[03/06 23:51:37    900] 	FE_RN_6860_0
[03/06 23:51:37    900] 	FE_RN_6765_0
[03/06 23:51:37    900] 	FE_RN_6764_0
[03/06 23:51:37    900] 	FE_RN_6763_0
[03/06 23:51:37    900] 	FE_RN_6762_0
[03/06 23:51:37    900] 	FE_RN_6761_0
[03/06 23:51:37    900] 	FE_RN_6760_0
[03/06 23:51:37    900] 	FE_RN_6694_0
[03/06 23:51:37    900] 	FE_RN_6693_0
[03/06 23:51:37    900] 	FE_RN_6671_0
[03/06 23:51:37    900] 	FE_RN_6670_0
[03/06 23:51:37    900] 	FE_RN_6669_0
[03/06 23:51:37    900] 	FE_RN_6450_0
[03/06 23:51:37    900] 	FE_RN_6449_0
[03/06 23:51:37    900] 	FE_RN_6409_0
[03/06 23:51:37    900] 	FE_RN_6407_0
[03/06 23:51:37    900] 	FE_RN_6344_0
[03/06 23:51:37    900] 	FE_RN_6343_0
[03/06 23:51:37    900] 	FE_RN_6337_0
[03/06 23:51:37    900] 	FE_RN_6336_0
[03/06 23:51:37    900] 	FE_RN_6330_0
[03/06 23:51:37    900] 	FE_RN_6329_0
[03/06 23:51:37    900] 	FE_RN_6323_0
[03/06 23:51:37    900] 	FE_RN_6284_0
[03/06 23:51:37    900] 	FE_RN_6236_0
[03/06 23:51:37    900] 	FE_RN_6085_0
[03/06 23:51:37    900] 	FE_RN_6055_0
[03/06 23:51:37    900] 	FE_RN_5977_0
[03/06 23:51:37    900] 	FE_RN_5976_0
[03/06 23:51:37    900] 	FE_RN_5939_0
[03/06 23:51:37    900] 	FE_RN_5814_0
[03/06 23:51:37    900] 	FE_RN_5813_0
[03/06 23:51:37    900] 	FE_RN_5812_0
[03/06 23:51:37    900] 	FE_RN_5802_0
[03/06 23:51:37    900] 	FE_RN_5801_0
[03/06 23:51:37    900] 	FE_RN_579_0
[03/06 23:51:37    900] 	FE_RN_5799_0
[03/06 23:51:37    900] 	FE_RN_5798_0
[03/06 23:51:37    900] 	FE_RN_578_0
[03/06 23:51:37    900] 	FE_RN_5707_0
[03/06 23:51:37    900] 	FE_RN_57
[03/06 23:51:37    900] 	FE_RN_5527_0
[03/06 23:51:37    900] 	FE_RN_5526_0
[03/06 23:51:37    900] 	FE_RN_5407_0
[03/06 23:51:37    900] 	FE_RN_5406_0
[03/06 23:51:37    900] 	FE_RN_5405_0
[03/06 23:51:37    900] 	FE_RN_5404_0
[03/06 23:51:37    900] 	FE_RN_533_0
[03/06 23:51:37    900] 	FE_RN_5301_0
[03/06 23:51:37    900] 	FE_RN_5300_0
[03/06 23:51:37    900] 	FE_RN_5298_0
[03/06 23:51:37    900] 	FE_RN_5297_0
[03/06 23:51:37    900] 	FE_RN_5294_0
[03/06 23:51:37    900] 	FE_RN_5266_0
[03/06 23:51:37    900] 	FE_RN_52
[03/06 23:51:37    900] 	FE_RN_5188_0
[03/06 23:51:37    900] 	FE_RN_5187_0
[03/06 23:51:37    900] 	FE_RN_5065_0
[03/06 23:51:37    900] 	FE_RN_5064_0
[03/06 23:51:37    900] 	FE_RN_4866_0
[03/06 23:51:37    900] 	FE_RN_4865_0
[03/06 23:51:37    900] 	FE_RN_4800_0
[03/06 23:51:37    900] 	FE_RN_4763_0
[03/06 23:51:37    900] 	FE_RN_4740_0
[03/06 23:51:37    900] 	FE_RN_4731_0
[03/06 23:51:37    900] 	FE_RN_4730_0
[03/06 23:51:37    900] 	FE_RN_460_0
[03/06 23:51:37    900] 	FE_RN_46
[03/06 23:51:37    900] 	FE_RN_459_0
[03/06 23:51:37    900] 	FE_RN_458_0
[03/06 23:51:37    900] 	FE_RN_4576_0
[03/06 23:51:37    900] 	FE_RN_4575_0
[03/06 23:51:37    900] 	FE_RN_4574_0
[03/06 23:51:37    900] 	FE_RN_4573_0
[03/06 23:51:37    900] 	FE_RN_4572_0
[03/06 23:51:37    900] 	FE_RN_4571_0
[03/06 23:51:37    900] 	FE_RN_4531_0
[03/06 23:51:37    900] 	FE_RN_4360_0
[03/06 23:51:37    900] 	FE_RN_4327_0
[03/06 23:51:37    900] 	FE_RN_4323_0
[03/06 23:51:37    900] 	FE_RN_4251_0
[03/06 23:51:37    900] 	FE_RN_4222_0
[03/06 23:51:37    900] 	FE_RN_4206_0
[03/06 23:51:37    900] 	FE_RN_4196_0
[03/06 23:51:37    900] 	FE_RN_4077_0
[03/06 23:51:37    900] 	FE_RN_4075_0
[03/06 23:51:37    900] 	FE_RN_4074_0
[03/06 23:51:37    900] 	FE_RN_4073_0
[03/06 23:51:37    900] 	FE_RN_4072_0
[03/06 23:51:37    900] 	FE_RN_4066_0
[03/06 23:51:37    900] 	FE_RN_4054_0
[03/06 23:51:37    900] 	FE_RN_4053_0
[03/06 23:51:37    900] 	FE_RN_4052_0
[03/06 23:51:37    900] 	FE_RN_4051_0
[03/06 23:51:37    900] 	FE_RN_4050_0
[03/06 23:51:37    900] 	FE_RN_4048_0
[03/06 23:51:37    900] 	FE_RN_4047_0
[03/06 23:51:37    900] 	FE_RN_3835_0
[03/06 23:51:37    900] 	FE_RN_3815_0
[03/06 23:51:37    900] 	FE_RN_3814_0
[03/06 23:51:37    900] 	FE_RN_3813_0
[03/06 23:51:37    900] 	FE_RN_3812_0
[03/06 23:51:37    900] 	FE_RN_38
[03/06 23:51:37    900] 	FE_RN_3763_0
[03/06 23:51:37    900] 	FE_RN_3750_0
[03/06 23:51:37    900] 	FE_RN_3749_0
[03/06 23:51:37    900] 	FE_RN_3745_0
[03/06 23:51:37    900] 	FE_RN_3674_0
[03/06 23:51:37    900] 	FE_RN_3673_0
[03/06 23:51:37    900] 	FE_RN_3640_0
[03/06 23:51:37    900] 	FE_RN_3636_0
[03/06 23:51:37    900] 	FE_RN_3520_0
[03/06 23:51:37    900] 	FE_RN_3488_0
[03/06 23:51:37    900] 	FE_RN_3487_0
[03/06 23:51:37    900] 	FE_RN_3478_0
[03/06 23:51:37    900] 	FE_RN_3279_0
[03/06 23:51:37    900] 	FE_RN_3187_0
[03/06 23:51:37    900] 	FE_RN_3168_0
[03/06 23:51:37    900] 	FE_RN_3165_0
[03/06 23:51:37    900] 	FE_RN_3163_0
[03/06 23:51:37    900] 	FE_RN_3145_0
[03/06 23:51:37    900] 	FE_RN_311_0
[03/06 23:51:37    900] 	FE_RN_304_0
[03/06 23:51:37    900] 	FE_RN_303_0
[03/06 23:51:37    900] 	FE_RN_2957_0
[03/06 23:51:37    900] 	FE_RN_2945_0
[03/06 23:51:37    900] 	FE_RN_2944_0
[03/06 23:51:37    900] 	FE_RN_2922_0
[03/06 23:51:37    900] 	FE_RN_2918_0
[03/06 23:51:37    900] 	FE_RN_2897_0
[03/06 23:51:37    900] 	FE_RN_284
[03/06 23:51:37    900] 	FE_RN_2837_0
[03/06 23:51:37    900] 	FE_RN_283
[03/06 23:51:37    900] 	FE_RN_276_0
[03/06 23:51:37    900] 	FE_RN_275_0
[03/06 23:51:37    900] 	FE_RN_273
[03/06 23:51:37    900] 	FE_RN_2720_0
[03/06 23:51:37    900] 	FE_RN_2719_0
[03/06 23:51:37    900] 	FE_RN_2717_0
[03/06 23:51:37    900] 	FE_RN_2716_0
[03/06 23:51:37    900] 	FE_RN_262
[03/06 23:51:37    900] 	FE_RN_2588_0
[03/06 23:51:37    900] 	FE_RN_256
[03/06 23:51:37    900] 	FE_RN_254
[03/06 23:51:37    900] 	FE_RN_2459_0
[03/06 23:51:37    900] 	FE_RN_243_0
[03/06 23:51:37    900] 	FE_RN_242_0
[03/06 23:51:37    900] 	FE_RN_2411_0
[03/06 23:51:37    900] 	FE_RN_240_0
[03/06 23:51:37    900] 	FE_RN_2397_0
[03/06 23:51:37    900] 	FE_RN_2396_0
[03/06 23:51:37    900] 	FE_RN_2393_0
[03/06 23:51:37    900] 	FE_RN_2392_0
[03/06 23:51:37    900] 	FE_RN_2391_0
[03/06 23:51:37    900] 	FE_RN_238_0
[03/06 23:51:37    900] 	FE_RN_2388_0
[03/06 23:51:37    900] 	FE_RN_2382_0
[03/06 23:51:37    900] 	FE_RN_237_0
[03/06 23:51:37    900] 	FE_RN_2373_0
[03/06 23:51:37    900] 	FE_RN_2371_0
[03/06 23:51:37    900] 	FE_RN_234
[03/06 23:51:37    900] 	FE_RN_2332_0
[03/06 23:51:37    900] 	FE_RN_2331_0
[03/06 23:51:37    900] 	FE_RN_2330_0
[03/06 23:51:37    900] 	FE_RN_232
[03/06 23:51:37    900] 	FE_RN_2318_0
[03/06 23:51:37    900] 	FE_RN_2314_0
[03/06 23:51:37    900] 	FE_RN_2312_0
[03/06 23:51:37    900] 	FE_RN_2303_0
[03/06 23:51:37    900] 	FE_RN_230
[03/06 23:51:37    900] 	FE_RN_23
[03/06 23:51:37    900] 	FE_RN_226
[03/06 23:51:37    900] 	FE_RN_2173_0
[03/06 23:51:37    900] 	FE_RN_2118_0
[03/06 23:51:37    900] 	FE_RN_2117_0
[03/06 23:51:37    900] 	FE_RN_208
[03/06 23:51:37    900] 	FE_RN_2059_0
[03/06 23:51:37    900] 	FE_RN_2051_0
[03/06 23:51:37    900] 	FE_RN_2046_0
[03/06 23:51:37    900] 	FE_RN_2045_0
[03/06 23:51:37    900] 	FE_RN_2044_0
[03/06 23:51:37    900] 	FE_RN_2043_0
[03/06 23:51:37    900] 	FE_RN_20
[03/06 23:51:37    900] 	FE_RN_1950_0
[03/06 23:51:37    900] 	FE_RN_1945_0
[03/06 23:51:37    900] 	FE_RN_1944_0
[03/06 23:51:37    900] 	FE_RN_1935_0
[03/06 23:51:37    900] 	FE_RN_1915_0
[03/06 23:51:37    900] 	FE_RN_1913_0
[03/06 23:51:37    900] 	FE_RN_1905_0
[03/06 23:51:37    900] 	FE_RN_188
[03/06 23:51:37    900] 	FE_RN_181_0
[03/06 23:51:37    900] 	FE_RN_1813_0
[03/06 23:51:37    900] 	FE_RN_177_0
[03/06 23:51:37    900] 	FE_RN_1737_0
[03/06 23:51:37    900] 	FE_RN_172_0
[03/06 23:51:37    900] 	FE_RN_1729_0
[03/06 23:51:37    900] 	FE_RN_1728_0
[03/06 23:51:37    900] 	FE_RN_1715_0
[03/06 23:51:37    900] 	FE_RN_1714_0
[03/06 23:51:37    900] 	FE_RN_1656_0
[03/06 23:51:37    900] 	FE_RN_1655_0
[03/06 23:51:37    900] 	FE_RN_1641_0
[03/06 23:51:37    900] 	FE_RN_163
[03/06 23:51:37    900] 	FE_RN_1615_0
[03/06 23:51:37    900] 	FE_RN_1608_0
[03/06 23:51:37    900] 	FE_RN_160
[03/06 23:51:37    900] 	FE_RN_1589_0
[03/06 23:51:37    900] 	FE_RN_1588_0
[03/06 23:51:37    900] 	FE_RN_1545_0
[03/06 23:51:37    900] 	FE_RN_1517_0
[03/06 23:51:37    900] 	FE_RN_1480_0
[03/06 23:51:37    900] 	FE_RN_1479_0
[03/06 23:51:37    900] 	FE_RN_1427_0
[03/06 23:51:37    900] 	FE_RN_1426_0
[03/06 23:51:37    900] 	FE_RN_1414_0
[03/06 23:51:37    900] 	FE_RN_1405_0
[03/06 23:51:37    900] 	FE_RN_139
[03/06 23:51:37    900] 	FE_RN_1350_0
[03/06 23:51:37    900] 	FE_RN_1349_0
[03/06 23:51:37    900] 	FE_RN_1272_0
[03/06 23:51:37    900] 	FE_RN_1183_0
[03/06 23:51:37    900] 	FE_RN_1168_0
[03/06 23:51:37    900] 	FE_RN_1166_0
[03/06 23:51:37    900] 	FE_RN_1165_0
[03/06 23:51:37    900] 	FE_RN_1164_0
[03/06 23:51:37    900] 	FE_RN_1163_0
[03/06 23:51:37    900] 	FE_RN_1162_0
[03/06 23:51:37    900] 	FE_RN_1161_0
[03/06 23:51:37    900] 	FE_RN_1160_0
[03/06 23:51:37    900] 	FE_RN_1159_0
[03/06 23:51:37    900] 	FE_RN_1157_0
[03/06 23:51:37    900] 	FE_RN_1156_0
[03/06 23:51:37    900] 	FE_RN_1155_0
[03/06 23:51:37    900] 	FE_RN_1154_0
[03/06 23:51:37    900] 	FE_RN_1153_0
[03/06 23:51:37    900] 	FE_RN_1152_0
[03/06 23:51:37    900] 	FE_RN_1151_0
[03/06 23:51:37    900] 	FE_RN_1150_0
[03/06 23:51:37    900] 	FE_RN_1149_0
[03/06 23:51:37    900] 	FE_RN_1147_0
[03/06 23:51:37    900] 	FE_RN_1146_0
[03/06 23:51:37    900] 	FE_RN_1145_0
[03/06 23:51:37    900] 	FE_RN_1144_0
[03/06 23:51:37    900] 	FE_RN_1142_0
[03/06 23:51:37    900] 	FE_RN_1140_0
[03/06 23:51:37    900] 	FE_RN_1139_0
[03/06 23:51:37    900] 	FE_RN_1137_0
[03/06 23:51:37    900] 	FE_RN_1134_0
[03/06 23:51:37    900] 	FE_RN_1133_0
[03/06 23:51:37    900] 	FE_RN_1126_0
[03/06 23:51:37    900] 	FE_RN_1122_0
[03/06 23:51:37    900] 	FE_RN_1120_0
[03/06 23:51:37    900] 	FE_RN_1119_0
[03/06 23:51:37    900] 	FE_RN_1114_0
[03/06 23:51:37    900] 	FE_RN_1113_0
[03/06 23:51:37    900] 	FE_RN_111
[03/06 23:51:37    900] 	FE_RN_1100_0
[03/06 23:51:37    900] 	FE_RN_1099_0
[03/06 23:51:37    900] 	FE_RN_1098_0
[03/06 23:51:37    900] 	FE_RN_1096_0
[03/06 23:51:37    900] 	FE_RN_1095_0
[03/06 23:51:37    900] 	FE_RN_1094_0
[03/06 23:51:37    900] 	FE_RN_1092_0
[03/06 23:51:37    900] 	FE_RN_1090_0
[03/06 23:51:37    900] 	FE_RN_1089_0
[03/06 23:51:37    900] 	FE_RN_1088_0
[03/06 23:51:37    900] 	FE_RN_1035_0
[03/06 23:51:37    900] 	FE_RN_10222_0
[03/06 23:51:37    900] 	FE_RN_10196_0
[03/06 23:51:37    900] 	FE_RN_10188_0
[03/06 23:51:37    900] 	FE_OFN992_core_instance_mac_array_instance_q_temp_1136_
[03/06 23:51:37    900] 	FE_OFN985_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_53_
[03/06 23:51:37    900] 	FE_OFN965_core_instance_mac_array_instance_q_temp_808_
[03/06 23:51:37    900] 	FE_OFN958_core_instance_mac_array_instance_q_temp_848_
[03/06 23:51:37    900] 	FE_OFN955_core_instance_mac_array_instance_q_temp_840_
[03/06 23:51:37    900] 	FE_OFN954_core_instance_mac_array_instance_q_temp_840_
[03/06 23:51:37    900] 	FE_OFN942_core_instance_mac_array_instance_q_temp_816_
[03/06 23:51:37    900] 	FE_OFN941_core_instance_mac_array_instance_q_temp_816_
[03/06 23:51:37    900] 	FE_OFN935_core_instance_mac_array_instance_q_temp_824_
[03/06 23:51:37    900] 	FE_OFN934_core_instance_mac_array_instance_q_temp_824_
[03/06 23:51:37    900] 	FE_OFN926_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_21_
[03/06 23:51:37    900] 	FE_OFN925_core_instance_mac_array_instance_q_temp_888_
[03/06 23:51:37    900] 	FE_OFN908_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_91_
[03/06 23:51:37    900] 	FE_OFN882_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_61_
[03/06 23:51:37    900] 	FE_OFN879_n27335
[03/06 23:51:37    900] 	FE_OFN849_core_instance_mac_array_instance_q_temp_456_
[03/06 23:51:37    900] 	FE_OFN829_n28288
[03/06 23:51:37    900] 	FE_OFN828_n28288
[03/06 23:51:37    900] 	FE_OFN799_n29940
[03/06 23:51:37    900] 	FE_OFN798_n29940
[03/06 23:51:37    900] 	FE_OFN765_n22160
[03/06 23:51:37    900] 	FE_OFN764_n22160
[03/06 23:51:37    900] 	FE_OFN757_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_119_
[03/06 23:51:37    900] 	FE_OFN749_core_instance_mac_array_instance_q_temp_184_
[03/06 23:51:37    900] 	FE_OFN668_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_47_
[03/06 23:51:37    900] 	FE_OFN626_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_40_
[03/06 23:51:37    900] 	FE_OFN612_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN610_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_56_
[03/06 23:51:37    900] 	FE_OFN609_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN582_inst_2_
[03/06 23:51:37    900] 	FE_OFN558_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN557_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN550_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_24_
[03/06 23:51:37    900] 	FE_OFN528_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_104_
[03/06 23:51:37    900] 	FE_OFN517_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OFN516_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_104_
[03/06 23:51:37    900] 	FE_OFN493_n35234
[03/06 23:51:37    900] 	FE_OFN492_n35234
[03/06 23:51:37    900] 	FE_OFN481_core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN480_core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN479_core_instance_kmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN473_core_instance_array_out_21_
[03/06 23:51:37    900] 	FE_OFN466_core_instance_qmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN465_core_instance_qmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN463_core_instance_qmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN462_core_instance_qmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN461_core_instance_array_out_1_
[03/06 23:51:37    900] 	FE_OFN457_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN454_reset
[03/06 23:51:37    900] 	FE_OFN452_reset
[03/06 23:51:37    900] 	FE_OFN451_reset
[03/06 23:51:37    900] 	FE_OFN450_reset
[03/06 23:51:37    900] 	FE_OFN449_reset
[03/06 23:51:37    900] 	FE_OFN448_reset
[03/06 23:51:37    900] 	FE_OFN445_core_instance_qmem_instance_N254
[03/06 23:51:37    900] 	FE_OFN444_core_instance_qmem_instance_N254
[03/06 23:51:37    900] 	FE_OFN441_core_instance_qmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN440_core_instance_qmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN434_core_instance_qmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN433_core_instance_qmem_instance_N232
[03/06 23:51:37    900] 	FE_OFN431_core_instance_kmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN430_core_instance_kmem_instance_N240
[03/06 23:51:37    900] 	FE_OFN428_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN427_core_instance_kmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN426_core_instance_kmem_instance_N256
[03/06 23:51:37    900] 	FE_OFN416_core_instance_qmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN415_core_instance_qmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN4136_n30589
[03/06 23:51:37    900] 	FE_OFN4135_n30589
[03/06 23:51:37    900] 	FE_OFN409_core_instance_kmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN408_core_instance_kmem_instance_N242
[03/06 23:51:37    900] 	FE_OFN404_core_instance_qmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN4041_n9152
[03/06 23:51:37    900] 	FE_OFN403_core_instance_qmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN401_core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN400_core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN3990_core_instance_mac_array_instance_q_temp_992_
[03/06 23:51:37    900] 	FE_OFN395_core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN394_core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN393_core_instance_qmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN3935_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN392_core_instance_kmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN391_core_instance_kmem_instance_N230
[03/06 23:51:37    900] 	FE_OFN390_core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	FE_OFN3900_n30511
[03/06 23:51:37    900] 	FE_OFN388_core_instance_kmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN3889_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_32_
[03/06 23:51:37    900] 	FE_OFN387_core_instance_kmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN3879_core_instance_mac_array_instance_q_temp_440_
[03/06 23:51:37    900] 	FE_OFN3878_core_instance_mac_array_instance_q_temp_440_
[03/06 23:51:37    900] 	FE_OFN382_core_instance_kmem_instance_N236
[03/06 23:51:37    900] 	FE_OFN372_core_instance_qmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN371_core_instance_qmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN367_core_instance_qmem_instance_N236
[03/06 23:51:37    900] 	FE_OFN366_core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	FE_OFN365_core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	FE_OFN364_core_instance_kmem_instance_N244
[03/06 23:51:37    900] 	FE_OFN359_core_instance_qmem_instance_N258
[03/06 23:51:37    900] 	FE_OFN3597_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN3574_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_1_
[03/06 23:51:37    900] 	FE_OFN3572_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_1_
[03/06 23:51:37    900] 	FE_OFN3569_core_instance_mac_array_instance_q_temp_192_
[03/06 23:51:37    900] 	FE_OFN3509_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_48_
[03/06 23:51:37    900] 	FE_OFN3508_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_48_
[03/06 23:51:37    900] 	FE_OFN3477_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN3469_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_121_
[03/06 23:51:37    900] 	FE_OFN3466_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OFN3452_core_instance_mac_array_instance_q_temp_129_
[03/06 23:51:37    900] 	FE_OFN3391_core_instance_mac_array_instance_q_temp_817_
[03/06 23:51:37    900] 	FE_OFN338_n32688
[03/06 23:51:37    900] 	FE_OFN3373_n31848
[03/06 23:51:37    900] 	FE_OFN3337_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51_
[03/06 23:51:37    900] 	FE_OFN3336_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51_
[03/06 23:51:37    900] 	FE_OFN3270_core_instance_kmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN3269_core_instance_kmem_instance_N238
[03/06 23:51:37    900] 	FE_OFN3203_core_instance_array_out_86_
[03/06 23:51:37    900] 	FE_OFN3201_core_instance_array_out_88_
[03/06 23:51:37    900] 	FE_OFN3116_core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	FE_OFN3115_core_instance_kmem_instance_N234
[03/06 23:51:37    900] 	FE_OFN3008_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN2990_core_instance_array_out_81_
[03/06 23:51:37    900] 	FE_OFN2976_core_instance_mac_array_instance_q_temp_200_
[03/06 23:51:37    900] 	FE_OFN2974_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2973_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2947_core_instance_mac_array_instance_q_temp_208_
[03/06 23:51:37    900] 	FE_OFN2938_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_43_
[03/06 23:51:37    900] 	FE_OFN2934_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_48_
[03/06 23:51:37    900] 	FE_OFN2886_core_instance_array_out_0_
[03/06 23:51:37    900] 	FE_OFN2874_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_0_
[03/06 23:51:37    900] 	FE_OFN2867_core_instance_mac_array_instance_q_temp_1008_
[03/06 23:51:37    900] 	FE_OFN2865_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_3_
[03/06 23:51:37    900] 	FE_OFN2849_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_81_
[03/06 23:51:37    900] 	FE_OFN2830_core_instance_array_out_80_
[03/06 23:51:37    900] 	FE_OFN2811_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_88_
[03/06 23:51:37    900] 	FE_OFN2810_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_88_
[03/06 23:51:37    900] 	FE_OFN2783_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2772_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_56_
[03/06 23:51:37    900] 	FE_OFN2747_core_instance_mac_array_instance_q_temp_648_
[03/06 23:51:37    900] 	FE_OFN2739_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_16_
[03/06 23:51:37    900] 	FE_OFN2706_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_120_
[03/06 23:51:37    900] 	FE_OFN2704_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2695_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN2692_core_instance_mac_array_instance_q_temp_769_
[03/06 23:51:37    900] 	FE_OFN2677_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OFN2672_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_104_
[03/06 23:51:37    900] 	FE_OFN2636_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_40_
[03/06 23:51:37    900] 	FE_OFN2635_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_40_
[03/06 23:51:37    900] 	FE_OFN2629_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2620_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OFN2596_core_instance_mac_array_instance_q_temp_144_
[03/06 23:51:37    900] 	FE_OFN2594_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2593_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_96_
[03/06 23:51:37    900] 	FE_OFN2588_core_instance_array_out_121_
[03/06 23:51:37    900] 	FE_OFN2583_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_127_
[03/06 23:51:37    900] 	FE_OFN2576_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_88_
[03/06 23:51:37    900] 	FE_OFN2570_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_120_
[03/06 23:51:37    900] 	FE_OFN2565_core_instance_mac_array_instance_q_temp_976_
[03/06 23:51:37    900] 	FE_OFN2545_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2544_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_8_
[03/06 23:51:37    900] 	FE_OFN2524_core_instance_kmem_instance_N260
[03/06 23:51:37    900] 	FE_OFN2523_core_instance_kmem_instance_N260
[03/06 23:51:37    900] 	FE_OFN2520_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN2519_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OFN2512_core_instance_mac_array_instance_q_temp_688_
[03/06 23:51:37    900] 	FE_OFN2495_core_instance_mac_array_instance_q_temp_168_
[03/06 23:51:37    900] 	FE_OFN2479_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_112_
[03/06 23:51:37    900] 	FE_OFN2473_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_16_
[03/06 23:51:37    900] 	FE_OFN2472_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_16_
[03/06 23:51:37    900] 	FE_OFN2462_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_112_
[03/06 23:51:37    900] 	FE_OFN2461_core_instance_array_out_140_
[03/06 23:51:37    900] 	FE_OFN2457_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_56_
[03/06 23:51:37    900] 	FE_OFN2438_core_instance_mac_array_instance_q_temp_800_
[03/06 23:51:37    900] 	FE_OFN2437_core_instance_mac_array_instance_q_temp_800_
[03/06 23:51:37    900] 	FE_OFN2436_core_instance_mac_array_instance_q_temp_800_
[03/06 23:51:37    900] 	FE_OFN2429_core_instance_mac_array_instance_q_temp_143_
[03/06 23:51:37    900] 	FE_OFN2414_core_instance_array_out_20_
[03/06 23:51:37    900] 	FE_OFN2406_core_instance_array_out_120_
[03/06 23:51:37    900] 	FE_OFN2342_core_instance_kmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN2341_core_instance_kmem_instance_N246
[03/06 23:51:37    900] 	FE_OFN2319_n14344
[03/06 23:51:37    900] 	FE_OFN2318_core_instance_mac_array_instance_q_temp_224_
[03/06 23:51:37    900] 	FE_OFN2316_core_instance_mac_array_instance_q_temp_224_
[03/06 23:51:37    900] 	FE_OFN2270_core_instance_mac_array_instance_q_temp_712_
[03/06 23:51:37    900] 	FE_OFN2252_core_instance_qmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN2251_core_instance_qmem_instance_N248
[03/06 23:51:37    900] 	FE_OFN2241_core_instance_qmem_instance_N252
[03/06 23:51:37    900] 	FE_OFN2239_core_instance_qmem_instance_N252
[03/06 23:51:37    900] 	FE_OFN2209_core_instance_ofifo_inst_col_idx_1__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2208_core_instance_ofifo_inst_col_idx_1__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2196_core_instance_ofifo_inst_col_idx_5__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2195_core_instance_ofifo_inst_col_idx_5__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2194_core_instance_ofifo_inst_col_idx_1__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2193_core_instance_ofifo_inst_col_idx_1__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN2192_core_instance_ofifo_inst_col_idx_5__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2191_core_instance_ofifo_inst_col_idx_5__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2190_core_instance_ofifo_inst_col_idx_2__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2189_core_instance_ofifo_inst_col_idx_2__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2187_core_instance_ofifo_inst_col_idx_5__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2186_core_instance_ofifo_inst_col_idx_5__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN2180_core_instance_ofifo_inst_col_idx_5__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2179_core_instance_ofifo_inst_col_idx_5__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN2164_core_instance_ofifo_inst_col_idx_1__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN2163_core_instance_ofifo_inst_col_idx_1__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN2153_core_instance_kmem_instance_N258
[03/06 23:51:37    900] 	FE_OFN2149_core_instance_kmem_instance_N258
[03/06 23:51:37    900] 	FE_OFN2131_core_instance_ofifo_inst_col_idx_1__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2130_core_instance_ofifo_inst_col_idx_1__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN2123_core_instance_mac_array_instance_q_temp_152_
[03/06 23:51:37    900] 	FE_OFN2122_core_instance_mac_array_instance_q_temp_152_
[03/06 23:51:37    900] 	FE_OFN2113_core_instance_kmem_instance_N250
[03/06 23:51:37    900] 	FE_OFN2112_core_instance_kmem_instance_N250
[03/06 23:51:37    900] 	FE_OFN1927_core_instance_mac_array_instance_q_temp_216_
[03/06 23:51:37    900] 	FE_OFN1921_core_instance_mac_array_instance_q_temp_928_
[03/06 23:51:37    900] 	FE_OFN1856_core_instance_kmem_instance_N262
[03/06 23:51:37    900] 	FE_OFN1847_core_instance_mac_array_instance_q_temp_960_
[03/06 23:51:37    900] 	FE_OFN1686_n8804
[03/06 23:51:37    900] 	FE_OFN1380_core_instance_mac_array_instance_q_temp_944_
[03/06 23:51:37    900] 	FE_OFN1184_n35206
[03/06 23:51:37    900] 	FE_OFN1183_n35212
[03/06 23:51:37    900] 	FE_OFN1182_core_instance_ofifo_inst_col_idx_7__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1179_core_instance_ofifo_inst_col_idx_0__fifo_instance_N162
[03/06 23:51:37    900] 	FE_OFN1178_core_instance_ofifo_inst_col_idx_4__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1177_core_instance_ofifo_inst_col_idx_4__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1176_core_instance_ofifo_inst_col_idx_7__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1175_core_instance_ofifo_inst_col_idx_7__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1174_core_instance_ofifo_inst_col_idx_2__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1173_core_instance_ofifo_inst_col_idx_0__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1172_core_instance_ofifo_inst_col_idx_1__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1171_core_instance_ofifo_inst_col_idx_4__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1170_n35200
[03/06 23:51:37    900] 	FE_OFN1168_core_instance_ofifo_inst_col_idx_4__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1167_core_instance_ofifo_inst_col_idx_5__fifo_instance_N160
[03/06 23:51:37    900] 	FE_OFN1166_n35215
[03/06 23:51:37    900] 	FE_OFN1164_n35214
[03/06 23:51:37    900] 	FE_OFN1163_n35201
[03/06 23:51:37    900] 	FE_OFN1162_core_instance_ofifo_inst_col_idx_1__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1161_core_instance_ofifo_inst_col_idx_7__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1158_core_instance_ofifo_inst_col_idx_4__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1157_core_instance_ofifo_inst_col_idx_2__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1156_core_instance_ofifo_inst_col_idx_4__fifo_instance_N159
[03/06 23:51:37    900] 	FE_OFN1155_core_instance_ofifo_inst_col_idx_0__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1153_core_instance_ofifo_inst_col_idx_2__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1152_core_instance_ofifo_inst_col_idx_7__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1151_core_instance_ofifo_inst_col_idx_4__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1150_core_instance_ofifo_inst_col_idx_0__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1149_n35213
[03/06 23:51:37    900] 	FE_OFN1148_core_instance_ofifo_inst_col_idx_7__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1145_core_instance_ofifo_inst_col_idx_5__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1144_core_instance_ofifo_inst_col_idx_2__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1143_core_instance_ofifo_inst_col_idx_5__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1142_core_instance_ofifo_inst_col_idx_7__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1141_core_instance_ofifo_inst_col_idx_6__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1140_core_instance_ofifo_inst_col_idx_5__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1135_core_instance_ofifo_inst_col_idx_7__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1133_core_instance_ofifo_inst_col_idx_2__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1132_n35195
[03/06 23:51:37    900] 	FE_OFN1131_core_instance_ofifo_inst_col_idx_0__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1129_n35202
[03/06 23:51:37    900] 	FE_OFN1128_core_instance_ofifo_inst_col_idx_6__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1127_core_instance_ofifo_inst_col_idx_0__fifo_instance_N165
[03/06 23:51:37    900] 	FE_OFN1126_core_instance_ofifo_inst_col_idx_1__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1125_core_instance_ofifo_inst_col_idx_7__fifo_instance_N158
[03/06 23:51:37    900] 	FE_OFN1124_core_instance_ofifo_inst_col_idx_6__fifo_instance_N169
[03/06 23:51:37    900] 	FE_OFN1123_core_instance_ofifo_inst_col_idx_6__fifo_instance_N155
[03/06 23:51:37    900] 	FE_OFN1122_core_instance_ofifo_inst_col_idx_4__fifo_instance_N162
[03/06 23:51:37    900] 	FE_OFN1121_n35209
[03/06 23:51:37    900] 	FE_OFN1120_core_instance_ofifo_inst_col_idx_6__fifo_instance_N168
[03/06 23:51:37    900] 	FE_OFN1118_n35203
[03/06 23:51:37    900] 	FE_OFN1117_core_instance_ofifo_inst_col_idx_0__fifo_instance_N154
[03/06 23:51:37    900] 	FE_OFN1116_core_instance_ofifo_inst_col_idx_4__fifo_instance_N161
[03/06 23:51:37    900] 	FE_OFN1115_core_instance_ofifo_inst_col_idx_0__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1114_core_instance_ofifo_inst_col_idx_4__fifo_instance_N157
[03/06 23:51:37    900] 	FE_OFN1113_core_instance_ofifo_inst_col_idx_6__fifo_instance_N166
[03/06 23:51:37    900] 	FE_OFN1111_core_instance_ofifo_inst_col_idx_4__fifo_instance_N158
[03/06 23:51:37    900] 	FE_OFN1110_n35194
[03/06 23:51:37    900] 	FE_OFN1107_core_instance_ofifo_inst_col_idx_6__fifo_instance_N167
[03/06 23:51:37    900] 	FE_OFN1103_core_instance_mac_array_instance_col_idx_7__mac_col_inst_N35
[03/06 23:51:37    900] 	FE_OFN1102_core_instance_mac_array_instance_col_idx_2__mac_col_inst_N35
[03/06 23:51:37    900] 	FE_OFN1101_n35233
[03/06 23:51:37    900] 	FE_OFN1087_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_75_
[03/06 23:51:37    900] 	FE_OFN1078_core_instance_mac_array_instance_q_temp_136_
[03/06 23:51:37    900] 	FE_OFN1058_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_67_
[03/06 23:51:37    900] 	FE_OFN1050_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_11_
[03/06 23:51:37    900] 	FE_OFN1047_core_instance_mac_array_instance_q_temp_784_
[03/06 23:51:37    900] 	FE_OFN1001_n24840
[03/06 23:51:37    900] 	FE_OCPN5418_n30269
[03/06 23:51:37    900] 	FE_OCPN5382_core_instance_array_out_4
[03/06 23:51:37    900] 	FE_OCPN5380_core_instance_array_out_104
[03/06 23:51:37    900] 	FE_OCPN5367_core_instance_array_out_5
[03/06 23:51:37    900] 	FE_OCPN5355_core_instance_array_out_87
[03/06 23:51:37    900] 	FE_OCPN5225_n35216
[03/06 23:51:37    900] 	FE_OCPN5222_n20611
[03/06 23:51:37    900] 	FE_OCPN5218_n29773
[03/06 23:51:37    900] 	FE_OCPN5210_n10208
[03/06 23:51:37    900] 	FE_OCPN5208_core_instance_array_out_122_
[03/06 23:51:37    900] 	FE_OCPN5203_n9972
[03/06 23:51:37    900] 	FE_OCPN5196_core_instance_array_out_102_
[03/06 23:51:37    900] 	FE_OCPN5171_n30360
[03/06 23:51:37    900] 	FE_OCPN5166_n29634
[03/06 23:51:37    900] 	FE_OCPN5158_n29405
[03/06 23:51:37    900] 	FE_OCPN5145_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_1_
[03/06 23:51:37    900] 	FE_OCPN5143_core_instance_array_out_124_
[03/06 23:51:37    900] 	FE_OCPN5142_core_instance_array_out_125_
[03/06 23:51:37    900] 	FE_OCPN5140_core_instance_array_out_106_
[03/06 23:51:37    900] 	FE_OCPN5127_FE_RN_1729_0
[03/06 23:51:37    900] 	FE_OCPN5126_FE_RN_1729_0
[03/06 23:51:37    900] 	FE_OCPN4994_reset
[03/06 23:51:37    900] 	FE_OCPN4992_FE_OFN451_reset
[03/06 23:51:37    900] 	FE_OCPN4943_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_85_
[03/06 23:51:37    900] 	FE_OCPN4925_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_64_
[03/06 23:51:37    900] 	FE_OCPN4918_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_80_
[03/06 23:51:37    900] 	FE_OCPN4907_n22041
[03/06 23:51:37    900] 	FE_OCPN4905_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_39_
[03/06 23:51:37    900] 	FE_OCPN4839_n9001
[03/06 23:51:37    900] 	FE_OCPN4798_core_instance_mac_array_instance_q_temp_128_
[03/06 23:51:37    900] 	FE_OCPN4796_core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_72_
[03/06 23:51:37    900] 	FE_OCPN4781_core_instance_mac_array_instance_q_temp_935_
[03/06 23:51:37    900] 	FE_OCPN4759_n5327
[03/06 23:51:37    900] 	FE_OCPN4744_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_41_
[03/06 23:51:37    900] 	FE_OCPN4728_n22119
[03/06 23:51:37    900] 	FE_OCPN4723_core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_126_
[03/06 23:51:37    900] 	FE_OCPN4713_n28249
[03/06 23:51:37    900] 	FE_OCPN4453_FE_RN_1715_0
[03/06 23:51:37    900] 	FE_OCPN4343_n9152
[03/06 23:51:37    900] 	FE_OCPN4323_n31848
[03/06 23:51:37    900] 	FE_OCPN4275_n28176
[03/06 23:51:37    900] 	FE_OCPN4274_FE_RN_1589_0
[03/06 23:51:37    900] 	FE_OCPN4263_n8223
[03/06 23:51:37    900] 	FE_OCPN4237_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_65_
[03/06 23:51:37    900] 	FE_OCPN4187_n29779
[03/06 23:51:37    900] 	FE_OCPN4186_n29781
[03/06 23:51:37    900] 	FE_OCPN4182_n29794
[03/06 23:51:37    900] 	FE_DBTN4_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_27_
[03/06 23:51:37    900] 	FE_DBTN0_n30447
[03/06 23:51:37    900] 
[03/06 23:51:37    900] 
[03/06 23:51:37    900] *info: net names were printed out to logv file
[03/06 23:51:37    900] 
[03/06 23:51:37    900] *** Finish Post CTS Hold Fixing (cpu=0:00:22.4 real=0:00:23.0 totSessionCpu=0:15:01 mem=1689.6M density=99.002%) ***
[03/06 23:51:37    900] <optDesign CMD> Restore Using all VT Cells
[03/06 23:51:37    900] Reported timing to dir ./timingReports
[03/06 23:51:37    900] **optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1508.9M, totSessionCpu=0:15:01 **
[03/06 23:51:37    900] ** Profile ** Start :  cpu=0:00:00.0, mem=1508.9M
[03/06 23:51:37    901] ** Profile ** Other data :  cpu=0:00:00.1, mem=1508.9M
[03/06 23:51:37    901] **INFO: Starting Blocking QThread with 1 CPU
[03/06 23:51:37    901]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/06 23:51:37    901] #################################################################################
[03/06 23:51:37    901] # Design Stage: PreRoute
[03/06 23:51:37    901] # Design Name: fullchip
[03/06 23:51:37    901] # Design Mode: 65nm
[03/06 23:51:37    901] # Analysis Mode: MMMC Non-OCV 
[03/06 23:51:37    901] # Parasitics Mode: No SPEF/RCDB
[03/06 23:51:37    901] # Signoff Settings: SI Off 
[03/06 23:51:37    901] #################################################################################
[03/06 23:51:37    901] AAE_INFO: 1 threads acquired from CTE.
[03/06 23:51:37    901] Calculate delays in BcWc mode...
[03/06 23:51:37    901] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/06 23:51:37    901] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/06 23:51:37    901] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/06 23:51:37    901] End delay calculation. (MEM=0 CPU=0:00:05.9 REAL=0:00:06.0)
[03/06 23:51:37    901] *** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 0.0M) ***
[03/06 23:51:37    901] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:00:31.5 mem=0.0M)
[03/06 23:51:37    901] ** Profile ** Overall slacks :  cpu=0:0-4:0-9.0, mem=0.0M
[03/06 23:51:37    901] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/06 23:51:48    911]  
_______________________________________________________________________
[03/06 23:51:48    911] ** Profile ** Overall slacks :  cpu=0:00:10.5, mem=1516.9M
[03/06 23:51:49    912] ** Profile ** Total reports :  cpu=0:00:01.2, mem=1508.9M
[03/06 23:51:50    913] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1508.9M
[03/06 23:51:50    913] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.952  | -0.462  | -0.952  |
|           TNS (ns):| -1056.7 |-925.318 |-131.364 |
|    Violating Paths:|  4089   |  3929   |   160   |
|          All Paths:|  18344  |  9726   |  13992  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.267  | -0.148  | -0.267  |
|           TNS (ns):|-602.647 | -12.695 |-590.741 |
|    Violating Paths:|  6443   |   468   |  6049   |
|          All Paths:|  18344  |  9726   |  13992  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.071%
       (99.002% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1508.9M
[03/06 23:51:50    913] *** Final Summary (holdfix) CPU=0:00:12.6, REAL=0:00:13.0, MEM=1508.9M
[03/06 23:51:50    913] **optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1506.9M, totSessionCpu=0:15:14 **
[03/06 23:51:50    913] *** Finished optDesign ***
[03/06 23:51:50    913] 
[03/06 23:51:50    913] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:37.4 real=0:00:38.4)
[03/06 23:51:50    913] Info: pop threads available for lower-level modules during optimization.
[03/06 23:51:50    913] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/06 23:51:50    913] <CMD> saveDesign cts.enc
[03/06 23:51:51    914] Writing Netlist "cts.enc.dat/fullchip.v.gz" ...
[03/06 23:51:51    914] Saving AAE Data ...
[03/06 23:51:52    914] Saving /home/linux/ieng6/ee260bwi25/myeoh/finalProject/Step1/pnr/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
[03/06 23:51:52    914] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/06 23:51:52    914] Saving mode setting ...
[03/06 23:51:52    914] Saving global file ...
[03/06 23:51:52    914] Saving floorplan file ...
[03/06 23:51:52    915] Saving Drc markers ...
[03/06 23:51:52    915] ... No Drc file written since there is no markers found.
[03/06 23:51:52    915] Saving placement file ...
[03/06 23:51:52    915] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1506.9M) ***
[03/06 23:51:52    915] Saving route file ...
[03/06 23:51:54    916] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1506.9M) ***
[03/06 23:51:54    916] Saving DEF file ...
[03/06 23:51:54    916] Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
[03/06 23:51:54    916] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/06 23:51:54    916] 
[03/06 23:51:54    916] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/06 23:51:54    916] 
[03/06 23:51:54    916] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/06 23:51:55    917] Generated self-contained design cts.enc.dat
[03/06 23:51:55    917] 
[03/06 23:51:55    917] *** Summary of all messages that are not suppressed in this session:
[03/06 23:51:55    917] Severity  ID               Count  Summary                                  
[03/06 23:51:55    917] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/06 23:51:55    917] ERROR     IMPOAX-142           2  %s                                       
[03/06 23:51:55    917] *** Message Summary: 0 warning(s), 3 error(s)
[03/06 23:51:55    917] 
[03/06 23:53:14    930] 
[03/06 23:53:14    930] *** Memory Usage v#1 (Current mem = 1468.457M, initial mem = 149.258M) ***
[03/06 23:53:14    930] 
[03/06 23:53:14    930] *** Summary of all messages that are not suppressed in this session:
[03/06 23:53:14    930] Severity  ID               Count  Summary                                  
[03/06 23:53:14    930] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/06 23:53:14    930] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/06 23:53:14    930] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/06 23:53:14    930] WARNING   IMPEXT-2710         10  Basic Cap table for layer M%d is ignored...
[03/06 23:53:14    930] WARNING   IMPEXT-2760         10  Layer M%d specified in the cap table is ...
[03/06 23:53:14    930] WARNING   IMPEXT-2771         10  Via %s specified in the cap table is ign...
[03/06 23:53:14    930] WARNING   IMPEXT-2801         10  Resistance values are not provided in th...
[03/06 23:53:14    930] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/06 23:53:14    930] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/06 23:53:14    930] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/06 23:53:14    930] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/06 23:53:14    930] ERROR     IMPSP-2002          11  Density too high (%.1f%%), stopping deta...
[03/06 23:53:14    930] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[03/06 23:53:14    930] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/06 23:53:14    930] WARNING   IMPOPT-3564          2  The following cells are set dont_use tem...
[03/06 23:53:14    930] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/06 23:53:14    930] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/06 23:53:14    930] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/06 23:53:14    930] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/06 23:53:14    930] ERROR     IMPOAX-142           5  %s                                       
[03/06 23:53:14    930] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/06 23:53:14    930] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/06 23:53:14    930] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[03/06 23:53:14    930] *** Message Summary: 2290 warning(s), 19 error(s)
[03/06 23:53:14    930] 
[03/06 23:53:14    930] --- Ending "Innovus" (totcpu=0:15:30, real=0:18:11, mem=1468.5M) ---
