\hypertarget{struct_s_y_s_c_f_g___type_def}{}\doxysection{Referencia de la Estructura S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}
\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{M\+E\+M\+R\+MP}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{P\+MC}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{E\+X\+T\+I\+CR}} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}{R\+E\+S\+E\+R\+V\+ED}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{C\+M\+P\+CR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
System configuration controller. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}\label{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CMPCR@{CMPCR}}
\index{CMPCR@{CMPCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMPCR}{CMPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+M\+P\+CR}

S\+Y\+S\+C\+FG Compensation cell control register, Address offset\+: 0x20 ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}\label{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+X\+T\+I\+CR\mbox{[}4\mbox{]}}

S\+Y\+S\+C\+FG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}\label{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+E\+M\+R\+MP}

S\+Y\+S\+C\+FG memory remap register, Address offset\+: 0x00 ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}\label{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!PMC@{PMC}}
\index{PMC@{PMC}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMC}{PMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+MC}

S\+Y\+S\+C\+FG peripheral mode configuration register, Address offset\+: 0x04 ~\newline
 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}\label{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED\mbox{[}2\mbox{]}}

Reserved, 0x18-\/0x1C ~\newline
 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
