// Generated by gen_regs.tcl
// DO NOT EDIT THIS FILE

#ifndef __PMU_REGS_H__
#define __PMU_REGS_H__

#include <stdint.h>
#if defined M3
#include "_cm3_chip_define.h"
#else
#include "_ca55_chip_define.h"
#endif

////////////////////////////////////////////////////////////////
// baisc reg info                                             //
////////////////////////////////////////////////////////////////

#define PMU_WK_SRC_0_M3_WAKEUP_ADDR             (PMU_BASE+0x00000000)
#define PMU_WK_SRC_0_M3_WAKEUP_LSB              10
#define PMU_WK_SRC_0_M3_WAKEUP_MASK             0x00000400

#define PMU_WK_SRC_0_AP_WAKEUP_ADDR             (PMU_BASE+0x00000000)
#define PMU_WK_SRC_0_AP_WAKEUP_LSB              9
#define PMU_WK_SRC_0_AP_WAKEUP_MASK             0x00000200

#define PMU_WK_SRC_0_PMIC_WAKEUP_ADDR           (PMU_BASE+0x00000000)
#define PMU_WK_SRC_0_PMIC_WAKEUP_LSB            8
#define PMU_WK_SRC_0_PMIC_WAKEUP_MASK           0x00000100

#define PMU_WK_SRC_0_SRC_ENCODE_ADDR            (PMU_BASE+0x00000000)
#define PMU_WK_SRC_0_SRC_ENCODE_LSB             0
#define PMU_WK_SRC_0_SRC_ENCODE_MASK            0x000000ff

#define PMU_WK_SRC_1_M3_WAKEUP_ADDR             (PMU_BASE+0x00000004)
#define PMU_WK_SRC_1_M3_WAKEUP_LSB              10
#define PMU_WK_SRC_1_M3_WAKEUP_MASK             0x00000400

#define PMU_WK_SRC_1_AP_WAKEUP_ADDR             (PMU_BASE+0x00000004)
#define PMU_WK_SRC_1_AP_WAKEUP_LSB              9
#define PMU_WK_SRC_1_AP_WAKEUP_MASK             0x00000200

#define PMU_WK_SRC_1_PMIC_WAKEUP_ADDR           (PMU_BASE+0x00000004)
#define PMU_WK_SRC_1_PMIC_WAKEUP_LSB            8
#define PMU_WK_SRC_1_PMIC_WAKEUP_MASK           0x00000100

#define PMU_WK_SRC_1_SRC_ENCODE_ADDR            (PMU_BASE+0x00000004)
#define PMU_WK_SRC_1_SRC_ENCODE_LSB             0
#define PMU_WK_SRC_1_SRC_ENCODE_MASK            0x000000ff

#define PMU_WK_SRC_2_M3_WAKEUP_ADDR             (PMU_BASE+0x00000008)
#define PMU_WK_SRC_2_M3_WAKEUP_LSB              10
#define PMU_WK_SRC_2_M3_WAKEUP_MASK             0x00000400

#define PMU_WK_SRC_2_AP_WAKEUP_ADDR             (PMU_BASE+0x00000008)
#define PMU_WK_SRC_2_AP_WAKEUP_LSB              9
#define PMU_WK_SRC_2_AP_WAKEUP_MASK             0x00000200

#define PMU_WK_SRC_2_PMIC_WAKEUP_ADDR           (PMU_BASE+0x00000008)
#define PMU_WK_SRC_2_PMIC_WAKEUP_LSB            8
#define PMU_WK_SRC_2_PMIC_WAKEUP_MASK           0x00000100

#define PMU_WK_SRC_2_SRC_ENCODE_ADDR            (PMU_BASE+0x00000008)
#define PMU_WK_SRC_2_SRC_ENCODE_LSB             0
#define PMU_WK_SRC_2_SRC_ENCODE_MASK            0x000000ff

#define PMU_WK_SRC_3_M3_WAKEUP_ADDR             (PMU_BASE+0x0000000c)
#define PMU_WK_SRC_3_M3_WAKEUP_LSB              10
#define PMU_WK_SRC_3_M3_WAKEUP_MASK             0x00000400

#define PMU_WK_SRC_3_AP_WAKEUP_ADDR             (PMU_BASE+0x0000000c)
#define PMU_WK_SRC_3_AP_WAKEUP_LSB              9
#define PMU_WK_SRC_3_AP_WAKEUP_MASK             0x00000200

#define PMU_WK_SRC_3_PMIC_WAKEUP_ADDR           (PMU_BASE+0x0000000c)
#define PMU_WK_SRC_3_PMIC_WAKEUP_LSB            8
#define PMU_WK_SRC_3_PMIC_WAKEUP_MASK           0x00000100

#define PMU_WK_SRC_3_SRC_ENCODE_ADDR            (PMU_BASE+0x0000000c)
#define PMU_WK_SRC_3_SRC_ENCODE_LSB             0
#define PMU_WK_SRC_3_SRC_ENCODE_MASK            0x000000ff

#define PMU_WK_SRC_4_M3_WAKEUP_ADDR             (PMU_BASE+0x00000010)
#define PMU_WK_SRC_4_M3_WAKEUP_LSB              10
#define PMU_WK_SRC_4_M3_WAKEUP_MASK             0x00000400

#define PMU_WK_SRC_4_AP_WAKEUP_ADDR             (PMU_BASE+0x00000010)
#define PMU_WK_SRC_4_AP_WAKEUP_LSB              9
#define PMU_WK_SRC_4_AP_WAKEUP_MASK             0x00000200

#define PMU_WK_SRC_4_PMIC_WAKEUP_ADDR           (PMU_BASE+0x00000010)
#define PMU_WK_SRC_4_PMIC_WAKEUP_LSB            8
#define PMU_WK_SRC_4_PMIC_WAKEUP_MASK           0x00000100

#define PMU_WK_SRC_4_SRC_ENCODE_ADDR            (PMU_BASE+0x00000010)
#define PMU_WK_SRC_4_SRC_ENCODE_LSB             0
#define PMU_WK_SRC_4_SRC_ENCODE_MASK            0x000000ff

#define PMU_WK_SRC_5_M3_WAKEUP_ADDR             (PMU_BASE+0x00000014)
#define PMU_WK_SRC_5_M3_WAKEUP_LSB              10
#define PMU_WK_SRC_5_M3_WAKEUP_MASK             0x00000400

#define PMU_WK_SRC_5_AP_WAKEUP_ADDR             (PMU_BASE+0x00000014)
#define PMU_WK_SRC_5_AP_WAKEUP_LSB              9
#define PMU_WK_SRC_5_AP_WAKEUP_MASK             0x00000200

#define PMU_WK_SRC_5_PMIC_WAKEUP_ADDR           (PMU_BASE+0x00000014)
#define PMU_WK_SRC_5_PMIC_WAKEUP_LSB            8
#define PMU_WK_SRC_5_PMIC_WAKEUP_MASK           0x00000100

#define PMU_WK_SRC_5_SRC_ENCODE_ADDR            (PMU_BASE+0x00000014)
#define PMU_WK_SRC_5_SRC_ENCODE_LSB             0
#define PMU_WK_SRC_5_SRC_ENCODE_MASK            0x000000ff

#define PMU_DDR_CR_DATA_RETENTION1_ADDR         (PMU_BASE+0x00000018)
#define PMU_DDR_CR_DATA_RETENTION1_LSB          1
#define PMU_DDR_CR_DATA_RETENTION1_MASK         0x00000002

#define PMU_DDR_CR_DATA_RETENTION0_ADDR         (PMU_BASE+0x00000018)
#define PMU_DDR_CR_DATA_RETENTION0_LSB          0
#define PMU_DDR_CR_DATA_RETENTION0_MASK         0x00000001

#define PMU_SW_WK_PMIC_WAKEUP_ADDR              (PMU_BASE+0x0000001c)

#define PMU_ISR_PMU_WAKEUP_5_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PMU_WAKEUP_5_LSB                28
#define PMU_ISR_PMU_WAKEUP_5_MASK               0x10000000

#define PMU_ISR_PMU_WAKEUP_4_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PMU_WAKEUP_4_LSB                27
#define PMU_ISR_PMU_WAKEUP_4_MASK               0x08000000

#define PMU_ISR_PMU_WAKEUP_3_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PMU_WAKEUP_3_LSB                26
#define PMU_ISR_PMU_WAKEUP_3_MASK               0x04000000

#define PMU_ISR_PMU_WAKEUP_2_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PMU_WAKEUP_2_LSB                25
#define PMU_ISR_PMU_WAKEUP_2_MASK               0x02000000

#define PMU_ISR_PMU_WAKEUP_1_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PMU_WAKEUP_1_LSB                24
#define PMU_ISR_PMU_WAKEUP_1_MASK               0x01000000

#define PMU_ISR_PMU_WAKEUP_0_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PMU_WAKEUP_0_LSB                23
#define PMU_ISR_PMU_WAKEUP_0_MASK               0x00800000

#define PMU_ISR_VD_RTC_PWR_GOOD_ADDR            (PMU_BASE+0x00000038)
#define PMU_ISR_VD_RTC_PWR_GOOD_LSB             22
#define PMU_ISR_VD_RTC_PWR_GOOD_MASK            0x00400000

#define PMU_ISR_VD_NPU_PWR_GOOD_ADDR            (PMU_BASE+0x00000038)
#define PMU_ISR_VD_NPU_PWR_GOOD_LSB             21
#define PMU_ISR_VD_NPU_PWR_GOOD_MASK            0x00200000

#define PMU_ISR_VD_AP_PWR_GOOD_ADDR             (PMU_BASE+0x00000038)
#define PMU_ISR_VD_AP_PWR_GOOD_LSB              20
#define PMU_ISR_VD_AP_PWR_GOOD_MASK             0x00100000

#define PMU_ISR_VD_LOGIC_PWR_GOOD_ADDR          (PMU_BASE+0x00000038)
#define PMU_ISR_VD_LOGIC_PWR_GOOD_LSB           19
#define PMU_ISR_VD_LOGIC_PWR_GOOD_MASK          0x00080000

#define PMU_ISR_PMIC_PWR_GOOD_ADDR              (PMU_BASE+0x00000038)
#define PMU_ISR_PMIC_PWR_GOOD_LSB               18
#define PMU_ISR_PMIC_PWR_GOOD_MASK              0x00040000

#define PMU_ISR_PMIC_IRQ_ADDR                   (PMU_BASE+0x00000038)
#define PMU_ISR_PMIC_IRQ_LSB                    17
#define PMU_ISR_PMIC_IRQ_MASK                   0x00020000

#define PMU_ISR_PPU_PERI1_IRQ_ADDR              (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_PERI1_IRQ_LSB               16
#define PMU_ISR_PPU_PERI1_IRQ_MASK              0x00010000

#define PMU_ISR_PPU_PERI0_IRQ_ADDR              (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_PERI0_IRQ_LSB               15
#define PMU_ISR_PPU_PERI0_IRQ_MASK              0x00008000

#define PMU_ISR_PPU_NPU1_IRQ_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_NPU1_IRQ_LSB                14
#define PMU_ISR_PPU_NPU1_IRQ_MASK               0x00004000

#define PMU_ISR_PPU_NPU0_IRQ_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_NPU0_IRQ_LSB                13
#define PMU_ISR_PPU_NPU0_IRQ_MASK               0x00002000

#define PMU_ISR_PPU_LP_IRQ_ADDR                 (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_LP_IRQ_LSB                  12
#define PMU_ISR_PPU_LP_IRQ_MASK                 0x00001000

#define PMU_ISR_PPU_GPU_IRQ_ADDR                (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_GPU_IRQ_LSB                 11
#define PMU_ISR_PPU_GPU_IRQ_MASK                0x00000800

#define PMU_ISR_PPU_DDR1_IRQ_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_DDR1_IRQ_LSB                10
#define PMU_ISR_PPU_DDR1_IRQ_MASK               0x00000400

#define PMU_ISR_PPU_DDR0_IRQ_ADDR               (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_DDR0_IRQ_LSB                9
#define PMU_ISR_PPU_DDR0_IRQ_MASK               0x00000200

#define PMU_ISR_PPU_ISP_IRQ_ADDR                (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_ISP_IRQ_LSB                 8
#define PMU_ISR_PPU_ISP_IRQ_MASK                0x00000100

#define PMU_ISR_PPU_DEWARP_IRQ_ADDR             (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_DEWARP_IRQ_LSB              7
#define PMU_ISR_PPU_DEWARP_IRQ_MASK             0x00000080

#define PMU_ISR_PPU_IMG_IRQ_ADDR                (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_IMG_IRQ_LSB                 6
#define PMU_ISR_PPU_IMG_IRQ_MASK                0x00000040

#define PMU_ISR_PPU_VPU_IRQ_ADDR                (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_VPU_IRQ_LSB                 5
#define PMU_ISR_PPU_VPU_IRQ_MASK                0x00000020

#define PMU_ISR_PPU_CLUSTER_IRQ_ADDR            (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_CLUSTER_IRQ_LSB             4
#define PMU_ISR_PPU_CLUSTER_IRQ_MASK            0x00000010

#define PMU_ISR_PPU_CORE3_IRQ_ADDR              (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_CORE3_IRQ_LSB               3
#define PMU_ISR_PPU_CORE3_IRQ_MASK              0x00000008

#define PMU_ISR_PPU_CORE2_IRQ_ADDR              (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_CORE2_IRQ_LSB               2
#define PMU_ISR_PPU_CORE2_IRQ_MASK              0x00000004

#define PMU_ISR_PPU_CORE1_IRQ_ADDR              (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_CORE1_IRQ_LSB               1
#define PMU_ISR_PPU_CORE1_IRQ_MASK              0x00000002

#define PMU_ISR_PPU_CORE0_IRQ_ADDR              (PMU_BASE+0x00000038)
#define PMU_ISR_PPU_CORE0_IRQ_LSB               0
#define PMU_ISR_PPU_CORE0_IRQ_MASK              0x00000001

#define PMU_IMR_PMU_WAKEUP_5_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PMU_WAKEUP_5_MASK_LSB           28
#define PMU_IMR_PMU_WAKEUP_5_MASK_MASK          0x10000000

#define PMU_IMR_PMU_WAKEUP_4_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PMU_WAKEUP_4_MASK_LSB           27
#define PMU_IMR_PMU_WAKEUP_4_MASK_MASK          0x08000000

#define PMU_IMR_PMU_WAKEUP_3_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PMU_WAKEUP_3_MASK_LSB           26
#define PMU_IMR_PMU_WAKEUP_3_MASK_MASK          0x04000000

#define PMU_IMR_PMU_WAKEUP_2_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PMU_WAKEUP_2_MASK_LSB           25
#define PMU_IMR_PMU_WAKEUP_2_MASK_MASK          0x02000000

#define PMU_IMR_PMU_WAKEUP_1_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PMU_WAKEUP_1_MASK_LSB           24
#define PMU_IMR_PMU_WAKEUP_1_MASK_MASK          0x01000000

#define PMU_IMR_PMU_WAKEUP_0_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PMU_WAKEUP_0_MASK_LSB           23
#define PMU_IMR_PMU_WAKEUP_0_MASK_MASK          0x00800000

#define PMU_IMR_VD_RTC_PWR_GOOD_MASK_ADDR       (PMU_BASE+0x0000003c)
#define PMU_IMR_VD_RTC_PWR_GOOD_MASK_LSB        22
#define PMU_IMR_VD_RTC_PWR_GOOD_MASK_MASK       0x00400000

#define PMU_IMR_VD_NPU_PWR_GOOD_MASK_ADDR       (PMU_BASE+0x0000003c)
#define PMU_IMR_VD_NPU_PWR_GOOD_MASK_LSB        21
#define PMU_IMR_VD_NPU_PWR_GOOD_MASK_MASK       0x00200000

#define PMU_IMR_VD_AP_PWR_GOOD_MASK_ADDR        (PMU_BASE+0x0000003c)
#define PMU_IMR_VD_AP_PWR_GOOD_MASK_LSB         20
#define PMU_IMR_VD_AP_PWR_GOOD_MASK_MASK        0x00100000

#define PMU_IMR_VD_LOGIC_PWR_GOOD_MASK_ADDR     (PMU_BASE+0x0000003c)
#define PMU_IMR_VD_LOGIC_PWR_GOOD_MASK_LSB      19
#define PMU_IMR_VD_LOGIC_PWR_GOOD_MASK_MASK     0x00080000

#define PMU_IMR_PMIC_PWR_GOOD_MASK_ADDR         (PMU_BASE+0x0000003c)
#define PMU_IMR_PMIC_PWR_GOOD_MASK_LSB          18
#define PMU_IMR_PMIC_PWR_GOOD_MASK_MASK         0x00040000

#define PMU_IMR_PMIC_IRQ_MASK_ADDR              (PMU_BASE+0x0000003c)
#define PMU_IMR_PMIC_IRQ_MASK_LSB               17
#define PMU_IMR_PMIC_IRQ_MASK_MASK              0x00020000

#define PMU_IMR_PPU_PERI1_IRQ_MASK_ADDR         (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_PERI1_IRQ_MASK_LSB          16
#define PMU_IMR_PPU_PERI1_IRQ_MASK_MASK         0x00010000

#define PMU_IMR_PPU_PERI0_IRQ_MASK_ADDR         (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_PERI0_IRQ_MASK_LSB          15
#define PMU_IMR_PPU_PERI0_IRQ_MASK_MASK         0x00008000

#define PMU_IMR_PPU_NPU1_IRQ_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_NPU1_IRQ_MASK_LSB           14
#define PMU_IMR_PPU_NPU1_IRQ_MASK_MASK          0x00004000

#define PMU_IMR_PPU_NPU0_IRQ_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_NPU0_IRQ_MASK_LSB           13
#define PMU_IMR_PPU_NPU0_IRQ_MASK_MASK          0x00002000

#define PMU_IMR_PPU_LP_IRQ_MASK_ADDR            (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_LP_IRQ_MASK_LSB             12
#define PMU_IMR_PPU_LP_IRQ_MASK_MASK            0x00001000

#define PMU_IMR_PPU_GPU_IRQ_MASK_ADDR           (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_GPU_IRQ_MASK_LSB            11
#define PMU_IMR_PPU_GPU_IRQ_MASK_MASK           0x00000800

#define PMU_IMR_PPU_DDR1_IRQ_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_DDR1_IRQ_MASK_LSB           10
#define PMU_IMR_PPU_DDR1_IRQ_MASK_MASK          0x00000400

#define PMU_IMR_PPU_DDR0_IRQ_MASK_ADDR          (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_DDR0_IRQ_MASK_LSB           9
#define PMU_IMR_PPU_DDR0_IRQ_MASK_MASK          0x00000200

#define PMU_IMR_PPU_ISP_IRQ_MASK_ADDR           (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_ISP_IRQ_MASK_LSB            8
#define PMU_IMR_PPU_ISP_IRQ_MASK_MASK           0x00000100

#define PMU_IMR_PPU_DEWARP_IRQ_MASK_ADDR        (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_DEWARP_IRQ_MASK_LSB         7
#define PMU_IMR_PPU_DEWARP_IRQ_MASK_MASK        0x00000080

#define PMU_IMR_PPU_IMG_IRQ_MASK_ADDR           (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_IMG_IRQ_MASK_LSB            6
#define PMU_IMR_PPU_IMG_IRQ_MASK_MASK           0x00000040

#define PMU_IMR_PPU_VPU_IRQ_MASK_ADDR           (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_VPU_IRQ_MASK_LSB            5
#define PMU_IMR_PPU_VPU_IRQ_MASK_MASK           0x00000020

#define PMU_IMR_PPU_CLUSTER_IRQ_MASK_ADDR       (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_CLUSTER_IRQ_MASK_LSB        4
#define PMU_IMR_PPU_CLUSTER_IRQ_MASK_MASK       0x00000010

#define PMU_IMR_PPU_CORE3_IRQ_MASK_ADDR         (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_CORE3_IRQ_MASK_LSB          3
#define PMU_IMR_PPU_CORE3_IRQ_MASK_MASK         0x00000008

#define PMU_IMR_PPU_CORE2_IRQ_MASK_ADDR         (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_CORE2_IRQ_MASK_LSB          2
#define PMU_IMR_PPU_CORE2_IRQ_MASK_MASK         0x00000004

#define PMU_IMR_PPU_CORE1_IRQ_MASK_ADDR         (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_CORE1_IRQ_MASK_LSB          1
#define PMU_IMR_PPU_CORE1_IRQ_MASK_MASK         0x00000002

#define PMU_IMR_PPU_CORE0_IRQ_MASK_ADDR         (PMU_BASE+0x0000003c)
#define PMU_IMR_PPU_CORE0_IRQ_MASK_LSB          0
#define PMU_IMR_PPU_CORE0_IRQ_MASK_MASK         0x00000001

#define PMU_FEATURE_NUM_OF_PD_ADDR              (PMU_BASE+0x00000040)

#define PMU_PUSEQ_0_LOGICID_ADDR                (PMU_BASE+0x00000050)
#define PMU_PUSEQ_0_LOGICID_LSB                 8
#define PMU_PUSEQ_0_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_0_OP_POLICY_ADDR              (PMU_BASE+0x00000050)
#define PMU_PUSEQ_0_OP_POLICY_LSB               4
#define PMU_PUSEQ_0_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_0_PWR_POLICY_ADDR             (PMU_BASE+0x00000050)
#define PMU_PUSEQ_0_PWR_POLICY_LSB              0
#define PMU_PUSEQ_0_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_1_LOGICID_ADDR                (PMU_BASE+0x00000054)
#define PMU_PUSEQ_1_LOGICID_LSB                 8
#define PMU_PUSEQ_1_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_1_OP_POLICY_ADDR              (PMU_BASE+0x00000054)
#define PMU_PUSEQ_1_OP_POLICY_LSB               4
#define PMU_PUSEQ_1_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_1_PWR_POLICY_ADDR             (PMU_BASE+0x00000054)
#define PMU_PUSEQ_1_PWR_POLICY_LSB              0
#define PMU_PUSEQ_1_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_2_LOGICID_ADDR                (PMU_BASE+0x00000058)
#define PMU_PUSEQ_2_LOGICID_LSB                 8
#define PMU_PUSEQ_2_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_2_OP_POLICY_ADDR              (PMU_BASE+0x00000058)
#define PMU_PUSEQ_2_OP_POLICY_LSB               4
#define PMU_PUSEQ_2_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_2_PWR_POLICY_ADDR             (PMU_BASE+0x00000058)
#define PMU_PUSEQ_2_PWR_POLICY_LSB              0
#define PMU_PUSEQ_2_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_3_LOGICID_ADDR                (PMU_BASE+0x0000005c)
#define PMU_PUSEQ_3_LOGICID_LSB                 8
#define PMU_PUSEQ_3_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_3_OP_POLICY_ADDR              (PMU_BASE+0x0000005c)
#define PMU_PUSEQ_3_OP_POLICY_LSB               4
#define PMU_PUSEQ_3_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_3_PWR_POLICY_ADDR             (PMU_BASE+0x0000005c)
#define PMU_PUSEQ_3_PWR_POLICY_LSB              0
#define PMU_PUSEQ_3_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_4_LOGICID_ADDR                (PMU_BASE+0x00000060)
#define PMU_PUSEQ_4_LOGICID_LSB                 8
#define PMU_PUSEQ_4_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_4_OP_POLICY_ADDR              (PMU_BASE+0x00000060)
#define PMU_PUSEQ_4_OP_POLICY_LSB               4
#define PMU_PUSEQ_4_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_4_PWR_POLICY_ADDR             (PMU_BASE+0x00000060)
#define PMU_PUSEQ_4_PWR_POLICY_LSB              0
#define PMU_PUSEQ_4_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_5_LOGICID_ADDR                (PMU_BASE+0x00000064)
#define PMU_PUSEQ_5_LOGICID_LSB                 8
#define PMU_PUSEQ_5_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_5_OP_POLICY_ADDR              (PMU_BASE+0x00000064)
#define PMU_PUSEQ_5_OP_POLICY_LSB               4
#define PMU_PUSEQ_5_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_5_PWR_POLICY_ADDR             (PMU_BASE+0x00000064)
#define PMU_PUSEQ_5_PWR_POLICY_LSB              0
#define PMU_PUSEQ_5_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_6_LOGICID_ADDR                (PMU_BASE+0x00000068)
#define PMU_PUSEQ_6_LOGICID_LSB                 8
#define PMU_PUSEQ_6_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_6_OP_POLICY_ADDR              (PMU_BASE+0x00000068)
#define PMU_PUSEQ_6_OP_POLICY_LSB               4
#define PMU_PUSEQ_6_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_6_PWR_POLICY_ADDR             (PMU_BASE+0x00000068)
#define PMU_PUSEQ_6_PWR_POLICY_LSB              0
#define PMU_PUSEQ_6_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_7_LOGICID_ADDR                (PMU_BASE+0x0000006c)
#define PMU_PUSEQ_7_LOGICID_LSB                 8
#define PMU_PUSEQ_7_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_7_OP_POLICY_ADDR              (PMU_BASE+0x0000006c)
#define PMU_PUSEQ_7_OP_POLICY_LSB               4
#define PMU_PUSEQ_7_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_7_PWR_POLICY_ADDR             (PMU_BASE+0x0000006c)
#define PMU_PUSEQ_7_PWR_POLICY_LSB              0
#define PMU_PUSEQ_7_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_8_LOGICID_ADDR                (PMU_BASE+0x00000070)
#define PMU_PUSEQ_8_LOGICID_LSB                 8
#define PMU_PUSEQ_8_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_8_OP_POLICY_ADDR              (PMU_BASE+0x00000070)
#define PMU_PUSEQ_8_OP_POLICY_LSB               4
#define PMU_PUSEQ_8_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_8_PWR_POLICY_ADDR             (PMU_BASE+0x00000070)
#define PMU_PUSEQ_8_PWR_POLICY_LSB              0
#define PMU_PUSEQ_8_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_9_LOGICID_ADDR                (PMU_BASE+0x00000074)
#define PMU_PUSEQ_9_LOGICID_LSB                 8
#define PMU_PUSEQ_9_LOGICID_MASK                0x00001f00

#define PMU_PUSEQ_9_OP_POLICY_ADDR              (PMU_BASE+0x00000074)
#define PMU_PUSEQ_9_OP_POLICY_LSB               4
#define PMU_PUSEQ_9_OP_POLICY_MASK              0x000000f0

#define PMU_PUSEQ_9_PWR_POLICY_ADDR             (PMU_BASE+0x00000074)
#define PMU_PUSEQ_9_PWR_POLICY_LSB              0
#define PMU_PUSEQ_9_PWR_POLICY_MASK             0x0000000f

#define PMU_PUSEQ_10_LOGICID_ADDR               (PMU_BASE+0x00000078)
#define PMU_PUSEQ_10_LOGICID_LSB                8
#define PMU_PUSEQ_10_LOGICID_MASK               0x00001f00

#define PMU_PUSEQ_10_OP_POLICY_ADDR             (PMU_BASE+0x00000078)
#define PMU_PUSEQ_10_OP_POLICY_LSB              4
#define PMU_PUSEQ_10_OP_POLICY_MASK             0x000000f0

#define PMU_PUSEQ_10_PWR_POLICY_ADDR            (PMU_BASE+0x00000078)
#define PMU_PUSEQ_10_PWR_POLICY_LSB             0
#define PMU_PUSEQ_10_PWR_POLICY_MASK            0x0000000f

#define PMU_PUSEQ_11_LOGICID_ADDR               (PMU_BASE+0x0000007c)
#define PMU_PUSEQ_11_LOGICID_LSB                8
#define PMU_PUSEQ_11_LOGICID_MASK               0x00001f00

#define PMU_PUSEQ_11_OP_POLICY_ADDR             (PMU_BASE+0x0000007c)
#define PMU_PUSEQ_11_OP_POLICY_LSB              4
#define PMU_PUSEQ_11_OP_POLICY_MASK             0x000000f0

#define PMU_PUSEQ_11_PWR_POLICY_ADDR            (PMU_BASE+0x0000007c)
#define PMU_PUSEQ_11_PWR_POLICY_LSB             0
#define PMU_PUSEQ_11_PWR_POLICY_MASK            0x0000000f

#define PMU_PUSEQ_12_LOGICID_ADDR               (PMU_BASE+0x00000080)
#define PMU_PUSEQ_12_LOGICID_LSB                8
#define PMU_PUSEQ_12_LOGICID_MASK               0x00001f00

#define PMU_PUSEQ_12_OP_POLICY_ADDR             (PMU_BASE+0x00000080)
#define PMU_PUSEQ_12_OP_POLICY_LSB              4
#define PMU_PUSEQ_12_OP_POLICY_MASK             0x000000f0

#define PMU_PUSEQ_12_PWR_POLICY_ADDR            (PMU_BASE+0x00000080)
#define PMU_PUSEQ_12_PWR_POLICY_LSB             0
#define PMU_PUSEQ_12_PWR_POLICY_MASK            0x0000000f

#define PMU_PUSEQ_13_LOGICID_ADDR               (PMU_BASE+0x00000084)
#define PMU_PUSEQ_13_LOGICID_LSB                8
#define PMU_PUSEQ_13_LOGICID_MASK               0x00001f00

#define PMU_PUSEQ_13_OP_POLICY_ADDR             (PMU_BASE+0x00000084)
#define PMU_PUSEQ_13_OP_POLICY_LSB              4
#define PMU_PUSEQ_13_OP_POLICY_MASK             0x000000f0

#define PMU_PUSEQ_13_PWR_POLICY_ADDR            (PMU_BASE+0x00000084)
#define PMU_PUSEQ_13_PWR_POLICY_LSB             0
#define PMU_PUSEQ_13_PWR_POLICY_MASK            0x0000000f

#define PMU_PUSEQ_14_LOGICID_ADDR               (PMU_BASE+0x00000088)
#define PMU_PUSEQ_14_LOGICID_LSB                8
#define PMU_PUSEQ_14_LOGICID_MASK               0x00001f00

#define PMU_PUSEQ_14_OP_POLICY_ADDR             (PMU_BASE+0x00000088)
#define PMU_PUSEQ_14_OP_POLICY_LSB              4
#define PMU_PUSEQ_14_OP_POLICY_MASK             0x000000f0

#define PMU_PUSEQ_14_PWR_POLICY_ADDR            (PMU_BASE+0x00000088)
#define PMU_PUSEQ_14_PWR_POLICY_LSB             0
#define PMU_PUSEQ_14_PWR_POLICY_MASK            0x0000000f

#define PMU_PUSEQ_15_LOGICID_ADDR               (PMU_BASE+0x0000008c)
#define PMU_PUSEQ_15_LOGICID_LSB                8
#define PMU_PUSEQ_15_LOGICID_MASK               0x00001f00

#define PMU_PUSEQ_15_OP_POLICY_ADDR             (PMU_BASE+0x0000008c)
#define PMU_PUSEQ_15_OP_POLICY_LSB              4
#define PMU_PUSEQ_15_OP_POLICY_MASK             0x000000f0

#define PMU_PUSEQ_15_PWR_POLICY_ADDR            (PMU_BASE+0x0000008c)
#define PMU_PUSEQ_15_PWR_POLICY_LSB             0
#define PMU_PUSEQ_15_PWR_POLICY_MASK            0x0000000f

#define PMU_PUSEQ_16_LOGICID_ADDR               (PMU_BASE+0x00000090)
#define PMU_PUSEQ_16_LOGICID_LSB                8
#define PMU_PUSEQ_16_LOGICID_MASK               0x00001f00

#define PMU_PUSEQ_16_OP_POLICY_ADDR             (PMU_BASE+0x00000090)
#define PMU_PUSEQ_16_OP_POLICY_LSB              4
#define PMU_PUSEQ_16_OP_POLICY_MASK             0x000000f0

#define PMU_PUSEQ_16_PWR_POLICY_ADDR            (PMU_BASE+0x00000090)
#define PMU_PUSEQ_16_PWR_POLICY_LSB             0
#define PMU_PUSEQ_16_PWR_POLICY_MASK            0x0000000f

#define PMU_PU_CR_NUM_PD_ADDR                   (PMU_BASE+0x00000094)
#define PMU_PU_CR_NUM_PD_LSB                    4
#define PMU_PU_CR_NUM_PD_MASK                   0x000001f0

#define PMU_PU_CR_PU_EN_ADDR                    (PMU_BASE+0x00000094)
#define PMU_PU_CR_PU_EN_LSB                     0
#define PMU_PU_CR_PU_EN_MASK                    0x00000001

#define PMU_PDSEQ_0_LOGICID_ADDR                (PMU_BASE+0x000000a0)
#define PMU_PDSEQ_0_LOGICID_LSB                 8
#define PMU_PDSEQ_0_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_0_OP_POLICY_ADDR              (PMU_BASE+0x000000a0)
#define PMU_PDSEQ_0_OP_POLICY_LSB               4
#define PMU_PDSEQ_0_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_0_PWR_POLICY_ADDR             (PMU_BASE+0x000000a0)
#define PMU_PDSEQ_0_PWR_POLICY_LSB              0
#define PMU_PDSEQ_0_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_1_LOGICID_ADDR                (PMU_BASE+0x000000a4)
#define PMU_PDSEQ_1_LOGICID_LSB                 8
#define PMU_PDSEQ_1_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_1_OP_POLICY_ADDR              (PMU_BASE+0x000000a4)
#define PMU_PDSEQ_1_OP_POLICY_LSB               4
#define PMU_PDSEQ_1_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_1_PWR_POLICY_ADDR             (PMU_BASE+0x000000a4)
#define PMU_PDSEQ_1_PWR_POLICY_LSB              0
#define PMU_PDSEQ_1_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_2_LOGICID_ADDR                (PMU_BASE+0x000000a8)
#define PMU_PDSEQ_2_LOGICID_LSB                 8
#define PMU_PDSEQ_2_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_2_OP_POLICY_ADDR              (PMU_BASE+0x000000a8)
#define PMU_PDSEQ_2_OP_POLICY_LSB               4
#define PMU_PDSEQ_2_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_2_PWR_POLICY_ADDR             (PMU_BASE+0x000000a8)
#define PMU_PDSEQ_2_PWR_POLICY_LSB              0
#define PMU_PDSEQ_2_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_3_LOGICID_ADDR                (PMU_BASE+0x000000ac)
#define PMU_PDSEQ_3_LOGICID_LSB                 8
#define PMU_PDSEQ_3_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_3_OP_POLICY_ADDR              (PMU_BASE+0x000000ac)
#define PMU_PDSEQ_3_OP_POLICY_LSB               4
#define PMU_PDSEQ_3_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_3_PWR_POLICY_ADDR             (PMU_BASE+0x000000ac)
#define PMU_PDSEQ_3_PWR_POLICY_LSB              0
#define PMU_PDSEQ_3_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_4_LOGICID_ADDR                (PMU_BASE+0x000000b0)
#define PMU_PDSEQ_4_LOGICID_LSB                 8
#define PMU_PDSEQ_4_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_4_OP_POLICY_ADDR              (PMU_BASE+0x000000b0)
#define PMU_PDSEQ_4_OP_POLICY_LSB               4
#define PMU_PDSEQ_4_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_4_PWR_POLICY_ADDR             (PMU_BASE+0x000000b0)
#define PMU_PDSEQ_4_PWR_POLICY_LSB              0
#define PMU_PDSEQ_4_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_5_LOGICID_ADDR                (PMU_BASE+0x000000b4)
#define PMU_PDSEQ_5_LOGICID_LSB                 8
#define PMU_PDSEQ_5_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_5_OP_POLICY_ADDR              (PMU_BASE+0x000000b4)
#define PMU_PDSEQ_5_OP_POLICY_LSB               4
#define PMU_PDSEQ_5_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_5_PWR_POLICY_ADDR             (PMU_BASE+0x000000b4)
#define PMU_PDSEQ_5_PWR_POLICY_LSB              0
#define PMU_PDSEQ_5_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_6_LOGICID_ADDR                (PMU_BASE+0x000000b8)
#define PMU_PDSEQ_6_LOGICID_LSB                 8
#define PMU_PDSEQ_6_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_6_OP_POLICY_ADDR              (PMU_BASE+0x000000b8)
#define PMU_PDSEQ_6_OP_POLICY_LSB               4
#define PMU_PDSEQ_6_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_6_PWR_POLICY_ADDR             (PMU_BASE+0x000000b8)
#define PMU_PDSEQ_6_PWR_POLICY_LSB              0
#define PMU_PDSEQ_6_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_7_LOGICID_ADDR                (PMU_BASE+0x000000bc)
#define PMU_PDSEQ_7_LOGICID_LSB                 8
#define PMU_PDSEQ_7_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_7_OP_POLICY_ADDR              (PMU_BASE+0x000000bc)
#define PMU_PDSEQ_7_OP_POLICY_LSB               4
#define PMU_PDSEQ_7_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_7_PWR_POLICY_ADDR             (PMU_BASE+0x000000bc)
#define PMU_PDSEQ_7_PWR_POLICY_LSB              0
#define PMU_PDSEQ_7_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_8_LOGICID_ADDR                (PMU_BASE+0x000000c0)
#define PMU_PDSEQ_8_LOGICID_LSB                 8
#define PMU_PDSEQ_8_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_8_OP_POLICY_ADDR              (PMU_BASE+0x000000c0)
#define PMU_PDSEQ_8_OP_POLICY_LSB               4
#define PMU_PDSEQ_8_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_8_PWR_POLICY_ADDR             (PMU_BASE+0x000000c0)
#define PMU_PDSEQ_8_PWR_POLICY_LSB              0
#define PMU_PDSEQ_8_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_9_LOGICID_ADDR                (PMU_BASE+0x000000c4)
#define PMU_PDSEQ_9_LOGICID_LSB                 8
#define PMU_PDSEQ_9_LOGICID_MASK                0x00001f00

#define PMU_PDSEQ_9_OP_POLICY_ADDR              (PMU_BASE+0x000000c4)
#define PMU_PDSEQ_9_OP_POLICY_LSB               4
#define PMU_PDSEQ_9_OP_POLICY_MASK              0x000000f0

#define PMU_PDSEQ_9_PWR_POLICY_ADDR             (PMU_BASE+0x000000c4)
#define PMU_PDSEQ_9_PWR_POLICY_LSB              0
#define PMU_PDSEQ_9_PWR_POLICY_MASK             0x0000000f

#define PMU_PDSEQ_10_LOGICID_ADDR               (PMU_BASE+0x000000c8)
#define PMU_PDSEQ_10_LOGICID_LSB                8
#define PMU_PDSEQ_10_LOGICID_MASK               0x00001f00

#define PMU_PDSEQ_10_OP_POLICY_ADDR             (PMU_BASE+0x000000c8)
#define PMU_PDSEQ_10_OP_POLICY_LSB              4
#define PMU_PDSEQ_10_OP_POLICY_MASK             0x000000f0

#define PMU_PDSEQ_10_PWR_POLICY_ADDR            (PMU_BASE+0x000000c8)
#define PMU_PDSEQ_10_PWR_POLICY_LSB             0
#define PMU_PDSEQ_10_PWR_POLICY_MASK            0x0000000f

#define PMU_PDSEQ_11_LOGICID_ADDR               (PMU_BASE+0x000000cc)
#define PMU_PDSEQ_11_LOGICID_LSB                8
#define PMU_PDSEQ_11_LOGICID_MASK               0x00001f00

#define PMU_PDSEQ_11_OP_POLICY_ADDR             (PMU_BASE+0x000000cc)
#define PMU_PDSEQ_11_OP_POLICY_LSB              4
#define PMU_PDSEQ_11_OP_POLICY_MASK             0x000000f0

#define PMU_PDSEQ_11_PWR_POLICY_ADDR            (PMU_BASE+0x000000cc)
#define PMU_PDSEQ_11_PWR_POLICY_LSB             0
#define PMU_PDSEQ_11_PWR_POLICY_MASK            0x0000000f

#define PMU_PDSEQ_12_LOGICID_ADDR               (PMU_BASE+0x000000d0)
#define PMU_PDSEQ_12_LOGICID_LSB                8
#define PMU_PDSEQ_12_LOGICID_MASK               0x00001f00

#define PMU_PDSEQ_12_OP_POLICY_ADDR             (PMU_BASE+0x000000d0)
#define PMU_PDSEQ_12_OP_POLICY_LSB              4
#define PMU_PDSEQ_12_OP_POLICY_MASK             0x000000f0

#define PMU_PDSEQ_12_PWR_POLICY_ADDR            (PMU_BASE+0x000000d0)
#define PMU_PDSEQ_12_PWR_POLICY_LSB             0
#define PMU_PDSEQ_12_PWR_POLICY_MASK            0x0000000f

#define PMU_PDSEQ_13_LOGICID_ADDR               (PMU_BASE+0x000000d4)
#define PMU_PDSEQ_13_LOGICID_LSB                8
#define PMU_PDSEQ_13_LOGICID_MASK               0x00001f00

#define PMU_PDSEQ_13_OP_POLICY_ADDR             (PMU_BASE+0x000000d4)
#define PMU_PDSEQ_13_OP_POLICY_LSB              4
#define PMU_PDSEQ_13_OP_POLICY_MASK             0x000000f0

#define PMU_PDSEQ_13_PWR_POLICY_ADDR            (PMU_BASE+0x000000d4)
#define PMU_PDSEQ_13_PWR_POLICY_LSB             0
#define PMU_PDSEQ_13_PWR_POLICY_MASK            0x0000000f

#define PMU_PDSEQ_14_LOGICID_ADDR               (PMU_BASE+0x000000d8)
#define PMU_PDSEQ_14_LOGICID_LSB                8
#define PMU_PDSEQ_14_LOGICID_MASK               0x00001f00

#define PMU_PDSEQ_14_OP_POLICY_ADDR             (PMU_BASE+0x000000d8)
#define PMU_PDSEQ_14_OP_POLICY_LSB              4
#define PMU_PDSEQ_14_OP_POLICY_MASK             0x000000f0

#define PMU_PDSEQ_14_PWR_POLICY_ADDR            (PMU_BASE+0x000000d8)
#define PMU_PDSEQ_14_PWR_POLICY_LSB             0
#define PMU_PDSEQ_14_PWR_POLICY_MASK            0x0000000f

#define PMU_PDSEQ_15_LOGICID_ADDR               (PMU_BASE+0x000000dc)
#define PMU_PDSEQ_15_LOGICID_LSB                8
#define PMU_PDSEQ_15_LOGICID_MASK               0x00001f00

#define PMU_PDSEQ_15_OP_POLICY_ADDR             (PMU_BASE+0x000000dc)
#define PMU_PDSEQ_15_OP_POLICY_LSB              4
#define PMU_PDSEQ_15_OP_POLICY_MASK             0x000000f0

#define PMU_PDSEQ_15_PWR_POLICY_ADDR            (PMU_BASE+0x000000dc)
#define PMU_PDSEQ_15_PWR_POLICY_LSB             0
#define PMU_PDSEQ_15_PWR_POLICY_MASK            0x0000000f

#define PMU_PDSEQ_16_LOGICID_ADDR               (PMU_BASE+0x000000e0)
#define PMU_PDSEQ_16_LOGICID_LSB                8
#define PMU_PDSEQ_16_LOGICID_MASK               0x00001f00

#define PMU_PDSEQ_16_OP_POLICY_ADDR             (PMU_BASE+0x000000e0)
#define PMU_PDSEQ_16_OP_POLICY_LSB              4
#define PMU_PDSEQ_16_OP_POLICY_MASK             0x000000f0

#define PMU_PDSEQ_16_PWR_POLICY_ADDR            (PMU_BASE+0x000000e0)
#define PMU_PDSEQ_16_PWR_POLICY_LSB             0
#define PMU_PDSEQ_16_PWR_POLICY_MASK            0x0000000f

#define PMU_PD_CR_NUM_PD_ADDR                   (PMU_BASE+0x000000e4)
#define PMU_PD_CR_NUM_PD_LSB                    4
#define PMU_PD_CR_NUM_PD_MASK                   0x000001f0

#define PMU_PD_CR_PD_EN_ADDR                    (PMU_BASE+0x000000e4)
#define PMU_PD_CR_PD_EN_LSB                     0
#define PMU_PD_CR_PD_EN_MASK                    0x00000001

#define PMU_PD_CORE0_CR_PPU_PSTATE_ADDR         (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_PPU_PSTATE_LSB          14
#define PMU_PD_CORE0_CR_PPU_PSTATE_MASK         0x003fc000

#define PMU_PD_CORE0_CR_SRAMSD4_ADDR            (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_SRAMSD4_LSB             13
#define PMU_PD_CORE0_CR_SRAMSD4_MASK            0x00002000

#define PMU_PD_CORE0_CR_SRAMSD3_ADDR            (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_SRAMSD3_LSB             12
#define PMU_PD_CORE0_CR_SRAMSD3_MASK            0x00001000

#define PMU_PD_CORE0_CR_SRAMSD2_ADDR            (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_SRAMSD2_LSB             11
#define PMU_PD_CORE0_CR_SRAMSD2_MASK            0x00000800

#define PMU_PD_CORE0_CR_SRAMSD1_ADDR            (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_SRAMSD1_LSB             10
#define PMU_PD_CORE0_CR_SRAMSD1_MASK            0x00000400

#define PMU_PD_CORE0_CR_SRAMSD0_ADDR            (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_SRAMSD0_LSB             9
#define PMU_PD_CORE0_CR_SRAMSD0_MASK            0x00000200

#define PMU_PD_CORE0_CR_NPWRUP_DDRPHY_ADDR      (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_NPWRUP_DDRPHY_LSB       8
#define PMU_PD_CORE0_CR_NPWRUP_DDRPHY_MASK      0x00000100

#define PMU_PD_CORE0_CR_NPWRUP_LONG_ADDR        (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_NPWRUP_LONG_LSB         7
#define PMU_PD_CORE0_CR_NPWRUP_LONG_MASK        0x00000080

#define PMU_PD_CORE0_CR_NPWRUP_SHORT_ADDR       (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_NPWRUP_SHORT_LSB        6
#define PMU_PD_CORE0_CR_NPWRUP_SHORT_MASK       0x00000040

#define PMU_PD_CORE0_CR_NISOLATE_ADDR           (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_NISOLATE_LSB            5
#define PMU_PD_CORE0_CR_NISOLATE_MASK           0x00000020

#define PMU_PD_CORE0_CR_CLKEN_ADDR              (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_CLKEN_LSB               4
#define PMU_PD_CORE0_CR_CLKEN_MASK              0x00000010

#define PMU_PD_CORE0_CR_RESETN_ADDR             (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_RESETN_LSB              3
#define PMU_PD_CORE0_CR_RESETN_MASK             0x00000008

#define PMU_PD_CORE0_CR_PPU_PREQ_ADDR           (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_PPU_PREQ_LSB            2
#define PMU_PD_CORE0_CR_PPU_PREQ_MASK           0x00000004

#define PMU_PD_CORE0_CR_PPU_QREQN_ADDR          (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_PPU_QREQN_LSB           1
#define PMU_PD_CORE0_CR_PPU_QREQN_MASK          0x00000002

#define PMU_PD_CORE0_CR_PD_EN_ADDR              (PMU_BASE+0x00000100)
#define PMU_PD_CORE0_CR_PD_EN_LSB               0
#define PMU_PD_CORE0_CR_PD_EN_MASK              0x00000001

#define PMU_PD_CORE1_CR_PPU_PSTATE_ADDR         (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_PPU_PSTATE_LSB          14
#define PMU_PD_CORE1_CR_PPU_PSTATE_MASK         0x003fc000

#define PMU_PD_CORE1_CR_SRAMSD4_ADDR            (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_SRAMSD4_LSB             13
#define PMU_PD_CORE1_CR_SRAMSD4_MASK            0x00002000

#define PMU_PD_CORE1_CR_SRAMSD3_ADDR            (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_SRAMSD3_LSB             12
#define PMU_PD_CORE1_CR_SRAMSD3_MASK            0x00001000

#define PMU_PD_CORE1_CR_SRAMSD2_ADDR            (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_SRAMSD2_LSB             11
#define PMU_PD_CORE1_CR_SRAMSD2_MASK            0x00000800

#define PMU_PD_CORE1_CR_SRAMSD1_ADDR            (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_SRAMSD1_LSB             10
#define PMU_PD_CORE1_CR_SRAMSD1_MASK            0x00000400

#define PMU_PD_CORE1_CR_SRAMSD0_ADDR            (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_SRAMSD0_LSB             9
#define PMU_PD_CORE1_CR_SRAMSD0_MASK            0x00000200

#define PMU_PD_CORE1_CR_NPWRUP_DDRPHY_ADDR      (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_NPWRUP_DDRPHY_LSB       8
#define PMU_PD_CORE1_CR_NPWRUP_DDRPHY_MASK      0x00000100

#define PMU_PD_CORE1_CR_NPWRUP_LONG_ADDR        (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_NPWRUP_LONG_LSB         7
#define PMU_PD_CORE1_CR_NPWRUP_LONG_MASK        0x00000080

#define PMU_PD_CORE1_CR_NPWRUP_SHORT_ADDR       (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_NPWRUP_SHORT_LSB        6
#define PMU_PD_CORE1_CR_NPWRUP_SHORT_MASK       0x00000040

#define PMU_PD_CORE1_CR_NISOLATE_ADDR           (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_NISOLATE_LSB            5
#define PMU_PD_CORE1_CR_NISOLATE_MASK           0x00000020

#define PMU_PD_CORE1_CR_CLKEN_ADDR              (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_CLKEN_LSB               4
#define PMU_PD_CORE1_CR_CLKEN_MASK              0x00000010

#define PMU_PD_CORE1_CR_RESETN_ADDR             (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_RESETN_LSB              3
#define PMU_PD_CORE1_CR_RESETN_MASK             0x00000008

#define PMU_PD_CORE1_CR_PPU_PREQ_ADDR           (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_PPU_PREQ_LSB            2
#define PMU_PD_CORE1_CR_PPU_PREQ_MASK           0x00000004

#define PMU_PD_CORE1_CR_PPU_QREQN_ADDR          (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_PPU_QREQN_LSB           1
#define PMU_PD_CORE1_CR_PPU_QREQN_MASK          0x00000002

#define PMU_PD_CORE1_CR_PD_EN_ADDR              (PMU_BASE+0x00000104)
#define PMU_PD_CORE1_CR_PD_EN_LSB               0
#define PMU_PD_CORE1_CR_PD_EN_MASK              0x00000001

#define PMU_PD_CORE2_CR_PPU_PSTATE_ADDR         (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_PPU_PSTATE_LSB          14
#define PMU_PD_CORE2_CR_PPU_PSTATE_MASK         0x003fc000

#define PMU_PD_CORE2_CR_SRAMSD4_ADDR            (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_SRAMSD4_LSB             13
#define PMU_PD_CORE2_CR_SRAMSD4_MASK            0x00002000

#define PMU_PD_CORE2_CR_SRAMSD3_ADDR            (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_SRAMSD3_LSB             12
#define PMU_PD_CORE2_CR_SRAMSD3_MASK            0x00001000

#define PMU_PD_CORE2_CR_SRAMSD2_ADDR            (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_SRAMSD2_LSB             11
#define PMU_PD_CORE2_CR_SRAMSD2_MASK            0x00000800

#define PMU_PD_CORE2_CR_SRAMSD1_ADDR            (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_SRAMSD1_LSB             10
#define PMU_PD_CORE2_CR_SRAMSD1_MASK            0x00000400

#define PMU_PD_CORE2_CR_SRAMSD0_ADDR            (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_SRAMSD0_LSB             9
#define PMU_PD_CORE2_CR_SRAMSD0_MASK            0x00000200

#define PMU_PD_CORE2_CR_NPWRUP_DDRPHY_ADDR      (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_NPWRUP_DDRPHY_LSB       8
#define PMU_PD_CORE2_CR_NPWRUP_DDRPHY_MASK      0x00000100

#define PMU_PD_CORE2_CR_NPWRUP_LONG_ADDR        (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_NPWRUP_LONG_LSB         7
#define PMU_PD_CORE2_CR_NPWRUP_LONG_MASK        0x00000080

#define PMU_PD_CORE2_CR_NPWRUP_SHORT_ADDR       (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_NPWRUP_SHORT_LSB        6
#define PMU_PD_CORE2_CR_NPWRUP_SHORT_MASK       0x00000040

#define PMU_PD_CORE2_CR_NISOLATE_ADDR           (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_NISOLATE_LSB            5
#define PMU_PD_CORE2_CR_NISOLATE_MASK           0x00000020

#define PMU_PD_CORE2_CR_CLKEN_ADDR              (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_CLKEN_LSB               4
#define PMU_PD_CORE2_CR_CLKEN_MASK              0x00000010

#define PMU_PD_CORE2_CR_RESETN_ADDR             (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_RESETN_LSB              3
#define PMU_PD_CORE2_CR_RESETN_MASK             0x00000008

#define PMU_PD_CORE2_CR_PPU_PREQ_ADDR           (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_PPU_PREQ_LSB            2
#define PMU_PD_CORE2_CR_PPU_PREQ_MASK           0x00000004

#define PMU_PD_CORE2_CR_PPU_QREQN_ADDR          (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_PPU_QREQN_LSB           1
#define PMU_PD_CORE2_CR_PPU_QREQN_MASK          0x00000002

#define PMU_PD_CORE2_CR_PD_EN_ADDR              (PMU_BASE+0x00000108)
#define PMU_PD_CORE2_CR_PD_EN_LSB               0
#define PMU_PD_CORE2_CR_PD_EN_MASK              0x00000001

#define PMU_PD_CORE3_CR_PPU_PSTATE_ADDR         (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_PPU_PSTATE_LSB          14
#define PMU_PD_CORE3_CR_PPU_PSTATE_MASK         0x003fc000

#define PMU_PD_CORE3_CR_SRAMSD4_ADDR            (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_SRAMSD4_LSB             13
#define PMU_PD_CORE3_CR_SRAMSD4_MASK            0x00002000

#define PMU_PD_CORE3_CR_SRAMSD3_ADDR            (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_SRAMSD3_LSB             12
#define PMU_PD_CORE3_CR_SRAMSD3_MASK            0x00001000

#define PMU_PD_CORE3_CR_SRAMSD2_ADDR            (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_SRAMSD2_LSB             11
#define PMU_PD_CORE3_CR_SRAMSD2_MASK            0x00000800

#define PMU_PD_CORE3_CR_SRAMSD1_ADDR            (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_SRAMSD1_LSB             10
#define PMU_PD_CORE3_CR_SRAMSD1_MASK            0x00000400

#define PMU_PD_CORE3_CR_SRAMSD0_ADDR            (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_SRAMSD0_LSB             9
#define PMU_PD_CORE3_CR_SRAMSD0_MASK            0x00000200

#define PMU_PD_CORE3_CR_NPWRUP_DDRPHY_ADDR      (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_NPWRUP_DDRPHY_LSB       8
#define PMU_PD_CORE3_CR_NPWRUP_DDRPHY_MASK      0x00000100

#define PMU_PD_CORE3_CR_NPWRUP_LONG_ADDR        (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_NPWRUP_LONG_LSB         7
#define PMU_PD_CORE3_CR_NPWRUP_LONG_MASK        0x00000080

#define PMU_PD_CORE3_CR_NPWRUP_SHORT_ADDR       (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_NPWRUP_SHORT_LSB        6
#define PMU_PD_CORE3_CR_NPWRUP_SHORT_MASK       0x00000040

#define PMU_PD_CORE3_CR_NISOLATE_ADDR           (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_NISOLATE_LSB            5
#define PMU_PD_CORE3_CR_NISOLATE_MASK           0x00000020

#define PMU_PD_CORE3_CR_CLKEN_ADDR              (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_CLKEN_LSB               4
#define PMU_PD_CORE3_CR_CLKEN_MASK              0x00000010

#define PMU_PD_CORE3_CR_RESETN_ADDR             (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_RESETN_LSB              3
#define PMU_PD_CORE3_CR_RESETN_MASK             0x00000008

#define PMU_PD_CORE3_CR_PPU_PREQ_ADDR           (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_PPU_PREQ_LSB            2
#define PMU_PD_CORE3_CR_PPU_PREQ_MASK           0x00000004

#define PMU_PD_CORE3_CR_PPU_QREQN_ADDR          (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_PPU_QREQN_LSB           1
#define PMU_PD_CORE3_CR_PPU_QREQN_MASK          0x00000002

#define PMU_PD_CORE3_CR_PD_EN_ADDR              (PMU_BASE+0x0000010c)
#define PMU_PD_CORE3_CR_PD_EN_LSB               0
#define PMU_PD_CORE3_CR_PD_EN_MASK              0x00000001

#define PMU_PD_CLUSTER_CR_PPU_PSTATE_ADDR       (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_PPU_PSTATE_LSB        14
#define PMU_PD_CLUSTER_CR_PPU_PSTATE_MASK       0x003fc000

#define PMU_PD_CLUSTER_CR_SRAMSD4_ADDR          (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_SRAMSD4_LSB           13
#define PMU_PD_CLUSTER_CR_SRAMSD4_MASK          0x00002000

#define PMU_PD_CLUSTER_CR_SRAMSD3_ADDR          (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_SRAMSD3_LSB           12
#define PMU_PD_CLUSTER_CR_SRAMSD3_MASK          0x00001000

#define PMU_PD_CLUSTER_CR_SRAMSD2_ADDR          (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_SRAMSD2_LSB           11
#define PMU_PD_CLUSTER_CR_SRAMSD2_MASK          0x00000800

#define PMU_PD_CLUSTER_CR_SRAMSD1_ADDR          (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_SRAMSD1_LSB           10
#define PMU_PD_CLUSTER_CR_SRAMSD1_MASK          0x00000400

#define PMU_PD_CLUSTER_CR_SRAMSD0_ADDR          (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_SRAMSD0_LSB           9
#define PMU_PD_CLUSTER_CR_SRAMSD0_MASK          0x00000200

#define PMU_PD_CLUSTER_CR_NPWRUP_DDRPHY_ADDR    (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_NPWRUP_DDRPHY_LSB     8
#define PMU_PD_CLUSTER_CR_NPWRUP_DDRPHY_MASK    0x00000100

#define PMU_PD_CLUSTER_CR_NPWRUP_LONG_ADDR      (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_NPWRUP_LONG_LSB       7
#define PMU_PD_CLUSTER_CR_NPWRUP_LONG_MASK      0x00000080

#define PMU_PD_CLUSTER_CR_NPWRUP_SHORT_ADDR     (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_NPWRUP_SHORT_LSB      6
#define PMU_PD_CLUSTER_CR_NPWRUP_SHORT_MASK     0x00000040

#define PMU_PD_CLUSTER_CR_NISOLATE_ADDR         (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_NISOLATE_LSB          5
#define PMU_PD_CLUSTER_CR_NISOLATE_MASK         0x00000020

#define PMU_PD_CLUSTER_CR_CLKEN_ADDR            (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_CLKEN_LSB             4
#define PMU_PD_CLUSTER_CR_CLKEN_MASK            0x00000010

#define PMU_PD_CLUSTER_CR_RESETN_ADDR           (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_RESETN_LSB            3
#define PMU_PD_CLUSTER_CR_RESETN_MASK           0x00000008

#define PMU_PD_CLUSTER_CR_PPU_PREQ_ADDR         (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_PPU_PREQ_LSB          2
#define PMU_PD_CLUSTER_CR_PPU_PREQ_MASK         0x00000004

#define PMU_PD_CLUSTER_CR_PPU_QREQN_ADDR        (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_PPU_QREQN_LSB         1
#define PMU_PD_CLUSTER_CR_PPU_QREQN_MASK        0x00000002

#define PMU_PD_CLUSTER_CR_PD_EN_ADDR            (PMU_BASE+0x00000110)
#define PMU_PD_CLUSTER_CR_PD_EN_LSB             0
#define PMU_PD_CLUSTER_CR_PD_EN_MASK            0x00000001

#define PMU_PD_VPU_CR_PPU_PSTATE_ADDR           (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_PPU_PSTATE_LSB            14
#define PMU_PD_VPU_CR_PPU_PSTATE_MASK           0x003fc000

#define PMU_PD_VPU_CR_SRAMSD4_ADDR              (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_SRAMSD4_LSB               13
#define PMU_PD_VPU_CR_SRAMSD4_MASK              0x00002000

#define PMU_PD_VPU_CR_SRAMSD3_ADDR              (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_SRAMSD3_LSB               12
#define PMU_PD_VPU_CR_SRAMSD3_MASK              0x00001000

#define PMU_PD_VPU_CR_SRAMSD2_ADDR              (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_SRAMSD2_LSB               11
#define PMU_PD_VPU_CR_SRAMSD2_MASK              0x00000800

#define PMU_PD_VPU_CR_SRAMSD1_ADDR              (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_SRAMSD1_LSB               10
#define PMU_PD_VPU_CR_SRAMSD1_MASK              0x00000400

#define PMU_PD_VPU_CR_SRAMSD0_ADDR              (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_SRAMSD0_LSB               9
#define PMU_PD_VPU_CR_SRAMSD0_MASK              0x00000200

#define PMU_PD_VPU_CR_NPWRUP_DDRPHY_ADDR        (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_NPWRUP_DDRPHY_LSB         8
#define PMU_PD_VPU_CR_NPWRUP_DDRPHY_MASK        0x00000100

#define PMU_PD_VPU_CR_NPWRUP_LONG_ADDR          (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_NPWRUP_LONG_LSB           7
#define PMU_PD_VPU_CR_NPWRUP_LONG_MASK          0x00000080

#define PMU_PD_VPU_CR_NPWRUP_SHORT_ADDR         (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_NPWRUP_SHORT_LSB          6
#define PMU_PD_VPU_CR_NPWRUP_SHORT_MASK         0x00000040

#define PMU_PD_VPU_CR_NISOLATE_ADDR             (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_NISOLATE_LSB              5
#define PMU_PD_VPU_CR_NISOLATE_MASK             0x00000020

#define PMU_PD_VPU_CR_CLKEN_ADDR                (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_CLKEN_LSB                 4
#define PMU_PD_VPU_CR_CLKEN_MASK                0x00000010

#define PMU_PD_VPU_CR_RESETN_ADDR               (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_RESETN_LSB                3
#define PMU_PD_VPU_CR_RESETN_MASK               0x00000008

#define PMU_PD_VPU_CR_PPU_PREQ_ADDR             (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_PPU_PREQ_LSB              2
#define PMU_PD_VPU_CR_PPU_PREQ_MASK             0x00000004

#define PMU_PD_VPU_CR_PPU_QREQN_ADDR            (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_PPU_QREQN_LSB             1
#define PMU_PD_VPU_CR_PPU_QREQN_MASK            0x00000002

#define PMU_PD_VPU_CR_PD_EN_ADDR                (PMU_BASE+0x00000114)
#define PMU_PD_VPU_CR_PD_EN_LSB                 0
#define PMU_PD_VPU_CR_PD_EN_MASK                0x00000001

#define PMU_PD_IMG_CR_PPU_PSTATE_ADDR           (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_PPU_PSTATE_LSB            14
#define PMU_PD_IMG_CR_PPU_PSTATE_MASK           0x003fc000

#define PMU_PD_IMG_CR_SRAMSD4_ADDR              (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_SRAMSD4_LSB               13
#define PMU_PD_IMG_CR_SRAMSD4_MASK              0x00002000

#define PMU_PD_IMG_CR_SRAMSD3_ADDR              (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_SRAMSD3_LSB               12
#define PMU_PD_IMG_CR_SRAMSD3_MASK              0x00001000

#define PMU_PD_IMG_CR_SRAMSD2_ADDR              (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_SRAMSD2_LSB               11
#define PMU_PD_IMG_CR_SRAMSD2_MASK              0x00000800

#define PMU_PD_IMG_CR_SRAMSD1_ADDR              (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_SRAMSD1_LSB               10
#define PMU_PD_IMG_CR_SRAMSD1_MASK              0x00000400

#define PMU_PD_IMG_CR_SRAMSD0_ADDR              (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_SRAMSD0_LSB               9
#define PMU_PD_IMG_CR_SRAMSD0_MASK              0x00000200

#define PMU_PD_IMG_CR_NPWRUP_DDRPHY_ADDR        (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_NPWRUP_DDRPHY_LSB         8
#define PMU_PD_IMG_CR_NPWRUP_DDRPHY_MASK        0x00000100

#define PMU_PD_IMG_CR_NPWRUP_LONG_ADDR          (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_NPWRUP_LONG_LSB           7
#define PMU_PD_IMG_CR_NPWRUP_LONG_MASK          0x00000080

#define PMU_PD_IMG_CR_NPWRUP_SHORT_ADDR         (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_NPWRUP_SHORT_LSB          6
#define PMU_PD_IMG_CR_NPWRUP_SHORT_MASK         0x00000040

#define PMU_PD_IMG_CR_NISOLATE_ADDR             (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_NISOLATE_LSB              5
#define PMU_PD_IMG_CR_NISOLATE_MASK             0x00000020

#define PMU_PD_IMG_CR_CLKEN_ADDR                (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_CLKEN_LSB                 4
#define PMU_PD_IMG_CR_CLKEN_MASK                0x00000010

#define PMU_PD_IMG_CR_RESETN_ADDR               (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_RESETN_LSB                3
#define PMU_PD_IMG_CR_RESETN_MASK               0x00000008

#define PMU_PD_IMG_CR_PPU_PREQ_ADDR             (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_PPU_PREQ_LSB              2
#define PMU_PD_IMG_CR_PPU_PREQ_MASK             0x00000004

#define PMU_PD_IMG_CR_PPU_QREQN_ADDR            (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_PPU_QREQN_LSB             1
#define PMU_PD_IMG_CR_PPU_QREQN_MASK            0x00000002

#define PMU_PD_IMG_CR_PD_EN_ADDR                (PMU_BASE+0x00000118)
#define PMU_PD_IMG_CR_PD_EN_LSB                 0
#define PMU_PD_IMG_CR_PD_EN_MASK                0x00000001

#define PMU_PD_DEWARP_CR_PPU_PSTATE_ADDR        (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_PPU_PSTATE_LSB         14
#define PMU_PD_DEWARP_CR_PPU_PSTATE_MASK        0x003fc000

#define PMU_PD_DEWARP_CR_SRAMSD4_ADDR           (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_SRAMSD4_LSB            13
#define PMU_PD_DEWARP_CR_SRAMSD4_MASK           0x00002000

#define PMU_PD_DEWARP_CR_SRAMSD3_ADDR           (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_SRAMSD3_LSB            12
#define PMU_PD_DEWARP_CR_SRAMSD3_MASK           0x00001000

#define PMU_PD_DEWARP_CR_SRAMSD2_ADDR           (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_SRAMSD2_LSB            11
#define PMU_PD_DEWARP_CR_SRAMSD2_MASK           0x00000800

#define PMU_PD_DEWARP_CR_SRAMSD1_ADDR           (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_SRAMSD1_LSB            10
#define PMU_PD_DEWARP_CR_SRAMSD1_MASK           0x00000400

#define PMU_PD_DEWARP_CR_SRAMSD0_ADDR           (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_SRAMSD0_LSB            9
#define PMU_PD_DEWARP_CR_SRAMSD0_MASK           0x00000200

#define PMU_PD_DEWARP_CR_NPWRUP_DDRPHY_ADDR     (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_NPWRUP_DDRPHY_LSB      8
#define PMU_PD_DEWARP_CR_NPWRUP_DDRPHY_MASK     0x00000100

#define PMU_PD_DEWARP_CR_NPWRUP_LONG_ADDR       (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_NPWRUP_LONG_LSB        7
#define PMU_PD_DEWARP_CR_NPWRUP_LONG_MASK       0x00000080

#define PMU_PD_DEWARP_CR_NPWRUP_SHORT_ADDR      (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_NPWRUP_SHORT_LSB       6
#define PMU_PD_DEWARP_CR_NPWRUP_SHORT_MASK      0x00000040

#define PMU_PD_DEWARP_CR_NISOLATE_ADDR          (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_NISOLATE_LSB           5
#define PMU_PD_DEWARP_CR_NISOLATE_MASK          0x00000020

#define PMU_PD_DEWARP_CR_CLKEN_ADDR             (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_CLKEN_LSB              4
#define PMU_PD_DEWARP_CR_CLKEN_MASK             0x00000010

#define PMU_PD_DEWARP_CR_RESETN_ADDR            (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_RESETN_LSB             3
#define PMU_PD_DEWARP_CR_RESETN_MASK            0x00000008

#define PMU_PD_DEWARP_CR_PPU_PREQ_ADDR          (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_PPU_PREQ_LSB           2
#define PMU_PD_DEWARP_CR_PPU_PREQ_MASK          0x00000004

#define PMU_PD_DEWARP_CR_PPU_QREQN_ADDR         (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_PPU_QREQN_LSB          1
#define PMU_PD_DEWARP_CR_PPU_QREQN_MASK         0x00000002

#define PMU_PD_DEWARP_CR_PD_EN_ADDR             (PMU_BASE+0x0000011c)
#define PMU_PD_DEWARP_CR_PD_EN_LSB              0
#define PMU_PD_DEWARP_CR_PD_EN_MASK             0x00000001

#define PMU_PD_ISP_CR_PPU_PSTATE_ADDR           (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_PPU_PSTATE_LSB            14
#define PMU_PD_ISP_CR_PPU_PSTATE_MASK           0x003fc000

#define PMU_PD_ISP_CR_SRAMSD4_ADDR              (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_SRAMSD4_LSB               13
#define PMU_PD_ISP_CR_SRAMSD4_MASK              0x00002000

#define PMU_PD_ISP_CR_SRAMSD3_ADDR              (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_SRAMSD3_LSB               12
#define PMU_PD_ISP_CR_SRAMSD3_MASK              0x00001000

#define PMU_PD_ISP_CR_SRAMSD2_ADDR              (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_SRAMSD2_LSB               11
#define PMU_PD_ISP_CR_SRAMSD2_MASK              0x00000800

#define PMU_PD_ISP_CR_SRAMSD1_ADDR              (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_SRAMSD1_LSB               10
#define PMU_PD_ISP_CR_SRAMSD1_MASK              0x00000400

#define PMU_PD_ISP_CR_SRAMSD0_ADDR              (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_SRAMSD0_LSB               9
#define PMU_PD_ISP_CR_SRAMSD0_MASK              0x00000200

#define PMU_PD_ISP_CR_NPWRUP_DDRPHY_ADDR        (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_NPWRUP_DDRPHY_LSB         8
#define PMU_PD_ISP_CR_NPWRUP_DDRPHY_MASK        0x00000100

#define PMU_PD_ISP_CR_NPWRUP_LONG_ADDR          (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_NPWRUP_LONG_LSB           7
#define PMU_PD_ISP_CR_NPWRUP_LONG_MASK          0x00000080

#define PMU_PD_ISP_CR_NPWRUP_SHORT_ADDR         (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_NPWRUP_SHORT_LSB          6
#define PMU_PD_ISP_CR_NPWRUP_SHORT_MASK         0x00000040

#define PMU_PD_ISP_CR_NISOLATE_ADDR             (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_NISOLATE_LSB              5
#define PMU_PD_ISP_CR_NISOLATE_MASK             0x00000020

#define PMU_PD_ISP_CR_CLKEN_ADDR                (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_CLKEN_LSB                 4
#define PMU_PD_ISP_CR_CLKEN_MASK                0x00000010

#define PMU_PD_ISP_CR_RESETN_ADDR               (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_RESETN_LSB                3
#define PMU_PD_ISP_CR_RESETN_MASK               0x00000008

#define PMU_PD_ISP_CR_PPU_PREQ_ADDR             (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_PPU_PREQ_LSB              2
#define PMU_PD_ISP_CR_PPU_PREQ_MASK             0x00000004

#define PMU_PD_ISP_CR_PPU_QREQN_ADDR            (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_PPU_QREQN_LSB             1
#define PMU_PD_ISP_CR_PPU_QREQN_MASK            0x00000002

#define PMU_PD_ISP_CR_PD_EN_ADDR                (PMU_BASE+0x00000120)
#define PMU_PD_ISP_CR_PD_EN_LSB                 0
#define PMU_PD_ISP_CR_PD_EN_MASK                0x00000001

#define PMU_PD_DDR0_CR_PPU_PSTATE_ADDR          (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_PPU_PSTATE_LSB           14
#define PMU_PD_DDR0_CR_PPU_PSTATE_MASK          0x003fc000

#define PMU_PD_DDR0_CR_SRAMSD4_ADDR             (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_SRAMSD4_LSB              13
#define PMU_PD_DDR0_CR_SRAMSD4_MASK             0x00002000

#define PMU_PD_DDR0_CR_SRAMSD3_ADDR             (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_SRAMSD3_LSB              12
#define PMU_PD_DDR0_CR_SRAMSD3_MASK             0x00001000

#define PMU_PD_DDR0_CR_SRAMSD2_ADDR             (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_SRAMSD2_LSB              11
#define PMU_PD_DDR0_CR_SRAMSD2_MASK             0x00000800

#define PMU_PD_DDR0_CR_SRAMSD1_ADDR             (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_SRAMSD1_LSB              10
#define PMU_PD_DDR0_CR_SRAMSD1_MASK             0x00000400

#define PMU_PD_DDR0_CR_SRAMSD0_ADDR             (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_SRAMSD0_LSB              9
#define PMU_PD_DDR0_CR_SRAMSD0_MASK             0x00000200

#define PMU_PD_DDR0_CR_NPWRUP_DDRPHY_ADDR       (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_NPWRUP_DDRPHY_LSB        8
#define PMU_PD_DDR0_CR_NPWRUP_DDRPHY_MASK       0x00000100

#define PMU_PD_DDR0_CR_NPWRUP_LONG_ADDR         (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_NPWRUP_LONG_LSB          7
#define PMU_PD_DDR0_CR_NPWRUP_LONG_MASK         0x00000080

#define PMU_PD_DDR0_CR_NPWRUP_SHORT_ADDR        (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_NPWRUP_SHORT_LSB         6
#define PMU_PD_DDR0_CR_NPWRUP_SHORT_MASK        0x00000040

#define PMU_PD_DDR0_CR_NISOLATE_ADDR            (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_NISOLATE_LSB             5
#define PMU_PD_DDR0_CR_NISOLATE_MASK            0x00000020

#define PMU_PD_DDR0_CR_CLKEN_ADDR               (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_CLKEN_LSB                4
#define PMU_PD_DDR0_CR_CLKEN_MASK               0x00000010

#define PMU_PD_DDR0_CR_RESETN_ADDR              (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_RESETN_LSB               3
#define PMU_PD_DDR0_CR_RESETN_MASK              0x00000008

#define PMU_PD_DDR0_CR_PPU_PREQ_ADDR            (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_PPU_PREQ_LSB             2
#define PMU_PD_DDR0_CR_PPU_PREQ_MASK            0x00000004

#define PMU_PD_DDR0_CR_PPU_QREQN_ADDR           (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_PPU_QREQN_LSB            1
#define PMU_PD_DDR0_CR_PPU_QREQN_MASK           0x00000002

#define PMU_PD_DDR0_CR_PD_EN_ADDR               (PMU_BASE+0x00000124)
#define PMU_PD_DDR0_CR_PD_EN_LSB                0
#define PMU_PD_DDR0_CR_PD_EN_MASK               0x00000001

#define PMU_PD_DDR1_CR_PPU_PSTATE_ADDR          (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_PPU_PSTATE_LSB           14
#define PMU_PD_DDR1_CR_PPU_PSTATE_MASK          0x003fc000

#define PMU_PD_DDR1_CR_SRAMSD4_ADDR             (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_SRAMSD4_LSB              13
#define PMU_PD_DDR1_CR_SRAMSD4_MASK             0x00002000

#define PMU_PD_DDR1_CR_SRAMSD3_ADDR             (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_SRAMSD3_LSB              12
#define PMU_PD_DDR1_CR_SRAMSD3_MASK             0x00001000

#define PMU_PD_DDR1_CR_SRAMSD2_ADDR             (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_SRAMSD2_LSB              11
#define PMU_PD_DDR1_CR_SRAMSD2_MASK             0x00000800

#define PMU_PD_DDR1_CR_SRAMSD1_ADDR             (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_SRAMSD1_LSB              10
#define PMU_PD_DDR1_CR_SRAMSD1_MASK             0x00000400

#define PMU_PD_DDR1_CR_SRAMSD0_ADDR             (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_SRAMSD0_LSB              9
#define PMU_PD_DDR1_CR_SRAMSD0_MASK             0x00000200

#define PMU_PD_DDR1_CR_NPWRUP_DDRPHY_ADDR       (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_NPWRUP_DDRPHY_LSB        8
#define PMU_PD_DDR1_CR_NPWRUP_DDRPHY_MASK       0x00000100

#define PMU_PD_DDR1_CR_NPWRUP_LONG_ADDR         (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_NPWRUP_LONG_LSB          7
#define PMU_PD_DDR1_CR_NPWRUP_LONG_MASK         0x00000080

#define PMU_PD_DDR1_CR_NPWRUP_SHORT_ADDR        (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_NPWRUP_SHORT_LSB         6
#define PMU_PD_DDR1_CR_NPWRUP_SHORT_MASK        0x00000040

#define PMU_PD_DDR1_CR_NISOLATE_ADDR            (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_NISOLATE_LSB             5
#define PMU_PD_DDR1_CR_NISOLATE_MASK            0x00000020

#define PMU_PD_DDR1_CR_CLKEN_ADDR               (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_CLKEN_LSB                4
#define PMU_PD_DDR1_CR_CLKEN_MASK               0x00000010

#define PMU_PD_DDR1_CR_RESETN_ADDR              (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_RESETN_LSB               3
#define PMU_PD_DDR1_CR_RESETN_MASK              0x00000008

#define PMU_PD_DDR1_CR_PPU_PREQ_ADDR            (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_PPU_PREQ_LSB             2
#define PMU_PD_DDR1_CR_PPU_PREQ_MASK            0x00000004

#define PMU_PD_DDR1_CR_PPU_QREQN_ADDR           (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_PPU_QREQN_LSB            1
#define PMU_PD_DDR1_CR_PPU_QREQN_MASK           0x00000002

#define PMU_PD_DDR1_CR_PD_EN_ADDR               (PMU_BASE+0x00000128)
#define PMU_PD_DDR1_CR_PD_EN_LSB                0
#define PMU_PD_DDR1_CR_PD_EN_MASK               0x00000001

#define PMU_PD_GPU_CR_PPU_PSTATE_ADDR           (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_PPU_PSTATE_LSB            14
#define PMU_PD_GPU_CR_PPU_PSTATE_MASK           0x003fc000

#define PMU_PD_GPU_CR_SRAMSD4_ADDR              (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_SRAMSD4_LSB               13
#define PMU_PD_GPU_CR_SRAMSD4_MASK              0x00002000

#define PMU_PD_GPU_CR_SRAMSD3_ADDR              (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_SRAMSD3_LSB               12
#define PMU_PD_GPU_CR_SRAMSD3_MASK              0x00001000

#define PMU_PD_GPU_CR_SRAMSD2_ADDR              (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_SRAMSD2_LSB               11
#define PMU_PD_GPU_CR_SRAMSD2_MASK              0x00000800

#define PMU_PD_GPU_CR_SRAMSD1_ADDR              (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_SRAMSD1_LSB               10
#define PMU_PD_GPU_CR_SRAMSD1_MASK              0x00000400

#define PMU_PD_GPU_CR_SRAMSD0_ADDR              (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_SRAMSD0_LSB               9
#define PMU_PD_GPU_CR_SRAMSD0_MASK              0x00000200

#define PMU_PD_GPU_CR_NPWRUP_DDRPHY_ADDR        (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_NPWRUP_DDRPHY_LSB         8
#define PMU_PD_GPU_CR_NPWRUP_DDRPHY_MASK        0x00000100

#define PMU_PD_GPU_CR_NPWRUP_LONG_ADDR          (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_NPWRUP_LONG_LSB           7
#define PMU_PD_GPU_CR_NPWRUP_LONG_MASK          0x00000080

#define PMU_PD_GPU_CR_NPWRUP_SHORT_ADDR         (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_NPWRUP_SHORT_LSB          6
#define PMU_PD_GPU_CR_NPWRUP_SHORT_MASK         0x00000040

#define PMU_PD_GPU_CR_NISOLATE_ADDR             (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_NISOLATE_LSB              5
#define PMU_PD_GPU_CR_NISOLATE_MASK             0x00000020

#define PMU_PD_GPU_CR_CLKEN_ADDR                (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_CLKEN_LSB                 4
#define PMU_PD_GPU_CR_CLKEN_MASK                0x00000010

#define PMU_PD_GPU_CR_RESETN_ADDR               (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_RESETN_LSB                3
#define PMU_PD_GPU_CR_RESETN_MASK               0x00000008

#define PMU_PD_GPU_CR_PPU_PREQ_ADDR             (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_PPU_PREQ_LSB              2
#define PMU_PD_GPU_CR_PPU_PREQ_MASK             0x00000004

#define PMU_PD_GPU_CR_PPU_QREQN_ADDR            (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_PPU_QREQN_LSB             1
#define PMU_PD_GPU_CR_PPU_QREQN_MASK            0x00000002

#define PMU_PD_GPU_CR_PD_EN_ADDR                (PMU_BASE+0x0000012c)
#define PMU_PD_GPU_CR_PD_EN_LSB                 0
#define PMU_PD_GPU_CR_PD_EN_MASK                0x00000001

#define PMU_PD_LP_CR_PPU_PSTATE_ADDR            (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_PPU_PSTATE_LSB             14
#define PMU_PD_LP_CR_PPU_PSTATE_MASK            0x003fc000

#define PMU_PD_LP_CR_SRAMSD4_ADDR               (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_SRAMSD4_LSB                13
#define PMU_PD_LP_CR_SRAMSD4_MASK               0x00002000

#define PMU_PD_LP_CR_SRAMSD3_ADDR               (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_SRAMSD3_LSB                12
#define PMU_PD_LP_CR_SRAMSD3_MASK               0x00001000

#define PMU_PD_LP_CR_SRAMSD2_ADDR               (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_SRAMSD2_LSB                11
#define PMU_PD_LP_CR_SRAMSD2_MASK               0x00000800

#define PMU_PD_LP_CR_SRAMSD1_ADDR               (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_SRAMSD1_LSB                10
#define PMU_PD_LP_CR_SRAMSD1_MASK               0x00000400

#define PMU_PD_LP_CR_SRAMSD0_ADDR               (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_SRAMSD0_LSB                9
#define PMU_PD_LP_CR_SRAMSD0_MASK               0x00000200

#define PMU_PD_LP_CR_NPWRUP_DDRPHY_ADDR         (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_NPWRUP_DDRPHY_LSB          8
#define PMU_PD_LP_CR_NPWRUP_DDRPHY_MASK         0x00000100

#define PMU_PD_LP_CR_NPWRUP_LONG_ADDR           (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_NPWRUP_LONG_LSB            7
#define PMU_PD_LP_CR_NPWRUP_LONG_MASK           0x00000080

#define PMU_PD_LP_CR_NPWRUP_SHORT_ADDR          (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_NPWRUP_SHORT_LSB           6
#define PMU_PD_LP_CR_NPWRUP_SHORT_MASK          0x00000040

#define PMU_PD_LP_CR_NISOLATE_ADDR              (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_NISOLATE_LSB               5
#define PMU_PD_LP_CR_NISOLATE_MASK              0x00000020

#define PMU_PD_LP_CR_CLKEN_ADDR                 (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_CLKEN_LSB                  4
#define PMU_PD_LP_CR_CLKEN_MASK                 0x00000010

#define PMU_PD_LP_CR_RESETN_ADDR                (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_RESETN_LSB                 3
#define PMU_PD_LP_CR_RESETN_MASK                0x00000008

#define PMU_PD_LP_CR_PPU_PREQ_ADDR              (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_PPU_PREQ_LSB               2
#define PMU_PD_LP_CR_PPU_PREQ_MASK              0x00000004

#define PMU_PD_LP_CR_PPU_QREQN_ADDR             (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_PPU_QREQN_LSB              1
#define PMU_PD_LP_CR_PPU_QREQN_MASK             0x00000002

#define PMU_PD_LP_CR_PD_EN_ADDR                 (PMU_BASE+0x00000130)
#define PMU_PD_LP_CR_PD_EN_LSB                  0
#define PMU_PD_LP_CR_PD_EN_MASK                 0x00000001

#define PMU_PD_NPU0_CR_PPU_PSTATE_ADDR          (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_PPU_PSTATE_LSB           14
#define PMU_PD_NPU0_CR_PPU_PSTATE_MASK          0x003fc000

#define PMU_PD_NPU0_CR_SRAMSD4_ADDR             (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_SRAMSD4_LSB              13
#define PMU_PD_NPU0_CR_SRAMSD4_MASK             0x00002000

#define PMU_PD_NPU0_CR_SRAMSD3_ADDR             (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_SRAMSD3_LSB              12
#define PMU_PD_NPU0_CR_SRAMSD3_MASK             0x00001000

#define PMU_PD_NPU0_CR_SRAMSD2_ADDR             (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_SRAMSD2_LSB              11
#define PMU_PD_NPU0_CR_SRAMSD2_MASK             0x00000800

#define PMU_PD_NPU0_CR_SRAMSD1_ADDR             (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_SRAMSD1_LSB              10
#define PMU_PD_NPU0_CR_SRAMSD1_MASK             0x00000400

#define PMU_PD_NPU0_CR_SRAMSD0_ADDR             (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_SRAMSD0_LSB              9
#define PMU_PD_NPU0_CR_SRAMSD0_MASK             0x00000200

#define PMU_PD_NPU0_CR_NPWRUP_DDRPHY_ADDR       (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_NPWRUP_DDRPHY_LSB        8
#define PMU_PD_NPU0_CR_NPWRUP_DDRPHY_MASK       0x00000100

#define PMU_PD_NPU0_CR_NPWRUP_LONG_ADDR         (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_NPWRUP_LONG_LSB          7
#define PMU_PD_NPU0_CR_NPWRUP_LONG_MASK         0x00000080

#define PMU_PD_NPU0_CR_NPWRUP_SHORT_ADDR        (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_NPWRUP_SHORT_LSB         6
#define PMU_PD_NPU0_CR_NPWRUP_SHORT_MASK        0x00000040

#define PMU_PD_NPU0_CR_NISOLATE_ADDR            (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_NISOLATE_LSB             5
#define PMU_PD_NPU0_CR_NISOLATE_MASK            0x00000020

#define PMU_PD_NPU0_CR_CLKEN_ADDR               (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_CLKEN_LSB                4
#define PMU_PD_NPU0_CR_CLKEN_MASK               0x00000010

#define PMU_PD_NPU0_CR_RESETN_ADDR              (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_RESETN_LSB               3
#define PMU_PD_NPU0_CR_RESETN_MASK              0x00000008

#define PMU_PD_NPU0_CR_PPU_PREQ_ADDR            (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_PPU_PREQ_LSB             2
#define PMU_PD_NPU0_CR_PPU_PREQ_MASK            0x00000004

#define PMU_PD_NPU0_CR_PPU_QREQN_ADDR           (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_PPU_QREQN_LSB            1
#define PMU_PD_NPU0_CR_PPU_QREQN_MASK           0x00000002

#define PMU_PD_NPU0_CR_PD_EN_ADDR               (PMU_BASE+0x00000134)
#define PMU_PD_NPU0_CR_PD_EN_LSB                0
#define PMU_PD_NPU0_CR_PD_EN_MASK               0x00000001

#define PMU_PD_NPU1_CR_PPU_PSTATE_ADDR          (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_PPU_PSTATE_LSB           14
#define PMU_PD_NPU1_CR_PPU_PSTATE_MASK          0x003fc000

#define PMU_PD_NPU1_CR_SRAMSD4_ADDR             (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_SRAMSD4_LSB              13
#define PMU_PD_NPU1_CR_SRAMSD4_MASK             0x00002000

#define PMU_PD_NPU1_CR_SRAMSD3_ADDR             (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_SRAMSD3_LSB              12
#define PMU_PD_NPU1_CR_SRAMSD3_MASK             0x00001000

#define PMU_PD_NPU1_CR_SRAMSD2_ADDR             (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_SRAMSD2_LSB              11
#define PMU_PD_NPU1_CR_SRAMSD2_MASK             0x00000800

#define PMU_PD_NPU1_CR_SRAMSD1_ADDR             (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_SRAMSD1_LSB              10
#define PMU_PD_NPU1_CR_SRAMSD1_MASK             0x00000400

#define PMU_PD_NPU1_CR_SRAMSD0_ADDR             (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_SRAMSD0_LSB              9
#define PMU_PD_NPU1_CR_SRAMSD0_MASK             0x00000200

#define PMU_PD_NPU1_CR_NPWRUP_DDRPHY_ADDR       (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_NPWRUP_DDRPHY_LSB        8
#define PMU_PD_NPU1_CR_NPWRUP_DDRPHY_MASK       0x00000100

#define PMU_PD_NPU1_CR_NPWRUP_LONG_ADDR         (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_NPWRUP_LONG_LSB          7
#define PMU_PD_NPU1_CR_NPWRUP_LONG_MASK         0x00000080

#define PMU_PD_NPU1_CR_NPWRUP_SHORT_ADDR        (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_NPWRUP_SHORT_LSB         6
#define PMU_PD_NPU1_CR_NPWRUP_SHORT_MASK        0x00000040

#define PMU_PD_NPU1_CR_NISOLATE_ADDR            (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_NISOLATE_LSB             5
#define PMU_PD_NPU1_CR_NISOLATE_MASK            0x00000020

#define PMU_PD_NPU1_CR_CLKEN_ADDR               (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_CLKEN_LSB                4
#define PMU_PD_NPU1_CR_CLKEN_MASK               0x00000010

#define PMU_PD_NPU1_CR_RESETN_ADDR              (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_RESETN_LSB               3
#define PMU_PD_NPU1_CR_RESETN_MASK              0x00000008

#define PMU_PD_NPU1_CR_PPU_PREQ_ADDR            (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_PPU_PREQ_LSB             2
#define PMU_PD_NPU1_CR_PPU_PREQ_MASK            0x00000004

#define PMU_PD_NPU1_CR_PPU_QREQN_ADDR           (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_PPU_QREQN_LSB            1
#define PMU_PD_NPU1_CR_PPU_QREQN_MASK           0x00000002

#define PMU_PD_NPU1_CR_PD_EN_ADDR               (PMU_BASE+0x00000138)
#define PMU_PD_NPU1_CR_PD_EN_LSB                0
#define PMU_PD_NPU1_CR_PD_EN_MASK               0x00000001

#define PMU_PD_PERI0_CR_PPU_PSTATE_ADDR         (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_PPU_PSTATE_LSB          14
#define PMU_PD_PERI0_CR_PPU_PSTATE_MASK         0x003fc000

#define PMU_PD_PERI0_CR_SRAMSD4_ADDR            (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_SRAMSD4_LSB             13
#define PMU_PD_PERI0_CR_SRAMSD4_MASK            0x00002000

#define PMU_PD_PERI0_CR_SRAMSD3_ADDR            (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_SRAMSD3_LSB             12
#define PMU_PD_PERI0_CR_SRAMSD3_MASK            0x00001000

#define PMU_PD_PERI0_CR_SRAMSD2_ADDR            (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_SRAMSD2_LSB             11
#define PMU_PD_PERI0_CR_SRAMSD2_MASK            0x00000800

#define PMU_PD_PERI0_CR_SRAMSD1_ADDR            (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_SRAMSD1_LSB             10
#define PMU_PD_PERI0_CR_SRAMSD1_MASK            0x00000400

#define PMU_PD_PERI0_CR_SRAMSD0_ADDR            (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_SRAMSD0_LSB             9
#define PMU_PD_PERI0_CR_SRAMSD0_MASK            0x00000200

#define PMU_PD_PERI0_CR_NPWRUP_DDRPHY_ADDR      (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_NPWRUP_DDRPHY_LSB       8
#define PMU_PD_PERI0_CR_NPWRUP_DDRPHY_MASK      0x00000100

#define PMU_PD_PERI0_CR_NPWRUP_LONG_ADDR        (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_NPWRUP_LONG_LSB         7
#define PMU_PD_PERI0_CR_NPWRUP_LONG_MASK        0x00000080

#define PMU_PD_PERI0_CR_NPWRUP_SHORT_ADDR       (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_NPWRUP_SHORT_LSB        6
#define PMU_PD_PERI0_CR_NPWRUP_SHORT_MASK       0x00000040

#define PMU_PD_PERI0_CR_NISOLATE_ADDR           (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_NISOLATE_LSB            5
#define PMU_PD_PERI0_CR_NISOLATE_MASK           0x00000020

#define PMU_PD_PERI0_CR_CLKEN_ADDR              (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_CLKEN_LSB               4
#define PMU_PD_PERI0_CR_CLKEN_MASK              0x00000010

#define PMU_PD_PERI0_CR_RESETN_ADDR             (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_RESETN_LSB              3
#define PMU_PD_PERI0_CR_RESETN_MASK             0x00000008

#define PMU_PD_PERI0_CR_PPU_PREQ_ADDR           (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_PPU_PREQ_LSB            2
#define PMU_PD_PERI0_CR_PPU_PREQ_MASK           0x00000004

#define PMU_PD_PERI0_CR_PPU_QREQN_ADDR          (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_PPU_QREQN_LSB           1
#define PMU_PD_PERI0_CR_PPU_QREQN_MASK          0x00000002

#define PMU_PD_PERI0_CR_PD_EN_ADDR              (PMU_BASE+0x0000013c)
#define PMU_PD_PERI0_CR_PD_EN_LSB               0
#define PMU_PD_PERI0_CR_PD_EN_MASK              0x00000001

#define PMU_PD_PERI1_CR_PPU_PSTATE_ADDR         (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_PPU_PSTATE_LSB          14
#define PMU_PD_PERI1_CR_PPU_PSTATE_MASK         0x003fc000

#define PMU_PD_PERI1_CR_SRAMSD4_ADDR            (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_SRAMSD4_LSB             13
#define PMU_PD_PERI1_CR_SRAMSD4_MASK            0x00002000

#define PMU_PD_PERI1_CR_SRAMSD3_ADDR            (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_SRAMSD3_LSB             12
#define PMU_PD_PERI1_CR_SRAMSD3_MASK            0x00001000

#define PMU_PD_PERI1_CR_SRAMSD2_ADDR            (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_SRAMSD2_LSB             11
#define PMU_PD_PERI1_CR_SRAMSD2_MASK            0x00000800

#define PMU_PD_PERI1_CR_SRAMSD1_ADDR            (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_SRAMSD1_LSB             10
#define PMU_PD_PERI1_CR_SRAMSD1_MASK            0x00000400

#define PMU_PD_PERI1_CR_SRAMSD0_ADDR            (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_SRAMSD0_LSB             9
#define PMU_PD_PERI1_CR_SRAMSD0_MASK            0x00000200

#define PMU_PD_PERI1_CR_NPWRUP_DDRPHY_ADDR      (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_NPWRUP_DDRPHY_LSB       8
#define PMU_PD_PERI1_CR_NPWRUP_DDRPHY_MASK      0x00000100

#define PMU_PD_PERI1_CR_NPWRUP_LONG_ADDR        (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_NPWRUP_LONG_LSB         7
#define PMU_PD_PERI1_CR_NPWRUP_LONG_MASK        0x00000080

#define PMU_PD_PERI1_CR_NPWRUP_SHORT_ADDR       (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_NPWRUP_SHORT_LSB        6
#define PMU_PD_PERI1_CR_NPWRUP_SHORT_MASK       0x00000040

#define PMU_PD_PERI1_CR_NISOLATE_ADDR           (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_NISOLATE_LSB            5
#define PMU_PD_PERI1_CR_NISOLATE_MASK           0x00000020

#define PMU_PD_PERI1_CR_CLKEN_ADDR              (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_CLKEN_LSB               4
#define PMU_PD_PERI1_CR_CLKEN_MASK              0x00000010

#define PMU_PD_PERI1_CR_RESETN_ADDR             (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_RESETN_LSB              3
#define PMU_PD_PERI1_CR_RESETN_MASK             0x00000008

#define PMU_PD_PERI1_CR_PPU_PREQ_ADDR           (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_PPU_PREQ_LSB            2
#define PMU_PD_PERI1_CR_PPU_PREQ_MASK           0x00000004

#define PMU_PD_PERI1_CR_PPU_QREQN_ADDR          (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_PPU_QREQN_LSB           1
#define PMU_PD_PERI1_CR_PPU_QREQN_MASK          0x00000002

#define PMU_PD_PERI1_CR_PD_EN_ADDR              (PMU_BASE+0x00000140)
#define PMU_PD_PERI1_CR_PD_EN_LSB               0
#define PMU_PD_PERI1_CR_PD_EN_MASK              0x00000001

#define PMU_PD_QACK_PPU_QACCEPTN_ADDR           (PMU_BASE+0x00000144)

#define PMU_PD_PACK_PPU_PACCEPT_ADDR            (PMU_BASE+0x00000148)

#define PMU_PD_PDENY_PPU_PDENY_ADDR             (PMU_BASE+0x0000014c)

#define PMU_PD_LACK_NPWRACK_LONG_ADDR           (PMU_BASE+0x00000150)

#define PMU_PD_SACK_NPWRACK_SHORT_ADDR          (PMU_BASE+0x00000154)

#define PMU_PD_DACK_NPWRACK_DDRPHY_ADDR         (PMU_BASE+0x00000158)

#define PMU_PD_R0ACK_SRAMSD0_ACK_ADDR           (PMU_BASE+0x0000015c)

#define PMU_PD_R1ACK_SRAMSD1_ACK_ADDR           (PMU_BASE+0x00000160)

#define PMU_PD_R2ACK_SRAMSD2_ACK_ADDR           (PMU_BASE+0x00000164)

#define PMU_PD_R3ACK_SRAMSD3_ACK_ADDR           (PMU_BASE+0x00000168)

#define PMU_PD_R4ACK_SRAMSD4_ACK_ADDR           (PMU_BASE+0x0000016c)

#define PMU_PD_SEQ_MODE_ADDR                    (PMU_BASE+0x00000170)

////////////////////////////////////////////////////////////////
// reg access                                                 //
////////////////////////////////////////////////////////////////
#define PMU_REG32(name)                             (*(volatile uint32_t*)name##_ADDR)

#define PMU_GET_PMU_SW_WK_PMIC_WAKEUP               PMU_REG32(PMU_SW_WK_PMIC_WAKEUP)
#define PMU_SET_PMU_SW_WK_PMIC_WAKEUP(x)            PMU_REG32(PMU_SW_WK_PMIC_WAKEUP) = (uint32_t)(x)
#define PMU_GET_PMU_FEATURE_NUM_OF_PD               PMU_REG32(PMU_FEATURE_NUM_OF_PD)
#define PMU_GET_PMU_PD_QACK_PPU_QACCEPTN            PMU_REG32(PMU_PD_QACK_PPU_QACCEPTN)
#define PMU_GET_PMU_PD_PACK_PPU_PACCEPT             PMU_REG32(PMU_PD_PACK_PPU_PACCEPT)
#define PMU_GET_PMU_PD_PDENY_PPU_PDENY              PMU_REG32(PMU_PD_PDENY_PPU_PDENY)
#define PMU_GET_PMU_PD_LACK_NPWRACK_LONG            PMU_REG32(PMU_PD_LACK_NPWRACK_LONG)
#define PMU_GET_PMU_PD_SACK_NPWRACK_SHORT           PMU_REG32(PMU_PD_SACK_NPWRACK_SHORT)
#define PMU_GET_PMU_PD_DACK_NPWRACK_DDRPHY          PMU_REG32(PMU_PD_DACK_NPWRACK_DDRPHY)
#define PMU_GET_PMU_PD_R0ACK_SRAMSD0_ACK            PMU_REG32(PMU_PD_R0ACK_SRAMSD0_ACK)
#define PMU_GET_PMU_PD_R1ACK_SRAMSD1_ACK            PMU_REG32(PMU_PD_R1ACK_SRAMSD1_ACK)
#define PMU_GET_PMU_PD_R2ACK_SRAMSD2_ACK            PMU_REG32(PMU_PD_R2ACK_SRAMSD2_ACK)
#define PMU_GET_PMU_PD_R3ACK_SRAMSD3_ACK            PMU_REG32(PMU_PD_R3ACK_SRAMSD3_ACK)
#define PMU_GET_PMU_PD_R4ACK_SRAMSD4_ACK            PMU_REG32(PMU_PD_R4ACK_SRAMSD4_ACK)
#define PMU_GET_PMU_PD_SEQ_MODE                     PMU_REG32(PMU_PD_SEQ_MODE)
#define PMU_SET_PMU_PD_SEQ_MODE(x)                  PMU_REG32(PMU_PD_SEQ_MODE) = (uint32_t)(x)

////////////////////////////////////////////////////////////////
// reg bits access                                            //
////////////////////////////////////////////////////////////////
#define PMU_GET_REG32_BITS(name)                    ((PMU_REG32(name) & name##_MASK) >> name##_LSB)
#define PMU_SET_REG32_BITS(name,x)                  do { \
    uint32_t val = PMU_REG32(name); \
    val &= ~name##_MASK; \
    val |= ((x) << name##_LSB) & name##_MASK; \
    PMU_REG32(name) = val; \
} while(0)

#define PMU_GET_PMU_WK_SRC_0_M3_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_0_M3_WAKEUP)
#define PMU_SET_PMU_WK_SRC_0_M3_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_0_M3_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_0_AP_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_0_AP_WAKEUP)
#define PMU_SET_PMU_WK_SRC_0_AP_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_0_AP_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_0_PMIC_WAKEUP            PMU_GET_REG32_BITS(PMU_WK_SRC_0_PMIC_WAKEUP)
#define PMU_SET_PMU_WK_SRC_0_PMIC_WAKEUP(x)         PMU_SET_REG32_BITS(PMU_WK_SRC_0_PMIC_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_0_SRC_ENCODE             PMU_GET_REG32_BITS(PMU_WK_SRC_0_SRC_ENCODE)
#define PMU_SET_PMU_WK_SRC_0_SRC_ENCODE(x)          PMU_SET_REG32_BITS(PMU_WK_SRC_0_SRC_ENCODE,x)
#define PMU_GET_PMU_WK_SRC_1_M3_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_1_M3_WAKEUP)
#define PMU_SET_PMU_WK_SRC_1_M3_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_1_M3_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_1_AP_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_1_AP_WAKEUP)
#define PMU_SET_PMU_WK_SRC_1_AP_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_1_AP_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_1_PMIC_WAKEUP            PMU_GET_REG32_BITS(PMU_WK_SRC_1_PMIC_WAKEUP)
#define PMU_SET_PMU_WK_SRC_1_PMIC_WAKEUP(x)         PMU_SET_REG32_BITS(PMU_WK_SRC_1_PMIC_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_1_SRC_ENCODE             PMU_GET_REG32_BITS(PMU_WK_SRC_1_SRC_ENCODE)
#define PMU_SET_PMU_WK_SRC_1_SRC_ENCODE(x)          PMU_SET_REG32_BITS(PMU_WK_SRC_1_SRC_ENCODE,x)
#define PMU_GET_PMU_WK_SRC_2_M3_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_2_M3_WAKEUP)
#define PMU_SET_PMU_WK_SRC_2_M3_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_2_M3_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_2_AP_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_2_AP_WAKEUP)
#define PMU_SET_PMU_WK_SRC_2_AP_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_2_AP_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_2_PMIC_WAKEUP            PMU_GET_REG32_BITS(PMU_WK_SRC_2_PMIC_WAKEUP)
#define PMU_SET_PMU_WK_SRC_2_PMIC_WAKEUP(x)         PMU_SET_REG32_BITS(PMU_WK_SRC_2_PMIC_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_2_SRC_ENCODE             PMU_GET_REG32_BITS(PMU_WK_SRC_2_SRC_ENCODE)
#define PMU_SET_PMU_WK_SRC_2_SRC_ENCODE(x)          PMU_SET_REG32_BITS(PMU_WK_SRC_2_SRC_ENCODE,x)
#define PMU_GET_PMU_WK_SRC_3_M3_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_3_M3_WAKEUP)
#define PMU_SET_PMU_WK_SRC_3_M3_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_3_M3_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_3_AP_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_3_AP_WAKEUP)
#define PMU_SET_PMU_WK_SRC_3_AP_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_3_AP_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_3_PMIC_WAKEUP            PMU_GET_REG32_BITS(PMU_WK_SRC_3_PMIC_WAKEUP)
#define PMU_SET_PMU_WK_SRC_3_PMIC_WAKEUP(x)         PMU_SET_REG32_BITS(PMU_WK_SRC_3_PMIC_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_3_SRC_ENCODE             PMU_GET_REG32_BITS(PMU_WK_SRC_3_SRC_ENCODE)
#define PMU_SET_PMU_WK_SRC_3_SRC_ENCODE(x)          PMU_SET_REG32_BITS(PMU_WK_SRC_3_SRC_ENCODE,x)
#define PMU_GET_PMU_WK_SRC_4_M3_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_4_M3_WAKEUP)
#define PMU_SET_PMU_WK_SRC_4_M3_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_4_M3_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_4_AP_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_4_AP_WAKEUP)
#define PMU_SET_PMU_WK_SRC_4_AP_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_4_AP_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_4_PMIC_WAKEUP            PMU_GET_REG32_BITS(PMU_WK_SRC_4_PMIC_WAKEUP)
#define PMU_SET_PMU_WK_SRC_4_PMIC_WAKEUP(x)         PMU_SET_REG32_BITS(PMU_WK_SRC_4_PMIC_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_4_SRC_ENCODE             PMU_GET_REG32_BITS(PMU_WK_SRC_4_SRC_ENCODE)
#define PMU_SET_PMU_WK_SRC_4_SRC_ENCODE(x)          PMU_SET_REG32_BITS(PMU_WK_SRC_4_SRC_ENCODE,x)
#define PMU_GET_PMU_WK_SRC_5_M3_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_5_M3_WAKEUP)
#define PMU_SET_PMU_WK_SRC_5_M3_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_5_M3_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_5_AP_WAKEUP              PMU_GET_REG32_BITS(PMU_WK_SRC_5_AP_WAKEUP)
#define PMU_SET_PMU_WK_SRC_5_AP_WAKEUP(x)           PMU_SET_REG32_BITS(PMU_WK_SRC_5_AP_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_5_PMIC_WAKEUP            PMU_GET_REG32_BITS(PMU_WK_SRC_5_PMIC_WAKEUP)
#define PMU_SET_PMU_WK_SRC_5_PMIC_WAKEUP(x)         PMU_SET_REG32_BITS(PMU_WK_SRC_5_PMIC_WAKEUP,x)
#define PMU_GET_PMU_WK_SRC_5_SRC_ENCODE             PMU_GET_REG32_BITS(PMU_WK_SRC_5_SRC_ENCODE)
#define PMU_SET_PMU_WK_SRC_5_SRC_ENCODE(x)          PMU_SET_REG32_BITS(PMU_WK_SRC_5_SRC_ENCODE,x)
#define PMU_GET_PMU_DDR_CR_DATA_RETENTION1          PMU_GET_REG32_BITS(PMU_DDR_CR_DATA_RETENTION1)
#define PMU_SET_PMU_DDR_CR_DATA_RETENTION1(x)       PMU_SET_REG32_BITS(PMU_DDR_CR_DATA_RETENTION1,x)
#define PMU_GET_PMU_DDR_CR_DATA_RETENTION0          PMU_GET_REG32_BITS(PMU_DDR_CR_DATA_RETENTION0)
#define PMU_SET_PMU_DDR_CR_DATA_RETENTION0(x)       PMU_SET_REG32_BITS(PMU_DDR_CR_DATA_RETENTION0,x)
#define PMU_GET_PMU_ISR_PMU_WAKEUP_5                PMU_GET_REG32_BITS(PMU_ISR_PMU_WAKEUP_5)
#define PMU_SET_PMU_ISR_PMU_WAKEUP_5(x)             PMU_SET_REG32_BITS(PMU_ISR_PMU_WAKEUP_5,x)
#define PMU_GET_PMU_ISR_PMU_WAKEUP_4                PMU_GET_REG32_BITS(PMU_ISR_PMU_WAKEUP_4)
#define PMU_SET_PMU_ISR_PMU_WAKEUP_4(x)             PMU_SET_REG32_BITS(PMU_ISR_PMU_WAKEUP_4,x)
#define PMU_GET_PMU_ISR_PMU_WAKEUP_3                PMU_GET_REG32_BITS(PMU_ISR_PMU_WAKEUP_3)
#define PMU_SET_PMU_ISR_PMU_WAKEUP_3(x)             PMU_SET_REG32_BITS(PMU_ISR_PMU_WAKEUP_3,x)
#define PMU_GET_PMU_ISR_PMU_WAKEUP_2                PMU_GET_REG32_BITS(PMU_ISR_PMU_WAKEUP_2)
#define PMU_SET_PMU_ISR_PMU_WAKEUP_2(x)             PMU_SET_REG32_BITS(PMU_ISR_PMU_WAKEUP_2,x)
#define PMU_GET_PMU_ISR_PMU_WAKEUP_1                PMU_GET_REG32_BITS(PMU_ISR_PMU_WAKEUP_1)
#define PMU_SET_PMU_ISR_PMU_WAKEUP_1(x)             PMU_SET_REG32_BITS(PMU_ISR_PMU_WAKEUP_1,x)
#define PMU_GET_PMU_ISR_PMU_WAKEUP_0                PMU_GET_REG32_BITS(PMU_ISR_PMU_WAKEUP_0)
#define PMU_SET_PMU_ISR_PMU_WAKEUP_0(x)             PMU_SET_REG32_BITS(PMU_ISR_PMU_WAKEUP_0,x)
#define PMU_GET_PMU_ISR_VD_RTC_PWR_GOOD             PMU_GET_REG32_BITS(PMU_ISR_VD_RTC_PWR_GOOD)
#define PMU_SET_PMU_ISR_VD_RTC_PWR_GOOD(x)          PMU_SET_REG32_BITS(PMU_ISR_VD_RTC_PWR_GOOD,x)
#define PMU_GET_PMU_ISR_VD_NPU_PWR_GOOD             PMU_GET_REG32_BITS(PMU_ISR_VD_NPU_PWR_GOOD)
#define PMU_SET_PMU_ISR_VD_NPU_PWR_GOOD(x)          PMU_SET_REG32_BITS(PMU_ISR_VD_NPU_PWR_GOOD,x)
#define PMU_GET_PMU_ISR_VD_AP_PWR_GOOD              PMU_GET_REG32_BITS(PMU_ISR_VD_AP_PWR_GOOD)
#define PMU_SET_PMU_ISR_VD_AP_PWR_GOOD(x)           PMU_SET_REG32_BITS(PMU_ISR_VD_AP_PWR_GOOD,x)
#define PMU_GET_PMU_ISR_VD_LOGIC_PWR_GOOD           PMU_GET_REG32_BITS(PMU_ISR_VD_LOGIC_PWR_GOOD)
#define PMU_SET_PMU_ISR_VD_LOGIC_PWR_GOOD(x)        PMU_SET_REG32_BITS(PMU_ISR_VD_LOGIC_PWR_GOOD,x)
#define PMU_GET_PMU_ISR_PMIC_PWR_GOOD               PMU_GET_REG32_BITS(PMU_ISR_PMIC_PWR_GOOD)
#define PMU_SET_PMU_ISR_PMIC_PWR_GOOD(x)            PMU_SET_REG32_BITS(PMU_ISR_PMIC_PWR_GOOD,x)
#define PMU_GET_PMU_ISR_PMIC_IRQ                    PMU_GET_REG32_BITS(PMU_ISR_PMIC_IRQ)
#define PMU_SET_PMU_ISR_PMIC_IRQ(x)                 PMU_SET_REG32_BITS(PMU_ISR_PMIC_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_PERI1_IRQ               PMU_GET_REG32_BITS(PMU_ISR_PPU_PERI1_IRQ)
#define PMU_SET_PMU_ISR_PPU_PERI1_IRQ(x)            PMU_SET_REG32_BITS(PMU_ISR_PPU_PERI1_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_PERI0_IRQ               PMU_GET_REG32_BITS(PMU_ISR_PPU_PERI0_IRQ)
#define PMU_SET_PMU_ISR_PPU_PERI0_IRQ(x)            PMU_SET_REG32_BITS(PMU_ISR_PPU_PERI0_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_NPU1_IRQ                PMU_GET_REG32_BITS(PMU_ISR_PPU_NPU1_IRQ)
#define PMU_SET_PMU_ISR_PPU_NPU1_IRQ(x)             PMU_SET_REG32_BITS(PMU_ISR_PPU_NPU1_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_NPU0_IRQ                PMU_GET_REG32_BITS(PMU_ISR_PPU_NPU0_IRQ)
#define PMU_SET_PMU_ISR_PPU_NPU0_IRQ(x)             PMU_SET_REG32_BITS(PMU_ISR_PPU_NPU0_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_LP_IRQ                  PMU_GET_REG32_BITS(PMU_ISR_PPU_LP_IRQ)
#define PMU_SET_PMU_ISR_PPU_LP_IRQ(x)               PMU_SET_REG32_BITS(PMU_ISR_PPU_LP_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_GPU_IRQ                 PMU_GET_REG32_BITS(PMU_ISR_PPU_GPU_IRQ)
#define PMU_SET_PMU_ISR_PPU_GPU_IRQ(x)              PMU_SET_REG32_BITS(PMU_ISR_PPU_GPU_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_DDR1_IRQ                PMU_GET_REG32_BITS(PMU_ISR_PPU_DDR1_IRQ)
#define PMU_SET_PMU_ISR_PPU_DDR1_IRQ(x)             PMU_SET_REG32_BITS(PMU_ISR_PPU_DDR1_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_DDR0_IRQ                PMU_GET_REG32_BITS(PMU_ISR_PPU_DDR0_IRQ)
#define PMU_SET_PMU_ISR_PPU_DDR0_IRQ(x)             PMU_SET_REG32_BITS(PMU_ISR_PPU_DDR0_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_ISP_IRQ                 PMU_GET_REG32_BITS(PMU_ISR_PPU_ISP_IRQ)
#define PMU_SET_PMU_ISR_PPU_ISP_IRQ(x)              PMU_SET_REG32_BITS(PMU_ISR_PPU_ISP_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_DEWARP_IRQ              PMU_GET_REG32_BITS(PMU_ISR_PPU_DEWARP_IRQ)
#define PMU_SET_PMU_ISR_PPU_DEWARP_IRQ(x)           PMU_SET_REG32_BITS(PMU_ISR_PPU_DEWARP_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_IMG_IRQ                 PMU_GET_REG32_BITS(PMU_ISR_PPU_IMG_IRQ)
#define PMU_SET_PMU_ISR_PPU_IMG_IRQ(x)              PMU_SET_REG32_BITS(PMU_ISR_PPU_IMG_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_VPU_IRQ                 PMU_GET_REG32_BITS(PMU_ISR_PPU_VPU_IRQ)
#define PMU_SET_PMU_ISR_PPU_VPU_IRQ(x)              PMU_SET_REG32_BITS(PMU_ISR_PPU_VPU_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_CLUSTER_IRQ             PMU_GET_REG32_BITS(PMU_ISR_PPU_CLUSTER_IRQ)
#define PMU_SET_PMU_ISR_PPU_CLUSTER_IRQ(x)          PMU_SET_REG32_BITS(PMU_ISR_PPU_CLUSTER_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_CORE3_IRQ               PMU_GET_REG32_BITS(PMU_ISR_PPU_CORE3_IRQ)
#define PMU_SET_PMU_ISR_PPU_CORE3_IRQ(x)            PMU_SET_REG32_BITS(PMU_ISR_PPU_CORE3_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_CORE2_IRQ               PMU_GET_REG32_BITS(PMU_ISR_PPU_CORE2_IRQ)
#define PMU_SET_PMU_ISR_PPU_CORE2_IRQ(x)            PMU_SET_REG32_BITS(PMU_ISR_PPU_CORE2_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_CORE1_IRQ               PMU_GET_REG32_BITS(PMU_ISR_PPU_CORE1_IRQ)
#define PMU_SET_PMU_ISR_PPU_CORE1_IRQ(x)            PMU_SET_REG32_BITS(PMU_ISR_PPU_CORE1_IRQ,x)
#define PMU_GET_PMU_ISR_PPU_CORE0_IRQ               PMU_GET_REG32_BITS(PMU_ISR_PPU_CORE0_IRQ)
#define PMU_SET_PMU_ISR_PPU_CORE0_IRQ(x)            PMU_SET_REG32_BITS(PMU_ISR_PPU_CORE0_IRQ,x)
#define PMU_GET_PMU_IMR_PMU_WAKEUP_5_MASK           PMU_GET_REG32_BITS(PMU_IMR_PMU_WAKEUP_5_MASK)
#define PMU_SET_PMU_IMR_PMU_WAKEUP_5_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PMU_WAKEUP_5_MASK,x)
#define PMU_GET_PMU_IMR_PMU_WAKEUP_4_MASK           PMU_GET_REG32_BITS(PMU_IMR_PMU_WAKEUP_4_MASK)
#define PMU_SET_PMU_IMR_PMU_WAKEUP_4_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PMU_WAKEUP_4_MASK,x)
#define PMU_GET_PMU_IMR_PMU_WAKEUP_3_MASK           PMU_GET_REG32_BITS(PMU_IMR_PMU_WAKEUP_3_MASK)
#define PMU_SET_PMU_IMR_PMU_WAKEUP_3_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PMU_WAKEUP_3_MASK,x)
#define PMU_GET_PMU_IMR_PMU_WAKEUP_2_MASK           PMU_GET_REG32_BITS(PMU_IMR_PMU_WAKEUP_2_MASK)
#define PMU_SET_PMU_IMR_PMU_WAKEUP_2_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PMU_WAKEUP_2_MASK,x)
#define PMU_GET_PMU_IMR_PMU_WAKEUP_1_MASK           PMU_GET_REG32_BITS(PMU_IMR_PMU_WAKEUP_1_MASK)
#define PMU_SET_PMU_IMR_PMU_WAKEUP_1_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PMU_WAKEUP_1_MASK,x)
#define PMU_GET_PMU_IMR_PMU_WAKEUP_0_MASK           PMU_GET_REG32_BITS(PMU_IMR_PMU_WAKEUP_0_MASK)
#define PMU_SET_PMU_IMR_PMU_WAKEUP_0_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PMU_WAKEUP_0_MASK,x)
#define PMU_GET_PMU_IMR_VD_RTC_PWR_GOOD_MASK        PMU_GET_REG32_BITS(PMU_IMR_VD_RTC_PWR_GOOD_MASK)
#define PMU_SET_PMU_IMR_VD_RTC_PWR_GOOD_MASK(x)     PMU_SET_REG32_BITS(PMU_IMR_VD_RTC_PWR_GOOD_MASK,x)
#define PMU_GET_PMU_IMR_VD_NPU_PWR_GOOD_MASK        PMU_GET_REG32_BITS(PMU_IMR_VD_NPU_PWR_GOOD_MASK)
#define PMU_SET_PMU_IMR_VD_NPU_PWR_GOOD_MASK(x)     PMU_SET_REG32_BITS(PMU_IMR_VD_NPU_PWR_GOOD_MASK,x)
#define PMU_GET_PMU_IMR_VD_AP_PWR_GOOD_MASK         PMU_GET_REG32_BITS(PMU_IMR_VD_AP_PWR_GOOD_MASK)
#define PMU_SET_PMU_IMR_VD_AP_PWR_GOOD_MASK(x)      PMU_SET_REG32_BITS(PMU_IMR_VD_AP_PWR_GOOD_MASK,x)
#define PMU_GET_PMU_IMR_VD_LOGIC_PWR_GOOD_MASK      PMU_GET_REG32_BITS(PMU_IMR_VD_LOGIC_PWR_GOOD_MASK)
#define PMU_SET_PMU_IMR_VD_LOGIC_PWR_GOOD_MASK(x)   PMU_SET_REG32_BITS(PMU_IMR_VD_LOGIC_PWR_GOOD_MASK,x)
#define PMU_GET_PMU_IMR_PMIC_PWR_GOOD_MASK          PMU_GET_REG32_BITS(PMU_IMR_PMIC_PWR_GOOD_MASK)
#define PMU_SET_PMU_IMR_PMIC_PWR_GOOD_MASK(x)       PMU_SET_REG32_BITS(PMU_IMR_PMIC_PWR_GOOD_MASK,x)
#define PMU_GET_PMU_IMR_PMIC_IRQ_MASK               PMU_GET_REG32_BITS(PMU_IMR_PMIC_IRQ_MASK)
#define PMU_SET_PMU_IMR_PMIC_IRQ_MASK(x)            PMU_SET_REG32_BITS(PMU_IMR_PMIC_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_PERI1_IRQ_MASK          PMU_GET_REG32_BITS(PMU_IMR_PPU_PERI1_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_PERI1_IRQ_MASK(x)       PMU_SET_REG32_BITS(PMU_IMR_PPU_PERI1_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_PERI0_IRQ_MASK          PMU_GET_REG32_BITS(PMU_IMR_PPU_PERI0_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_PERI0_IRQ_MASK(x)       PMU_SET_REG32_BITS(PMU_IMR_PPU_PERI0_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_NPU1_IRQ_MASK           PMU_GET_REG32_BITS(PMU_IMR_PPU_NPU1_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_NPU1_IRQ_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PPU_NPU1_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_NPU0_IRQ_MASK           PMU_GET_REG32_BITS(PMU_IMR_PPU_NPU0_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_NPU0_IRQ_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PPU_NPU0_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_LP_IRQ_MASK             PMU_GET_REG32_BITS(PMU_IMR_PPU_LP_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_LP_IRQ_MASK(x)          PMU_SET_REG32_BITS(PMU_IMR_PPU_LP_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_GPU_IRQ_MASK            PMU_GET_REG32_BITS(PMU_IMR_PPU_GPU_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_GPU_IRQ_MASK(x)         PMU_SET_REG32_BITS(PMU_IMR_PPU_GPU_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_DDR1_IRQ_MASK           PMU_GET_REG32_BITS(PMU_IMR_PPU_DDR1_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_DDR1_IRQ_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PPU_DDR1_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_DDR0_IRQ_MASK           PMU_GET_REG32_BITS(PMU_IMR_PPU_DDR0_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_DDR0_IRQ_MASK(x)        PMU_SET_REG32_BITS(PMU_IMR_PPU_DDR0_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_ISP_IRQ_MASK            PMU_GET_REG32_BITS(PMU_IMR_PPU_ISP_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_ISP_IRQ_MASK(x)         PMU_SET_REG32_BITS(PMU_IMR_PPU_ISP_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_DEWARP_IRQ_MASK         PMU_GET_REG32_BITS(PMU_IMR_PPU_DEWARP_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_DEWARP_IRQ_MASK(x)      PMU_SET_REG32_BITS(PMU_IMR_PPU_DEWARP_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_IMG_IRQ_MASK            PMU_GET_REG32_BITS(PMU_IMR_PPU_IMG_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_IMG_IRQ_MASK(x)         PMU_SET_REG32_BITS(PMU_IMR_PPU_IMG_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_VPU_IRQ_MASK            PMU_GET_REG32_BITS(PMU_IMR_PPU_VPU_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_VPU_IRQ_MASK(x)         PMU_SET_REG32_BITS(PMU_IMR_PPU_VPU_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_CLUSTER_IRQ_MASK        PMU_GET_REG32_BITS(PMU_IMR_PPU_CLUSTER_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_CLUSTER_IRQ_MASK(x)     PMU_SET_REG32_BITS(PMU_IMR_PPU_CLUSTER_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_CORE3_IRQ_MASK          PMU_GET_REG32_BITS(PMU_IMR_PPU_CORE3_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_CORE3_IRQ_MASK(x)       PMU_SET_REG32_BITS(PMU_IMR_PPU_CORE3_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_CORE2_IRQ_MASK          PMU_GET_REG32_BITS(PMU_IMR_PPU_CORE2_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_CORE2_IRQ_MASK(x)       PMU_SET_REG32_BITS(PMU_IMR_PPU_CORE2_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_CORE1_IRQ_MASK          PMU_GET_REG32_BITS(PMU_IMR_PPU_CORE1_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_CORE1_IRQ_MASK(x)       PMU_SET_REG32_BITS(PMU_IMR_PPU_CORE1_IRQ_MASK,x)
#define PMU_GET_PMU_IMR_PPU_CORE0_IRQ_MASK          PMU_GET_REG32_BITS(PMU_IMR_PPU_CORE0_IRQ_MASK)
#define PMU_SET_PMU_IMR_PPU_CORE0_IRQ_MASK(x)       PMU_SET_REG32_BITS(PMU_IMR_PPU_CORE0_IRQ_MASK,x)
#define PMU_GET_PMU_PUSEQ_0_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_0_LOGICID)
#define PMU_SET_PMU_PUSEQ_0_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_0_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_0_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_0_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_0_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_0_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_0_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_0_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_0_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_0_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_1_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_1_LOGICID)
#define PMU_SET_PMU_PUSEQ_1_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_1_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_1_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_1_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_1_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_1_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_1_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_1_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_1_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_1_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_2_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_2_LOGICID)
#define PMU_SET_PMU_PUSEQ_2_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_2_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_2_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_2_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_2_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_2_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_2_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_2_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_2_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_2_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_3_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_3_LOGICID)
#define PMU_SET_PMU_PUSEQ_3_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_3_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_3_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_3_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_3_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_3_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_3_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_3_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_3_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_3_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_4_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_4_LOGICID)
#define PMU_SET_PMU_PUSEQ_4_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_4_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_4_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_4_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_4_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_4_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_4_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_4_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_4_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_4_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_5_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_5_LOGICID)
#define PMU_SET_PMU_PUSEQ_5_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_5_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_5_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_5_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_5_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_5_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_5_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_5_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_5_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_5_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_6_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_6_LOGICID)
#define PMU_SET_PMU_PUSEQ_6_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_6_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_6_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_6_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_6_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_6_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_6_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_6_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_6_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_6_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_7_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_7_LOGICID)
#define PMU_SET_PMU_PUSEQ_7_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_7_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_7_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_7_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_7_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_7_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_7_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_7_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_7_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_7_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_8_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_8_LOGICID)
#define PMU_SET_PMU_PUSEQ_8_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_8_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_8_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_8_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_8_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_8_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_8_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_8_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_8_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_8_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_9_LOGICID                 PMU_GET_REG32_BITS(PMU_PUSEQ_9_LOGICID)
#define PMU_SET_PMU_PUSEQ_9_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PUSEQ_9_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_9_OP_POLICY               PMU_GET_REG32_BITS(PMU_PUSEQ_9_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_9_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PUSEQ_9_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_9_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_9_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_9_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_9_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_10_LOGICID                PMU_GET_REG32_BITS(PMU_PUSEQ_10_LOGICID)
#define PMU_SET_PMU_PUSEQ_10_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PUSEQ_10_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_10_OP_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_10_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_10_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_10_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_10_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PUSEQ_10_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_10_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PUSEQ_10_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_11_LOGICID                PMU_GET_REG32_BITS(PMU_PUSEQ_11_LOGICID)
#define PMU_SET_PMU_PUSEQ_11_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PUSEQ_11_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_11_OP_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_11_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_11_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_11_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_11_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PUSEQ_11_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_11_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PUSEQ_11_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_12_LOGICID                PMU_GET_REG32_BITS(PMU_PUSEQ_12_LOGICID)
#define PMU_SET_PMU_PUSEQ_12_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PUSEQ_12_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_12_OP_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_12_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_12_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_12_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_12_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PUSEQ_12_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_12_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PUSEQ_12_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_13_LOGICID                PMU_GET_REG32_BITS(PMU_PUSEQ_13_LOGICID)
#define PMU_SET_PMU_PUSEQ_13_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PUSEQ_13_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_13_OP_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_13_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_13_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_13_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_13_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PUSEQ_13_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_13_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PUSEQ_13_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_14_LOGICID                PMU_GET_REG32_BITS(PMU_PUSEQ_14_LOGICID)
#define PMU_SET_PMU_PUSEQ_14_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PUSEQ_14_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_14_OP_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_14_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_14_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_14_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_14_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PUSEQ_14_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_14_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PUSEQ_14_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_15_LOGICID                PMU_GET_REG32_BITS(PMU_PUSEQ_15_LOGICID)
#define PMU_SET_PMU_PUSEQ_15_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PUSEQ_15_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_15_OP_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_15_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_15_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_15_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_15_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PUSEQ_15_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_15_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PUSEQ_15_PWR_POLICY,x)
#define PMU_GET_PMU_PUSEQ_16_LOGICID                PMU_GET_REG32_BITS(PMU_PUSEQ_16_LOGICID)
#define PMU_SET_PMU_PUSEQ_16_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PUSEQ_16_LOGICID,x)
#define PMU_GET_PMU_PUSEQ_16_OP_POLICY              PMU_GET_REG32_BITS(PMU_PUSEQ_16_OP_POLICY)
#define PMU_SET_PMU_PUSEQ_16_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PUSEQ_16_OP_POLICY,x)
#define PMU_GET_PMU_PUSEQ_16_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PUSEQ_16_PWR_POLICY)
#define PMU_SET_PMU_PUSEQ_16_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PUSEQ_16_PWR_POLICY,x)
#define PMU_GET_PMU_PU_CR_NUM_PD                    PMU_GET_REG32_BITS(PMU_PU_CR_NUM_PD)
#define PMU_SET_PMU_PU_CR_NUM_PD(x)                 PMU_SET_REG32_BITS(PMU_PU_CR_NUM_PD,x)
#define PMU_GET_PMU_PU_CR_PU_EN                     PMU_GET_REG32_BITS(PMU_PU_CR_PU_EN)
#define PMU_SET_PMU_PU_CR_PU_EN(x)                  PMU_SET_REG32_BITS(PMU_PU_CR_PU_EN,x)
#define PMU_GET_PMU_PDSEQ_0_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_0_LOGICID)
#define PMU_SET_PMU_PDSEQ_0_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_0_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_0_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_0_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_0_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_0_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_0_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_0_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_0_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_0_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_1_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_1_LOGICID)
#define PMU_SET_PMU_PDSEQ_1_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_1_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_1_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_1_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_1_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_1_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_1_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_1_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_1_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_1_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_2_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_2_LOGICID)
#define PMU_SET_PMU_PDSEQ_2_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_2_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_2_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_2_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_2_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_2_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_2_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_2_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_2_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_2_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_3_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_3_LOGICID)
#define PMU_SET_PMU_PDSEQ_3_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_3_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_3_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_3_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_3_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_3_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_3_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_3_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_3_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_3_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_4_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_4_LOGICID)
#define PMU_SET_PMU_PDSEQ_4_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_4_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_4_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_4_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_4_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_4_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_4_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_4_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_4_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_4_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_5_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_5_LOGICID)
#define PMU_SET_PMU_PDSEQ_5_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_5_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_5_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_5_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_5_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_5_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_5_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_5_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_5_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_5_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_6_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_6_LOGICID)
#define PMU_SET_PMU_PDSEQ_6_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_6_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_6_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_6_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_6_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_6_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_6_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_6_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_6_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_6_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_7_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_7_LOGICID)
#define PMU_SET_PMU_PDSEQ_7_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_7_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_7_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_7_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_7_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_7_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_7_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_7_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_7_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_7_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_8_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_8_LOGICID)
#define PMU_SET_PMU_PDSEQ_8_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_8_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_8_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_8_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_8_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_8_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_8_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_8_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_8_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_8_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_9_LOGICID                 PMU_GET_REG32_BITS(PMU_PDSEQ_9_LOGICID)
#define PMU_SET_PMU_PDSEQ_9_LOGICID(x)              PMU_SET_REG32_BITS(PMU_PDSEQ_9_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_9_OP_POLICY               PMU_GET_REG32_BITS(PMU_PDSEQ_9_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_9_OP_POLICY(x)            PMU_SET_REG32_BITS(PMU_PDSEQ_9_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_9_PWR_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_9_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_9_PWR_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_9_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_10_LOGICID                PMU_GET_REG32_BITS(PMU_PDSEQ_10_LOGICID)
#define PMU_SET_PMU_PDSEQ_10_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PDSEQ_10_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_10_OP_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_10_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_10_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_10_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_10_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PDSEQ_10_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_10_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PDSEQ_10_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_11_LOGICID                PMU_GET_REG32_BITS(PMU_PDSEQ_11_LOGICID)
#define PMU_SET_PMU_PDSEQ_11_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PDSEQ_11_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_11_OP_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_11_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_11_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_11_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_11_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PDSEQ_11_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_11_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PDSEQ_11_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_12_LOGICID                PMU_GET_REG32_BITS(PMU_PDSEQ_12_LOGICID)
#define PMU_SET_PMU_PDSEQ_12_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PDSEQ_12_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_12_OP_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_12_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_12_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_12_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_12_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PDSEQ_12_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_12_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PDSEQ_12_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_13_LOGICID                PMU_GET_REG32_BITS(PMU_PDSEQ_13_LOGICID)
#define PMU_SET_PMU_PDSEQ_13_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PDSEQ_13_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_13_OP_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_13_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_13_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_13_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_13_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PDSEQ_13_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_13_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PDSEQ_13_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_14_LOGICID                PMU_GET_REG32_BITS(PMU_PDSEQ_14_LOGICID)
#define PMU_SET_PMU_PDSEQ_14_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PDSEQ_14_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_14_OP_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_14_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_14_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_14_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_14_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PDSEQ_14_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_14_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PDSEQ_14_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_15_LOGICID                PMU_GET_REG32_BITS(PMU_PDSEQ_15_LOGICID)
#define PMU_SET_PMU_PDSEQ_15_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PDSEQ_15_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_15_OP_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_15_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_15_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_15_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_15_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PDSEQ_15_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_15_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PDSEQ_15_PWR_POLICY,x)
#define PMU_GET_PMU_PDSEQ_16_LOGICID                PMU_GET_REG32_BITS(PMU_PDSEQ_16_LOGICID)
#define PMU_SET_PMU_PDSEQ_16_LOGICID(x)             PMU_SET_REG32_BITS(PMU_PDSEQ_16_LOGICID,x)
#define PMU_GET_PMU_PDSEQ_16_OP_POLICY              PMU_GET_REG32_BITS(PMU_PDSEQ_16_OP_POLICY)
#define PMU_SET_PMU_PDSEQ_16_OP_POLICY(x)           PMU_SET_REG32_BITS(PMU_PDSEQ_16_OP_POLICY,x)
#define PMU_GET_PMU_PDSEQ_16_PWR_POLICY             PMU_GET_REG32_BITS(PMU_PDSEQ_16_PWR_POLICY)
#define PMU_SET_PMU_PDSEQ_16_PWR_POLICY(x)          PMU_SET_REG32_BITS(PMU_PDSEQ_16_PWR_POLICY,x)
#define PMU_GET_PMU_PD_CR_NUM_PD                    PMU_GET_REG32_BITS(PMU_PD_CR_NUM_PD)
#define PMU_SET_PMU_PD_CR_NUM_PD(x)                 PMU_SET_REG32_BITS(PMU_PD_CR_NUM_PD,x)
#define PMU_GET_PMU_PD_CR_PD_EN                     PMU_GET_REG32_BITS(PMU_PD_CR_PD_EN)
#define PMU_SET_PMU_PD_CR_PD_EN(x)                  PMU_SET_REG32_BITS(PMU_PD_CR_PD_EN,x)
#define PMU_GET_PMU_PD_CORE0_CR_PPU_PSTATE          PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_CORE0_CR_PPU_PSTATE(x)       PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_CORE0_CR_SRAMSD4             PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD4)
#define PMU_SET_PMU_PD_CORE0_CR_SRAMSD4(x)          PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_CORE0_CR_SRAMSD3             PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD3)
#define PMU_SET_PMU_PD_CORE0_CR_SRAMSD3(x)          PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_CORE0_CR_SRAMSD2             PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD2)
#define PMU_SET_PMU_PD_CORE0_CR_SRAMSD2(x)          PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_CORE0_CR_SRAMSD1             PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD1)
#define PMU_SET_PMU_PD_CORE0_CR_SRAMSD1(x)          PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_CORE0_CR_SRAMSD0             PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD0)
#define PMU_SET_PMU_PD_CORE0_CR_SRAMSD0(x)          PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_CORE0_CR_NPWRUP_DDRPHY       PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_CORE0_CR_NPWRUP_DDRPHY(x)    PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_CORE0_CR_NPWRUP_LONG         PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_CORE0_CR_NPWRUP_LONG(x)      PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_CORE0_CR_NPWRUP_SHORT        PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_CORE0_CR_NPWRUP_SHORT(x)     PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_CORE0_CR_NISOLATE            PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_NISOLATE)
#define PMU_SET_PMU_PD_CORE0_CR_NISOLATE(x)         PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_CORE0_CR_CLKEN               PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_CLKEN)
#define PMU_SET_PMU_PD_CORE0_CR_CLKEN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_CLKEN,x)
#define PMU_GET_PMU_PD_CORE0_CR_RESETN              PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_RESETN)
#define PMU_SET_PMU_PD_CORE0_CR_RESETN(x)           PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_RESETN,x)
#define PMU_GET_PMU_PD_CORE0_CR_PPU_PREQ            PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_CORE0_CR_PPU_PREQ(x)         PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_CORE0_CR_PPU_QREQN           PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_CORE0_CR_PPU_QREQN(x)        PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_CORE0_CR_PD_EN               PMU_GET_REG32_BITS(PMU_PD_CORE0_CR_PD_EN)
#define PMU_SET_PMU_PD_CORE0_CR_PD_EN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE0_CR_PD_EN,x)
#define PMU_GET_PMU_PD_CORE1_CR_PPU_PSTATE          PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_CORE1_CR_PPU_PSTATE(x)       PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_CORE1_CR_SRAMSD4             PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD4)
#define PMU_SET_PMU_PD_CORE1_CR_SRAMSD4(x)          PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_CORE1_CR_SRAMSD3             PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD3)
#define PMU_SET_PMU_PD_CORE1_CR_SRAMSD3(x)          PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_CORE1_CR_SRAMSD2             PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD2)
#define PMU_SET_PMU_PD_CORE1_CR_SRAMSD2(x)          PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_CORE1_CR_SRAMSD1             PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD1)
#define PMU_SET_PMU_PD_CORE1_CR_SRAMSD1(x)          PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_CORE1_CR_SRAMSD0             PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD0)
#define PMU_SET_PMU_PD_CORE1_CR_SRAMSD0(x)          PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_CORE1_CR_NPWRUP_DDRPHY       PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_CORE1_CR_NPWRUP_DDRPHY(x)    PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_CORE1_CR_NPWRUP_LONG         PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_CORE1_CR_NPWRUP_LONG(x)      PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_CORE1_CR_NPWRUP_SHORT        PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_CORE1_CR_NPWRUP_SHORT(x)     PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_CORE1_CR_NISOLATE            PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_NISOLATE)
#define PMU_SET_PMU_PD_CORE1_CR_NISOLATE(x)         PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_CORE1_CR_CLKEN               PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_CLKEN)
#define PMU_SET_PMU_PD_CORE1_CR_CLKEN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_CLKEN,x)
#define PMU_GET_PMU_PD_CORE1_CR_RESETN              PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_RESETN)
#define PMU_SET_PMU_PD_CORE1_CR_RESETN(x)           PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_RESETN,x)
#define PMU_GET_PMU_PD_CORE1_CR_PPU_PREQ            PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_CORE1_CR_PPU_PREQ(x)         PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_CORE1_CR_PPU_QREQN           PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_CORE1_CR_PPU_QREQN(x)        PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_CORE1_CR_PD_EN               PMU_GET_REG32_BITS(PMU_PD_CORE1_CR_PD_EN)
#define PMU_SET_PMU_PD_CORE1_CR_PD_EN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE1_CR_PD_EN,x)
#define PMU_GET_PMU_PD_CORE2_CR_PPU_PSTATE          PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_CORE2_CR_PPU_PSTATE(x)       PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_CORE2_CR_SRAMSD4             PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD4)
#define PMU_SET_PMU_PD_CORE2_CR_SRAMSD4(x)          PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_CORE2_CR_SRAMSD3             PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD3)
#define PMU_SET_PMU_PD_CORE2_CR_SRAMSD3(x)          PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_CORE2_CR_SRAMSD2             PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD2)
#define PMU_SET_PMU_PD_CORE2_CR_SRAMSD2(x)          PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_CORE2_CR_SRAMSD1             PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD1)
#define PMU_SET_PMU_PD_CORE2_CR_SRAMSD1(x)          PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_CORE2_CR_SRAMSD0             PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD0)
#define PMU_SET_PMU_PD_CORE2_CR_SRAMSD0(x)          PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_CORE2_CR_NPWRUP_DDRPHY       PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_CORE2_CR_NPWRUP_DDRPHY(x)    PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_CORE2_CR_NPWRUP_LONG         PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_CORE2_CR_NPWRUP_LONG(x)      PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_CORE2_CR_NPWRUP_SHORT        PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_CORE2_CR_NPWRUP_SHORT(x)     PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_CORE2_CR_NISOLATE            PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_NISOLATE)
#define PMU_SET_PMU_PD_CORE2_CR_NISOLATE(x)         PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_CORE2_CR_CLKEN               PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_CLKEN)
#define PMU_SET_PMU_PD_CORE2_CR_CLKEN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_CLKEN,x)
#define PMU_GET_PMU_PD_CORE2_CR_RESETN              PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_RESETN)
#define PMU_SET_PMU_PD_CORE2_CR_RESETN(x)           PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_RESETN,x)
#define PMU_GET_PMU_PD_CORE2_CR_PPU_PREQ            PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_CORE2_CR_PPU_PREQ(x)         PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_CORE2_CR_PPU_QREQN           PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_CORE2_CR_PPU_QREQN(x)        PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_CORE2_CR_PD_EN               PMU_GET_REG32_BITS(PMU_PD_CORE2_CR_PD_EN)
#define PMU_SET_PMU_PD_CORE2_CR_PD_EN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE2_CR_PD_EN,x)
#define PMU_GET_PMU_PD_CORE3_CR_PPU_PSTATE          PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_CORE3_CR_PPU_PSTATE(x)       PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_CORE3_CR_SRAMSD4             PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD4)
#define PMU_SET_PMU_PD_CORE3_CR_SRAMSD4(x)          PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_CORE3_CR_SRAMSD3             PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD3)
#define PMU_SET_PMU_PD_CORE3_CR_SRAMSD3(x)          PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_CORE3_CR_SRAMSD2             PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD2)
#define PMU_SET_PMU_PD_CORE3_CR_SRAMSD2(x)          PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_CORE3_CR_SRAMSD1             PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD1)
#define PMU_SET_PMU_PD_CORE3_CR_SRAMSD1(x)          PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_CORE3_CR_SRAMSD0             PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD0)
#define PMU_SET_PMU_PD_CORE3_CR_SRAMSD0(x)          PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_CORE3_CR_NPWRUP_DDRPHY       PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_CORE3_CR_NPWRUP_DDRPHY(x)    PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_CORE3_CR_NPWRUP_LONG         PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_CORE3_CR_NPWRUP_LONG(x)      PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_CORE3_CR_NPWRUP_SHORT        PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_CORE3_CR_NPWRUP_SHORT(x)     PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_CORE3_CR_NISOLATE            PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_NISOLATE)
#define PMU_SET_PMU_PD_CORE3_CR_NISOLATE(x)         PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_CORE3_CR_CLKEN               PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_CLKEN)
#define PMU_SET_PMU_PD_CORE3_CR_CLKEN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_CLKEN,x)
#define PMU_GET_PMU_PD_CORE3_CR_RESETN              PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_RESETN)
#define PMU_SET_PMU_PD_CORE3_CR_RESETN(x)           PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_RESETN,x)
#define PMU_GET_PMU_PD_CORE3_CR_PPU_PREQ            PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_CORE3_CR_PPU_PREQ(x)         PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_CORE3_CR_PPU_QREQN           PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_CORE3_CR_PPU_QREQN(x)        PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_CORE3_CR_PD_EN               PMU_GET_REG32_BITS(PMU_PD_CORE3_CR_PD_EN)
#define PMU_SET_PMU_PD_CORE3_CR_PD_EN(x)            PMU_SET_REG32_BITS(PMU_PD_CORE3_CR_PD_EN,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_PPU_PSTATE        PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_CLUSTER_CR_PPU_PSTATE(x)     PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_SRAMSD4           PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD4)
#define PMU_SET_PMU_PD_CLUSTER_CR_SRAMSD4(x)        PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_SRAMSD3           PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD3)
#define PMU_SET_PMU_PD_CLUSTER_CR_SRAMSD3(x)        PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_SRAMSD2           PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD2)
#define PMU_SET_PMU_PD_CLUSTER_CR_SRAMSD2(x)        PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_SRAMSD1           PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD1)
#define PMU_SET_PMU_PD_CLUSTER_CR_SRAMSD1(x)        PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_SRAMSD0           PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD0)
#define PMU_SET_PMU_PD_CLUSTER_CR_SRAMSD0(x)        PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_NPWRUP_DDRPHY     PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_CLUSTER_CR_NPWRUP_DDRPHY(x)  PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_NPWRUP_LONG       PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_CLUSTER_CR_NPWRUP_LONG(x)    PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_NPWRUP_SHORT      PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_CLUSTER_CR_NPWRUP_SHORT(x)   PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_NISOLATE          PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_NISOLATE)
#define PMU_SET_PMU_PD_CLUSTER_CR_NISOLATE(x)       PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_CLKEN             PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_CLKEN)
#define PMU_SET_PMU_PD_CLUSTER_CR_CLKEN(x)          PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_CLKEN,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_RESETN            PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_RESETN)
#define PMU_SET_PMU_PD_CLUSTER_CR_RESETN(x)         PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_RESETN,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_PPU_PREQ          PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_CLUSTER_CR_PPU_PREQ(x)       PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_PPU_QREQN         PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_CLUSTER_CR_PPU_QREQN(x)      PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_CLUSTER_CR_PD_EN             PMU_GET_REG32_BITS(PMU_PD_CLUSTER_CR_PD_EN)
#define PMU_SET_PMU_PD_CLUSTER_CR_PD_EN(x)          PMU_SET_REG32_BITS(PMU_PD_CLUSTER_CR_PD_EN,x)
#define PMU_GET_PMU_PD_VPU_CR_PPU_PSTATE            PMU_GET_REG32_BITS(PMU_PD_VPU_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_VPU_CR_PPU_PSTATE(x)         PMU_SET_REG32_BITS(PMU_PD_VPU_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_VPU_CR_SRAMSD4               PMU_GET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD4)
#define PMU_SET_PMU_PD_VPU_CR_SRAMSD4(x)            PMU_SET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_VPU_CR_SRAMSD3               PMU_GET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD3)
#define PMU_SET_PMU_PD_VPU_CR_SRAMSD3(x)            PMU_SET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_VPU_CR_SRAMSD2               PMU_GET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD2)
#define PMU_SET_PMU_PD_VPU_CR_SRAMSD2(x)            PMU_SET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_VPU_CR_SRAMSD1               PMU_GET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD1)
#define PMU_SET_PMU_PD_VPU_CR_SRAMSD1(x)            PMU_SET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_VPU_CR_SRAMSD0               PMU_GET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD0)
#define PMU_SET_PMU_PD_VPU_CR_SRAMSD0(x)            PMU_SET_REG32_BITS(PMU_PD_VPU_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_VPU_CR_NPWRUP_DDRPHY         PMU_GET_REG32_BITS(PMU_PD_VPU_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_VPU_CR_NPWRUP_DDRPHY(x)      PMU_SET_REG32_BITS(PMU_PD_VPU_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_VPU_CR_NPWRUP_LONG           PMU_GET_REG32_BITS(PMU_PD_VPU_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_VPU_CR_NPWRUP_LONG(x)        PMU_SET_REG32_BITS(PMU_PD_VPU_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_VPU_CR_NPWRUP_SHORT          PMU_GET_REG32_BITS(PMU_PD_VPU_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_VPU_CR_NPWRUP_SHORT(x)       PMU_SET_REG32_BITS(PMU_PD_VPU_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_VPU_CR_NISOLATE              PMU_GET_REG32_BITS(PMU_PD_VPU_CR_NISOLATE)
#define PMU_SET_PMU_PD_VPU_CR_NISOLATE(x)           PMU_SET_REG32_BITS(PMU_PD_VPU_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_VPU_CR_CLKEN                 PMU_GET_REG32_BITS(PMU_PD_VPU_CR_CLKEN)
#define PMU_SET_PMU_PD_VPU_CR_CLKEN(x)              PMU_SET_REG32_BITS(PMU_PD_VPU_CR_CLKEN,x)
#define PMU_GET_PMU_PD_VPU_CR_RESETN                PMU_GET_REG32_BITS(PMU_PD_VPU_CR_RESETN)
#define PMU_SET_PMU_PD_VPU_CR_RESETN(x)             PMU_SET_REG32_BITS(PMU_PD_VPU_CR_RESETN,x)
#define PMU_GET_PMU_PD_VPU_CR_PPU_PREQ              PMU_GET_REG32_BITS(PMU_PD_VPU_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_VPU_CR_PPU_PREQ(x)           PMU_SET_REG32_BITS(PMU_PD_VPU_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_VPU_CR_PPU_QREQN             PMU_GET_REG32_BITS(PMU_PD_VPU_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_VPU_CR_PPU_QREQN(x)          PMU_SET_REG32_BITS(PMU_PD_VPU_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_VPU_CR_PD_EN                 PMU_GET_REG32_BITS(PMU_PD_VPU_CR_PD_EN)
#define PMU_SET_PMU_PD_VPU_CR_PD_EN(x)              PMU_SET_REG32_BITS(PMU_PD_VPU_CR_PD_EN,x)
#define PMU_GET_PMU_PD_IMG_CR_PPU_PSTATE            PMU_GET_REG32_BITS(PMU_PD_IMG_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_IMG_CR_PPU_PSTATE(x)         PMU_SET_REG32_BITS(PMU_PD_IMG_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_IMG_CR_SRAMSD4               PMU_GET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD4)
#define PMU_SET_PMU_PD_IMG_CR_SRAMSD4(x)            PMU_SET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_IMG_CR_SRAMSD3               PMU_GET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD3)
#define PMU_SET_PMU_PD_IMG_CR_SRAMSD3(x)            PMU_SET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_IMG_CR_SRAMSD2               PMU_GET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD2)
#define PMU_SET_PMU_PD_IMG_CR_SRAMSD2(x)            PMU_SET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_IMG_CR_SRAMSD1               PMU_GET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD1)
#define PMU_SET_PMU_PD_IMG_CR_SRAMSD1(x)            PMU_SET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_IMG_CR_SRAMSD0               PMU_GET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD0)
#define PMU_SET_PMU_PD_IMG_CR_SRAMSD0(x)            PMU_SET_REG32_BITS(PMU_PD_IMG_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_IMG_CR_NPWRUP_DDRPHY         PMU_GET_REG32_BITS(PMU_PD_IMG_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_IMG_CR_NPWRUP_DDRPHY(x)      PMU_SET_REG32_BITS(PMU_PD_IMG_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_IMG_CR_NPWRUP_LONG           PMU_GET_REG32_BITS(PMU_PD_IMG_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_IMG_CR_NPWRUP_LONG(x)        PMU_SET_REG32_BITS(PMU_PD_IMG_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_IMG_CR_NPWRUP_SHORT          PMU_GET_REG32_BITS(PMU_PD_IMG_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_IMG_CR_NPWRUP_SHORT(x)       PMU_SET_REG32_BITS(PMU_PD_IMG_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_IMG_CR_NISOLATE              PMU_GET_REG32_BITS(PMU_PD_IMG_CR_NISOLATE)
#define PMU_SET_PMU_PD_IMG_CR_NISOLATE(x)           PMU_SET_REG32_BITS(PMU_PD_IMG_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_IMG_CR_CLKEN                 PMU_GET_REG32_BITS(PMU_PD_IMG_CR_CLKEN)
#define PMU_SET_PMU_PD_IMG_CR_CLKEN(x)              PMU_SET_REG32_BITS(PMU_PD_IMG_CR_CLKEN,x)
#define PMU_GET_PMU_PD_IMG_CR_RESETN                PMU_GET_REG32_BITS(PMU_PD_IMG_CR_RESETN)
#define PMU_SET_PMU_PD_IMG_CR_RESETN(x)             PMU_SET_REG32_BITS(PMU_PD_IMG_CR_RESETN,x)
#define PMU_GET_PMU_PD_IMG_CR_PPU_PREQ              PMU_GET_REG32_BITS(PMU_PD_IMG_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_IMG_CR_PPU_PREQ(x)           PMU_SET_REG32_BITS(PMU_PD_IMG_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_IMG_CR_PPU_QREQN             PMU_GET_REG32_BITS(PMU_PD_IMG_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_IMG_CR_PPU_QREQN(x)          PMU_SET_REG32_BITS(PMU_PD_IMG_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_IMG_CR_PD_EN                 PMU_GET_REG32_BITS(PMU_PD_IMG_CR_PD_EN)
#define PMU_SET_PMU_PD_IMG_CR_PD_EN(x)              PMU_SET_REG32_BITS(PMU_PD_IMG_CR_PD_EN,x)
#define PMU_GET_PMU_PD_DEWARP_CR_PPU_PSTATE         PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_DEWARP_CR_PPU_PSTATE(x)      PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_DEWARP_CR_SRAMSD4            PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD4)
#define PMU_SET_PMU_PD_DEWARP_CR_SRAMSD4(x)         PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_DEWARP_CR_SRAMSD3            PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD3)
#define PMU_SET_PMU_PD_DEWARP_CR_SRAMSD3(x)         PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_DEWARP_CR_SRAMSD2            PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD2)
#define PMU_SET_PMU_PD_DEWARP_CR_SRAMSD2(x)         PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_DEWARP_CR_SRAMSD1            PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD1)
#define PMU_SET_PMU_PD_DEWARP_CR_SRAMSD1(x)         PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_DEWARP_CR_SRAMSD0            PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD0)
#define PMU_SET_PMU_PD_DEWARP_CR_SRAMSD0(x)         PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_DEWARP_CR_NPWRUP_DDRPHY      PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_DEWARP_CR_NPWRUP_DDRPHY(x)   PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_DEWARP_CR_NPWRUP_LONG        PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_DEWARP_CR_NPWRUP_LONG(x)     PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_DEWARP_CR_NPWRUP_SHORT       PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_DEWARP_CR_NPWRUP_SHORT(x)    PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_DEWARP_CR_NISOLATE           PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_NISOLATE)
#define PMU_SET_PMU_PD_DEWARP_CR_NISOLATE(x)        PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_DEWARP_CR_CLKEN              PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_CLKEN)
#define PMU_SET_PMU_PD_DEWARP_CR_CLKEN(x)           PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_CLKEN,x)
#define PMU_GET_PMU_PD_DEWARP_CR_RESETN             PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_RESETN)
#define PMU_SET_PMU_PD_DEWARP_CR_RESETN(x)          PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_RESETN,x)
#define PMU_GET_PMU_PD_DEWARP_CR_PPU_PREQ           PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_DEWARP_CR_PPU_PREQ(x)        PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_DEWARP_CR_PPU_QREQN          PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_DEWARP_CR_PPU_QREQN(x)       PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_DEWARP_CR_PD_EN              PMU_GET_REG32_BITS(PMU_PD_DEWARP_CR_PD_EN)
#define PMU_SET_PMU_PD_DEWARP_CR_PD_EN(x)           PMU_SET_REG32_BITS(PMU_PD_DEWARP_CR_PD_EN,x)
#define PMU_GET_PMU_PD_ISP_CR_PPU_PSTATE            PMU_GET_REG32_BITS(PMU_PD_ISP_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_ISP_CR_PPU_PSTATE(x)         PMU_SET_REG32_BITS(PMU_PD_ISP_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_ISP_CR_SRAMSD4               PMU_GET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD4)
#define PMU_SET_PMU_PD_ISP_CR_SRAMSD4(x)            PMU_SET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_ISP_CR_SRAMSD3               PMU_GET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD3)
#define PMU_SET_PMU_PD_ISP_CR_SRAMSD3(x)            PMU_SET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_ISP_CR_SRAMSD2               PMU_GET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD2)
#define PMU_SET_PMU_PD_ISP_CR_SRAMSD2(x)            PMU_SET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_ISP_CR_SRAMSD1               PMU_GET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD1)
#define PMU_SET_PMU_PD_ISP_CR_SRAMSD1(x)            PMU_SET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_ISP_CR_SRAMSD0               PMU_GET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD0)
#define PMU_SET_PMU_PD_ISP_CR_SRAMSD0(x)            PMU_SET_REG32_BITS(PMU_PD_ISP_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_ISP_CR_NPWRUP_DDRPHY         PMU_GET_REG32_BITS(PMU_PD_ISP_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_ISP_CR_NPWRUP_DDRPHY(x)      PMU_SET_REG32_BITS(PMU_PD_ISP_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_ISP_CR_NPWRUP_LONG           PMU_GET_REG32_BITS(PMU_PD_ISP_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_ISP_CR_NPWRUP_LONG(x)        PMU_SET_REG32_BITS(PMU_PD_ISP_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_ISP_CR_NPWRUP_SHORT          PMU_GET_REG32_BITS(PMU_PD_ISP_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_ISP_CR_NPWRUP_SHORT(x)       PMU_SET_REG32_BITS(PMU_PD_ISP_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_ISP_CR_NISOLATE              PMU_GET_REG32_BITS(PMU_PD_ISP_CR_NISOLATE)
#define PMU_SET_PMU_PD_ISP_CR_NISOLATE(x)           PMU_SET_REG32_BITS(PMU_PD_ISP_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_ISP_CR_CLKEN                 PMU_GET_REG32_BITS(PMU_PD_ISP_CR_CLKEN)
#define PMU_SET_PMU_PD_ISP_CR_CLKEN(x)              PMU_SET_REG32_BITS(PMU_PD_ISP_CR_CLKEN,x)
#define PMU_GET_PMU_PD_ISP_CR_RESETN                PMU_GET_REG32_BITS(PMU_PD_ISP_CR_RESETN)
#define PMU_SET_PMU_PD_ISP_CR_RESETN(x)             PMU_SET_REG32_BITS(PMU_PD_ISP_CR_RESETN,x)
#define PMU_GET_PMU_PD_ISP_CR_PPU_PREQ              PMU_GET_REG32_BITS(PMU_PD_ISP_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_ISP_CR_PPU_PREQ(x)           PMU_SET_REG32_BITS(PMU_PD_ISP_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_ISP_CR_PPU_QREQN             PMU_GET_REG32_BITS(PMU_PD_ISP_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_ISP_CR_PPU_QREQN(x)          PMU_SET_REG32_BITS(PMU_PD_ISP_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_ISP_CR_PD_EN                 PMU_GET_REG32_BITS(PMU_PD_ISP_CR_PD_EN)
#define PMU_SET_PMU_PD_ISP_CR_PD_EN(x)              PMU_SET_REG32_BITS(PMU_PD_ISP_CR_PD_EN,x)
#define PMU_GET_PMU_PD_DDR0_CR_PPU_PSTATE           PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_DDR0_CR_PPU_PSTATE(x)        PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_DDR0_CR_SRAMSD4              PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD4)
#define PMU_SET_PMU_PD_DDR0_CR_SRAMSD4(x)           PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_DDR0_CR_SRAMSD3              PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD3)
#define PMU_SET_PMU_PD_DDR0_CR_SRAMSD3(x)           PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_DDR0_CR_SRAMSD2              PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD2)
#define PMU_SET_PMU_PD_DDR0_CR_SRAMSD2(x)           PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_DDR0_CR_SRAMSD1              PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD1)
#define PMU_SET_PMU_PD_DDR0_CR_SRAMSD1(x)           PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_DDR0_CR_SRAMSD0              PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD0)
#define PMU_SET_PMU_PD_DDR0_CR_SRAMSD0(x)           PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_DDR0_CR_NPWRUP_DDRPHY        PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_DDR0_CR_NPWRUP_DDRPHY(x)     PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_DDR0_CR_NPWRUP_LONG          PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_DDR0_CR_NPWRUP_LONG(x)       PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_DDR0_CR_NPWRUP_SHORT         PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_DDR0_CR_NPWRUP_SHORT(x)      PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_DDR0_CR_NISOLATE             PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_NISOLATE)
#define PMU_SET_PMU_PD_DDR0_CR_NISOLATE(x)          PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_DDR0_CR_CLKEN                PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_CLKEN)
#define PMU_SET_PMU_PD_DDR0_CR_CLKEN(x)             PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_CLKEN,x)
#define PMU_GET_PMU_PD_DDR0_CR_RESETN               PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_RESETN)
#define PMU_SET_PMU_PD_DDR0_CR_RESETN(x)            PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_RESETN,x)
#define PMU_GET_PMU_PD_DDR0_CR_PPU_PREQ             PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_DDR0_CR_PPU_PREQ(x)          PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_DDR0_CR_PPU_QREQN            PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_DDR0_CR_PPU_QREQN(x)         PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_DDR0_CR_PD_EN                PMU_GET_REG32_BITS(PMU_PD_DDR0_CR_PD_EN)
#define PMU_SET_PMU_PD_DDR0_CR_PD_EN(x)             PMU_SET_REG32_BITS(PMU_PD_DDR0_CR_PD_EN,x)
#define PMU_GET_PMU_PD_DDR1_CR_PPU_PSTATE           PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_DDR1_CR_PPU_PSTATE(x)        PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_DDR1_CR_SRAMSD4              PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD4)
#define PMU_SET_PMU_PD_DDR1_CR_SRAMSD4(x)           PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_DDR1_CR_SRAMSD3              PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD3)
#define PMU_SET_PMU_PD_DDR1_CR_SRAMSD3(x)           PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_DDR1_CR_SRAMSD2              PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD2)
#define PMU_SET_PMU_PD_DDR1_CR_SRAMSD2(x)           PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_DDR1_CR_SRAMSD1              PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD1)
#define PMU_SET_PMU_PD_DDR1_CR_SRAMSD1(x)           PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_DDR1_CR_SRAMSD0              PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD0)
#define PMU_SET_PMU_PD_DDR1_CR_SRAMSD0(x)           PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_DDR1_CR_NPWRUP_DDRPHY        PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_DDR1_CR_NPWRUP_DDRPHY(x)     PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_DDR1_CR_NPWRUP_LONG          PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_DDR1_CR_NPWRUP_LONG(x)       PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_DDR1_CR_NPWRUP_SHORT         PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_DDR1_CR_NPWRUP_SHORT(x)      PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_DDR1_CR_NISOLATE             PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_NISOLATE)
#define PMU_SET_PMU_PD_DDR1_CR_NISOLATE(x)          PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_DDR1_CR_CLKEN                PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_CLKEN)
#define PMU_SET_PMU_PD_DDR1_CR_CLKEN(x)             PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_CLKEN,x)
#define PMU_GET_PMU_PD_DDR1_CR_RESETN               PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_RESETN)
#define PMU_SET_PMU_PD_DDR1_CR_RESETN(x)            PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_RESETN,x)
#define PMU_GET_PMU_PD_DDR1_CR_PPU_PREQ             PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_DDR1_CR_PPU_PREQ(x)          PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_DDR1_CR_PPU_QREQN            PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_DDR1_CR_PPU_QREQN(x)         PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_DDR1_CR_PD_EN                PMU_GET_REG32_BITS(PMU_PD_DDR1_CR_PD_EN)
#define PMU_SET_PMU_PD_DDR1_CR_PD_EN(x)             PMU_SET_REG32_BITS(PMU_PD_DDR1_CR_PD_EN,x)
#define PMU_GET_PMU_PD_GPU_CR_PPU_PSTATE            PMU_GET_REG32_BITS(PMU_PD_GPU_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_GPU_CR_PPU_PSTATE(x)         PMU_SET_REG32_BITS(PMU_PD_GPU_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_GPU_CR_SRAMSD4               PMU_GET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD4)
#define PMU_SET_PMU_PD_GPU_CR_SRAMSD4(x)            PMU_SET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_GPU_CR_SRAMSD3               PMU_GET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD3)
#define PMU_SET_PMU_PD_GPU_CR_SRAMSD3(x)            PMU_SET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_GPU_CR_SRAMSD2               PMU_GET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD2)
#define PMU_SET_PMU_PD_GPU_CR_SRAMSD2(x)            PMU_SET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_GPU_CR_SRAMSD1               PMU_GET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD1)
#define PMU_SET_PMU_PD_GPU_CR_SRAMSD1(x)            PMU_SET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_GPU_CR_SRAMSD0               PMU_GET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD0)
#define PMU_SET_PMU_PD_GPU_CR_SRAMSD0(x)            PMU_SET_REG32_BITS(PMU_PD_GPU_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_GPU_CR_NPWRUP_DDRPHY         PMU_GET_REG32_BITS(PMU_PD_GPU_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_GPU_CR_NPWRUP_DDRPHY(x)      PMU_SET_REG32_BITS(PMU_PD_GPU_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_GPU_CR_NPWRUP_LONG           PMU_GET_REG32_BITS(PMU_PD_GPU_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_GPU_CR_NPWRUP_LONG(x)        PMU_SET_REG32_BITS(PMU_PD_GPU_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_GPU_CR_NPWRUP_SHORT          PMU_GET_REG32_BITS(PMU_PD_GPU_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_GPU_CR_NPWRUP_SHORT(x)       PMU_SET_REG32_BITS(PMU_PD_GPU_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_GPU_CR_NISOLATE              PMU_GET_REG32_BITS(PMU_PD_GPU_CR_NISOLATE)
#define PMU_SET_PMU_PD_GPU_CR_NISOLATE(x)           PMU_SET_REG32_BITS(PMU_PD_GPU_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_GPU_CR_CLKEN                 PMU_GET_REG32_BITS(PMU_PD_GPU_CR_CLKEN)
#define PMU_SET_PMU_PD_GPU_CR_CLKEN(x)              PMU_SET_REG32_BITS(PMU_PD_GPU_CR_CLKEN,x)
#define PMU_GET_PMU_PD_GPU_CR_RESETN                PMU_GET_REG32_BITS(PMU_PD_GPU_CR_RESETN)
#define PMU_SET_PMU_PD_GPU_CR_RESETN(x)             PMU_SET_REG32_BITS(PMU_PD_GPU_CR_RESETN,x)
#define PMU_GET_PMU_PD_GPU_CR_PPU_PREQ              PMU_GET_REG32_BITS(PMU_PD_GPU_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_GPU_CR_PPU_PREQ(x)           PMU_SET_REG32_BITS(PMU_PD_GPU_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_GPU_CR_PPU_QREQN             PMU_GET_REG32_BITS(PMU_PD_GPU_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_GPU_CR_PPU_QREQN(x)          PMU_SET_REG32_BITS(PMU_PD_GPU_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_GPU_CR_PD_EN                 PMU_GET_REG32_BITS(PMU_PD_GPU_CR_PD_EN)
#define PMU_SET_PMU_PD_GPU_CR_PD_EN(x)              PMU_SET_REG32_BITS(PMU_PD_GPU_CR_PD_EN,x)
#define PMU_GET_PMU_PD_LP_CR_PPU_PSTATE             PMU_GET_REG32_BITS(PMU_PD_LP_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_LP_CR_PPU_PSTATE(x)          PMU_SET_REG32_BITS(PMU_PD_LP_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_LP_CR_SRAMSD4                PMU_GET_REG32_BITS(PMU_PD_LP_CR_SRAMSD4)
#define PMU_SET_PMU_PD_LP_CR_SRAMSD4(x)             PMU_SET_REG32_BITS(PMU_PD_LP_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_LP_CR_SRAMSD3                PMU_GET_REG32_BITS(PMU_PD_LP_CR_SRAMSD3)
#define PMU_SET_PMU_PD_LP_CR_SRAMSD3(x)             PMU_SET_REG32_BITS(PMU_PD_LP_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_LP_CR_SRAMSD2                PMU_GET_REG32_BITS(PMU_PD_LP_CR_SRAMSD2)
#define PMU_SET_PMU_PD_LP_CR_SRAMSD2(x)             PMU_SET_REG32_BITS(PMU_PD_LP_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_LP_CR_SRAMSD1                PMU_GET_REG32_BITS(PMU_PD_LP_CR_SRAMSD1)
#define PMU_SET_PMU_PD_LP_CR_SRAMSD1(x)             PMU_SET_REG32_BITS(PMU_PD_LP_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_LP_CR_SRAMSD0                PMU_GET_REG32_BITS(PMU_PD_LP_CR_SRAMSD0)
#define PMU_SET_PMU_PD_LP_CR_SRAMSD0(x)             PMU_SET_REG32_BITS(PMU_PD_LP_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_LP_CR_NPWRUP_DDRPHY          PMU_GET_REG32_BITS(PMU_PD_LP_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_LP_CR_NPWRUP_DDRPHY(x)       PMU_SET_REG32_BITS(PMU_PD_LP_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_LP_CR_NPWRUP_LONG            PMU_GET_REG32_BITS(PMU_PD_LP_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_LP_CR_NPWRUP_LONG(x)         PMU_SET_REG32_BITS(PMU_PD_LP_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_LP_CR_NPWRUP_SHORT           PMU_GET_REG32_BITS(PMU_PD_LP_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_LP_CR_NPWRUP_SHORT(x)        PMU_SET_REG32_BITS(PMU_PD_LP_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_LP_CR_NISOLATE               PMU_GET_REG32_BITS(PMU_PD_LP_CR_NISOLATE)
#define PMU_SET_PMU_PD_LP_CR_NISOLATE(x)            PMU_SET_REG32_BITS(PMU_PD_LP_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_LP_CR_CLKEN                  PMU_GET_REG32_BITS(PMU_PD_LP_CR_CLKEN)
#define PMU_SET_PMU_PD_LP_CR_CLKEN(x)               PMU_SET_REG32_BITS(PMU_PD_LP_CR_CLKEN,x)
#define PMU_GET_PMU_PD_LP_CR_RESETN                 PMU_GET_REG32_BITS(PMU_PD_LP_CR_RESETN)
#define PMU_SET_PMU_PD_LP_CR_RESETN(x)              PMU_SET_REG32_BITS(PMU_PD_LP_CR_RESETN,x)
#define PMU_GET_PMU_PD_LP_CR_PPU_PREQ               PMU_GET_REG32_BITS(PMU_PD_LP_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_LP_CR_PPU_PREQ(x)            PMU_SET_REG32_BITS(PMU_PD_LP_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_LP_CR_PPU_QREQN              PMU_GET_REG32_BITS(PMU_PD_LP_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_LP_CR_PPU_QREQN(x)           PMU_SET_REG32_BITS(PMU_PD_LP_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_LP_CR_PD_EN                  PMU_GET_REG32_BITS(PMU_PD_LP_CR_PD_EN)
#define PMU_SET_PMU_PD_LP_CR_PD_EN(x)               PMU_SET_REG32_BITS(PMU_PD_LP_CR_PD_EN,x)
#define PMU_GET_PMU_PD_NPU0_CR_PPU_PSTATE           PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_NPU0_CR_PPU_PSTATE(x)        PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_NPU0_CR_SRAMSD4              PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD4)
#define PMU_SET_PMU_PD_NPU0_CR_SRAMSD4(x)           PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_NPU0_CR_SRAMSD3              PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD3)
#define PMU_SET_PMU_PD_NPU0_CR_SRAMSD3(x)           PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_NPU0_CR_SRAMSD2              PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD2)
#define PMU_SET_PMU_PD_NPU0_CR_SRAMSD2(x)           PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_NPU0_CR_SRAMSD1              PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD1)
#define PMU_SET_PMU_PD_NPU0_CR_SRAMSD1(x)           PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_NPU0_CR_SRAMSD0              PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD0)
#define PMU_SET_PMU_PD_NPU0_CR_SRAMSD0(x)           PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_NPU0_CR_NPWRUP_DDRPHY        PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_NPU0_CR_NPWRUP_DDRPHY(x)     PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_NPU0_CR_NPWRUP_LONG          PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_NPU0_CR_NPWRUP_LONG(x)       PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_NPU0_CR_NPWRUP_SHORT         PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_NPU0_CR_NPWRUP_SHORT(x)      PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_NPU0_CR_NISOLATE             PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_NISOLATE)
#define PMU_SET_PMU_PD_NPU0_CR_NISOLATE(x)          PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_NPU0_CR_CLKEN                PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_CLKEN)
#define PMU_SET_PMU_PD_NPU0_CR_CLKEN(x)             PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_CLKEN,x)
#define PMU_GET_PMU_PD_NPU0_CR_RESETN               PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_RESETN)
#define PMU_SET_PMU_PD_NPU0_CR_RESETN(x)            PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_RESETN,x)
#define PMU_GET_PMU_PD_NPU0_CR_PPU_PREQ             PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_NPU0_CR_PPU_PREQ(x)          PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_NPU0_CR_PPU_QREQN            PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_NPU0_CR_PPU_QREQN(x)         PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_NPU0_CR_PD_EN                PMU_GET_REG32_BITS(PMU_PD_NPU0_CR_PD_EN)
#define PMU_SET_PMU_PD_NPU0_CR_PD_EN(x)             PMU_SET_REG32_BITS(PMU_PD_NPU0_CR_PD_EN,x)
#define PMU_GET_PMU_PD_NPU1_CR_PPU_PSTATE           PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_NPU1_CR_PPU_PSTATE(x)        PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_NPU1_CR_SRAMSD4              PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD4)
#define PMU_SET_PMU_PD_NPU1_CR_SRAMSD4(x)           PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_NPU1_CR_SRAMSD3              PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD3)
#define PMU_SET_PMU_PD_NPU1_CR_SRAMSD3(x)           PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_NPU1_CR_SRAMSD2              PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD2)
#define PMU_SET_PMU_PD_NPU1_CR_SRAMSD2(x)           PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_NPU1_CR_SRAMSD1              PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD1)
#define PMU_SET_PMU_PD_NPU1_CR_SRAMSD1(x)           PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_NPU1_CR_SRAMSD0              PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD0)
#define PMU_SET_PMU_PD_NPU1_CR_SRAMSD0(x)           PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_NPU1_CR_NPWRUP_DDRPHY        PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_NPU1_CR_NPWRUP_DDRPHY(x)     PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_NPU1_CR_NPWRUP_LONG          PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_NPU1_CR_NPWRUP_LONG(x)       PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_NPU1_CR_NPWRUP_SHORT         PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_NPU1_CR_NPWRUP_SHORT(x)      PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_NPU1_CR_NISOLATE             PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_NISOLATE)
#define PMU_SET_PMU_PD_NPU1_CR_NISOLATE(x)          PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_NPU1_CR_CLKEN                PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_CLKEN)
#define PMU_SET_PMU_PD_NPU1_CR_CLKEN(x)             PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_CLKEN,x)
#define PMU_GET_PMU_PD_NPU1_CR_RESETN               PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_RESETN)
#define PMU_SET_PMU_PD_NPU1_CR_RESETN(x)            PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_RESETN,x)
#define PMU_GET_PMU_PD_NPU1_CR_PPU_PREQ             PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_NPU1_CR_PPU_PREQ(x)          PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_NPU1_CR_PPU_QREQN            PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_NPU1_CR_PPU_QREQN(x)         PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_NPU1_CR_PD_EN                PMU_GET_REG32_BITS(PMU_PD_NPU1_CR_PD_EN)
#define PMU_SET_PMU_PD_NPU1_CR_PD_EN(x)             PMU_SET_REG32_BITS(PMU_PD_NPU1_CR_PD_EN,x)
#define PMU_GET_PMU_PD_PERI0_CR_PPU_PSTATE          PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_PERI0_CR_PPU_PSTATE(x)       PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_PERI0_CR_SRAMSD4             PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD4)
#define PMU_SET_PMU_PD_PERI0_CR_SRAMSD4(x)          PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_PERI0_CR_SRAMSD3             PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD3)
#define PMU_SET_PMU_PD_PERI0_CR_SRAMSD3(x)          PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_PERI0_CR_SRAMSD2             PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD2)
#define PMU_SET_PMU_PD_PERI0_CR_SRAMSD2(x)          PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_PERI0_CR_SRAMSD1             PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD1)
#define PMU_SET_PMU_PD_PERI0_CR_SRAMSD1(x)          PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_PERI0_CR_SRAMSD0             PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD0)
#define PMU_SET_PMU_PD_PERI0_CR_SRAMSD0(x)          PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_PERI0_CR_NPWRUP_DDRPHY       PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_PERI0_CR_NPWRUP_DDRPHY(x)    PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_PERI0_CR_NPWRUP_LONG         PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_PERI0_CR_NPWRUP_LONG(x)      PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_PERI0_CR_NPWRUP_SHORT        PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_PERI0_CR_NPWRUP_SHORT(x)     PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_PERI0_CR_NISOLATE            PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_NISOLATE)
#define PMU_SET_PMU_PD_PERI0_CR_NISOLATE(x)         PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_PERI0_CR_CLKEN               PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_CLKEN)
#define PMU_SET_PMU_PD_PERI0_CR_CLKEN(x)            PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_CLKEN,x)
#define PMU_GET_PMU_PD_PERI0_CR_RESETN              PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_RESETN)
#define PMU_SET_PMU_PD_PERI0_CR_RESETN(x)           PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_RESETN,x)
#define PMU_GET_PMU_PD_PERI0_CR_PPU_PREQ            PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_PERI0_CR_PPU_PREQ(x)         PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_PERI0_CR_PPU_QREQN           PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_PERI0_CR_PPU_QREQN(x)        PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_PERI0_CR_PD_EN               PMU_GET_REG32_BITS(PMU_PD_PERI0_CR_PD_EN)
#define PMU_SET_PMU_PD_PERI0_CR_PD_EN(x)            PMU_SET_REG32_BITS(PMU_PD_PERI0_CR_PD_EN,x)
#define PMU_GET_PMU_PD_PERI1_CR_PPU_PSTATE          PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_PPU_PSTATE)
#define PMU_SET_PMU_PD_PERI1_CR_PPU_PSTATE(x)       PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_PPU_PSTATE,x)
#define PMU_GET_PMU_PD_PERI1_CR_SRAMSD4             PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD4)
#define PMU_SET_PMU_PD_PERI1_CR_SRAMSD4(x)          PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD4,x)
#define PMU_GET_PMU_PD_PERI1_CR_SRAMSD3             PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD3)
#define PMU_SET_PMU_PD_PERI1_CR_SRAMSD3(x)          PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD3,x)
#define PMU_GET_PMU_PD_PERI1_CR_SRAMSD2             PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD2)
#define PMU_SET_PMU_PD_PERI1_CR_SRAMSD2(x)          PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD2,x)
#define PMU_GET_PMU_PD_PERI1_CR_SRAMSD1             PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD1)
#define PMU_SET_PMU_PD_PERI1_CR_SRAMSD1(x)          PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD1,x)
#define PMU_GET_PMU_PD_PERI1_CR_SRAMSD0             PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD0)
#define PMU_SET_PMU_PD_PERI1_CR_SRAMSD0(x)          PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_SRAMSD0,x)
#define PMU_GET_PMU_PD_PERI1_CR_NPWRUP_DDRPHY       PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_NPWRUP_DDRPHY)
#define PMU_SET_PMU_PD_PERI1_CR_NPWRUP_DDRPHY(x)    PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_NPWRUP_DDRPHY,x)
#define PMU_GET_PMU_PD_PERI1_CR_NPWRUP_LONG         PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_NPWRUP_LONG)
#define PMU_SET_PMU_PD_PERI1_CR_NPWRUP_LONG(x)      PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_NPWRUP_LONG,x)
#define PMU_GET_PMU_PD_PERI1_CR_NPWRUP_SHORT        PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_NPWRUP_SHORT)
#define PMU_SET_PMU_PD_PERI1_CR_NPWRUP_SHORT(x)     PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_NPWRUP_SHORT,x)
#define PMU_GET_PMU_PD_PERI1_CR_NISOLATE            PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_NISOLATE)
#define PMU_SET_PMU_PD_PERI1_CR_NISOLATE(x)         PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_NISOLATE,x)
#define PMU_GET_PMU_PD_PERI1_CR_CLKEN               PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_CLKEN)
#define PMU_SET_PMU_PD_PERI1_CR_CLKEN(x)            PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_CLKEN,x)
#define PMU_GET_PMU_PD_PERI1_CR_RESETN              PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_RESETN)
#define PMU_SET_PMU_PD_PERI1_CR_RESETN(x)           PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_RESETN,x)
#define PMU_GET_PMU_PD_PERI1_CR_PPU_PREQ            PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_PPU_PREQ)
#define PMU_SET_PMU_PD_PERI1_CR_PPU_PREQ(x)         PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_PPU_PREQ,x)
#define PMU_GET_PMU_PD_PERI1_CR_PPU_QREQN           PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_PPU_QREQN)
#define PMU_SET_PMU_PD_PERI1_CR_PPU_QREQN(x)        PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_PPU_QREQN,x)
#define PMU_GET_PMU_PD_PERI1_CR_PD_EN               PMU_GET_REG32_BITS(PMU_PD_PERI1_CR_PD_EN)
#define PMU_SET_PMU_PD_PERI1_CR_PD_EN(x)            PMU_SET_REG32_BITS(PMU_PD_PERI1_CR_PD_EN,x)

#endif // __PMU_REGS_H__

// vim:set ts=4 sw=4 et fenc=utf-8 fdm=marker:
