#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Oct  4 15:26:56 2024
# Process ID: 10416
# Current directory: C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.runs/synth_1
# Command line: vivado.exe -log apb_s.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source apb_s.tcl
# Log file: C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.runs/synth_1/apb_s.vds
# Journal file: C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.runs/synth_1\vivado.jou
# Running On: VoC, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 7887 MB
#-----------------------------------------------------------
source apb_s.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 472.613 ; gain = 176.789
Command: synth_design -top apb_s -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.527 ; gain = 439.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'apb_s' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'apb_s' (0#1) [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1434.785 ; gain = 550.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1434.785 ; gain = 550.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1434.785 ; gain = 550.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1434.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/constrs_1/new/apb_s.xdc]
Finished Parsing XDC File [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/constrs_1/new/apb_s.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1520.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1520.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'apb_s'
WARNING: [Synth 8-327] inferring latch for variable 'prdata_reg' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nstate_reg' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nstate_reg' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   write |                              010 |                               01
                    read |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'apb_s'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nstate_reg' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'pready_reg' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.srcs/sources_1/new/apb_s.sv:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |    18|
|5     |LUT4 |    14|
|6     |LUT5 |     3|
|7     |LUT6 |    71|
|8     |FDCE |     2|
|9     |FDPE |     1|
|10    |LD   |   140|
|11    |IBUF |    45|
|12    |OBUF |    10|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1520.426 ; gain = 550.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1520.426 ; gain = 636.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1520.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1520.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  LD => LDCE: 140 instances

Synth Design complete | Checksum: b66680f7
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1520.426 ; gain = 1047.812
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1520.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/urtru/OneDrive/Desktop/lab_practise_home/systemverilog/apb/apb.runs/synth_1/apb_s.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file apb_s_utilization_synth.rpt -pb apb_s_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:27:45 2024...
