17:02:06 INFO  : Registering command handlers for SDK TCF services
17:02:10 INFO  : Launching XSCT server: xsct -n -interactive /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/temp_xsdb_launch_script.tcl
17:02:12 INFO  : XSCT server has started successfully.
17:02:13 INFO  : Successfully done setting XSCT server connection channel  
17:02:13 INFO  : Successfully done setting SDK workspace  
17:02:13 INFO  : Restoring global repository preferences: 
		 /home/yanxiang/Develop/vivado/dtc-master
17:02:13 INFO  : Processing command line option -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf.
17:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
17:26:23 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
17:43:37 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
17:44:48 INFO  : 'fpga -state' command is executed.
17:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:48 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
17:44:48 INFO  : 'jtag frequency' command is executed.
17:44:48 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:48 INFO  : Context for 'APU' is selected.
17:44:48 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:48 INFO  : Context for 'APU' is selected.
17:44:48 INFO  : 'stop' command is executed.
17:44:49 INFO  : 'ps7_init' command is executed.
17:44:49 INFO  : 'ps7_post_config' command is executed.
17:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:49 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/detect-4way/Debug/detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/detect-4way/Debug/detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:49 INFO  : Memory regions updated for context APU
17:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:50 INFO  : 'con' command is executed.
17:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

17:44:50 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_detect-4way.elf_on_local.tcl'
17:45:34 INFO  : Disconnected from the channel tcfchan#1.
14:46:25 INFO  : Registering command handlers for SDK TCF services
14:46:26 INFO  : Launching XSCT server: xsct -n -interactive /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/temp_xsdb_launch_script.tcl
14:46:30 INFO  : XSCT server has started successfully.
14:46:30 INFO  : Successfully done setting XSCT server connection channel  
14:46:47 INFO  : Successfully done setting SDK workspace  
14:46:48 INFO  : Restoring global repository preferences: 
		 /home/yanxiang/Develop/vivado/dtc-master
14:46:50 INFO  : Processing command line option -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf.
14:46:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:46:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510235126000,  Project:1510070493000
14:46:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf.
14:46:51 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:46:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:47:00 INFO  : 
14:47:01 INFO  : Updating hardware inferred compiler options for detect-4way.
14:47:01 INFO  : Clearing existing target manager status.
14:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:49:44 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:49:48 INFO  : 'fpga -state' command is executed.
14:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:48 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:49:48 INFO  : 'jtag frequency' command is executed.
14:49:48 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:48 INFO  : Context for 'APU' is selected.
14:49:48 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:48 INFO  : Context for 'APU' is selected.
14:49:48 INFO  : 'stop' command is executed.
14:49:49 INFO  : 'ps7_init' command is executed.
14:49:49 INFO  : 'ps7_post_config' command is executed.
14:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:49 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/detect-4way/Debug/detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/detect-4way/Debug/detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:49 INFO  : Memory regions updated for context APU
14:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:50 INFO  : 'con' command is executed.
14:49:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:49:50 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_detect-4way.elf_on_local.tcl'
14:49:55 INFO  : Disconnected from the channel tcfchan#1.
14:57:05 INFO  : Refreshed build settings on project detect-4way
14:58:38 INFO  : Project 'design_1_wrapper_hw_platform_0' created. You can now create BSPs and application projects targeting this hardware platform.
14:59:36 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:00:02 INFO  : Registering command handlers for SDK TCF services
15:00:02 INFO  : Launching XSCT server: xsct -n -interactive /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/temp_xsdb_launch_script.tcl
15:00:03 INFO  : XSCT server has started successfully.
15:00:03 INFO  : Successfully done setting XSCT server connection channel  
15:00:04 INFO  : Successfully done setting SDK workspace  
15:00:04 INFO  : Restoring global repository preferences: 
		 /home/yanxiang/Develop/vivado/dtc-master
15:00:04 INFO  : Processing command line option -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf.
15:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:02:13 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:02:57 INFO  : 'fpga -state' command is executed.
15:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:57 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:02:57 INFO  : 'jtag frequency' command is executed.
15:02:57 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:57 INFO  : Context for 'APU' is selected.
15:02:57 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:57 INFO  : Context for 'APU' is selected.
15:02:57 INFO  : 'stop' command is executed.
15:02:58 INFO  : 'ps7_init' command is executed.
15:02:58 INFO  : 'ps7_post_config' command is executed.
15:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:58 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:58 INFO  : Memory regions updated for context APU
15:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:59 INFO  : 'con' command is executed.
15:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:02:59 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
15:03:45 INFO  : Disconnected from the channel tcfchan#1.
15:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:03:52 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:03:53 INFO  : 'fpga -state' command is executed.
15:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:54 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:03:54 INFO  : 'jtag frequency' command is executed.
15:03:54 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:54 INFO  : Context for 'APU' is selected.
15:03:54 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:54 INFO  : Context for 'APU' is selected.
15:03:54 INFO  : 'stop' command is executed.
15:03:55 INFO  : 'ps7_init' command is executed.
15:03:55 INFO  : 'ps7_post_config' command is executed.
15:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:55 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:55 INFO  : Memory regions updated for context APU
15:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:55 INFO  : 'con' command is executed.
15:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:03:55 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
15:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:04:59 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:06 INFO  : Disconnected from the channel tcfchan#2.
15:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:05:07 INFO  : 'fpga -state' command is executed.
15:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:07 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:05:08 INFO  : 'jtag frequency' command is executed.
15:05:08 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:08 INFO  : Context for 'APU' is selected.
15:05:09 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:09 INFO  : Context for 'APU' is selected.
15:05:09 INFO  : 'stop' command is executed.
15:05:10 INFO  : 'ps7_init' command is executed.
15:05:10 INFO  : 'ps7_post_config' command is executed.
15:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:11 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:11 INFO  : Memory regions updated for context APU
15:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:11 INFO  : 'con' command is executed.
15:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:05:11 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
16:19:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510240726000,  Project:1510235126000
16:19:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:19:06 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:19:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:19:13 INFO  : 
16:19:14 INFO  : 
16:19:15 INFO  : Updating hardware inferred compiler options for detect-4way.
16:19:16 INFO  : Updating hardware inferred compiler options for new_detect-4way.
16:19:16 INFO  : Clearing existing target manager status.
16:19:56 INFO  : Disconnected from the channel tcfchan#3.
16:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
16:20:51 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
16:20:54 INFO  : 'fpga -state' command is executed.
16:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:54 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
16:20:54 INFO  : 'jtag frequency' command is executed.
16:20:54 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:54 INFO  : Context for 'APU' is selected.
16:20:54 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:54 INFO  : Context for 'APU' is selected.
16:20:54 INFO  : 'stop' command is executed.
16:20:55 INFO  : 'ps7_init' command is executed.
16:20:55 INFO  : 'ps7_post_config' command is executed.
16:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:55 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:55 INFO  : Memory regions updated for context APU
16:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:55 INFO  : 'con' command is executed.
16:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

16:20:55 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:37:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510300969000,  Project:1510240726000
12:37:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:37:37 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:37:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:37:42 INFO  : 
12:37:42 INFO  : Updating hardware inferred compiler options for new_detect-4way.
12:37:42 INFO  : Clearing existing target manager status.
12:37:42 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
12:37:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:37:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:38:17 INFO  : Disconnected from the channel tcfchan#4.
12:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:38:23 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:42:47 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:42:51 INFO  : 'fpga -state' command is executed.
12:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:51 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:42:51 INFO  : 'jtag frequency' command is executed.
12:42:51 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:51 INFO  : Context for 'APU' is selected.
12:42:51 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:51 INFO  : Context for 'APU' is selected.
12:42:51 INFO  : 'stop' command is executed.
12:42:52 INFO  : 'ps7_init' command is executed.
12:42:52 INFO  : 'ps7_post_config' command is executed.
12:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:52 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:53 INFO  : Memory regions updated for context APU
12:42:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:53 INFO  : 'con' command is executed.
12:42:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:42:53 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:46:15 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:20 INFO  : Disconnected from the channel tcfchan#5.
12:46:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:46:21 INFO  : 'fpga -state' command is executed.
12:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:22 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:46:22 INFO  : 'jtag frequency' command is executed.
12:46:22 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:22 INFO  : Context for 'APU' is selected.
12:46:22 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:22 INFO  : Context for 'APU' is selected.
12:46:22 INFO  : 'stop' command is executed.
12:46:22 INFO  : 'ps7_init' command is executed.
12:46:22 INFO  : 'ps7_post_config' command is executed.
12:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:23 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:23 INFO  : Memory regions updated for context APU
12:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:23 INFO  : 'con' command is executed.
12:46:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:46:23 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:47:29 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:47:40 INFO  : Disconnected from the channel tcfchan#6.
12:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:47:41 INFO  : 'fpga -state' command is executed.
12:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:42 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:47:42 INFO  : 'jtag frequency' command is executed.
12:47:42 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:42 INFO  : Context for 'APU' is selected.
12:47:42 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:42 INFO  : Context for 'APU' is selected.
12:47:42 INFO  : 'stop' command is executed.
12:47:43 INFO  : 'ps7_init' command is executed.
12:47:43 INFO  : 'ps7_post_config' command is executed.
12:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:43 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:43 INFO  : Memory regions updated for context APU
12:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:43 INFO  : 'con' command is executed.
12:47:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:47:43 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:53:11 INFO  : The new hardware specification file contains the same information as the current specification file. No changes were done to the workspace.
12:53:38 INFO  : The new hardware specification file contains the same information as the current specification file. No changes were done to the workspace.
12:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:57:53 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:07 INFO  : Disconnected from the channel tcfchan#7.
12:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:58:08 INFO  : 'fpga -state' command is executed.
12:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:08 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:58:08 INFO  : 'jtag frequency' command is executed.
12:58:08 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:08 INFO  : Context for 'APU' is selected.
12:58:08 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:08 INFO  : Context for 'APU' is selected.
12:58:08 INFO  : 'stop' command is executed.
12:58:08 INFO  : 'ps7_init' command is executed.
12:58:08 INFO  : 'ps7_post_config' command is executed.
12:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:09 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:09 INFO  : Memory regions updated for context APU
12:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:09 INFO  : 'con' command is executed.
12:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:58:09 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:59:06 INFO  : Disconnected from the channel tcfchan#8.
12:59:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:59:30 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:59:32 INFO  : 'fpga -state' command is executed.
12:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:32 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:59:32 INFO  : 'jtag frequency' command is executed.
12:59:32 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:32 INFO  : Context for 'APU' is selected.
12:59:32 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:32 INFO  : Context for 'APU' is selected.
12:59:32 INFO  : 'stop' command is executed.
12:59:33 INFO  : 'ps7_init' command is executed.
12:59:33 INFO  : 'ps7_post_config' command is executed.
12:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:33 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:33 INFO  : Memory regions updated for context APU
12:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:33 INFO  : 'con' command is executed.
12:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:59:33 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
13:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:00:09 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:00:13 INFO  : Disconnected from the channel tcfchan#9.
13:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:00:14 INFO  : 'fpga -state' command is executed.
13:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:15 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
13:00:15 INFO  : 'jtag frequency' command is executed.
13:00:15 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:15 INFO  : Context for 'APU' is selected.
13:00:15 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:15 INFO  : Context for 'APU' is selected.
13:00:15 INFO  : 'stop' command is executed.
13:00:15 INFO  : 'ps7_init' command is executed.
13:00:15 INFO  : 'ps7_post_config' command is executed.
13:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:16 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:16 INFO  : Memory regions updated for context APU
13:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:16 INFO  : 'con' command is executed.
13:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

13:00:16 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
13:00:50 INFO  : Disconnected from the channel tcfchan#10.
13:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:00:57 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:00:59 INFO  : 'fpga -state' command is executed.
13:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:59 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
13:00:59 INFO  : 'jtag frequency' command is executed.
13:00:59 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:00 INFO  : Context for 'APU' is selected.
13:01:00 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:00 INFO  : Context for 'APU' is selected.
13:01:00 INFO  : 'stop' command is executed.
13:01:00 INFO  : 'ps7_init' command is executed.
13:01:00 INFO  : 'ps7_post_config' command is executed.
13:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:01 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:01 INFO  : Memory regions updated for context APU
13:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:01 INFO  : 'con' command is executed.
13:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

13:01:01 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
13:01:50 INFO  : Disconnected from the channel tcfchan#11.
14:07:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510319223000,  Project:1510300969000
14:07:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:07:27 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:07:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:07:42 INFO  : 
14:07:43 INFO  : Updating hardware inferred compiler options for new_detect-4way.
14:07:43 INFO  : Clearing existing target manager status.
14:07:43 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
14:07:45 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
14:07:45 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
14:07:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:07:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:08:24 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:08:42 INFO  : 'fpga -state' command is executed.
14:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:42 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:08:42 INFO  : 'jtag frequency' command is executed.
14:08:43 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:43 INFO  : Context for 'APU' is selected.
14:08:43 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:43 INFO  : Context for 'APU' is selected.
14:08:43 INFO  : 'stop' command is executed.
14:08:43 INFO  : 'ps7_init' command is executed.
14:08:43 INFO  : 'ps7_post_config' command is executed.
14:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:44 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:44 INFO  : Memory regions updated for context APU
14:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:44 INFO  : 'con' command is executed.
14:08:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:08:44 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
14:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:16:32 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
14:16:42 INFO  : Disconnected from the channel tcfchan#12.
14:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:16:44 INFO  : 'fpga -state' command is executed.
14:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:44 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:16:44 INFO  : 'jtag frequency' command is executed.
14:16:44 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:44 INFO  : Context for 'APU' is selected.
14:16:44 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:44 INFO  : Context for 'APU' is selected.
14:16:44 INFO  : 'stop' command is executed.
14:16:45 INFO  : 'ps7_init' command is executed.
14:16:45 INFO  : 'ps7_post_config' command is executed.
14:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:45 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:45 INFO  : Memory regions updated for context APU
14:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:45 INFO  : 'con' command is executed.
14:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:16:45 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
14:17:57 INFO  : Disconnected from the channel tcfchan#13.
14:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:18:04 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
14:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:18:07 INFO  : 'fpga -state' command is executed.
14:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:07 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:18:07 INFO  : 'jtag frequency' command is executed.
14:18:07 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:07 INFO  : Context for 'APU' is selected.
14:18:07 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:07 INFO  : Context for 'APU' is selected.
14:18:07 INFO  : 'stop' command is executed.
14:18:08 INFO  : 'ps7_init' command is executed.
14:18:08 INFO  : 'ps7_post_config' command is executed.
14:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:08 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:08 INFO  : Memory regions updated for context APU
14:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:08 INFO  : 'con' command is executed.
14:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:18:08 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
14:19:31 INFO  : Disconnected from the channel tcfchan#14.
14:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:19:42 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
14:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:19:45 INFO  : 'fpga -state' command is executed.
14:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:45 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:19:45 INFO  : 'jtag frequency' command is executed.
14:19:45 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:45 INFO  : Context for 'APU' is selected.
14:19:45 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:45 INFO  : Context for 'APU' is selected.
14:19:45 INFO  : 'stop' command is executed.
14:19:46 INFO  : 'ps7_init' command is executed.
14:19:46 INFO  : 'ps7_post_config' command is executed.
14:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:46 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:46 INFO  : Memory regions updated for context APU
14:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:46 INFO  : 'con' command is executed.
14:19:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:19:46 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
14:20:04 INFO  : Disconnected from the channel tcfchan#15.
14:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:20:38 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
14:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:20:43 INFO  : 'fpga -state' command is executed.
14:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:43 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:20:43 INFO  : 'jtag frequency' command is executed.
14:20:43 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:44 INFO  : Context for 'APU' is selected.
14:20:44 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:44 INFO  : Context for 'APU' is selected.
14:20:44 INFO  : 'stop' command is executed.
14:20:48 INFO  : 'ps7_init' command is executed.
14:20:48 INFO  : 'ps7_post_config' command is executed.
14:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:51 ERROR : Memory write error at 0x100000. AP transaction timeout
14:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
----------------End of Script----------------

14:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:21:01 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
14:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:21:05 INFO  : 'fpga -state' command is executed.
14:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:05 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:21:05 INFO  : 'jtag frequency' command is executed.
14:21:05 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:05 INFO  : Context for 'APU' is selected.
14:21:05 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:05 INFO  : Context for 'APU' is selected.
14:21:05 INFO  : 'stop' command is executed.
14:21:06 INFO  : 'ps7_init' command is executed.
14:21:06 INFO  : 'ps7_post_config' command is executed.
14:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:06 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:06 INFO  : Memory regions updated for context APU
14:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:06 INFO  : 'con' command is executed.
14:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:21:06 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
14:21:23 INFO  : Disconnected from the channel tcfchan#16.
14:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:21:43 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
14:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:21:47 INFO  : 'fpga -state' command is executed.
14:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:48 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:21:48 INFO  : 'jtag frequency' command is executed.
14:21:48 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:48 INFO  : Context for 'APU' is selected.
14:21:48 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:48 INFO  : Context for 'APU' is selected.
14:21:48 INFO  : 'stop' command is executed.
14:21:48 INFO  : 'ps7_init' command is executed.
14:21:48 INFO  : 'ps7_post_config' command is executed.
14:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:48 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:48 INFO  : Memory regions updated for context APU
14:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:49 INFO  : 'con' command is executed.
14:21:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:21:49 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
14:22:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:22:14 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
14:22:15 INFO  : Disconnected from the channel tcfchan#17.
14:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
14:22:17 INFO  : 'fpga -state' command is executed.
14:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:17 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
14:22:17 INFO  : 'jtag frequency' command is executed.
14:22:17 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:17 INFO  : Context for 'APU' is selected.
14:22:17 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:17 INFO  : Context for 'APU' is selected.
14:22:17 INFO  : 'stop' command is executed.
14:22:18 INFO  : 'ps7_init' command is executed.
14:22:18 INFO  : 'ps7_post_config' command is executed.
14:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:18 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:18 INFO  : Memory regions updated for context APU
14:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:18 INFO  : 'con' command is executed.
14:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

14:22:18 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
14:22:52 INFO  : Disconnected from the channel tcfchan#18.
15:33:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510324383000,  Project:1510319223000
15:33:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:08 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:33:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:13 INFO  : 
15:33:14 INFO  : Updating hardware inferred compiler options for new_detect-4way.
15:33:14 INFO  : Clearing existing target manager status.
15:33:14 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
15:33:15 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
15:33:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:33:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:33:58 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
15:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:34:04 INFO  : 'fpga -state' command is executed.
15:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:04 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:34:04 INFO  : 'jtag frequency' command is executed.
15:34:04 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:04 INFO  : Context for 'APU' is selected.
15:34:04 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:04 INFO  : Context for 'APU' is selected.
15:34:04 INFO  : 'stop' command is executed.
15:34:05 INFO  : 'ps7_init' command is executed.
15:34:05 INFO  : 'ps7_post_config' command is executed.
15:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:05 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:05 INFO  : Memory regions updated for context APU
15:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:05 INFO  : 'con' command is executed.
15:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:34:05 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
15:35:04 INFO  : Disconnected from the channel tcfchan#19.
15:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:35:10 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
15:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:35:15 INFO  : 'fpga -state' command is executed.
15:35:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:15 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:35:15 INFO  : 'jtag frequency' command is executed.
15:35:15 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:15 INFO  : Context for 'APU' is selected.
15:35:15 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:35:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:15 INFO  : Context for 'APU' is selected.
15:35:15 INFO  : 'stop' command is executed.
15:35:16 INFO  : 'ps7_init' command is executed.
15:35:16 INFO  : 'ps7_post_config' command is executed.
15:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:16 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:16 INFO  : Memory regions updated for context APU
15:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:16 INFO  : 'con' command is executed.
15:35:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:35:16 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
15:35:38 INFO  : Disconnected from the channel tcfchan#20.
15:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:35:57 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
15:36:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:36:06 INFO  : 'fpga -state' command is executed.
15:36:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:06 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:36:06 INFO  : 'jtag frequency' command is executed.
15:36:06 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:06 INFO  : Context for 'APU' is selected.
15:36:06 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:36:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:06 INFO  : Context for 'APU' is selected.
15:36:06 INFO  : 'stop' command is executed.
15:36:07 INFO  : 'ps7_init' command is executed.
15:36:07 INFO  : 'ps7_post_config' command is executed.
15:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:07 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:07 INFO  : Memory regions updated for context APU
15:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:07 INFO  : 'con' command is executed.
15:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:36:07 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
15:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:38:31 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
15:38:38 INFO  : Disconnected from the channel tcfchan#21.
15:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:38:39 INFO  : 'fpga -state' command is executed.
15:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:39 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:38:39 INFO  : 'jtag frequency' command is executed.
15:38:39 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:39 INFO  : Context for 'APU' is selected.
15:38:39 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:39 INFO  : Context for 'APU' is selected.
15:38:39 INFO  : 'stop' command is executed.
15:38:40 INFO  : 'ps7_init' command is executed.
15:38:40 INFO  : 'ps7_post_config' command is executed.
15:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:40 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:40 INFO  : Memory regions updated for context APU
15:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:40 INFO  : 'con' command is executed.
15:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:38:40 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
15:38:54 INFO  : Disconnected from the channel tcfchan#22.
15:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:39:31 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
15:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:39:34 INFO  : 'fpga -state' command is executed.
15:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:34 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:39:34 INFO  : 'jtag frequency' command is executed.
15:39:34 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:34 INFO  : Context for 'APU' is selected.
15:39:34 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:39:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:34 INFO  : Context for 'APU' is selected.
15:39:34 INFO  : 'stop' command is executed.
15:39:35 INFO  : 'ps7_init' command is executed.
15:39:35 INFO  : 'ps7_post_config' command is executed.
15:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:35 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:35 INFO  : Memory regions updated for context APU
15:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:36 INFO  : 'con' command is executed.
15:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:39:36 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:39:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510573132000,  Project:1510324383000
12:39:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:39:09 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:39:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:39:24 INFO  : 
12:39:25 INFO  : Updating hardware inferred compiler options for new_detect-4way.
12:39:25 INFO  : Clearing existing target manager status.
12:39:25 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
12:39:26 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
12:39:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:39:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:39:58 INFO  : Disconnected from the channel tcfchan#23.
12:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:40:17 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:40:21 INFO  : 'fpga -state' command is executed.
12:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:21 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:40:21 INFO  : 'jtag frequency' command is executed.
12:40:21 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:21 INFO  : Context for 'APU' is selected.
12:40:21 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:21 INFO  : Context for 'APU' is selected.
12:40:21 INFO  : 'stop' command is executed.
12:40:21 INFO  : 'ps7_init' command is executed.
12:40:22 INFO  : 'ps7_post_config' command is executed.
12:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:22 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:22 INFO  : Memory regions updated for context APU
12:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:22 INFO  : 'con' command is executed.
12:40:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:40:22 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:42:36 INFO  : Disconnected from the channel tcfchan#24.
12:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:42:37 INFO  : 'fpga -state' command is executed.
12:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:37 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:42:37 INFO  : 'jtag frequency' command is executed.
12:42:37 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:37 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:37 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : 'stop' command is executed.
12:42:38 INFO  : 'ps7_init' command is executed.
12:42:38 INFO  : 'ps7_post_config' command is executed.
12:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:38 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:38 INFO  : Memory regions updated for context APU
12:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:39 INFO  : 'con' command is executed.
12:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:42:39 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:42:57 INFO  : Disconnected from the channel tcfchan#25.
12:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:43:03 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:43:05 INFO  : 'fpga -state' command is executed.
12:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:05 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:43:05 INFO  : 'jtag frequency' command is executed.
12:43:05 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:05 INFO  : Context for 'APU' is selected.
12:43:05 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:06 INFO  : Context for 'APU' is selected.
12:43:06 INFO  : 'stop' command is executed.
12:43:06 INFO  : 'ps7_init' command is executed.
12:43:06 INFO  : 'ps7_post_config' command is executed.
12:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:06 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:07 INFO  : Memory regions updated for context APU
12:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:07 INFO  : 'con' command is executed.
12:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:43:07 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:46:02 INFO  : Disconnected from the channel tcfchan#26.
12:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:46:08 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:46:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:46:11 INFO  : 'fpga -state' command is executed.
12:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:11 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:46:11 INFO  : 'jtag frequency' command is executed.
12:46:11 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:11 INFO  : Context for 'APU' is selected.
12:46:11 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:11 INFO  : Context for 'APU' is selected.
12:46:11 INFO  : 'stop' command is executed.
12:46:12 INFO  : 'ps7_init' command is executed.
12:46:12 INFO  : 'ps7_post_config' command is executed.
12:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:12 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:12 INFO  : Memory regions updated for context APU
12:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:13 INFO  : 'con' command is executed.
12:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:46:13 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:47:01 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:47:42 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:47:46 INFO  : Disconnected from the channel tcfchan#27.
12:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:47:48 INFO  : 'fpga -state' command is executed.
12:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:48 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:47:48 INFO  : 'jtag frequency' command is executed.
12:47:48 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:48 INFO  : Context for 'APU' is selected.
12:47:48 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:48 INFO  : Context for 'APU' is selected.
12:47:48 INFO  : 'stop' command is executed.
12:47:49 INFO  : 'ps7_init' command is executed.
12:47:49 INFO  : 'ps7_post_config' command is executed.
12:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:49 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:49 INFO  : Memory regions updated for context APU
12:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:49 INFO  : 'con' command is executed.
12:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:47:49 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:47:55 INFO  : Disconnected from the channel tcfchan#28.
12:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:48:11 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:48:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:48:16 INFO  : 'fpga -state' command is executed.
12:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:16 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:48:16 INFO  : 'jtag frequency' command is executed.
12:48:16 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:16 INFO  : Context for 'APU' is selected.
12:48:16 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:16 INFO  : Context for 'APU' is selected.
12:48:16 INFO  : 'stop' command is executed.
12:48:21 INFO  : 'ps7_init' command is executed.
12:48:21 INFO  : 'ps7_post_config' command is executed.
12:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:23 ERROR : Memory write error at 0x100000. AP transaction timeout
12:48:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
----------------End of Script----------------

12:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:48:31 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:48:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:48:33 INFO  : 'fpga -state' command is executed.
12:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:34 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:48:34 INFO  : 'jtag frequency' command is executed.
12:48:34 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:34 INFO  : Context for 'APU' is selected.
12:48:34 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:34 INFO  : Context for 'APU' is selected.
12:48:34 INFO  : 'stop' command is executed.
12:48:34 INFO  : 'ps7_init' command is executed.
12:48:34 INFO  : 'ps7_post_config' command is executed.
12:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:35 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:35 INFO  : Memory regions updated for context APU
12:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:35 INFO  : 'con' command is executed.
12:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:48:35 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:49:22 INFO  : Disconnected from the channel tcfchan#29.
12:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:50:20 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:50:28 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:50:30 INFO  : 'fpga -state' command is executed.
12:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:30 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:50:30 INFO  : 'jtag frequency' command is executed.
12:50:30 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:30 INFO  : Context for 'APU' is selected.
12:50:30 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:30 INFO  : Context for 'APU' is selected.
12:50:30 INFO  : 'stop' command is executed.
12:50:31 INFO  : 'ps7_init' command is executed.
12:50:31 INFO  : 'ps7_post_config' command is executed.
12:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:31 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:31 INFO  : Memory regions updated for context APU
12:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:31 INFO  : 'con' command is executed.
12:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:50:31 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:53:17 INFO  : Disconnected from the channel tcfchan#30.
12:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:53:25 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:53:32 INFO  : 'fpga -state' command is executed.
12:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:32 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:53:32 INFO  : 'jtag frequency' command is executed.
12:53:32 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:32 INFO  : Context for 'APU' is selected.
12:53:32 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:32 INFO  : Context for 'APU' is selected.
12:53:32 INFO  : 'stop' command is executed.
12:53:33 INFO  : 'ps7_init' command is executed.
12:53:33 INFO  : 'ps7_post_config' command is executed.
12:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:33 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:33 INFO  : Memory regions updated for context APU
12:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:34 INFO  : 'con' command is executed.
12:53:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:53:34 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:54:34 INFO  : Disconnected from the channel tcfchan#31.
12:54:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:54:36 INFO  : 'fpga -state' command is executed.
12:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:37 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:54:37 INFO  : 'jtag frequency' command is executed.
12:54:37 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:37 INFO  : Context for 'APU' is selected.
12:54:37 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:54:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:37 INFO  : Context for 'APU' is selected.
12:54:37 INFO  : 'stop' command is executed.
12:54:37 INFO  : 'ps7_init' command is executed.
12:54:37 INFO  : 'ps7_post_config' command is executed.
12:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:37 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:37 INFO  : Memory regions updated for context APU
12:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:37 INFO  : 'con' command is executed.
12:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:54:37 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:55:48 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:55:55 INFO  : Disconnected from the channel tcfchan#32.
12:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:55:56 INFO  : 'fpga -state' command is executed.
12:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:57 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:55:57 INFO  : 'jtag frequency' command is executed.
12:55:57 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:57 INFO  : Context for 'APU' is selected.
12:55:57 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:57 INFO  : Context for 'APU' is selected.
12:55:57 INFO  : 'stop' command is executed.
12:55:57 INFO  : 'ps7_init' command is executed.
12:55:57 INFO  : 'ps7_post_config' command is executed.
12:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:58 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:58 INFO  : Memory regions updated for context APU
12:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:58 INFO  : 'con' command is executed.
12:55:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:55:58 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
12:56:29 INFO  : Disconnected from the channel tcfchan#33.
12:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:57:04 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:57:12 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
12:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
12:57:25 INFO  : 'fpga -state' command is executed.
12:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:25 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
12:57:25 INFO  : 'jtag frequency' command is executed.
12:57:25 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:25 INFO  : Context for 'APU' is selected.
12:57:25 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:25 INFO  : Context for 'APU' is selected.
12:57:25 INFO  : 'stop' command is executed.
12:57:26 INFO  : 'ps7_init' command is executed.
12:57:26 INFO  : 'ps7_post_config' command is executed.
12:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:26 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:26 INFO  : Memory regions updated for context APU
12:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:26 INFO  : 'con' command is executed.
12:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

12:57:26 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
13:14:21 INFO  : Disconnected from the channel tcfchan#34.
13:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:14:22 INFO  : 'fpga -state' command is executed.
13:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:23 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
13:14:23 INFO  : 'jtag frequency' command is executed.
13:14:23 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:23 INFO  : Context for 'APU' is selected.
13:14:23 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:23 INFO  : Context for 'APU' is selected.
13:14:23 INFO  : 'stop' command is executed.
13:14:23 INFO  : 'ps7_init' command is executed.
13:14:23 INFO  : 'ps7_post_config' command is executed.
13:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:24 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:24 INFO  : Memory regions updated for context APU
13:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:24 INFO  : 'con' command is executed.
13:14:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

13:14:24 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
13:30:40 INFO  : Disconnected from the channel tcfchan#35.
13:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:30:46 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
13:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:30:50 INFO  : 'fpga -state' command is executed.
13:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:50 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
13:30:50 INFO  : 'jtag frequency' command is executed.
13:30:50 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:50 INFO  : Context for 'APU' is selected.
13:30:50 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:50 INFO  : Context for 'APU' is selected.
13:30:50 INFO  : 'stop' command is executed.
13:30:51 INFO  : 'ps7_init' command is executed.
13:30:51 INFO  : 'ps7_post_config' command is executed.
13:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:51 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:51 INFO  : Memory regions updated for context APU
13:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:51 INFO  : 'con' command is executed.
13:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

13:30:51 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
13:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:32:06 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
13:32:16 INFO  : Disconnected from the channel tcfchan#36.
13:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:32:17 INFO  : 'fpga -state' command is executed.
13:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:17 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
13:32:17 INFO  : 'jtag frequency' command is executed.
13:32:17 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:18 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:18 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : 'stop' command is executed.
13:32:18 INFO  : 'ps7_init' command is executed.
13:32:18 INFO  : 'ps7_post_config' command is executed.
13:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:19 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:19 INFO  : Memory regions updated for context APU
13:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:19 INFO  : 'con' command is executed.
13:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

13:32:19 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
13:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:33:22 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
13:33:27 INFO  : Disconnected from the channel tcfchan#37.
13:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
13:33:29 INFO  : 'fpga -state' command is executed.
13:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:29 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
13:33:29 INFO  : 'jtag frequency' command is executed.
13:33:29 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:29 INFO  : Context for 'APU' is selected.
13:33:29 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:29 INFO  : Context for 'APU' is selected.
13:33:29 INFO  : 'stop' command is executed.
13:33:30 INFO  : 'ps7_init' command is executed.
13:33:30 INFO  : 'ps7_post_config' command is executed.
13:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:30 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:30 INFO  : Memory regions updated for context APU
13:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:30 INFO  : 'con' command is executed.
13:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

13:33:30 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
10:35:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510652103000,  Project:1510573132000
10:35:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:35:31 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:36:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:36:14 INFO  : 
10:36:15 INFO  : Updating hardware inferred compiler options for new_detect-4way.
10:36:16 INFO  : Clearing existing target manager status.
10:36:16 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
10:36:24 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
10:36:26 INFO  : Closing and re-opening the MSS file of ther project new_detect-4way_bsp
10:36:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:36:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:37:48 INFO  : Disconnected from the channel tcfchan#38.
10:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
10:38:00 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
10:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
10:38:06 INFO  : 'fpga -state' command is executed.
10:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:07 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
10:38:07 INFO  : 'jtag frequency' command is executed.
10:38:07 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:07 INFO  : Context for 'APU' is selected.
10:38:07 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:07 INFO  : Context for 'APU' is selected.
10:38:07 INFO  : 'stop' command is executed.
10:38:08 INFO  : 'ps7_init' command is executed.
10:38:08 INFO  : 'ps7_post_config' command is executed.
10:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:08 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:08 INFO  : Memory regions updated for context APU
10:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:09 INFO  : 'con' command is executed.
10:38:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

10:38:09 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
10:38:53 INFO  : Disconnected from the channel tcfchan#39.
10:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
10:39:06 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
10:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
10:39:17 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
10:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
10:40:24 INFO  : 'fpga -state' command is executed.
10:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:24 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
10:40:24 INFO  : 'jtag frequency' command is executed.
10:40:24 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:24 INFO  : Context for 'APU' is selected.
10:40:24 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:24 INFO  : Context for 'APU' is selected.
10:40:24 INFO  : 'stop' command is executed.
10:40:25 INFO  : 'ps7_init' command is executed.
10:40:25 INFO  : 'ps7_post_config' command is executed.
10:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:25 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:26 INFO  : Memory regions updated for context APU
10:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:26 INFO  : 'con' command is executed.
10:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

10:40:26 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
10:48:53 INFO  : Disconnected from the channel tcfchan#40.
11:56:40 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:08:56 INFO  : Registering command handlers for SDK TCF services
15:08:57 INFO  : Launching XSCT server: xsct -n -interactive /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/temp_xsdb_launch_script.tcl
15:09:01 INFO  : XSCT server has started successfully.
15:09:26 INFO  : Successfully done setting XSCT server connection channel  
15:09:26 INFO  : Restoring global repository preferences: 
		 /home/yanxiang/Develop/vivado/dtc-master
15:09:29 INFO  : Successfully done setting SDK workspace  
15:09:29 INFO  : Processing command line option -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf.
15:09:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:09:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510668452000,  Project:1510652103000
15:09:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf.
15:09:29 INFO  : Copied contents of /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:09:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:09:37 INFO  : 
15:09:38 INFO  : Updating hardware inferred compiler options for new_detect-4way.
15:09:38 INFO  : Clearing existing target manager status.
15:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:10:36 INFO  : FPGA configured successfully with bitstream "/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit"
15:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786946A" && level==0} -index 1' command is executed.
15:10:40 INFO  : 'fpga -state' command is executed.
15:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:40 INFO  : Jtag cable 'Digilent Zybo 210279786946A' is selected.
15:10:40 INFO  : 'jtag frequency' command is executed.
15:10:40 INFO  : Sourcing of '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:40 INFO  : Context for 'APU' is selected.
15:10:40 INFO  : Hardware design information is loaded from '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:40 INFO  : Context for 'APU' is selected.
15:10:40 INFO  : 'stop' command is executed.
15:10:41 INFO  : 'ps7_init' command is executed.
15:10:41 INFO  : 'ps7_post_config' command is executed.
15:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:41 INFO  : The application '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
loadhw -hw /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
dow /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/new_detect-4way/Debug/new_detect-4way.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:41 INFO  : Memory regions updated for context APU
15:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:41 INFO  : 'con' command is executed.
15:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786946A"} -index 0
con
----------------End of Script----------------

15:10:41 INFO  : Launch script is exported to file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_new_detect-4way.elf_on_local.tcl'
