# begin LFP file C:\Users\miste\Desktop\ZadaniaVerilog\ZAD1\Iter.lfp
designfile Iter.v
parttype xc2c256-tq144-6
bus_delimiter 0;
set_busdelim_onsave 1;
