#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x129e10a50 .scope module, "TB_ALU" "TB_ALU" 2 5;
 .timescale -9 -9;
v0x129e3b580_0 .var "addr", 31 0;
v0x129e3b630_0 .var "aluop", 3 0;
v0x129e3b710_0 .var "clk", 0 0;
v0x129e3b7e0_0 .var "data_in", 31 0;
v0x129e3b8b0_0 .var "data_in2", 31 0;
v0x129e3b9c0_0 .net "data_out", 31 0, v0x129e3a2e0_0;  1 drivers
v0x129e3ba90_0 .var/i "out_file", 31 0;
v0x129e3bb20_0 .var "write_enable", 0 0;
v0x129e3bbf0_0 .var "write_type", 2 0;
S_0x129e07ed0 .scope module, "top_module" "TOP" 2 25, 3 4 0, S_0x129e10a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "write_type";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 4 "aluop";
    .port_info 6 /INPUT 32 "data_in2";
    .port_info 7 /OUTPUT 32 "data_out";
v0x129e3ae90_0 .net "addr", 31 0, v0x129e3b580_0;  1 drivers
v0x129e3af20_0 .net "aluop", 3 0, v0x129e3b630_0;  1 drivers
v0x129e3afb0_0 .net "clk", 0 0, v0x129e3b710_0;  1 drivers
v0x129e3b080_0 .net "data_in", 31 0, v0x129e3b7e0_0;  1 drivers
v0x129e3b130_0 .net "data_in1", 31 0, v0x129e3aa40_0;  1 drivers
v0x129e3b240_0 .net "data_in2", 31 0, v0x129e3b8b0_0;  1 drivers
v0x129e3b2d0_0 .net "data_out", 31 0, v0x129e3a2e0_0;  alias, 1 drivers
v0x129e3b360_0 .net "write_enable", 0 0, v0x129e3bb20_0;  1 drivers
v0x129e3b410_0 .net "write_type", 2 0, v0x129e3bbf0_0;  1 drivers
S_0x129e08040 .scope module, "dataalu" "ALU" 3 16, 4 3 0, S_0x129e07ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "alu_result";
v0x129e122d0_0 .net "alu_in1", 31 0, v0x129e3aa40_0;  alias, 1 drivers
v0x129e3a170_0 .net "alu_in2", 31 0, v0x129e3b8b0_0;  alias, 1 drivers
v0x129e3a220_0 .net "alu_op", 3 0, v0x129e3b630_0;  alias, 1 drivers
v0x129e3a2e0_0 .var "alu_result", 31 0;
E_0x129e20600 .event edge, v0x129e3a220_0, v0x129e122d0_0, v0x129e3a170_0;
S_0x129e3a3f0 .scope module, "dataram" "RAM" 3 15, 5 3 0, S_0x129e07ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "write_type";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x129e3a5c0 .param/l "LEN" 0 5 12, +C4<00000000000000010000000000000000>;
v0x129e3a7c0_0 .net "addr", 31 0, v0x129e3b580_0;  alias, 1 drivers
v0x129e3a880_0 .net "address", 15 0, L_0x129e3bd00;  1 drivers
v0x129e3a920_0 .net "clk", 0 0, v0x129e3b710_0;  alias, 1 drivers
v0x129e3a9b0_0 .net "data_in", 31 0, v0x129e3b7e0_0;  alias, 1 drivers
v0x129e3aa40_0 .var "data_out", 31 0;
v0x129e3ab10 .array "mem_core", 65535 0, 31 0;
v0x129e3aba0_0 .net "pos", 1 0, L_0x129e3bda0;  1 drivers
v0x129e3ac30_0 .net "write_enable", 0 0, v0x129e3bb20_0;  alias, 1 drivers
v0x129e3acd0_0 .net "write_type", 2 0, v0x129e3bbf0_0;  alias, 1 drivers
E_0x129e3a780 .event posedge, v0x129e3a920_0;
L_0x129e3bd00 .part v0x129e3b580_0, 2, 16;
L_0x129e3bda0 .part v0x129e3b580_0, 0, 2;
    .scope S_0x129e3a3f0;
T_0 ;
    %vpi_call 5 19 "$readmemh", "tb/ram_data.hex", v0x129e3ab10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x129e3a3f0;
T_1 ;
    %wait E_0x129e3a780;
    %load/vec4 v0x129e3ac30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x129e3acd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x129e3aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x129e3a9b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e3ab10, 4, 5;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x129e3a9b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e3ab10, 4, 5;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x129e3a9b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e3ab10, 4, 5;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x129e3a9b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e3ab10, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x129e3aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v0x129e3a9b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e3ab10, 4, 5;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0x129e3a9b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e3ab10, 0, 4;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x129e3a9b0_0;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e3ab10, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x129e3ac30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %load/vec4 v0x129e3a880_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x129e3ab10, 4;
    %assign/vec4 v0x129e3aa40_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x129e08040;
T_2 ;
    %wait E_0x129e20600;
    %load/vec4 v0x129e3a220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0x129e122d0_0;
    %load/vec4 v0x129e3a170_0;
    %add;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0x129e122d0_0;
    %ix/getv 4, v0x129e3a170_0;
    %shiftl 4;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0x129e122d0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x129e3a170_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x129e122d0_0;
    %load/vec4 v0x129e3a170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x129e122d0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x129e3a170_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x129e3a170_0;
    %load/vec4 v0x129e122d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x129e3a170_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x129e122d0_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x129e3a2e0_0, 0;
T_2.15 ;
T_2.13 ;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0x129e122d0_0;
    %load/vec4 v0x129e3a170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x129e122d0_0;
    %load/vec4 v0x129e3a170_0;
    %xor;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x129e122d0_0;
    %ix/getv 4, v0x129e3a170_0;
    %shiftr 4;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x129e122d0_0;
    %load/vec4 v0x129e3a170_0;
    %or;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x129e122d0_0;
    %load/vec4 v0x129e3a170_0;
    %and;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x129e122d0_0;
    %load/vec4 v0x129e3a170_0;
    %sub;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x129e122d0_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0x129e122d0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x129e3a170_0;
    %shiftr 4;
    %pad/u 32;
    %assign/vec4 v0x129e3a2e0_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x129e10a50;
T_3 ;
    %vpi_call 2 7 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129e10a50 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x129e10a50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129e3b710_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x129e10a50;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x129e3b710_0;
    %inv;
    %store/vec4 v0x129e3b710_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x129e10a50;
T_6 ;
    %vpi_func 2 38 "$fopen" 32, "./output.txt", "w" {0 0 0};
    %store/vec4 v0x129e3ba90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129e3bb20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x129e3bbf0_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v0x129e3b7e0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x129e3bbf0_0, 0, 3;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 13107, 0, 32;
    %store/vec4 v0x129e3b7e0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x129e3bbf0_0, 0, 3;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x129e3b7e0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129e3bb20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x129e3bbf0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129e3b7e0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 19088743, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 69 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 19088743, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 76 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 83 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 90 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 97 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 4042318048, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 104 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 111 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 118 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 125 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x129e3b580_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x129e3b630_0, 0, 4;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x129e3b8b0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 132 "$fwrite", v0x129e3ba90_0, "%8h\012", v0x129e3b9c0_0 {0 0 0};
    %delay 2, 0;
    %vpi_call 2 135 "$stop" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb/tb_alu.v";
    "./src/top.v";
    "./src/alu.v";
    "./src/ram.v";
