Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Feb 18 11:27:51 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -file v6pcieDMA_timing_summary_routed.rpt -pb v6pcieDMA_timing_summary_routed.pb
| Design       : v6pcieDMA
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 668 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 1537 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.179    -6342.559                   5788                16905        0.035        0.000                      0                16875        0.000        0.000                       0                  7118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                         ------------         ----------      --------------
CLK100MHZ                                                                                                                     {0.000 5.000}        10.000          100.000         
  CLK0_OUT_clk_wiz_0                                                                                                          {0.000 5.000}        10.000          100.000         
  CLK270_OUT_clk_wiz_0                                                                                                        {7.500 12.500}       10.000          100.000         
  CLK90_OUT_clk_wiz_0                                                                                                         {2.500 7.500}        10.000          100.000         
  clkfbout_clk_wiz_0                                                                                                          {0.000 5.000}        10.000          100.000         
make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                  {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                  {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                     {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                    {0.000 2.000}        4.000           250.000         
sys_clk_c                                                                                                                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                                                       3.000        0.000                       0                     5  
  CLK0_OUT_clk_wiz_0                                                                                                                                                                                                                                                            7.845        0.000                       0                     2  
  CLK270_OUT_clk_wiz_0                                                                                                                                                                                                                                                          8.751        0.000                       0                     1  
  CLK90_OUT_clk_wiz_0                                                                                                              -2.169      -40.496                     50                 1553        0.174        0.000                      0                 1553        4.500        0.000                       0                   490  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                            7.845        0.000                       0                     3  
make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     7  
  clk_125mhz                                                                                                                        1.121        0.000                      0                  803        0.090        0.000                      0                  803        1.600        0.000                       0                   351  
  clk_250mhz                                                                                                                                                                                                                                                                    1.845        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                                                                                                                       8.751        0.000                       0                     2  
  userclk1                                                                                                                         -2.437    -2150.399                   3206                10216        0.035        0.000                      0                10216        0.000        0.000                       0                  6261  
sys_clk_c                                                                                                                                                                                                                                                                       8.462        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
userclk1             CLK90_OUT_clk_wiz_0       -6.179    -1776.101                    330                  345        1.779        0.000                      0                  330  
CLK90_OUT_clk_wiz_0  userclk1                  -1.614      -69.777                     64                   79        0.178        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    CLK90_OUT_clk_wiz_0  CLK90_OUT_clk_wiz_0        7.676        0.000                      0                    4        0.421        0.000                      0                    4  
**async_default**    userclk1             userclk1                  -2.539    -2305.786                   2138                 4203        0.357        0.000                      0                 4203  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155     10.000  7.845   BUFGCTRL_X0Y3    Inst_clckinvert/U0/clkin1_bufg/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK0_OUT_clk_wiz_0
  To Clock:  CLK0_OUT_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK0_OUT_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17   Inst_clckinvert/U0/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLK270_OUT_clk_wiz_0
  To Clock:  CLK270_OUT_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK270_OUT_clk_wiz_0
Waveform:           { 7.5 12.5 }
Period:             10.000
Sources:            { Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  CLK90_OUT_clk_wiz_0
  To Clock:  CLK90_OUT_clk_wiz_0

Setup :           50  Failing Endpoints,  Worst Slack       -2.169ns,  Total Violation      -40.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.169ns  (required time - arrival time)
  Source:                 ADCMAIN/fifowr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             CLK90_OUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK90_OUT_clk_wiz_0 rise@12.500ns - CLK90_OUT_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        11.602ns  (logic 0.704ns (6.068%)  route 10.898ns (93.932%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 17.644 - 12.500 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 7.878 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         1.509     4.009 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           2.148     6.158    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.254 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.945     8.199    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.121     4.079 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.081     6.160    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.256 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         1.622     7.878    ADCMAIN/CLK90_OUT
    SLICE_X79Y166                                                     r  ADCMAIN/fifowr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y166        FDRE (Prop_fdre_C_Q)         0.456     8.334 r  ADCMAIN/fifowr_en_reg/Q
                         net (fo=12, routed)          3.300    11.634    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X23Y181        LUT2 (Prop_lut2_I0_O)        0.124    11.758 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=159, routed)         6.862    18.620    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/sel[0]
    SLICE_X78Y136        LUT2 (Prop_lut2_I1_O)        0.124    18.744 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_103/O
                         net (fo=1, routed)           0.736    19.480    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_52
    RAMB36_X4Y26         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  CLK100MHZ
                         net (fo=0)                   0.000    12.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           2.041    15.979    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.070 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.819    17.890    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.889    14.000 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.982    15.982    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.073 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         1.571    17.644    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.182    17.827    
                         clock uncertainty           -0.074    17.753    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.310    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.310    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                 -2.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             CLK90_OUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK90_OUT_clk_wiz_0 rise@2.500ns - CLK90_OUT_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.725%)  route 0.271ns (62.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 4.673 - 2.500 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 4.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         0.277     2.777 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           0.690     3.467    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.493 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.696     4.189    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.407     2.782 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.687     3.469    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.495 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         0.616     4.111    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y183                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y183        FDCE (Prop_fdce_C_Q)         0.164     4.275 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/Q
                         net (fo=11, routed)          0.271     4.545    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/I2[14]
    RAMB36_X1Y36         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         0.465     2.965 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           0.750     3.715    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.744 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.971     4.715    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.741     2.974 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.743     3.717    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.746 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         0.927     4.673    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y36                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.485     4.188    
    RAMB36_X1Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     4.371    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.371    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK90_OUT_clk_wiz_0
Waveform:           { 2.5 7.5 }
Period:             10.000
Sources:            { Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X1Y36     LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X41Y119    ADCMAIN/leds_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X85Y165    ADCMAIN/fifowasoverflow_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Inst_clckinvert/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y18   Inst_clckinvert/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y4  Inst_clckinvert/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
  To Clock:  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            4.266     10.000  5.734   GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.478ns (7.857%)  route 5.606ns (92.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.837ns = ( 14.837 - 8.000 ) 
    Source Clock Delay      (SCD):    7.234ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         1.844     7.234    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK_DCLK
    SLICE_X42Y217                                                     r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y217        FDRE (Prop_fdre_C_Q)         0.478     7.712 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=281, routed)         5.606    13.318    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rst_dclk_reset
    SLICE_X48Y247        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     9.437    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.528 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646    11.175    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.258 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.760    13.018    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.109 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         1.728    14.837    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X48Y247                                                     r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[7]/C
                         clock pessimism              0.369    15.205    
                         clock uncertainty           -0.071    15.134    
    SLICE_X48Y247        FDRE (Setup_fdre_C_R)       -0.695    14.439    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  1.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPADDR[5]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.292%)  route 0.281ns (68.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         0.658     2.409    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X50Y225                                                     r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDRE (Prop_fdre_C_Q)         0.128     2.537 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]/Q
                         net (fo=1, routed)           0.281     2.818    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/Q[5]
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         1.180     3.295    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/I1
    GTPE2_COMMON_X0Y1                                                 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.623     2.672    
    GTPE2_COMMON_X0Y1    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPADDR[5])
                                                      0.056     2.728    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400     8.000   1.600    GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X29Y228       make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X30Y232       make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            2.155     4.000   1.845    BUFGCTRL_X0Y1    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :         3206  Failing Endpoints,  Worst Slack       -2.437ns,  Total Violation    -2150.399ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.437ns  (required time - arrival time)
  Source:                 theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/tx_Itf/trn_td_i_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.538ns (24.071%)  route 4.851ns (75.929%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 10.646 - 4.000 ) 
    Source Clock Delay      (SCD):    7.018ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        1.628     7.018    theTlpControl/tx_Itf/trn_clk
    SLICE_X79Y187                                                     r  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y187        FDCE (Prop_fdce_C_Q)         0.456     7.474 f  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[6]/Q
                         net (fo=27, routed)          1.031     8.505    theTlpControl/tx_Itf/n_0_FSM_onehot_TxTrn_State_reg[6]
    SLICE_X81Y187        LUT4 (Prop_lut4_I3_O)        0.152     8.657 f  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State[13]_i_2/O
                         net (fo=15, routed)          1.155     9.812    theTlpControl/tx_Itf/n_0_FSM_onehot_TxTrn_State[13]_i_2
    SLICE_X76Y186        LUT6 (Prop_lut6_I3_O)        0.326    10.138 f  theTlpControl/tx_Itf/trn_td_i[62]_i_5/O
                         net (fo=2, routed)           0.446    10.583    theTlpControl/tx_Itf/n_0_trn_td_i[62]_i_5
    SLICE_X75Y186        LUT6 (Prop_lut6_I5_O)        0.124    10.707 r  theTlpControl/tx_Itf/trn_td_i[63]_i_17/O
                         net (fo=49, routed)          1.581    12.289    theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_17
    SLICE_X53Y188        LUT4 (Prop_lut4_I1_O)        0.153    12.442 r  theTlpControl/tx_Itf/trn_td_i[61]_i_3/O
                         net (fo=1, routed)           0.639    13.080    theTlpControl/tx_Itf/n_0_trn_td_i[61]_i_3
    SLICE_X53Y189        LUT6 (Prop_lut6_I5_O)        0.327    13.407 r  theTlpControl/tx_Itf/trn_td_i[61]_i_1/O
                         net (fo=1, routed)           0.000    13.407    theTlpControl/tx_Itf/trn_td_i[61]
    SLICE_X53Y189        FDCE                                         r  theTlpControl/tx_Itf/trn_td_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     5.528 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.258 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.109 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        1.538    10.646    theTlpControl/tx_Itf/trn_clk
    SLICE_X53Y189                                                     r  theTlpControl/tx_Itf/trn_td_i_reg[61]/C
                         clock pessimism              0.360    11.006    
                         clock uncertainty           -0.065    10.941    
    SLICE_X53Y189        FDCE (Setup_fdce_C_D)        0.029    10.970    theTlpControl/tx_Itf/trn_td_i_reg[61]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                 -2.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 theTlpControl/rx_Itf/Rx_Input_Delays/trn_rd_r1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/MWr_Channel/Regs_WrDin_i_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.771%)  route 0.148ns (44.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        0.672     2.423    theTlpControl/rx_Itf/Rx_Input_Delays/trn_clk
    SLICE_X47Y200                                                     r  theTlpControl/rx_Itf/Rx_Input_Delays/trn_rd_r1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y200        FDRE (Prop_fdre_C_Q)         0.141     2.564 r  theTlpControl/rx_Itf/Rx_Input_Delays/trn_rd_r1_reg[60]/Q
                         net (fo=2, routed)           0.148     2.712    theTlpControl/rx_Itf/MWr_Channel/Q[60]
    SLICE_X48Y199        LUT4 (Prop_lut4_I1_O)        0.045     2.757 r  theTlpControl/rx_Itf/MWr_Channel/Regs_WrDin_i[36]_i_1/O
                         net (fo=1, routed)           0.000     2.757    theTlpControl/rx_Itf/MWr_Channel/Regs_WrDin_i[36]
    SLICE_X48Y199        FDCE                                         r  theTlpControl/rx_Itf/MWr_Channel/Regs_WrDin_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        0.855     2.969    theTlpControl/rx_Itf/MWr_Channel/trn_clk
    SLICE_X48Y199                                                     r  theTlpControl/rx_Itf/MWr_Channel/Regs_WrDin_i_reg[36]/C
                         clock pessimism             -0.369     2.601    
    SLICE_X48Y199        FDCE (Hold_fdce_C_D)         0.121     2.722    theTlpControl/rx_Itf/MWr_Channel/Regs_WrDin_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK    n/a                4.000     4.000   0.000    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a                0.980     2.000   1.020    SLICE_X66Y184    theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a                0.980     2.000   1.020    SLICE_X56Y183    theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[22].gv4.srl16/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.013   0.547    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_c
  To Clock:  sys_clk_c

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_c
Waveform:           { 0 5 }
Period:             10.000
Sources:            { refclk_ibuf/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538     10.000  8.462  GTPE2_COMMON_X0Y1  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  CLK90_OUT_clk_wiz_0

Setup :          330  Failing Endpoints,  Worst Slack       -6.179ns,  Total Violation    -1776.101ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.179ns  (required time - arrival time)
  Source:                 ADCMAIN/reg01_rd_current_reflength_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ADCMAIN/reflength_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             CLK90_OUT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (CLK90_OUT_clk_wiz_0 rise@12.500ns - userclk1 rise@12.000ns)
  Data Path Delay:        4.040ns  (logic 1.785ns (44.187%)  route 2.255ns (55.813%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 17.568 - 12.500 ) 
    Source Clock Delay      (SCD):    7.015ns = ( 19.015 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503    13.503    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    13.599 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763    15.363    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    15.451 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.843    17.294    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.390 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        1.625    19.015    ADCMAIN/trn_clk
    SLICE_X79Y165                                                     r  ADCMAIN/reg01_rd_current_reflength_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y165        FDRE (Prop_fdre_C_Q)         0.456    19.471 r  ADCMAIN/reg01_rd_current_reflength_reg[3]/Q
                         net (fo=2, routed)           0.738    20.209    ADCMAIN/reg01_rd_current_reflength[3]
    SLICE_X82Y163        LUT6 (Prop_lut6_I3_O)        0.124    20.333 r  ADCMAIN/fifowasoverflowonvalue[31]_i_30/O
                         net (fo=1, routed)           0.000    20.333    ADCMAIN/n_0_fifowasoverflowonvalue[31]_i_30
    SLICE_X82Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.883 r  ADCMAIN/fifowasoverflowonvalue_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.883    ADCMAIN/n_0_fifowasoverflowonvalue_reg[31]_i_19
    SLICE_X82Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.997 r  ADCMAIN/fifowasoverflowonvalue_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.997    ADCMAIN/n_0_fifowasoverflowonvalue_reg[31]_i_10
    SLICE_X82Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.225 r  ADCMAIN/fifowasoverflowonvalue_reg[31]_i_4/CO[2]
                         net (fo=41, routed)          0.607    21.831    ADCMAIN/outDataToWrite1
    SLICE_X79Y164        LUT3 (Prop_lut3_I0_O)        0.313    22.144 r  ADCMAIN/reflength_counter[0]_i_1/O
                         net (fo=96, routed)          0.910    23.055    ADCMAIN/n_0_reflength_counter[0]_i_1
    SLICE_X83Y169        FDRE                                         r  ADCMAIN/reflength_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  CLK100MHZ
                         net (fo=0)                   0.000    12.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           2.041    15.979    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.070 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.819    17.890    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.889    14.000 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.982    15.982    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.073 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         1.495    17.568    ADCMAIN/CLK90_OUT
    SLICE_X83Y169                                                     r  ADCMAIN/reflength_counter_reg[28]/C
                         clock pessimism              0.000    17.568    
                         clock uncertainty           -0.263    17.305    
    SLICE_X83Y169        FDRE (Setup_fdre_C_R)       -0.429    16.876    ADCMAIN/reflength_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                 -6.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 ADCMAIN/reg02_rd_work_status_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ADCMAIN/outDataToWrite_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             CLK90_OUT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.500ns  (CLK90_OUT_clk_wiz_0 rise@2.500ns - userclk1 rise@4.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.638%)  route 0.240ns (56.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 4.573 - 2.500 ) 
    Source Clock Delay      (SCD):    2.311ns = ( 6.311 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     4.493    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     4.519 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     5.130    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     5.180 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     5.725    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.751 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        0.560     6.311    ADCMAIN/trn_clk
    SLICE_X78Y164                                                     r  ADCMAIN/reg02_rd_work_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_fdre_C_Q)         0.141     6.452 r  ADCMAIN/reg02_rd_work_status_reg/Q
                         net (fo=40, routed)          0.240     6.692    ADCMAIN/reg02_rd_work_status
    SLICE_X80Y164        LUT6 (Prop_lut6_I3_O)        0.045     6.737 r  ADCMAIN/outDataToWrite[24]_i_1/O
                         net (fo=1, routed)           0.000     6.737    ADCMAIN/n_0_outDataToWrite[24]_i_1
    SLICE_X80Y164        FDRE                                         r  ADCMAIN/outDataToWrite_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         0.465     2.965 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           0.750     3.715    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.744 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.971     4.715    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.741     2.974 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.743     3.717    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.746 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         0.827     4.573    ADCMAIN/CLK90_OUT
    SLICE_X80Y164                                                     r  ADCMAIN/outDataToWrite_reg[24]/C
                         clock pessimism              0.000     4.573    
                         clock uncertainty            0.263     4.836    
    SLICE_X80Y164        FDRE (Hold_fdre_C_D)         0.121     4.957    ADCMAIN/outDataToWrite_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.957    
                         arrival time                           6.737    
  -------------------------------------------------------------------
                         slack                                  1.779    





---------------------------------------------------------------------------------------------------
From Clock:  CLK90_OUT_clk_wiz_0
  To Clock:  userclk1

Setup :           64  Failing Endpoints,  Worst Slack       -1.614ns,  Total Violation      -69.777ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.614ns  (required time - arrival time)
  Source:                 ADCMAIN/outDataToWrite_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ADCMAIN/reg07_rd_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (userclk1 rise@4.000ns - CLK90_OUT_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        4.050ns  (logic 0.518ns (12.789%)  route 3.532ns (87.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.622ns = ( 10.622 - 4.000 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 7.878 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         1.509     4.009 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           2.148     6.158    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.254 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.945     8.199    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.121     4.079 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.081     6.160    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.256 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         1.622     7.878    ADCMAIN/CLK90_OUT
    SLICE_X80Y166                                                     r  ADCMAIN/outDataToWrite_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y166        FDRE (Prop_fdre_C_Q)         0.518     8.396 r  ADCMAIN/outDataToWrite_reg[27]/Q
                         net (fo=2, routed)           3.532    11.928    ADCMAIN/fifodin[19]
    SLICE_X80Y156        FDRE                                         r  ADCMAIN/reg07_rd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     5.528 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.258 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.109 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        1.514    10.622    ADCMAIN/trn_clk
    SLICE_X80Y156                                                     r  ADCMAIN/reg07_rd_reg[19]/C
                         clock pessimism              0.000    10.622    
                         clock uncertainty           -0.263    10.359    
    SLICE_X80Y156        FDRE (Setup_fdre_C_D)       -0.045    10.314    ADCMAIN/reg07_rd_reg[19]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                 -1.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ADCMAIN/wasfifoerror_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            ADCMAIN/reg05_rd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (userclk1 rise@12.000ns - CLK90_OUT_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        1.406ns  (logic 0.141ns (10.026%)  route 1.265ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 14.949 - 12.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 14.056 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  CLK100MHZ
                         net (fo=0)                   0.000    12.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         0.277    12.777 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           0.690    13.467    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    13.493 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.696    14.189    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.407    12.782 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.687    13.469    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    13.495 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         0.561    14.056    ADCMAIN/CLK90_OUT
    SLICE_X83Y154                                                     r  ADCMAIN/wasfifoerror_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y154        FDRE (Prop_fdre_C_Q)         0.141    14.197 r  ADCMAIN/wasfifoerror_reg[3]/Q
                         net (fo=2, routed)           1.265    15.462    ADCMAIN/wasfifoerror_reg[3]
    SLICE_X81Y155        FDRE                                         r  ADCMAIN/reg05_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529    12.529    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    12.558 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881    13.438    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    13.491 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595    14.086    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.115 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        0.835    14.949    ADCMAIN/trn_clk
    SLICE_X81Y155                                                     r  ADCMAIN/reg05_rd_reg[3]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty            0.263    15.213    
    SLICE_X81Y155        FDRE (Hold_fdre_C_D)         0.071    15.284    ADCMAIN/reg05_rd_reg[3]
  -------------------------------------------------------------------
                         required time                        -15.284    
                         arrival time                          15.462    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK90_OUT_clk_wiz_0
  To Clock:  CLK90_OUT_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK90_OUT_clk_wiz_0 rise@12.500ns - CLK90_OUT_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.851ns  (logic 0.580ns (31.334%)  route 1.271ns (68.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 17.706 - 12.500 ) 
    Source Clock Delay      (SCD):    5.506ns = ( 8.006 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         1.509     4.009 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           2.148     6.158    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.254 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.945     8.199    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.121     4.079 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.081     6.160    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.256 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         1.750     8.006    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y184                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y184         FDRE (Prop_fdre_C_Q)         0.456     8.462 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.634     9.096    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X9Y183         LUT2 (Prop_lut2_I1_O)        0.124     9.220 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.637     9.857    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X14Y183        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  CLK100MHZ
                         net (fo=0)                   0.000    12.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           2.041    15.979    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.070 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.819    17.890    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.889    14.000 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.982    15.982    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.073 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         1.633    17.706    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y183                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.262    17.968    
                         clock uncertainty           -0.074    17.894    
    SLICE_X14Y183        FDPE (Recov_fdpe_C_PRE)     -0.361    17.533    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.533    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  7.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock CLK90_OUT_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK90_OUT_clk_wiz_0 rise@2.500ns - CLK90_OUT_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.587%)  route 0.244ns (63.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 4.632 - 2.500 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 4.113 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         0.277     2.777 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           0.690     3.467    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.493 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.696     4.189    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.407     2.782 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.687     3.469    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.495 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         0.618     4.113    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y183                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y183        FDPE (Prop_fdpe_C_Q)         0.141     4.254 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.244     4.498    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_d2
    SLICE_X16Y183        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK90_OUT_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    W19                                               0.000     2.500 r  CLK100MHZ
                         net (fo=0)                   0.000     2.500    CLK100MHZ
    W19                  IBUF (Prop_ibuf_I_O)         0.465     2.965 r  ADCCLK_IBUF/O
                         net (fo=1, routed)           0.750     3.715    Inst_clckinvert/U0/CLKIN_IN
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.744 r  Inst_clckinvert/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.971     4.715    Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.741     2.974 r  Inst_clckinvert/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.743     3.717    Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.746 r  Inst_clckinvert/U0/clkout2_buf/O
                         net (fo=488, routed)         0.887     4.632    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X16Y183                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.485     4.148    
    SLICE_X16Y183        FDPE (Remov_fdpe_C_PRE)     -0.071     4.077    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :         2138  Failing Endpoints,  Worst Slack       -2.539ns,  Total Violation    -2305.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 trn_lnk_up_n_int_i/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/Memory_Space/reg04_td_i_reg[0]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.456ns (8.069%)  route 5.196ns (91.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.629ns = ( 10.629 - 4.000 ) 
    Source Clock Delay      (SCD):    7.335ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.503     1.503    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     1.599 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.763     3.363    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.451 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.843     5.294    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.390 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        1.945     7.335    trn_clk
    SLICE_X32Y206                                                     r  trn_lnk_up_n_int_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y206        FDCE (Prop_fdce_C_Q)         0.456     7.791 f  trn_lnk_up_n_int_i/Q
                         net (fo=1731, routed)        5.196    12.987    theTlpControl/Memory_Space/trn_lnk_up_n
    SLICE_X77Y158        FDCE                                         f  theTlpControl/Memory_Space/reg04_td_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.437     5.437    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     5.528 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.646     7.175    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.258 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.760     9.018    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.109 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        1.521    10.629    theTlpControl/Memory_Space/trn_clk
    SLICE_X77Y158                                                     r  theTlpControl/Memory_Space/reg04_td_i_reg[0]/C
                         clock pessimism              0.288    10.918    
                         clock uncertainty           -0.065    10.853    
    SLICE_X77Y158        FDCE (Recov_fdce_C_CLR)     -0.405    10.448    theTlpControl/Memory_Space/reg04_td_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                 -2.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 theTlpControl/Memory_Space/usDMA_Channel_Rst_i_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/BDA_is_64b_fsm_i_reg/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.219%)  route 0.158ns (52.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        0.574     2.325    theTlpControl/Memory_Space/trn_clk
    SLICE_X49Y178                                                     r  theTlpControl/Memory_Space/usDMA_Channel_Rst_i_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y178        FDPE (Prop_fdpe_C_Q)         0.141     2.466 f  theTlpControl/Memory_Space/usDMA_Channel_Rst_i_reg_rep__3/Q
                         net (fo=119, routed)         0.158     2.623    theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/I16
    SLICE_X51Y178        FDCE                                         f  theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/BDA_is_64b_fsm_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6259, routed)        0.841     2.956    theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/trn_clk
    SLICE_X51Y178                                                     r  theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/BDA_is_64b_fsm_i_reg/C
                         clock pessimism             -0.598     2.359    
    SLICE_X51Y178        FDCE (Remov_fdce_C_CLR)     -0.092     2.267    theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/BDA_is_64b_fsm_i_reg
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.357    





