verilog xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"../../../../umeboshiTB.gen/sources_1/ip/umeboshi_0/src/osc_a_bram/sim/osc_a_bram.v" \
"../../../../umeboshiTB.gen/sources_1/ip/umeboshi_0/src/osc_b_bram/sim/osc_b_bram.v" \
"../../../../umeboshiTB.gen/sources_1/ip/umeboshi_0/hdl/umeboshi_slave_lite_v1_0_axi_synth_engine.v" \

sv xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"../../../../umeboshiTB.gen/sources_1/ip/umeboshi_0/hdl/synth_256.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"../../../../umeboshiTB.gen/sources_1/ip/umeboshi_0/hdl/umeboshi.v" \
"../../../../umeboshiTB.gen/sources_1/ip/umeboshi_0/sim/umeboshi_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
