$comment
	File created using the following command:
		vcd file CONTADOR16.msim.vcd -direction
$end
$date
	Tue Mar 05 14:18:10 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module contador16_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " CNT [15] $end
$var wire 1 # CNT [14] $end
$var wire 1 $ CNT [13] $end
$var wire 1 % CNT [12] $end
$var wire 1 & CNT [11] $end
$var wire 1 ' CNT [10] $end
$var wire 1 ( CNT [9] $end
$var wire 1 ) CNT [8] $end
$var wire 1 * CNT [7] $end
$var wire 1 + CNT [6] $end
$var wire 1 , CNT [5] $end
$var wire 1 - CNT [4] $end
$var wire 1 . CNT [3] $end
$var wire 1 / CNT [2] $end
$var wire 1 0 CNT [1] $end
$var wire 1 1 CNT [0] $end
$var wire 1 2 RST $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_RST $end
$var wire 1 = ww_CLK $end
$var wire 1 > ww_CNT [15] $end
$var wire 1 ? ww_CNT [14] $end
$var wire 1 @ ww_CNT [13] $end
$var wire 1 A ww_CNT [12] $end
$var wire 1 B ww_CNT [11] $end
$var wire 1 C ww_CNT [10] $end
$var wire 1 D ww_CNT [9] $end
$var wire 1 E ww_CNT [8] $end
$var wire 1 F ww_CNT [7] $end
$var wire 1 G ww_CNT [6] $end
$var wire 1 H ww_CNT [5] $end
$var wire 1 I ww_CNT [4] $end
$var wire 1 J ww_CNT [3] $end
$var wire 1 K ww_CNT [2] $end
$var wire 1 L ww_CNT [1] $end
$var wire 1 M ww_CNT [0] $end
$var wire 1 N \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 O \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 P \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 Q \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 R \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 S \RST~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 T \RST~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 U \RST~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 V \RST~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 W \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 X \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 Y \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 Z \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 [ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 \ \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 ] \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 ^ \CNT[0]~output_o\ $end
$var wire 1 _ \CNT[1]~output_o\ $end
$var wire 1 ` \CNT[2]~output_o\ $end
$var wire 1 a \CNT[3]~output_o\ $end
$var wire 1 b \CNT[4]~output_o\ $end
$var wire 1 c \CNT[5]~output_o\ $end
$var wire 1 d \CNT[6]~output_o\ $end
$var wire 1 e \CNT[7]~output_o\ $end
$var wire 1 f \CNT[8]~output_o\ $end
$var wire 1 g \CNT[9]~output_o\ $end
$var wire 1 h \CNT[10]~output_o\ $end
$var wire 1 i \CNT[11]~output_o\ $end
$var wire 1 j \CNT[12]~output_o\ $end
$var wire 1 k \CNT[13]~output_o\ $end
$var wire 1 l \CNT[14]~output_o\ $end
$var wire 1 m \CNT[15]~output_o\ $end
$var wire 1 n \CLK~input_o\ $end
$var wire 1 o \CLK~inputclkctrl_outclk\ $end
$var wire 1 p \CT[0]~15_combout\ $end
$var wire 1 q \RST~input_o\ $end
$var wire 1 r \RST~inputclkctrl_outclk\ $end
$var wire 1 s \CT[1]~0_combout\ $end
$var wire 1 t \CT[2]~1_combout\ $end
$var wire 1 u \CT[3]~2_combout\ $end
$var wire 1 v \I0|I3|Cout~combout\ $end
$var wire 1 w \CT[4]~3_combout\ $end
$var wire 1 x \CT[5]~4_combout\ $end
$var wire 1 y \CT[6]~5_combout\ $end
$var wire 1 z \I0|I6|Cout~combout\ $end
$var wire 1 { \CT[7]~6_combout\ $end
$var wire 1 | \CT[8]~7_combout\ $end
$var wire 1 } \CT[9]~8_combout\ $end
$var wire 1 ~ \I0|I9|Cout~0_combout\ $end
$var wire 1 !! \I0|I9|Cout~combout\ $end
$var wire 1 "! \CT[10]~9_combout\ $end
$var wire 1 #! \CT[11]~10_combout\ $end
$var wire 1 $! \CT[12]~11_combout\ $end
$var wire 1 %! \I0|I12|Cout~combout\ $end
$var wire 1 &! \CT[13]~12_combout\ $end
$var wire 1 '! \CT[14]~13_combout\ $end
$var wire 1 (! \CT[15]~14_combout\ $end
$var wire 1 )! CT [15] $end
$var wire 1 *! CT [14] $end
$var wire 1 +! CT [13] $end
$var wire 1 ,! CT [12] $end
$var wire 1 -! CT [11] $end
$var wire 1 .! CT [10] $end
$var wire 1 /! CT [9] $end
$var wire 1 0! CT [8] $end
$var wire 1 1! CT [7] $end
$var wire 1 2! CT [6] $end
$var wire 1 3! CT [5] $end
$var wire 1 4! CT [4] $end
$var wire 1 5! CT [3] $end
$var wire 1 6! CT [2] $end
$var wire 1 7! CT [1] $end
$var wire 1 8! CT [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
12
03
14
x5
16
17
18
19
1:
1;
1<
0=
0[
z\
z]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
1q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
1W
1X
1Y
0Z
1S
1T
1U
1V
0N
0O
0P
0Q
0R
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
$end
#50000
1!
1=
1n
1Z
1o
18!
1^
0p
1s
1M
11
#100000
0!
0=
0n
0Z
0o
#150000
1!
1=
1n
1Z
1o
08!
17!
1_
0^
1p
1L
0M
01
10
#200000
0!
0=
0n
0Z
0o
#250000
1!
1=
1n
1Z
1o
18!
1^
0p
0s
1t
1M
11
#300000
0!
0=
0n
0Z
0o
#350000
1!
1=
1n
1Z
1o
08!
07!
16!
1`
0_
0^
1p
1K
0L
0M
01
00
1/
#400000
0!
0=
0n
0Z
0o
#450000
1!
1=
1n
1Z
1o
18!
1^
0p
1s
1M
11
#500000
0!
0=
0n
0Z
0o
#550000
1!
1=
1n
1Z
1o
08!
17!
1_
0^
1p
1L
0M
01
10
#600000
0!
0=
0n
0Z
0o
#650000
1!
1=
1n
1Z
1o
18!
1^
0p
0s
0t
1u
1M
11
#700000
0!
0=
0n
0Z
0o
#750000
1!
1=
1n
1Z
1o
08!
07!
06!
15!
1a
0`
0_
0^
1p
1J
0K
0L
0M
01
00
0/
1.
#800000
0!
0=
0n
0Z
0o
#850000
1!
1=
1n
1Z
1o
18!
1^
0p
1s
1M
11
#900000
0!
0=
0n
0Z
0o
#950000
1!
1=
1n
1Z
1o
08!
17!
1_
0^
1p
1L
0M
01
10
#1000000
