ISim log file
Running: C:\cygwin64\home\A-l-r\co\src\project\pipelined3_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/cygwin64/home/A-l-r/co/src/project/pipelined3_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  45@00003000: $ 1 <= 80000000
                  55@00003004: $ 1 <= 80000000
                  65@00003008: $ 2 <= 80000000
                  75@0000300c: $ 2 <= 80000000
                  85@00003010: $ 3 <= 00007f00
                  95@00003014: $ 4 <= 00007f10
                 105@00003018: $ 5 <= 00000005
                 115@0000301c: $ 8 <= 0000fc01
                 135@00003024: $ 6 <= 0000000a
                 165@00003030: $ 7 <= 00000005
                 175@00003034: $ 6 <= 0000000b
                 305@00004180: $ 6 <= 00000000
                 315@00004184: $ 6 <= 00000000
                 345@00004190: $14 <= 00003058
                 365@00004194: $14 <= 0000305c
                 385@0000419c: $26 <= feed0000
                 395@000041a0: $26 <= feedbeef
                 465@0000306c: $ 6 <= 00000000
                 475@00003070: $ 6 <= 00000009
                 605@00004180: $ 6 <= 00000000
                 615@00004184: $ 6 <= 00000000
                 645@00004190: $14 <= 00003094
                 665@00004194: $14 <= 00003098
                 685@0000419c: $26 <= feed0000
                 695@000041a0: $26 <= feedbeef
                 815@000030bc: $ 5 <= 00000004
                 835@000030c4: $ 6 <= 00000000
                 845@000030c8: $ 6 <= 00000009
                 975@00004180: $ 6 <= 00000000
                 985@00004184: $ 6 <= 00000000
# restart
# cls
# run 2000ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  45@00003000: $ 1 <= 80000000
                  55@00003004: $ 1 <= 80000000
                  65@00003008: $ 2 <= 80000000
                  75@0000300c: $ 2 <= 80000000
                  85@00003010: $ 3 <= 00007f00
                  95@00003014: $ 4 <= 00007f10
                 105@00003018: $ 5 <= 00000005
                 115@0000301c: $ 8 <= 0000fc01
                 135@00003024: $ 6 <= 0000000a
                 165@00003030: $ 7 <= 00000005
                 175@00003034: $ 6 <= 0000000b
                 305@00004180: $ 6 <= 00000000
                 315@00004184: $ 6 <= 00000000
                 345@00004190: $14 <= 00003058
                 365@00004194: $14 <= 0000305c
                 385@0000419c: $26 <= feed0000
                 395@000041a0: $26 <= feedbeef
                 465@0000306c: $ 6 <= 00000000
                 475@00003070: $ 6 <= 00000009
                 605@00004180: $ 6 <= 00000000
                 615@00004184: $ 6 <= 00000000
                 645@00004190: $14 <= 00003094
                 665@00004194: $14 <= 00003098
                 685@0000419c: $26 <= feed0000
                 695@000041a0: $26 <= feedbeef
                 815@000030bc: $ 5 <= 00000004
                 835@000030c4: $ 6 <= 00000000
                 845@000030c8: $ 6 <= 00000009
                 975@00004180: $ 6 <= 00000000
                 985@00004184: $ 6 <= 00000000
                1015@00004190: $14 <= 000030ec
                1035@00004194: $14 <= 000030f0
                1055@0000419c: $26 <= feed0000
                1065@000041a0: $26 <= feedbeef
                1185@00003114: $ 6 <= 00000000
                1195@00003118: $ 6 <= 00000009
                1215@00003120: $ 6 <= 00000000
                1225@00003124: $ 6 <= 00000001
