
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001102                       # Number of seconds simulated
sim_ticks                                  1102246500                       # Number of ticks simulated
final_tick                               2255541889000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               28021745                       # Simulator instruction rate (inst/s)
host_op_rate                                 28021678                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              315225230                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733388                       # Number of bytes of host memory used
host_seconds                                     3.50                       # Real time elapsed on the host
sim_insts                                    97983059                       # Number of instructions simulated
sim_ops                                      97983059                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       337024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       919488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1256512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       337024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        337024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       582912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          582912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9108                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9108                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    305761007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    834194529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1139955536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    305761007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        305761007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       528839965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            528839965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       528839965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    305761007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    834194529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1668795501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       19633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9108                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19633                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1255552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  580992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1256512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               582912                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              489                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1102206500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.192256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.906036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.925460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2572     38.75%     38.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1745     26.29%     65.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          721     10.86%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          379      5.71%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          229      3.45%     85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      2.28%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          135      2.03%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      1.02%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          637      9.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.121864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.253499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.236112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             22      3.94%      3.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           275     49.28%     53.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           159     28.49%     81.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            53      9.50%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            26      4.66%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             9      1.61%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6      1.08%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.36%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.72%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.773991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              491     87.99%     87.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.25%     89.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43      7.71%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.97%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           558                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    329124500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               696962000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   98090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16776.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35526.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1139.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1139.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    528.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    15568                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38349.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 25945920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14157000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                75722400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               36443520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             71706960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            720614520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26754750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              971345070                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            884.551747                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     39772500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      36660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1021721250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 24040800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 13117500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                76775400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               22051440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             71706960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            703977930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             41348250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              953018280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            867.862524                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     64001750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      36660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     997473250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1003719500     91.17%     91.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1534000      0.14%     91.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                95642000      8.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1100895500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          779500000     70.81%     70.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            321388500     29.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             22504                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              188038                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.355759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     7.071763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   248.928237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.027624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.972376                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1189672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1189672                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       127094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          127094                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        57155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57155                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2041                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2041                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       184249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           184249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       184249                       # number of overall hits
system.cpu.dcache.overall_hits::total          184249                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        33455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33455                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        69089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69089                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          580                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          580                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       102544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       102544                       # number of overall misses
system.cpu.dcache.overall_misses::total        102544                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1660728997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1660728997                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4797915869                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4797915869                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     26231500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     26231500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6458644866                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6458644866                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6458644866                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6458644866                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.208379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.208379                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.547266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.547266                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.221290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.221290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.357554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.357554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.357554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.357554                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49640.681423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49640.681423                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 69445.438044                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69445.438044                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 45226.724138                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 45226.724138                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62984.132333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62984.132333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62984.132333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62984.132333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       397458                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7823                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.806340                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13870                       # number of writebacks
system.cpu.dcache.writebacks::total             13870                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        20860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20860                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        59561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59561                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          197                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          197                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        80421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        80421                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80421                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12595                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9528                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        22123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22123                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    596548003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    596548003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    747653717                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    747653717                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     14298250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14298250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1344201720                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1344201720                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1344201720                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1344201720                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.078450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.078450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.075473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.146127                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.146127                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.077139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.077139                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077139                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47363.874792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47363.874792                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 78469.113875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78469.113875                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 37332.245431                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37332.245431                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 60760.372463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60760.372463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 60760.372463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60760.372463                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             12280                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.998797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              254416                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.717915                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     4.973047                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   251.025749                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.019426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.980569                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            671802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           671802                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150630                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150630                       # number of overall hits
system.cpu.icache.overall_hits::total          150630                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        14250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14250                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        14250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        14250                       # number of overall misses
system.cpu.icache.overall_misses::total         14250                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    644605215                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    644605215                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    644605215                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    644605215                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    644605215                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    644605215                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.086426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086426                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.086426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086426                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.086426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086426                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 45235.453684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45235.453684                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 45235.453684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45235.453684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 45235.453684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45235.453684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2145                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.058824                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1968                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1968                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1968                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1968                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1968                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1968                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        12282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12282                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        12282                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12282                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        12282                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12282                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    527085025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    527085025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    527085025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    527085025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    527085025                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    527085025                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.074491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.074491                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074491                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.074491                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074491                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 42915.243853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42915.243853                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 42915.243853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42915.243853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 42915.243853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42915.243853                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19665                       # number of replacements
system.l2.tags.tagsinuse                  4019.434405                       # Cycle average of tags in use
system.l2.tags.total_refs                       18368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.934045                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1714.244797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         46.944190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         58.574122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1049.175298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1150.495998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.418517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.014300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.256146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.280883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          880                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976318                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    223808                       # Number of tag accesses
system.l2.tags.data_accesses                   223808                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         7012                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6954                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13966                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13870                       # number of Writeback hits
system.l2.Writeback_hits::total                 13870                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1183                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          7012                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8137                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15149                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         7012                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8137                       # number of overall hits
system.l2.overall_hits::total                   15149                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5266                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6022                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11288                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8346                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14368                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19634                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5266                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14368                       # number of overall misses
system.l2.overall_misses::total                 19634                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    440939000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    522856750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       963795750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    724268500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     724268500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    440939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1247125250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1688064250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    440939000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1247125250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1688064250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        12278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12976                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25254                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13870                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13870                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9529                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        12278                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        22505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34783                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        12278                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        22505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34783                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.428897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.464088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.446979                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.875853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875853                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.428897                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.638436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564471                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.428897                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.638436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564471                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83733.194075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86824.435404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85382.330794                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86780.313923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86780.313923                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83733.194075                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86798.806375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85976.583987                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83733.194075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86798.806375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85976.583987                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9108                       # number of writebacks
system.l2.writebacks::total                      9108                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11288                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8346                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19634                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    374987000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    447680250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    822667250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    621035000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    621035000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    374987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1068715250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1443702250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    374987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1068715250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1443702250                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.428897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.464088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.446979                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.875853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875853                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.428897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.638436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564471                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.428897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.638436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564471                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71209.077098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74340.792096                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72879.805989                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74411.095135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74411.095135                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71209.077098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74381.629315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73530.724763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71209.077098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74381.629315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73530.724763                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11288                       # Transaction distribution
system.membus.trans_dist::ReadResp              11287                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9108                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8346                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1839424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1839432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1839432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             28743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   28743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28743                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            70744500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          103884250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          244849                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       203398                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11261                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       172484                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83437                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.373762                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14387                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          517                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               209380                       # DTB read hits
system.switch_cpus.dtb.read_misses               2962                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            61101                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136817                       # DTB write hits
system.switch_cpus.dtb.write_misses              1215                       # DTB write misses
system.switch_cpus.dtb.write_acv                   63                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25667                       # DTB write accesses
system.switch_cpus.dtb.data_hits               346197                       # DTB hits
system.switch_cpus.dtb.data_misses               4177                       # DTB misses
system.switch_cpus.dtb.data_acv                    85                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86768                       # DTB accesses
system.switch_cpus.itb.fetch_hits               60388                       # ITB hits
system.switch_cpus.itb.fetch_misses              1042                       # ITB misses
system.switch_cpus.itb.fetch_acv                   18                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61430                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2204493                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       434470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1270054                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              244849                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97824                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1209338                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32210                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                252                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          378                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        32501                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164880                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1693200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.750091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.074866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1454655     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15648      0.92%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28751      1.70%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18389      1.09%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46785      2.76%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10606      0.63%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18561      1.10%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8239      0.49%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91566      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1693200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.111068                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.576121                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           331447                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1160444                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            151978                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34538                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14792                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11586                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1345                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1076783                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4205                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14792                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           349763                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          451718                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       478182                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167271                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        231473                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1021855                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1229                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25349                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16533                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         157977                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       683574                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1307982                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1304709                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2856                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493885                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           189681                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31976                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3618                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            231187                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       191560                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        33909                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19636                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             935578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            905931                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1268                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       235787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       129658                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18758                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1693200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.535041                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.249011                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1323831     78.19%     78.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       143601      8.48%     86.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        72877      4.30%     90.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        62909      3.72%     94.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        48780      2.88%     97.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22718      1.34%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12224      0.72%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4285      0.25%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1975      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1693200                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1385      4.25%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18838     57.83%     62.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12352     37.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        522330     57.66%     57.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          757      0.08%     57.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1254      0.14%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       221705     24.47%     82.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139864     15.44%     97.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         905931                       # Type of FU issued
system.switch_cpus.iq.rate                   0.410948                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               32575                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035957                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3530029                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1195126                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       835667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8875                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4664                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4193                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         933412                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4634                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7748                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        53190                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          969                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18013                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        44593                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14792                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          148630                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        266187                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       982984                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        191560                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146820                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22053                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        264393                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          969                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3789                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13903                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        893459                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        213522                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12471                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19910                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               351986                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119377                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138464                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.405290                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 846903                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                839860                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404820                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            540823                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.380976                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748526                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       233091                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12729                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1652392                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.449020                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.392426                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1384424     83.78%     83.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       123754      7.49%     91.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        48951      2.96%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        20504      1.24%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22292      1.35%     96.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8705      0.53%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8866      0.54%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6268      0.38%     98.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28628      1.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1652392                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741957                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741957                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267177                       # Number of memory references committed
system.switch_cpus.commit.loads                138370                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98742                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712733                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433612     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142558     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129153     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741957                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28628                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2581599                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1991271                       # The number of ROB writes
system.switch_cpus.timesIdled                    7864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  511293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727282                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.031139                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.031139                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.329909                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.329909                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1178645                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          579494                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2751                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2499                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25492                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              25258                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             25257                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13870                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9529                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        24560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        58884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 83444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       785792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2327944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3113736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            48659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  48659    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48659                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           38200000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19466221                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35875996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023356                       # Number of seconds simulated
sim_ticks                                 23356262500                       # Number of ticks simulated
final_tick                               2279973237000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6523038                       # Simulator instruction rate (inst/s)
host_op_rate                                  6523035                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1495658410                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743628                       # Number of bytes of host memory used
host_seconds                                    15.62                       # Real time elapsed on the host
sim_insts                                   101863922                       # Number of instructions simulated
sim_ops                                     101863922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1160192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       980864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2141056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1160192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1160192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3543232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3543232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        18128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         55363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              55363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     49673701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     41995760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91669461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     49673701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49673701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       151703724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151703724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       151703724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     49673701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     41995760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            243373185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       33454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      99331                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2128512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4482880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2141056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6357184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29275                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4291                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        82                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23356207500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    162                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.259176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.038003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.240247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8219     41.04%     41.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4663     23.29%     64.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1520      7.59%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          718      3.59%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          415      2.07%     77.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          254      1.27%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          226      1.13%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          156      0.78%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3854     19.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.502469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.499102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             897     55.37%     55.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             38      2.35%     57.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           163     10.06%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           103      6.36%     74.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            89      5.49%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            82      5.06%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            70      4.32%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            36      2.22%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            33      2.04%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            18      1.11%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            24      1.48%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            16      0.99%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           18      1.11%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      0.37%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.25%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.31%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.12%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.37%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.19%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1620                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      43.237654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.312608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.131100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1369     84.51%     84.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            72      4.44%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            27      1.67%     90.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            15      0.93%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.19%     91.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.12%     91.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.06%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           12      0.74%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           18      1.11%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      0.56%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.19%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            8      0.49%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            2      0.12%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.12%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.06%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.06%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.19%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            8      0.49%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           10      0.62%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            9      0.56%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.19%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           16      0.99%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.06%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            3      0.19%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.06%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.06%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.12%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.06%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.12%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            5      0.31%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            5      0.31%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.06%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            4      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1620                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    606869434                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1230456934                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  166290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18247.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36997.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61797                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     175894.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                123795000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 67546875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               269934600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              317967120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1667568240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4461331860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          11405375250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            18313518945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            717.294695                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  18852621750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     780000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3725970250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                127113840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 69357750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               289754400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              252195120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1667568240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4500592605                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          11370936000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            18277517955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.884626                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  18784927500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     780000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3794015000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      166                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      14431                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3712     39.94%     39.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      95      1.02%     40.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      24      0.26%     41.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5462     58.78%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9293                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3711     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       95      1.26%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       24      0.32%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3711     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7541                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              21330221000     91.32%     91.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61139000      0.26%     91.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11869500      0.05%     91.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1954644500      8.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          23357874000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999731                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.679421                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.811471                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      2.00%      2.00% # number of syscalls executed
system.cpu.kern.syscall::3                          3      6.00%      8.00% # number of syscalls executed
system.cpu.kern.syscall::4                         28     56.00%     64.00% # number of syscalls executed
system.cpu.kern.syscall::6                          2      4.00%     68.00% # number of syscalls executed
system.cpu.kern.syscall::17                         4      8.00%     76.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      2.00%     78.00% # number of syscalls executed
system.cpu.kern.syscall::33                         3      6.00%     84.00% # number of syscalls executed
system.cpu.kern.syscall::45                         1      2.00%     86.00% # number of syscalls executed
system.cpu.kern.syscall::48                         1      2.00%     88.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      2.00%     90.00% # number of syscalls executed
system.cpu.kern.syscall::59                         1      2.00%     92.00% # number of syscalls executed
system.cpu.kern.syscall::71                         1      2.00%     94.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      2.00%     96.00% # number of syscalls executed
system.cpu.kern.syscall::256                        1      2.00%     98.00% # number of syscalls executed
system.cpu.kern.syscall::257                        1      2.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     50                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   274      2.51%      2.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.10%      2.61% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8742     79.96%     82.57% # number of callpals executed
system.cpu.kern.callpal::rdps                     330      3.02%     85.58% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     85.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     85.60% # number of callpals executed
system.cpu.kern.callpal::rti                      432      3.95%     89.55% # number of callpals executed
system.cpu.kern.callpal::callsys                   75      0.69%     90.24% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.04%     90.28% # number of callpals executed
system.cpu.kern.callpal::rdunique                1062      9.71%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10933                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               631                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 316                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  75                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 342                      
system.cpu.kern.mode_good::user                   316                      
system.cpu.kern.mode_good::idle                    26                      
system.cpu.kern.mode_switch_good::kernel     0.541997                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.346667                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.669276                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3485888500     14.92%     14.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            886346500      3.79%     18.72% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          18985639000     81.28%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      274                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             47611                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              908665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.085190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4249723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4249723                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       594132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          594132                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       311729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         311729                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        12578                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12578                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        12944                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12944                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       905861                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           905861                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       905861                       # number of overall hits
system.cpu.dcache.overall_hits::total          905861                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        59280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         59280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        57843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57843                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2022                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2022                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       117123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       117123                       # number of overall misses
system.cpu.dcache.overall_misses::total        117123                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2139955624                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2139955624                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3585267064                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3585267064                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     61077686                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61077686                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   5725222688                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5725222688                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   5725222688                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5725222688                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       653412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       653412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       369572                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       369572                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        14600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        12944                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12944                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1022984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1022984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1022984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1022984                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.090724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090724                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.156513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.156513                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.138493                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.138493                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.114492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.114492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114492                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 36099.116464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36099.116464                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 61982.730218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61982.730218                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 30206.570722                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 30206.570722                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 48882.138333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48882.138333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 48882.138333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48882.138333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       288487                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          612                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5919                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.739145                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        24008                       # number of writebacks
system.cpu.dcache.writebacks::total             24008                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        23374                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23374                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        47681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        47681                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          470                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          470                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        71055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        71055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        71055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        71055                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        35906                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35906                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        10162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10162                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1552                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1552                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        46068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        46068                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46068                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         2915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1771                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1771                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4686                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4686                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1116203386                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1116203386                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    614936802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    614936802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     39439564                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     39439564                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1731140188                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1731140188                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1731140188                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1731140188                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    630042000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    630042000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    354060500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    354060500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    984102500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    984102500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.054952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.027497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.106301                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.106301                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.045033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.045033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045033                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 31086.820754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31086.820754                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 60513.363708                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60513.363708                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 25412.090206                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25412.090206                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 37577.932361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37577.932361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 37577.932361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37577.932361                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 216137.907376                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 216137.907376                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 199921.230943                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 199921.230943                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210009.069569                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 210009.069569                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             92513                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.999952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              571743                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             92513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.180137                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.999952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2730278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2730278                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       560183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          560183                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       560183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           560183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       560183                       # number of overall hits
system.cpu.icache.overall_hits::total          560183                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        99258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         99258                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        99258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          99258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        99258                       # number of overall misses
system.cpu.icache.overall_misses::total         99258                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2819385555                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2819385555                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2819385555                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2819385555                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2819385555                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2819385555                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       659441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       659441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       659441                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       659441                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       659441                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       659441                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.150518                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.150518                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.150518                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.150518                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.150518                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.150518                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 28404.617814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28404.617814                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 28404.617814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28404.617814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 28404.617814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28404.617814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1876                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                66                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.424242                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         6745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6745                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         6745                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6745                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         6745                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6745                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        92513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        92513                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        92513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        92513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        92513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        92513                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2421385176                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2421385176                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2421385176                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2421385176                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2421385176                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2421385176                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.140290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.140290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140290                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.140290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140290                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 26173.458606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26173.458606                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 26173.458606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26173.458606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 26173.458606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26173.458606                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 339                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2813952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        348                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 3015                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3015                       # Transaction distribution
system.iobus.trans_dist::WriteReq               45739                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1771                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        43968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         6562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   97508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          605                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3281                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6766                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2814752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2814752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2821518                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               303000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              385000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4170000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           256846575                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7601000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            44188047                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                44068                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44068                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               396612                       # Number of tag accesses
system.iocache.tags.data_accesses              396612                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          100                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              100                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        43968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        43968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          100                       # number of demand (read+write) misses
system.iocache.demand_misses::total               100                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          100                       # number of overall misses
system.iocache.overall_misses::total              100                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     12102960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     12102960                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9488104568                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9488104568                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     12102960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     12102960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     12102960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     12102960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          100                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            100                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        43968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        43968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          100                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             100                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          100                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            100                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121029.600000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121029.600000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215795.682496                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215795.682496                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121029.600000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121029.600000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121029.600000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121029.600000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         83863                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                11961                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.011370                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           43968                       # number of writebacks
system.iocache.writebacks::total                43968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          100                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        43968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        43968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          100                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          100                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6862960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6862960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   7201674662                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   7201674662                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6862960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6862960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6862960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6862960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68629.600000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68629.600000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163793.546716                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163793.546716                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68629.600000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68629.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68629.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68629.600000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     33583                       # number of replacements
system.l2.tags.tagsinuse                  4053.050508                       # Cycle average of tags in use
system.l2.tags.total_refs                       74035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33583                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.204538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      976.182568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          6.149759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2040.890805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1028.827376                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.238326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.498264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.251179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989514                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          582                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    700449                       # Number of tag accesses
system.l2.tags.data_accesses                   700449                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        74362                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        28584                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  102946                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24008                       # number of Writeback hits
system.l2.Writeback_hits::total                 24008                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         3662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3662                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         74362                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         32246                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106608                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        74362                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        32246                       # number of overall hits
system.l2.overall_hits::total                  106608                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        18136                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         8867                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27003                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         6499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6499                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        18136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33502                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        18136                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15366                       # number of overall misses
system.l2.overall_misses::total                 33502                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1546824298                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    812978448                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2359802746                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    564860216                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     564860216                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1546824298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1377838664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2924662962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1546824298                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1377838664                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2924662962                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        92498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        37451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129949                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24008                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24008                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        10161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10161                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        92498                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        47612                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               140110                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        92498                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        47612                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              140110                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.196069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.236763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.207797                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.639602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639602                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.196069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.322734                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.239112                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.196069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.322734                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.239112                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85290.267865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91685.851810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87390.391660                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86914.943222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86914.943222                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85290.267865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89668.011454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87298.160170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85290.267865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89668.011454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87298.160170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11395                       # number of writebacks
system.l2.writebacks::total                     11395                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        18136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         8867                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27003                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         6499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6499                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        18136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        18136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33502                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         2915                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2915                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1771                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1771                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4686                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4686                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1319409202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    701596052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2021005254                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       153507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       153507                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    484345784                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    484345784                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1319409202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1185941836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2505351038                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1319409202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1185941836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2505351038                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    589232000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    589232000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    331037000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    331037000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    920269000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    920269000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.196069                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.236763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.207797                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.639602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.639602                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.196069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.322734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.196069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.322734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239112                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72750.838222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79124.399684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74843.730474                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 21929.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21929.571429                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74526.201569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74526.201569                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72750.838222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77179.606664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74782.133544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72750.838222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77179.606664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74782.133544                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202137.907376                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 202137.907376                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 186920.948617                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 186920.948617                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 196386.897140                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 196386.897140                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               30018                       # Transaction distribution
system.membus.trans_dist::ReadResp              30018                       # Transaction distribution
system.membus.trans_dist::WriteReq               1771                       # Transaction distribution
system.membus.trans_dist::WriteResp              1771                       # Transaction distribution
system.membus.trans_dist::Writeback             55363                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        43968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        43968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              41                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6465                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6465                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       132004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       132004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        78399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        87773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 219777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5627904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5627904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2870400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2877166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8505070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              113                       # Total snoops (count)
system.membus.snoop_fanout::samples            137708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  137708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              137708                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7502000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           539930964                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44534953                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          186711455                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          845876                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       598526                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        37524                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       585994                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          342707                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     58.483022                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          100288                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2867                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               742210                       # DTB read hits
system.switch_cpus.dtb.read_misses               5134                       # DTB read misses
system.switch_cpus.dtb.read_acv                    42                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           170138                       # DTB read accesses
system.switch_cpus.dtb.write_hits              408040                       # DTB write hits
system.switch_cpus.dtb.write_misses              1526                       # DTB write misses
system.switch_cpus.dtb.write_acv                   63                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          100146                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1150250                       # DTB hits
system.switch_cpus.dtb.data_misses               6660                       # DTB misses
system.switch_cpus.dtb.data_acv                   105                       # DTB access violations
system.switch_cpus.dtb.data_accesses           270284                       # DTB accesses
system.switch_cpus.itb.fetch_hits              186094                       # ITB hits
system.switch_cpus.itb.fetch_misses             15053                       # ITB misses
system.switch_cpus.itb.fetch_acv                  474                       # ITB acv
system.switch_cpus.itb.fetch_accesses          201147                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  9441643                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      2595056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                4547487                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              845876                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       442995                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               2882474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          118420                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                191                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         3788                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      1698483                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        26073                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            659444                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         27139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7265385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.625911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.888080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6371298     87.69%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            79404      1.09%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           111580      1.54%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            87699      1.21%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           136641      1.88%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            61700      0.85%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            78311      1.08%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            53120      0.73%     96.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           285632      3.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7265385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.089590                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.481641                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2279847                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4157178                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            711791                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         63074                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          53495                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        76065                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5790                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        4163273                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         18175                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          53495                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2326412                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1221369                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2605979                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            727556                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        330574                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        4012014                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4226                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          35934                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          20003                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         158508                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      2778712                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       4876904                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      4861087                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        15299                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       2294143                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           484569                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       116765                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        16023                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            510639                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       771950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       434089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       180760                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91019                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            3662384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       151265                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           3561847                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         3523                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       649181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       298923                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        97822                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7265385                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.490249                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.228321                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5801030     79.84%     79.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       607930      8.37%     88.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       297846      4.10%     92.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       206819      2.85%     95.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       171661      2.36%     97.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        84432      1.16%     98.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        56416      0.78%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        23540      0.32%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        15711      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7265385                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           12152     13.06%     13.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              8      0.01%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           117      0.13%     13.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            18      0.02%     13.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           35      0.04%     13.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            25      0.03%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            1      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          50010     53.75%     67.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         30680     32.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           53      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2275039     63.87%     63.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5662      0.16%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3331      0.09%     64.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         1103      0.03%     64.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          169      0.00%     64.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          318      0.01%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           38      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            4      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       789503     22.17%     86.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       415104     11.65%     97.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        71523      2.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3561847                       # Type of FU issued
system.switch_cpus.iq.rate                   0.377249                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               93046                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026123                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     14454647                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      4447583                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3443938                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        31001                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        19157                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        14233                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        3638531                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           16309                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        41225                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       140437                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3966                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        49370                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3487                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33904                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          53495                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          988129                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        193281                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      3906236                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        14423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        771950                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       434089                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       116673                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4849                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        187230                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3966                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        15216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        33672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        48888                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       3526116                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        751304                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35731                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 92587                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1161851                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           551551                       # Number of branches executed
system.switch_cpus.iew.exec_stores             410547                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.373464                       # Inst execution rate
system.switch_cpus.iew.wb_sent                3475164                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               3458171                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1681817                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2197964                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.366268                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.765170                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       666823                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        53443                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        46240                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7148568                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.452092                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.415430                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      5997584     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       532917      7.45%     91.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       202241      2.83%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       106673      1.49%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        71418      1.00%     96.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        45156      0.63%     97.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        24802      0.35%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        28088      0.39%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       139689      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7148568                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      3231810                       # Number of instructions committed
system.switch_cpus.commit.committedOps        3231810                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1016232                       # Number of memory references committed
system.switch_cpus.commit.loads                631513                       # Number of loads committed
system.switch_cpus.commit.membars               27145                       # Number of memory barriers committed
system.switch_cpus.commit.branches             501405                       # Number of branches committed
system.switch_cpus.commit.fp_insts              13177                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           3079377                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        76277                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        67395      2.09%      2.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2038315     63.07%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         5427      0.17%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3043      0.09%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         1011      0.03%     65.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          132      0.00%     65.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          278      0.01%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv           35      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            4      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       658658     20.38%     85.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       385989     11.94%     97.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        71523      2.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      3231810                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        139689                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10861596                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             7914322                       # The number of ROB writes
system.switch_cpus.timesIdled                   63231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2176258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             37270882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             3164468                       # Number of Instructions Simulated
system.switch_cpus.committedOps               3164468                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.983643                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.983643                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.335161                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.335161                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          4496961                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2518959                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             13164                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             8150                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          164714                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          64468                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             132979                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            132919                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1771                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1771                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            24008                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        44033                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10161                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       185012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       128660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                313672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5919936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4592942                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10512878                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44188                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           212960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.207236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 168827     79.28%     79.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44133     20.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             212960                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          109307000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            60000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         142229072                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77469841                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001291                       # Number of seconds simulated
sim_ticks                                  1290521500                       # Number of ticks simulated
final_tick                               2281263758500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17944586                       # Simulator instruction rate (inst/s)
host_op_rate                                 17944560                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              223407715                       # Simulator tick rate (ticks/s)
host_mem_usage                                 744652                       # Number of bytes of host memory used
host_seconds                                     5.78                       # Real time elapsed on the host
sim_insts                                   103657168                       # Number of instructions simulated
sim_ops                                     103657168                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       106240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        39744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             145984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       106240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        99712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           99712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1558                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     82323309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     30796852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113120161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     82323309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82323309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77264889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77264889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77264889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     82323309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     30796852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190385050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2281                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2710                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2281                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2710                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 145408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  122304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  145984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               173440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   806                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              147                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1290546000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2281                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2710                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.452830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.464254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.176709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          335     39.50%     39.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          196     23.11%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           77      9.08%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      4.48%     76.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           36      4.25%     80.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      1.89%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      1.30%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.18%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          129     15.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           63                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.492063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.968348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              36     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             2      3.17%     60.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             1      1.59%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             3      4.76%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      1.59%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3      4.76%     73.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      1.59%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      3.17%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      1.59%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      6.35%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      6.35%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      3.17%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      1.59%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      1.59%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      1.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            63                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           63                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      30.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.732016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     61.759941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23            57     90.48%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             1      1.59%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             1      1.59%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      1.59%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      1.59%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            1      1.59%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-391            1      1.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            63                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     28195500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                70795500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12409.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31159.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       112.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     258574.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                126267120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 68895750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               276151200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              323501040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1751989200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4619165715                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          12042435000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            19208405025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            716.093159                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1058910000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      43160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     190447500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                131060160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 71511000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               301345200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              259044480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1751989200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4693463505                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          11977261500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            19185675045                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.245781                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1007295000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      43160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     241870000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        5                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                        362                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                       61     34.86%     34.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       1      0.57%     35.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      1.14%     36.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     111     63.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                  175                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                        61     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        1      0.80%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      1.60%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                       61     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                   125                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1229125500     95.56%     95.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                  855000      0.07%     95.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1019500      0.08%     95.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                55176500      4.29%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1286176500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.549550                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.714286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.callpal::swpctx                    13      6.67%      6.67% # number of callpals executed
system.cpu.kern.callpal::swpipl                   156     80.00%     86.67% # number of callpals executed
system.cpu.kern.callpal::rdps                      10      5.13%     91.79% # number of callpals executed
system.cpu.kern.callpal::rti                       16      8.21%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                    195                       # number of callpals executed
system.cpu.kern.mode_switch::kernel                26                       # number of protection mode switches
system.cpu.kern.mode_switch::user                  14                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                  15                      
system.cpu.kern.mode_good::user                    14                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.576923                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.697674                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel           81791000      6.36%      6.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            572585000     44.52%     50.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            631800500     49.12%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       13                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements              1940                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              787459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1940                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            405.906701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3061704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3061704                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       349609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          349609                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       409604                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         409604                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          297                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          297                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       759213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           759213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       759213                       # number of overall hits
system.cpu.dcache.overall_hits::total          759213                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         2006                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2006                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         3083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3083                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           60                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         5089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         5089                       # number of overall misses
system.cpu.dcache.overall_misses::total          5089                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     69771250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     69771250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    136253945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    136253945                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2054750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2054750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    206025195                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    206025195                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    206025195                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    206025195                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       351615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       351615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       412687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       412687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          297                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          297                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       764302                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       764302                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       764302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       764302                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005705                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.007471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007471                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.175439                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.175439                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006658                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006658                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006658                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006658                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 34781.281157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34781.281157                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 44195.246513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44195.246513                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 34245.833333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34245.833333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 40484.416388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40484.416388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 40484.416388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40484.416388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5107                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.510870                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1247                       # number of writebacks
system.cpu.dcache.writebacks::total              1247                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          821                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2369                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           19                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         3190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         3190                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3190                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1185                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          714                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           41                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         1899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         1899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1899                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data           19                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data           29                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           29                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     43262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     25879999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25879999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1007250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1007250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     69142499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69142499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     69142499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69142499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1617000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1617000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      3200000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      3200000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data      4817000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      4817000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.119883                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.119883                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002485                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002485                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36508.438819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36508.438819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 36246.497199                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36246.497199                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 24567.073171                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24567.073171                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 36409.952080                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36409.952080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 36409.952080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36409.952080                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       161700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168421.052632                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168421.052632                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 166103.448276                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 166103.448276                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              9264                       # number of replacements
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              158931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9264                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.155764                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            684192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           684192                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       158175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          158175                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       158175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           158175                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       158175                       # number of overall hits
system.cpu.icache.overall_hits::total          158175                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        10557                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10557                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        10557                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10557                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        10557                       # number of overall misses
system.cpu.icache.overall_misses::total         10557                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    271995998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    271995998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    271995998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    271995998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    271995998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    271995998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       168732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       168732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       168732                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       168732                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       168732                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       168732                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.062567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062567                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.062567                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062567                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.062567                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062567                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25764.516245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25764.516245                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25764.516245                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25764.516245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25764.516245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25764.516245                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1292                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1292                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         9265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9265                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         9265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         9265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9265                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    220934752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    220934752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    220934752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    220934752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    220934752                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    220934752                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.054910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.054910                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054910                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.054910                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054910                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23846.168591                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23846.168591                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23846.168591                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23846.168591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23846.168591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23846.168591                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   13                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  13                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1171                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 19                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           67                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    73819                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             6740868                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.5                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1158501                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1155                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       363499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       363499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    247962868                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    247962868                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       363499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       363499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       363499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       363499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121166.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121166.333333                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215245.545139                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215245.545139                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121166.333333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121166.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121166.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121166.333333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2386                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  376                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.345745                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       206499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       206499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    188056870                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    188056870                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       206499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       206499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       206499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       206499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        68833                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        68833                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163243.810764                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163243.810764                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        68833                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        68833                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        68833                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        68833                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2297                       # number of replacements
system.l2.tags.tagsinuse                  4048.344547                       # Cycle average of tags in use
system.l2.tags.total_refs                       16087                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.003483                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      480.400806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2868.610367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   694.333374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.117285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.700344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.169515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     52832                       # Number of tag accesses
system.l2.tags.data_accesses                    52832                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         7605                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data          857                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8462                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1247                       # number of Writeback hits
system.l2.Writeback_hits::total                  1247                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   462                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          7605                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          1319                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8924                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         7605                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         1319                       # number of overall hits
system.l2.overall_hits::total                    8924                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1660                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          369                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2029                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 252                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1660                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          621                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2281                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1660                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          621                       # number of overall misses
system.l2.overall_misses::total                  2281                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    131828000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     33941750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       165769750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     20277250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20277250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    131828000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     54219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        186047000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    131828000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     54219000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       186047000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         9265                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         1226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10491                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1247                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1247                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               714                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         9265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         1940                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11205                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         9265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         1940                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11205                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.179169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.300979                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.193404                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.352941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.352941                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.179169                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.320103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203570                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.179169                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.320103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203570                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79414.457831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91983.062331                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81700.221784                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 80465.277778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80465.277778                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79414.457831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87309.178744                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81563.787812                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79414.457831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87309.178744                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81563.787812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  406                       # number of writebacks
system.l2.writebacks::total                       406                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1660                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          369                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2029                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            252                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2281                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2281                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data           19                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data           29                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           29                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    111041500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     29292750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    140334250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     17135250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17135250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    111041500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     46428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    157469500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    111041500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     46428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    157469500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1477000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1477000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2953000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2953000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data      4430000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      4430000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.179169                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.300979                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.193404                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.352941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.179169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.320103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.179169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.320103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203570                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66892.469880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79384.146341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69164.243470                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67997.023810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67997.023810                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 66892.469880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74763.285024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69035.291539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 66892.469880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74763.285024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69035.291539                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       147700                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       147700                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155421.052632                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155421.052632                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 152758.620690                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 152758.620690                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2042                       # Transaction distribution
system.membus.trans_dist::ReadResp               2042                       # Transaction distribution
system.membus.trans_dist::WriteReq                 19                       # Transaction distribution
system.membus.trans_dist::WriteResp                19                       # Transaction distribution
system.membus.trans_dist::Writeback              1558                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.membus.trans_dist::ReadExReq               252                       # Transaction distribution
system.membus.trans_dist::ReadExResp              252                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           67                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       171968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       172035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  319491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoop_fanout::samples              5024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    5024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5024                       # Request fanout histogram
system.membus.reqLayer0.occupancy               53500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16637645                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1168499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           12200500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups           38869                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        30810                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         1927                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        27658                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           22237                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.399884                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            3107                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           75                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               614772                       # DTB read hits
system.switch_cpus.dtb.read_misses                386                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           601784                       # DTB read accesses
system.switch_cpus.dtb.write_hits              424666                       # DTB write hits
system.switch_cpus.dtb.write_misses               127                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          417063                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1039438                       # DTB hits
system.switch_cpus.dtb.data_misses                513                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses          1018847                       # DTB accesses
system.switch_cpus.itb.fetch_hits              156670                       # ITB hits
system.switch_cpus.itb.fetch_misses               273                       # ITB misses
system.switch_cpus.itb.fetch_acv                   10                       # ITB acv
system.switch_cpus.itb.fetch_accesses          156943                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1365582                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       384854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2238941                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches               38869                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        25344                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                761473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           15914                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          326                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        18554                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          480                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines            168732                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          3420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1173644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.907683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.309173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           858046     73.11%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            12197      1.04%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            10521      0.90%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            11388      0.97%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             7005      0.60%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             8969      0.76%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             9575      0.82%     78.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             6321      0.54%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           249622     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1173644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.028463                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.639551                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           295416                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        589269                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            165637                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        115534                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles           7788                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved         1840                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           169                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        2125713                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           612                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles           7788                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           339007                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          154932                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        54105                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            233864                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        383948                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        2094692                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            70                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         196671                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         136419                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          54661                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1583323                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       3249845                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2046907                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1202920                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1353776                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           229542                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3631                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          409                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            637890                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       593572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       460261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       411673                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       293503                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            2045097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1972397                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         5536                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       256808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       233589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2572                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1173644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.680575                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.890561                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       464391     39.57%     39.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       202756     17.28%     56.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       169798     14.47%     71.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       114220      9.73%     81.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       114496      9.76%     90.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        51015      4.35%     95.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        33851      2.88%     98.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        13716      1.17%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         9401      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1173644                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7508      3.35%      3.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           263      0.12%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1092      0.49%      3.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           252      0.11%      4.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult       106520     47.52%     51.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv         34643     15.45%     67.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        11958      5.33%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          46618     20.80%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15305      6.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        435351     22.07%     22.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          165      0.01%     22.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     22.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       152393      7.73%     29.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp        75562      3.83%     33.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        34323      1.74%     35.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       206356     10.46%     45.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        14209      0.72%     46.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt         3152      0.16%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       621070     31.49%     78.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       427483     21.67%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess         2333      0.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1972397                       # Type of FU issued
system.switch_cpus.iq.rate                   1.444364                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              224159                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.113648                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3181073                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1125076                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       918085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2167059                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1189988                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       975996                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1019702                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1176854                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       205668                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        77789                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          185                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9056                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        47242                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        57171                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          135                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles           7788                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           67911                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         22153                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2055188                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts          565                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        593572                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       460261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2927                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         16034                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9056                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect          977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         1219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts         2196                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1961636                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        615279                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        10760                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  5129                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1040113                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches            26498                       # Number of branches executed
system.switch_cpus.iew.exec_stores             424834                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.436483                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1899622                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1894081                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1227080                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1456986                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.387014                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.842204                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       257377                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2390                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         2120                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1132179                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.587779                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.489893                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       652140     57.60%     57.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       120650     10.66%     68.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        85853      7.58%     75.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        64167      5.67%     81.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        54843      4.84%     86.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        26171      2.31%     88.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        24673      2.18%     90.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        14928      1.32%     92.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        88754      7.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1132179                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1797650                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1797650                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 928802                       # Number of memory references committed
system.switch_cpus.commit.loads                515783                       # Number of loads committed
system.switch_cpus.commit.membars                1831                       # Number of memory barriers committed
system.switch_cpus.commit.branches              23767                       # Number of branches committed
system.switch_cpus.commit.fp_insts             928078                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1363978                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         2350                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass         4404      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       398761     22.18%     22.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          159      0.01%     22.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     22.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       142546      7.93%     30.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp        74420      4.14%     34.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        34091      1.90%     36.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult       194869     10.84%     47.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        13339      0.74%     47.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt         2069      0.12%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       517614     28.79%     76.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       413045     22.98%     99.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess         2333      0.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1797650                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         88754                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3096278                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4151778                       # The number of ROB writes
system.switch_cpus.timesIdled                    4628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  191938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1215462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1793246                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1793246                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.761514                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.761514                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.313173                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.313173                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1926458                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          671395                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1092254                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           773219                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1313644                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           1765                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              10504                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             10501                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                19                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               19                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             1247                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             714                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       592896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       204099                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 796995                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1157                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            13637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.084769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.278548                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12481     91.52%     91.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1156      8.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13637                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7497000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14246748                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3027250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001377                       # Number of seconds simulated
sim_ticks                                  1376728500                       # Number of ticks simulated
final_tick                               2282640487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               23814726                       # Simulator instruction rate (inst/s)
host_op_rate                                 23814679                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              313672419                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745676                       # Number of bytes of host memory used
host_seconds                                     4.39                       # Real time elapsed on the host
sim_insts                                   104523967                       # Number of instructions simulated
sim_ops                                     104523967                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       405120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       945344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1350464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       405120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        405120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       413504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          413504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6461                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6461                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    294262812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    686659715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             980922528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    294262812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        294262812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       300352611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            300352611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       300352611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    294262812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    686659715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1281275139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       21101                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6461                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21101                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6461                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1347328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  413504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1350464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               413504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              357                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1376766000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21101                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6461                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.111009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.550783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.901638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2769     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1706     26.01%     68.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          608      9.27%     77.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          281      4.28%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          218      3.32%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          135      2.06%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           92      1.40%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           74      1.13%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          675     10.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6558                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.781955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.045589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.411869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      1.00%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            67     16.79%     17.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            60     15.04%     32.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            56     14.04%     46.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            43     10.78%     57.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            35      8.77%     66.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            23      5.76%     72.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            20      5.01%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            11      2.76%     79.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      3.26%     83.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            11      2.76%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           15      3.76%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           15      3.76%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      1.00%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.50%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.75%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      1.25%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.50%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.50%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.25%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.25%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.181677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              362     90.73%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.00%     91.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27      6.77%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.25%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           399                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    326225500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               720950500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  105260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15496.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34246.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       978.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       300.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    980.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    300.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16340                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4600                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49951.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                146527920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 79950750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               341359200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              341969040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1841495760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5422880250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          12159677250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            20333860170                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            721.204231                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    189807000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      45760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1134857000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                159939360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 87268500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               399523800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              281925360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1841495760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5521109490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          12073484250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            20364746520                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            722.300865                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    153106000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      45760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1171514000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3294                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      703     45.71%     45.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      10      0.65%     46.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.07%     46.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     824     53.58%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1538                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       701     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       10      0.71%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.07%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      701     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1413                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1171096000     84.90%     84.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 6940000      0.50%     85.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1272000      0.09%     85.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               200105500     14.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1379413500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997155                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.850728                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.918726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.00%      4.00% # number of syscalls executed
system.cpu.kern.syscall::3                          2      8.00%     12.00% # number of syscalls executed
system.cpu.kern.syscall::4                          5     20.00%     32.00% # number of syscalls executed
system.cpu.kern.syscall::6                          2      8.00%     40.00% # number of syscalls executed
system.cpu.kern.syscall::17                         1      4.00%     44.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.00%     48.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      4.00%     52.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     12.00%     64.00% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.00%     68.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.00%     72.00% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.00%     76.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5     20.00%     96.00% # number of syscalls executed
system.cpu.kern.syscall::74                         1      4.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     25                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   116      6.67%      6.67% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.34%      7.01% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1326     76.21%     83.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      13      0.75%     83.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.06%     84.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.06%     84.08% # number of callpals executed
system.cpu.kern.callpal::rti                      201     11.55%     95.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   41      2.36%     97.99% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.52%     98.51% # number of callpals executed
system.cpu.kern.callpal::rdunique                  26      1.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1740                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               317                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 188                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 188                      
system.cpu.kern.mode_good::user                   188                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.593060                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744554                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          957839500     69.44%     69.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            421574000     30.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      116                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             24254                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              232072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24510                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.468462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1354082                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1354082                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       153072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          153072                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        70219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          70219                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2713                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2713                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         3100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3100                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       223291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           223291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       223291                       # number of overall hits
system.cpu.dcache.overall_hits::total          223291                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        32156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32156                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        70467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70467                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          730                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          730                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       102623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       102623                       # number of overall misses
system.cpu.dcache.overall_misses::total        102623                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1535421500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1535421500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4788990437                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4788990437                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     33694999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33694999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6324411937                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6324411937                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6324411937                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6324411937                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       185228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       140686                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       140686                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         3443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       325914                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325914                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       325914                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325914                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.173602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.173602                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.500881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.500881                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.212024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.212024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.314878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.314878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.314878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.314878                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 47749.144794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47749.144794                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 67960.753785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67960.753785                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 46157.532877                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46157.532877                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 61627.626721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61627.626721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 61627.626721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61627.626721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       385241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7716                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.927553                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14635                       # number of writebacks
system.cpu.dcache.writebacks::total             14635                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18143                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        60697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60697                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          256                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          256                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        78840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        78840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78840                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        14013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14013                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9770                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          474                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          474                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        23783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        23783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23783                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          324                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          324                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          149                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          149                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          473                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          473                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    635462500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    635462500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    742214240                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    742214240                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     17343751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17343751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1377676740                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1377676740                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1377676740                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1377676740                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     72842000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     72842000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     33312500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     33312500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    106154500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    106154500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.075653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.075653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.069445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.137671                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.137671                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.072973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.072973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072973                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45348.069650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45348.069650                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 75968.704197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75968.704197                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 36590.191983                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36590.191983                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 57926.953706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57926.953706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 57926.953706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57926.953706                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224820.987654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224820.987654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223573.825503                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223573.825503                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224428.118393                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224428.118393                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             15713                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.970033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              175020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15969                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.959985                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.970033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            783537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           783537                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       174104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          174104                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       174104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           174104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       174104                       # number of overall hits
system.cpu.icache.overall_hits::total          174104                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        17850                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17850                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        17850                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17850                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        17850                       # number of overall misses
system.cpu.icache.overall_misses::total         17850                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    761123728                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    761123728                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    761123728                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    761123728                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    761123728                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    761123728                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       191954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       191954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       191954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       191954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       191954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       191954                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.092991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.092991                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.092991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.092991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.092991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.092991                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 42639.984762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42639.984762                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 42639.984762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42639.984762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 42639.984762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42639.984762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1364                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2130                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2130                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2130                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2130                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2130                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        15720                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15720                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        15720                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15720                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        15720                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15720                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    632112768                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    632112768                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    632112768                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    632112768                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    632112768                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    632112768                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.081895                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081895                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.081895                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081895                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.081895                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081895                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40210.735878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40210.735878                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 40210.735878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40210.735878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 40210.735878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40210.735878                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  324                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 324                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 149                       # Transaction distribution
system.iobus.trans_dist::WriteResp                149                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          422                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              540000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              797000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21098                       # number of replacements
system.l2.tags.tagsinuse                  4029.105200                       # Cycle average of tags in use
system.l2.tags.total_refs                       73020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25106                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.908468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1077.798556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          3.559222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1715.618145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1231.129277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.263134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.418852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.300569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983668                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          925                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    249214                       # Number of tag accesses
system.l2.tags.data_accesses                   249214                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         9380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         8111                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17491                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14635                       # number of Writeback hits
system.l2.Writeback_hits::total                 14635                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1372                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          9380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9483                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18863                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         9380                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9483                       # number of overall hits
system.l2.overall_hits::total                   18863                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         6330                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6373                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12703                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8398                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         6330                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14771                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21101                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6330                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14771                       # number of overall misses
system.l2.overall_misses::total                 21101                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    517583000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    551125250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1068708250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    716491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     716491000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    517583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1267616250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1785199250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    517583000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1267616250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1785199250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        15710                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        14484                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               30194                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14635                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14635                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9770                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        15710                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        24254                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39964                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        15710                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        24254                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39964                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.402928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.440003                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.420713                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.859570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.859570                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.402928                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.609013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528000                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.402928                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.609013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528000                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81766.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86478.150008                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84130.382587                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 85316.861157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85316.861157                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81766.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85817.903324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84602.589925                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81766.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85817.903324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84602.589925                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6461                       # number of writebacks
system.l2.writebacks::total                      6461                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         6330                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12703                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8398                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21101                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          324                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          324                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          149                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          149                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          473                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          473                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    438244500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    471369250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    909613750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    612611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    612611000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    438244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1083980250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1522224750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    438244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1083980250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1522224750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     68306000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     68306000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     31375500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     31375500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     99681500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     99681500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.402928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.440003                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.420713                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.859570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.859570                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.402928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.609013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.402928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.609013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528000                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69232.938389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73963.478738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71606.215067                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17501                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72947.249345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72947.249345                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69232.938389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73385.705098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72139.934126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69232.938389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73385.705098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72139.934126                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210820.987654                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210820.987654                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210573.825503                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210573.825503                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210743.128964                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210743.128964                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               13027                       # Transaction distribution
system.membus.trans_dist::ReadResp              13027                       # Transaction distribution
system.membus.trans_dist::WriteReq                149                       # Transaction distribution
system.membus.trans_dist::WriteResp               149                       # Transaction distribution
system.membus.trans_dist::Writeback              6461                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8398                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8398                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        49611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1763968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1764588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1764588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             28036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   28036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28036                       # Request fanout histogram
system.membus.reqLayer0.occupancy              737000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            59283500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy          112612249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          246840                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       194205                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        12001                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       164571                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          103545                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     62.918133                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           19321                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          582                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               224919                       # DTB read hits
system.switch_cpus.dtb.read_misses               2981                       # DTB read misses
system.switch_cpus.dtb.read_acv                    48                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            73799                       # DTB read accesses
system.switch_cpus.dtb.write_hits              151863                       # DTB write hits
system.switch_cpus.dtb.write_misses              1272                       # DTB write misses
system.switch_cpus.dtb.write_acv                   45                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           32169                       # DTB write accesses
system.switch_cpus.dtb.data_hits               376782                       # DTB hits
system.switch_cpus.dtb.data_misses               4253                       # DTB misses
system.switch_cpus.dtb.data_acv                    93                       # DTB access violations
system.switch_cpus.dtb.data_accesses           105968                       # DTB accesses
system.switch_cpus.itb.fetch_hits               72033                       # ITB hits
system.switch_cpus.itb.fetch_misses              2541                       # ITB misses
system.switch_cpus.itb.fetch_acv                   64                       # ITB acv
system.switch_cpus.itb.fetch_accesses           74574                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2753457                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       538982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1410284                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              246840                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       122866                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1345533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           35604                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 74                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1025                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       218684                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            191955                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          8102                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2122158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.664552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.946727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1849678     87.16%     87.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            19199      0.90%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            34939      1.65%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            24183      1.14%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            51452      2.42%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            13955      0.66%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            22460      1.06%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            12021      0.57%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            94271      4.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2122158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.089647                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.512187                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           431059                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1457687                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            179523                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         37536                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          16353                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        14662                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1481                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1236935                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4454                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          16353                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           451505                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          541311                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       663094                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            195495                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        254400                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1181978                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           688                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28056                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10043                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         176590                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       793717                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1498800                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1495177                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3174                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        594487                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           199227                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        35634                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         4203                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            250911                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       222409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       162733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        66202                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        49384                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1082845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        33166                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1032487                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1379                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       249214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       147115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        21647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2122158                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.486527                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.181283                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1681800     79.25%     79.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       183760      8.66%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        90841      4.28%     92.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        70878      3.34%     95.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        50762      2.39%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23480      1.11%     99.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12831      0.60%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         5471      0.26%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2335      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2122158                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2462      8.36%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17237     58.54%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          9743     33.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        613416     59.41%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          773      0.07%     59.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1311      0.13%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            4      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.02%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       239152     23.16%     82.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       154994     15.01%     97.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        22097      2.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1032487                       # Type of FU issued
system.switch_cpus.iq.rate                   0.374978                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29443                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028517                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      4208148                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1361251                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       973822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9806                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5137                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4661                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1056345                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5092                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         9215                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        56267                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1198                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18596                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          341                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32497                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          16353                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          254404                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        251776                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1139625                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        222409                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       162733                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        25689                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        249216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1198                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         5325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        15003                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1020401                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        229154                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12086                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 23614                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               382697                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           144819                       # Number of branches executed
system.switch_cpus.iew.exec_stores             153543                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.370589                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 985895                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                978483                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            478600                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            638755                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.355365                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.749270                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       246958                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        11519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        13846                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2079456                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.425411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.351003                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1752941     84.30%     84.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       155390      7.47%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        58906      2.83%     94.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        25089      1.21%     95.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        25597      1.23%     97.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        11140      0.54%     97.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8960      0.43%     98.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         7158      0.34%     98.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        34275      1.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2079456                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       884623                       # Number of instructions committed
system.switch_cpus.commit.committedOps         884623                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 310279                       # Number of memory references committed
system.switch_cpus.commit.loads                166142                       # Number of loads committed
system.switch_cpus.commit.membars                5911                       # Number of memory barriers committed
system.switch_cpus.commit.branches             124877                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4407                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            848289                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        12692                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        18316      2.07%      2.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       525378     59.39%     61.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          730      0.08%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1299      0.15%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     61.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.03%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       172053     19.45%     81.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       144501     16.33%     97.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        22097      2.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       884623                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         34275                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3156549                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2306204                       # The number of ROB writes
system.switch_cpus.timesIdled                   10560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  631299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              866799                       # Number of Instructions Simulated
system.switch_cpus.committedOps                866799                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.176581                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.176581                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.314804                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.314804                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1338258                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          680200                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3052                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2781                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           30032                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          17941                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              30528                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30529                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               149                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              149                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14635                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        31431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        64095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 95526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1005504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2489516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3495020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            55085                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55085    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              55085                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           42252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24845231                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38965750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
