
i2c_comm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cd8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08005e68  08005e68  00015e68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006274  08006274  000201cc  2**0
                  CONTENTS
  4 .ARM          00000000  08006274  08006274  000201cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006274  08006274  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006274  08006274  00016274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006278  08006278  00016278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  0800627c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  200001cc  08006448  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c0  08006448  000205c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000664c  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b94  00000000  00000000  0002688b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008f0  00000000  00000000  00028420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000066e  00000000  00000000  00028d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004403  00000000  00000000  0002937e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007e85  00000000  00000000  0002d781  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000756eb  00000000  00000000  00035606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000034a4  00000000  00000000  000aacf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000ae198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001cc 	.word	0x200001cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e50 	.word	0x08005e50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d0 	.word	0x200001d0
 80001cc:	08005e50 	.word	0x08005e50

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa93 f3a3 	rbit	r3, r3
 8000bc2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	fab3 f383 	clz	r3, r3
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	2103      	movs	r1, #3
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	61bb      	str	r3, [r7, #24]
  return(result);
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	fab3 f383 	clz	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	601a      	str	r2, [r3, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	3724      	adds	r7, #36	; 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b085      	sub	sp, #20
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	401a      	ands	r2, r3
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	fb01 f303 	mul.w	r3, r1, r3
 8000c20:	431a      	orrs	r2, r3
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	605a      	str	r2, [r3, #4]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b089      	sub	sp, #36	; 0x24
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	60f8      	str	r0, [r7, #12]
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	613b      	str	r3, [r7, #16]
  return(result);
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	fab3 f383 	clz	r3, r3
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2103      	movs	r1, #3
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	401a      	ands	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fab3 f383 	clz	r3, r3
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	6879      	ldr	r1, [r7, #4]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000c80:	bf00      	nop
 8000c82:	3724      	adds	r7, #36	; 0x24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b089      	sub	sp, #36	; 0x24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	68da      	ldr	r2, [r3, #12]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa93 f3a3 	rbit	r3, r3
 8000ca6:	613b      	str	r3, [r7, #16]
  return(result);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	fab3 f383 	clz	r3, r3
 8000cae:	005b      	lsls	r3, r3, #1
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	401a      	ands	r2, r3
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	fab3 f383 	clz	r3, r3
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	60da      	str	r2, [r3, #12]
}
 8000cda:	bf00      	nop
 8000cdc:	3724      	adds	r7, #36	; 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b089      	sub	sp, #36	; 0x24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6a1a      	ldr	r2, [r3, #32]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	fa93 f3a3 	rbit	r3, r3
 8000d00:	613b      	str	r3, [r7, #16]
  return(result);
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	210f      	movs	r1, #15
 8000d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	401a      	ands	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	fa93 f3a3 	rbit	r3, r3
 8000d1e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fab3 f383 	clz	r3, r3
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000d34:	bf00      	nop
 8000d36:	3724      	adds	r7, #36	; 0x24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	fa93 f3a3 	rbit	r3, r3
 8000d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	fab3 f383 	clz	r3, r3
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	210f      	movs	r1, #15
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	401a      	ands	r2, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	0a1b      	lsrs	r3, r3, #8
 8000d74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	fa93 f3a3 	rbit	r3, r3
 8000d7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	fab3 f383 	clz	r3, r3
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000d92:	bf00      	nop
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b088      	sub	sp, #32
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	613b      	str	r3, [r7, #16]
  return(result);
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	fab3 f383 	clz	r3, r3
 8000dc4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000dc6:	e048      	b.n	8000e5a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d03a      	beq.n	8000e54 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	461a      	mov	r2, r3
 8000de4:	69b9      	ldr	r1, [r7, #24]
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff fede 	bl	8000ba8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d003      	beq.n	8000dfc <LL_GPIO_Init+0x5e>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d106      	bne.n	8000e0a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	461a      	mov	r2, r3
 8000e02:	69b9      	ldr	r1, [r7, #24]
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff14 	bl	8000c32 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	69b9      	ldr	r1, [r7, #24]
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff3a 	bl	8000c8c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d119      	bne.n	8000e54 <LL_GPIO_Init+0xb6>
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	fa93 f3a3 	rbit	r3, r3
 8000e2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000e2e:	fab3 f383 	clz	r3, r3
 8000e32:	2b07      	cmp	r3, #7
 8000e34:	d807      	bhi.n	8000e46 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	69b9      	ldr	r1, [r7, #24]
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff51 	bl	8000ce6 <LL_GPIO_SetAFPin_0_7>
 8000e44:	e006      	b.n	8000e54 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	69b9      	ldr	r1, [r7, #24]
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff76 	bl	8000d40 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	3301      	adds	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	fa22 f303 	lsr.w	r3, r2, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1af      	bne.n	8000dc8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d003      	beq.n	8000e78 <LL_GPIO_Init+0xda>
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d107      	bne.n	8000e88 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	6819      	ldr	r1, [r3, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	461a      	mov	r2, r3
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff febd 	bl	8000c02 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8000e92:	b480      	push	{r7}
 8000e94:	b083      	sub	sp, #12
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f043 0201 	orr.w	r2, r3, #1
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	601a      	str	r2, [r3, #0]
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b083      	sub	sp, #12
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f023 0201 	bic.w	r2, r3, #1
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	601a      	str	r2, [r3, #0]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b085      	sub	sp, #20
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	60f8      	str	r0, [r7, #12]
 8000eda:	60b9      	str	r1, [r7, #8]
 8000edc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	0219      	lsls	r1, r3, #8
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	430b      	orrs	r3, r1
 8000eee:	431a      	orrs	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	601a      	str	r2, [r3, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000f14:	f023 0307 	bic.w	r3, r3, #7
 8000f18:	68b9      	ldr	r1, [r7, #8]
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	609a      	str	r2, [r3, #8]
}
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	609a      	str	r2, [r3, #8]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	609a      	str	r2, [r3, #8]
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	611a      	str	r2, [r3, #16]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	601a      	str	r2, [r3, #0]
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
 8000fba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	431a      	orrs	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	605a      	str	r2, [r3, #4]
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff ff65 	bl	8000eb2 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	6899      	ldr	r1, [r3, #8]
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f7ff ff6d 	bl	8000ed2 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffb6 	bl	8000f70 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff ff44 	bl	8000e92 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ffa0 	bl	8000f50 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	6919      	ldr	r1, [r3, #16]
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	461a      	mov	r2, r3
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff ff70 	bl	8000f00 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	691b      	ldr	r3, [r3, #16]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d002      	beq.n	800102e <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ff81 	bl	8000f30 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4619      	mov	r1, r3
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ffa9 	bl	8000f8c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	4619      	mov	r1, r3
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff ffb6 	bl	8000fb2 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001046:	2300      	movs	r3, #0
}
 8001048:	4618      	mov	r0, r3
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <LL_RCC_HSI_IsReady+0x20>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0302 	and.w	r3, r3, #2
 800105c:	2b02      	cmp	r3, #2
 800105e:	bf0c      	ite	eq
 8001060:	2301      	moveq	r3, #1
 8001062:	2300      	movne	r3, #0
 8001064:	b2db      	uxtb	r3, r3
}
 8001066:	4618      	mov	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	40021000 	.word	0x40021000

08001074 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8001078:	4b06      	ldr	r3, [pc, #24]	; (8001094 <LL_RCC_LSE_IsReady+0x20>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b02      	cmp	r3, #2
 8001082:	bf0c      	ite	eq
 8001084:	2301      	moveq	r3, #1
 8001086:	2300      	movne	r3, #0
 8001088:	b2db      	uxtb	r3, r3
}
 800108a:	4618      	mov	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	40021000 	.word	0x40021000

08001098 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800109c:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <LL_RCC_GetSysClkSource+0x18>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 030c 	and.w	r3, r3, #12
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	40021000 	.word	0x40021000

080010b4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <LL_RCC_GetAHBPrescaler+0x18>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	40021000 	.word	0x40021000

080010d0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <LL_RCC_GetAPB1Prescaler+0x18>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80010dc:	4618      	mov	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40021000 	.word	0x40021000

080010ec <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80010f0:	4b04      	ldr	r3, [pc, #16]	; (8001104 <LL_RCC_GetAPB2Prescaler+0x18>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	40021000 	.word	0x40021000

08001108 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8001110:	4b07      	ldr	r3, [pc, #28]	; (8001130 <LL_RCC_GetUSARTClockSource+0x28>)
 8001112:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001114:	2103      	movs	r1, #3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	fa01 f303 	lsl.w	r3, r1, r3
 800111c:	401a      	ands	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	061b      	lsls	r3, r3, #24
 8001122:	4313      	orrs	r3, r2
}
 8001124:	4618      	mov	r0, r3
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	40021000 	.word	0x40021000

08001134 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <LL_RCC_PLL_GetMainSource+0x18>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8001140:	4618      	mov	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40021000 	.word	0x40021000

08001150 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8001154:	4b04      	ldr	r3, [pc, #16]	; (8001168 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40021000 	.word	0x40021000

0800116c <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <LL_RCC_PLL_GetPrediv+0x18>)
 8001172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001174:	f003 030f 	and.w	r3, r3, #15
}
 8001178:	4618      	mov	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000

08001188 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001190:	f000 f862 	bl	8001258 <RCC_GetSystemClockFreq>
 8001194:	4602      	mov	r2, r0
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 f880 	bl	80012a4 <RCC_GetHCLKClockFreq>
 80011a4:	4602      	mov	r2, r0
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f88e 	bl	80012d0 <RCC_GetPCLK1ClockFreq>
 80011b4:	4602      	mov	r2, r0
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 f89a 	bl	80012f8 <RCC_GetPCLK2ClockFreq>
 80011c4:	4602      	mov	r2, r0
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	60da      	str	r2, [r3, #12]
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d130      	bne.n	8001248 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff8e 	bl	8001108 <LL_RCC_GetUSARTClockSource>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d00a      	beq.n	8001208 <LL_RCC_GetUSARTClockFreq+0x34>
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d819      	bhi.n	800122a <LL_RCC_GetUSARTClockFreq+0x56>
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d002      	beq.n	8001200 <LL_RCC_GetUSARTClockFreq+0x2c>
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d00c      	beq.n	8001218 <LL_RCC_GetUSARTClockFreq+0x44>
 80011fe:	e014      	b.n	800122a <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001200:	f000 f82a 	bl	8001258 <RCC_GetSystemClockFreq>
 8001204:	60f8      	str	r0, [r7, #12]
        break;
 8001206:	e01f      	b.n	8001248 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001208:	f7ff ff22 	bl	8001050 <LL_RCC_HSI_IsReady>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d017      	beq.n	8001242 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8001212:	4b10      	ldr	r3, [pc, #64]	; (8001254 <LL_RCC_GetUSARTClockFreq+0x80>)
 8001214:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001216:	e014      	b.n	8001242 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001218:	f7ff ff2c 	bl	8001074 <LL_RCC_LSE_IsReady>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d011      	beq.n	8001246 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8001222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001226:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001228:	e00d      	b.n	8001246 <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800122a:	f000 f815 	bl	8001258 <RCC_GetSystemClockFreq>
 800122e:	4603      	mov	r3, r0
 8001230:	4618      	mov	r0, r3
 8001232:	f000 f837 	bl	80012a4 <RCC_GetHCLKClockFreq>
 8001236:	4603      	mov	r3, r0
 8001238:	4618      	mov	r0, r3
 800123a:	f000 f849 	bl	80012d0 <RCC_GetPCLK1ClockFreq>
 800123e:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8001240:	e002      	b.n	8001248 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8001242:	bf00      	nop
 8001244:	e000      	b.n	8001248 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8001246:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8001248:	68fb      	ldr	r3, [r7, #12]
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	007a1200 	.word	0x007a1200

08001258 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001262:	f7ff ff19 	bl	8001098 <LL_RCC_GetSysClkSource>
 8001266:	4603      	mov	r3, r0
 8001268:	2b08      	cmp	r3, #8
 800126a:	d00c      	beq.n	8001286 <RCC_GetSystemClockFreq+0x2e>
 800126c:	2b08      	cmp	r3, #8
 800126e:	d80e      	bhi.n	800128e <RCC_GetSystemClockFreq+0x36>
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <RCC_GetSystemClockFreq+0x22>
 8001274:	2b04      	cmp	r3, #4
 8001276:	d003      	beq.n	8001280 <RCC_GetSystemClockFreq+0x28>
 8001278:	e009      	b.n	800128e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <RCC_GetSystemClockFreq+0x48>)
 800127c:	607b      	str	r3, [r7, #4]
      break;
 800127e:	e009      	b.n	8001294 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001280:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <RCC_GetSystemClockFreq+0x48>)
 8001282:	607b      	str	r3, [r7, #4]
      break;
 8001284:	e006      	b.n	8001294 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001286:	f000 f84b 	bl	8001320 <RCC_PLL_GetFreqDomain_SYS>
 800128a:	6078      	str	r0, [r7, #4]
      break;
 800128c:	e002      	b.n	8001294 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800128e:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <RCC_GetSystemClockFreq+0x48>)
 8001290:	607b      	str	r3, [r7, #4]
      break;
 8001292:	bf00      	nop
  }

  return frequency;
 8001294:	687b      	ldr	r3, [r7, #4]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	007a1200 	.word	0x007a1200

080012a4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80012ac:	f7ff ff02 	bl	80010b4 <LL_RCC_GetAHBPrescaler>
 80012b0:	4603      	mov	r3, r0
 80012b2:	091b      	lsrs	r3, r3, #4
 80012b4:	f003 030f 	and.w	r3, r3, #15
 80012b8:	4a04      	ldr	r2, [pc, #16]	; (80012cc <RCC_GetHCLKClockFreq+0x28>)
 80012ba:	5cd3      	ldrb	r3, [r2, r3]
 80012bc:	461a      	mov	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	40d3      	lsrs	r3, r2
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	08005ee0 	.word	0x08005ee0

080012d0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80012d8:	f7ff fefa 	bl	80010d0 <LL_RCC_GetAPB1Prescaler>
 80012dc:	4603      	mov	r3, r0
 80012de:	0a1b      	lsrs	r3, r3, #8
 80012e0:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <RCC_GetPCLK1ClockFreq+0x24>)
 80012e2:	5cd3      	ldrb	r3, [r2, r3]
 80012e4:	461a      	mov	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	40d3      	lsrs	r3, r2
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	08005ef0 	.word	0x08005ef0

080012f8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001300:	f7ff fef4 	bl	80010ec <LL_RCC_GetAPB2Prescaler>
 8001304:	4603      	mov	r3, r0
 8001306:	0adb      	lsrs	r3, r3, #11
 8001308:	4a04      	ldr	r2, [pc, #16]	; (800131c <RCC_GetPCLK2ClockFreq+0x24>)
 800130a:	5cd3      	ldrb	r3, [r2, r3]
 800130c:	461a      	mov	r2, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	40d3      	lsrs	r3, r2
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	08005ef0 	.word	0x08005ef0

08001320 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001320:	b590      	push	{r4, r7, lr}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	2300      	movs	r3, #0
 800132c:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 800132e:	f7ff ff01 	bl	8001134 <LL_RCC_PLL_GetMainSource>
 8001332:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d004      	beq.n	8001344 <RCC_PLL_GetFreqDomain_SYS+0x24>
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001340:	d003      	beq.n	800134a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001342:	e005      	b.n	8001350 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001344:	4b13      	ldr	r3, [pc, #76]	; (8001394 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001346:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001348:	e005      	b.n	8001356 <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800134a:	4b13      	ldr	r3, [pc, #76]	; (8001398 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800134c:	60fb      	str	r3, [r7, #12]
      break;
 800134e:	e002      	b.n	8001356 <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001350:	4b10      	ldr	r3, [pc, #64]	; (8001394 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001352:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001354:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8001356:	f7ff ff09 	bl	800116c <LL_RCC_PLL_GetPrediv>
 800135a:	4603      	mov	r3, r0
 800135c:	3301      	adds	r3, #1
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	fbb2 f4f3 	udiv	r4, r2, r3
 8001364:	f7ff fef4 	bl	8001150 <LL_RCC_PLL_GetMultiplicator>
 8001368:	4603      	mov	r3, r0
 800136a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800136e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001372:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	fa92 f2a2 	rbit	r2, r2
 800137a:	603a      	str	r2, [r7, #0]
  return(result);
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	fab2 f282 	clz	r2, r2
 8001382:	40d3      	lsrs	r3, r2
 8001384:	3302      	adds	r3, #2
 8001386:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 800138a:	4618      	mov	r0, r3
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	bd90      	pop	{r4, r7, pc}
 8001392:	bf00      	nop
 8001394:	003d0900 	.word	0x003d0900
 8001398:	007a1200 	.word	0x007a1200

0800139c <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	bf0c      	ite	eq
 80013b0:	2301      	moveq	r3, #1
 80013b2:	2300      	movne	r3, #0
 80013b4:	b2db      	uxtb	r3, r3
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	431a      	orrs	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	605a      	str	r2, [r3, #4]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	431a      	orrs	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	609a      	str	r2, [r3, #8]
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 800140e:	b4b0      	push	{r4, r5, r7}
 8001410:	b085      	sub	sp, #20
 8001412:	af00      	add	r7, sp, #0
 8001414:	60f8      	str	r0, [r7, #12]
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	607a      	str	r2, [r7, #4]
 800141a:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
  register uint32_t brrtemp = 0x0U;

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001422:	d114      	bne.n	800144e <LL_USART_SetBaudRate+0x40>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	005a      	lsls	r2, r3, #1
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	085b      	lsrs	r3, r3, #1
 800142c:	441a      	add	r2, r3
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	fbb2 f3f3 	udiv	r3, r2, r3
 8001434:	b29b      	uxth	r3, r3
 8001436:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8001438:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 800143c:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800143e:	086b      	lsrs	r3, r5, #1
 8001440:	b29b      	uxth	r3, r3
 8001442:	f003 0307 	and.w	r3, r3, #7
 8001446:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 800144c:	e00a      	b.n	8001464 <LL_USART_SetBaudRate+0x56>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	085a      	lsrs	r2, r3, #1
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	441a      	add	r2, r3
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	fbb2 f3f3 	udiv	r3, r2, r3
 800145c:	b29b      	uxth	r3, r3
 800145e:	461a      	mov	r2, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	60da      	str	r2, [r3, #12]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bcb0      	pop	{r4, r5, r7}
 800146c:	4770      	bx	lr
	...

08001470 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800147e:	2300      	movs	r3, #0
 8001480:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff ff8a 	bl	800139c <LL_USART_IsEnabled>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d14e      	bne.n	800152c <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	4b29      	ldr	r3, [pc, #164]	; (8001538 <LL_USART_Init+0xc8>)
 8001494:	4013      	ands	r3, r2
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	6851      	ldr	r1, [r2, #4]
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	68d2      	ldr	r2, [r2, #12]
 800149e:	4311      	orrs	r1, r2
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	6912      	ldr	r2, [r2, #16]
 80014a4:	4311      	orrs	r1, r2
 80014a6:	683a      	ldr	r2, [r7, #0]
 80014a8:	6992      	ldr	r2, [r2, #24]
 80014aa:	430a      	orrs	r2, r1
 80014ac:	431a      	orrs	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	4619      	mov	r1, r3
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ff82 	bl	80013c2 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	4619      	mov	r1, r3
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff ff8f 	bl	80013e8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a1b      	ldr	r2, [pc, #108]	; (800153c <LL_USART_Init+0xcc>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d104      	bne.n	80014dc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f7ff fe7e 	bl	80011d4 <LL_RCC_GetUSARTClockFreq>
 80014d8:	61b8      	str	r0, [r7, #24]
 80014da:	e016      	b.n	800150a <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a18      	ldr	r2, [pc, #96]	; (8001540 <LL_USART_Init+0xd0>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d107      	bne.n	80014f4 <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fe4d 	bl	8001188 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	61bb      	str	r3, [r7, #24]
 80014f2:	e00a      	b.n	800150a <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4a13      	ldr	r2, [pc, #76]	; (8001544 <LL_USART_Init+0xd4>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d106      	bne.n	800150a <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80014fc:	f107 0308 	add.w	r3, r7, #8
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fe41 	bl	8001188 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00d      	beq.n	800152c <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d009      	beq.n	800152c <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8001518:	2300      	movs	r3, #0
 800151a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	699a      	ldr	r2, [r3, #24]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	69b9      	ldr	r1, [r7, #24]
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff ff71 	bl	800140e <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800152c:	7ffb      	ldrb	r3, [r7, #31]
}
 800152e:	4618      	mov	r0, r3
 8001530:	3720      	adds	r7, #32
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	efff69f3 	.word	0xefff69f3
 800153c:	40013800 	.word	0x40013800
 8001540:	40004400 	.word	0x40004400
 8001544:	40004800 	.word	0x40004800

08001548 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	fbb2 f3f3 	udiv	r3, r2, r3
 800155a:	4a07      	ldr	r2, [pc, #28]	; (8001578 <LL_InitTick+0x30>)
 800155c:	3b01      	subs	r3, #1
 800155e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <LL_InitTick+0x30>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001566:	4b04      	ldr	r3, [pc, #16]	; (8001578 <LL_InitTick+0x30>)
 8001568:	2205      	movs	r2, #5
 800156a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000e010 	.word	0xe000e010

0800157c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001584:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ffdd 	bl	8001548 <LL_InitTick>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <LL_mDelay+0x48>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80015a6:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015ae:	d00c      	beq.n	80015ca <LL_mDelay+0x32>
  {
    Delay++;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3301      	adds	r3, #1
 80015b4:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80015b6:	e008      	b.n	80015ca <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <LL_mDelay+0x48>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <LL_mDelay+0x32>
    {
      Delay--;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	607b      	str	r3, [r7, #4]
  while (Delay)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d1f3      	bne.n	80015b8 <LL_mDelay+0x20>
    }
  }
}
 80015d0:	bf00      	nop
 80015d2:	bf00      	nop
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e010 	.word	0xe000e010

080015e4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80015ec:	4a04      	ldr	r2, [pc, #16]	; (8001600 <LL_SetSystemCoreClock+0x1c>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6013      	str	r3, [r2, #0]
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20000000 	.word	0x20000000

08001604 <htsInit>:
 */

#include "hts221.h"


void htsInit(){
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	if (whoAmI()){
 8001608:	f000 f80a 	bl	8001620 <whoAmI>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d004      	beq.n	800161c <htsInit+0x18>
		i2c_send_byte(HTS221_WRITE_ADDRESS,CTRL_REG1_ADDRES, INIT_REG1);
 8001612:	2280      	movs	r2, #128	; 0x80
 8001614:	2120      	movs	r1, #32
 8001616:	20be      	movs	r0, #190	; 0xbe
 8001618:	f000 fbe6 	bl	8001de8 <i2c_send_byte>
	}

}
 800161c:	bf00      	nop
 800161e:	bd80      	pop	{r7, pc}

08001620 <whoAmI>:

uint8_t whoAmI(){
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	if (i2c_master_read_byte(HTS221_READ_ADDRESS, HTS221_WHO_AM_I_ADDRES) == HTS221_WHO_AM_I_VALUE){
 8001624:	210f      	movs	r1, #15
 8001626:	20bf      	movs	r0, #191	; 0xbf
 8001628:	f000 fc14 	bl	8001e54 <i2c_master_read_byte>
 800162c:	4603      	mov	r3, r0
 800162e:	2bbc      	cmp	r3, #188	; 0xbc
 8001630:	d101      	bne.n	8001636 <whoAmI+0x16>
		return 1;
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <whoAmI+0x18>
	}else return 0;
 8001636:	2300      	movs	r3, #0

}
 8001638:	4618      	mov	r0, r3
 800163a:	bd80      	pop	{r7, pc}

0800163c <rawTemp>:


float rawTemp(){
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
	uint8_t buffer[2];


	buffer[0] = i2c_master_read_byte(HTS221_READ_ADDRESS,TEMP_OUT_L_ADDRES);
 8001642:	212a      	movs	r1, #42	; 0x2a
 8001644:	20bf      	movs	r0, #191	; 0xbf
 8001646:	f000 fc05 	bl	8001e54 <i2c_master_read_byte>
 800164a:	4603      	mov	r3, r0
 800164c:	713b      	strb	r3, [r7, #4]
	buffer[1] = i2c_master_read_byte(HTS221_READ_ADDRESS,TEMP_OUT_H_ADDRES);
 800164e:	212b      	movs	r1, #43	; 0x2b
 8001650:	20bf      	movs	r0, #191	; 0xbf
 8001652:	f000 fbff 	bl	8001e54 <i2c_master_read_byte>
 8001656:	4603      	mov	r3, r0
 8001658:	717b      	strb	r3, [r7, #5]

	return ((buffer[1] << 8) | buffer[0])/10;
 800165a:	797b      	ldrb	r3, [r7, #5]
 800165c:	021b      	lsls	r3, r3, #8
 800165e:	793a      	ldrb	r2, [r7, #4]
 8001660:	4313      	orrs	r3, r2
 8001662:	4a07      	ldr	r2, [pc, #28]	; (8001680 <rawTemp+0x44>)
 8001664:	fb82 1203 	smull	r1, r2, r2, r3
 8001668:	1092      	asrs	r2, r2, #2
 800166a:	17db      	asrs	r3, r3, #31
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001676:	eeb0 0a67 	vmov.f32	s0, s15
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	66666667 	.word	0x66666667

08001684 <rawHum>:

float  rawHum(){
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
	uint8_t humBuff[2];


	humBuff[0] = i2c_master_read_byte(HTS221_READ_ADDRESS,HUMIDITY_OUT_L_ADDRESS);
 800168a:	2128      	movs	r1, #40	; 0x28
 800168c:	20bf      	movs	r0, #191	; 0xbf
 800168e:	f000 fbe1 	bl	8001e54 <i2c_master_read_byte>
 8001692:	4603      	mov	r3, r0
 8001694:	713b      	strb	r3, [r7, #4]
	humBuff[1] = i2c_master_read_byte(HTS221_READ_ADDRESS,HUMIDITY_OUT_H_ADDRESS);
 8001696:	2129      	movs	r1, #41	; 0x29
 8001698:	20bf      	movs	r0, #191	; 0xbf
 800169a:	f000 fbdb 	bl	8001e54 <i2c_master_read_byte>
 800169e:	4603      	mov	r3, r0
 80016a0:	717b      	strb	r3, [r7, #5]

	return ((humBuff[1] << 8) | humBuff[0])/1000;
 80016a2:	797b      	ldrb	r3, [r7, #5]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	793a      	ldrb	r2, [r7, #4]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	4a07      	ldr	r2, [pc, #28]	; (80016c8 <rawHum+0x44>)
 80016ac:	fb82 1203 	smull	r1, r2, r2, r3
 80016b0:	1192      	asrs	r2, r2, #6
 80016b2:	17db      	asrs	r3, r3, #31
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	ee07 3a90 	vmov	s15, r3
 80016ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15


}
 80016be:	eeb0 0a67 	vmov.f32	s0, s15
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	10624dd3 	.word	0x10624dd3

080016cc <lpsInit>:
		returnPressure();
	    //return (T / L) * (1 - powf(lastHeight  / firstHeight , (R * L) / (g * M)));
		return 0;
}

void lpsInit(){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	i2c_send_byte(LPS25HB_WRITE_ADDRESS, LPS25HB_CTRL_REG1 , LPS25HB_INIT_REG1);
 80016d0:	2290      	movs	r2, #144	; 0x90
 80016d2:	2120      	movs	r1, #32
 80016d4:	20ba      	movs	r0, #186	; 0xba
 80016d6:	f000 fb87 	bl	8001de8 <i2c_send_byte>
	firstHeight = returnPressure();
 80016da:	f000 f839 	bl	8001750 <returnPressure>
 80016de:	eef0 7a40 	vmov.f32	s15, s0
 80016e2:	4b02      	ldr	r3, [pc, #8]	; (80016ec <lpsInit+0x20>)
 80016e4:	edc3 7a00 	vstr	s15, [r3]
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200001e8 	.word	0x200001e8

080016f0 <whoAmILPS>:

uint8_t whoAmILPS(){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	if (i2c_master_read_byte(LPS25HB_READ_ADDRESS, LPS25HB_WHO_AM_I_ADDRES) == LPS25HB_WHO_AM_I_VALUE){
 80016f4:	210f      	movs	r1, #15
 80016f6:	20bb      	movs	r0, #187	; 0xbb
 80016f8:	f000 fbac 	bl	8001e54 <i2c_master_read_byte>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2bbd      	cmp	r3, #189	; 0xbd
 8001700:	d101      	bne.n	8001706 <whoAmILPS+0x16>
		return 1;
 8001702:	2301      	movs	r3, #1
 8001704:	e000      	b.n	8001708 <whoAmILPS+0x18>
	}else return 0;
 8001706:	2300      	movs	r3, #0

}
 8001708:	4618      	mov	r0, r3
 800170a:	bd80      	pop	{r7, pc}

0800170c <rawPressure>:

int32_t rawPressure() {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0


    uint8_t pressureXL = i2c_master_read_byte(LPS25HB_READ_ADDRESS, PRESS_OUT_XL_ADDRES);
 8001712:	2128      	movs	r1, #40	; 0x28
 8001714:	20bb      	movs	r0, #187	; 0xbb
 8001716:	f000 fb9d 	bl	8001e54 <i2c_master_read_byte>
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
    uint8_t pressureL = i2c_master_read_byte(LPS25HB_READ_ADDRESS, PRESS_OUT_L_ADDRES);
 800171e:	2129      	movs	r1, #41	; 0x29
 8001720:	20bb      	movs	r0, #187	; 0xbb
 8001722:	f000 fb97 	bl	8001e54 <i2c_master_read_byte>
 8001726:	4603      	mov	r3, r0
 8001728:	71bb      	strb	r3, [r7, #6]
    uint8_t pressureH = i2c_master_read_byte(LPS25HB_READ_ADDRESS, PRESS_OUT_H_ADDRES);
 800172a:	212a      	movs	r1, #42	; 0x2a
 800172c:	20bb      	movs	r0, #187	; 0xbb
 800172e:	f000 fb91 	bl	8001e54 <i2c_master_read_byte>
 8001732:	4603      	mov	r3, r0
 8001734:	717b      	strb	r3, [r7, #5]

    int32_t raw_pressure = (int32_t)pressureH << 16 | (int32_t) pressureL << 8 | pressureXL;
 8001736:	797b      	ldrb	r3, [r7, #5]
 8001738:	041a      	lsls	r2, r3, #16
 800173a:	79bb      	ldrb	r3, [r7, #6]
 800173c:	021b      	lsls	r3, r3, #8
 800173e:	431a      	orrs	r2, r3
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	4313      	orrs	r3, r2
 8001744:	603b      	str	r3, [r7, #0]

    return raw_pressure;
 8001746:	683b      	ldr	r3, [r7, #0]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <returnPressure>:

float returnPressure(){
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
	float pressure_hPa = 0;
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	607b      	str	r3, [r7, #4]

	if (whoAmILPS()){
 800175c:	f7ff ffc8 	bl	80016f0 <whoAmILPS>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d012      	beq.n	800178c <returnPressure+0x3c>
		float raw_pressure = rawPressure();
 8001766:	f7ff ffd1 	bl	800170c <rawPressure>
 800176a:	ee07 0a90 	vmov	s15, r0
 800176e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001772:	edc7 7a00 	vstr	s15, [r7]

		pressure_hPa = raw_pressure / 4096.0f;
 8001776:	ed97 7a00 	vldr	s14, [r7]
 800177a:	eddf 6a08 	vldr	s13, [pc, #32]	; 800179c <returnPressure+0x4c>
 800177e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001782:	edc7 7a01 	vstr	s15, [r7, #4]

		lastHeight = pressure_hPa;
 8001786:	4a06      	ldr	r2, [pc, #24]	; (80017a0 <returnPressure+0x50>)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6013      	str	r3, [r2, #0]
	}


	return pressure_hPa;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	ee07 3a90 	vmov	s15, r3
}
 8001792:	eeb0 0a67 	vmov.f32	s0, s15
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	45800000 	.word	0x45800000
 80017a0:	200001ec 	.word	0x200001ec

080017a4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	f003 021f 	and.w	r2, r3, #31
 80017b4:	4907      	ldr	r1, [pc, #28]	; (80017d4 <NVIC_EnableIRQ+0x30>)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	095b      	lsrs	r3, r3, #5
 80017bc:	2001      	movs	r0, #1
 80017be:	fa00 f202 	lsl.w	r2, r0, r2
 80017c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000e100 	.word	0xe000e100

080017d8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	6039      	str	r1, [r7, #0]
 80017e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	da0b      	bge.n	8001804 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	490c      	ldr	r1, [pc, #48]	; (8001824 <NVIC_SetPriority+0x4c>)
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	3b04      	subs	r3, #4
 80017fa:	0112      	lsls	r2, r2, #4
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	440b      	add	r3, r1
 8001800:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001802:	e009      	b.n	8001818 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	b2da      	uxtb	r2, r3
 8001808:	4907      	ldr	r1, [pc, #28]	; (8001828 <NVIC_SetPriority+0x50>)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	0112      	lsls	r2, r2, #4
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	440b      	add	r3, r1
 8001814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	e000ed00 	.word	0xe000ed00
 8001828:	e000e100 	.word	0xe000e100

0800182c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001834:	4b08      	ldr	r3, [pc, #32]	; (8001858 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001836:	695a      	ldr	r2, [r3, #20]
 8001838:	4907      	ldr	r1, [pc, #28]	; (8001858 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4313      	orrs	r3, r2
 800183e:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001842:	695a      	ldr	r2, [r3, #20]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4013      	ands	r3, r2
 8001848:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800184a:	68fb      	ldr	r3, [r7, #12]
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	40021000 	.word	0x40021000

0800185c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001860:	2001      	movs	r0, #1
 8001862:	f7ff ffe3 	bl	800182c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 8001866:	2100      	movs	r1, #0
 8001868:	2010      	movs	r0, #16
 800186a:	f7ff ffb5 	bl	80017d8 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800186e:	2010      	movs	r0, #16
 8001870:	f7ff ff98 	bl	80017a4 <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8001874:	2100      	movs	r1, #0
 8001876:	2011      	movs	r0, #17
 8001878:	f7ff ffae 	bl	80017d8 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800187c:	2011      	movs	r0, #17
 800187e:	f7ff ff91 	bl	80017a4 <NVIC_EnableIRQ>

}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <LL_AHB1_GRP1_EnableClock>:
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001892:	695a      	ldr	r2, [r3, #20]
 8001894:	4907      	ldr	r1, [pc, #28]	; (80018b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4313      	orrs	r3, r2
 800189a:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800189c:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800189e:	695a      	ldr	r2, [r3, #20]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4013      	ands	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018a6:	68fb      	ldr	r3, [r7, #12]
}
 80018a8:	bf00      	nop
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	40021000 	.word	0x40021000

080018b8 <LL_GPIO_SetPinMode>:
{
 80018b8:	b480      	push	{r7}
 80018ba:	b089      	sub	sp, #36	; 0x24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	fa93 f3a3 	rbit	r3, r3
 80018d2:	613b      	str	r3, [r7, #16]
  return(result);
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	fab3 f383 	clz	r3, r3
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	2103      	movs	r1, #3
 80018de:	fa01 f303 	lsl.w	r3, r1, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	401a      	ands	r2, r3
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	fa93 f3a3 	rbit	r3, r3
 80018f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	fab3 f383 	clz	r3, r3
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001900:	431a      	orrs	r2, r3
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	601a      	str	r2, [r3, #0]
}
 8001906:	bf00      	nop
 8001908:	3724      	adds	r7, #36	; 0x24
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	619a      	str	r2, [r3, #24]
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001934:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001938:	f7ff ffa6 	bl	8001888 <LL_AHB1_GRP1_EnableClock>

  /* LED pin configuration */
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_3, LL_GPIO_MODE_OUTPUT);
 800193c:	2201      	movs	r2, #1
 800193e:	2108      	movs	r1, #8
 8001940:	4804      	ldr	r0, [pc, #16]	; (8001954 <MX_GPIO_Init+0x24>)
 8001942:	f7ff ffb9 	bl	80018b8 <LL_GPIO_SetPinMode>
  LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_3);
 8001946:	2108      	movs	r1, #8
 8001948:	4802      	ldr	r0, [pc, #8]	; (8001954 <MX_GPIO_Init+0x24>)
 800194a:	f7ff ffe2 	bl	8001912 <LL_GPIO_SetOutputPin>

}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	48000400 	.word	0x48000400

08001958 <NVIC_GetPriorityGrouping>:
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800195c:	4b04      	ldr	r3, [pc, #16]	; (8001970 <NVIC_GetPriorityGrouping+0x18>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	f003 0307 	and.w	r3, r3, #7
}
 8001966:	4618      	mov	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <NVIC_EnableIRQ>:
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	f003 021f 	and.w	r2, r3, #31
 8001984:	4907      	ldr	r1, [pc, #28]	; (80019a4 <NVIC_EnableIRQ+0x30>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	095b      	lsrs	r3, r3, #5
 800198c:	2001      	movs	r0, #1
 800198e:	fa00 f202 	lsl.w	r2, r0, r2
 8001992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000e100 	.word	0xe000e100

080019a8 <NVIC_SetPriority>:
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	6039      	str	r1, [r7, #0]
 80019b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80019b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	da0b      	bge.n	80019d4 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	490c      	ldr	r1, [pc, #48]	; (80019f4 <NVIC_SetPriority+0x4c>)
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	f003 030f 	and.w	r3, r3, #15
 80019c8:	3b04      	subs	r3, #4
 80019ca:	0112      	lsls	r2, r2, #4
 80019cc:	b2d2      	uxtb	r2, r2
 80019ce:	440b      	add	r3, r1
 80019d0:	761a      	strb	r2, [r3, #24]
}
 80019d2:	e009      	b.n	80019e8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	4907      	ldr	r1, [pc, #28]	; (80019f8 <NVIC_SetPriority+0x50>)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	440b      	add	r3, r1
 80019e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80019e8:	bf00      	nop
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr
 80019f4:	e000ed00 	.word	0xe000ed00
 80019f8:	e000e100 	.word	0xe000e100

080019fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b089      	sub	sp, #36	; 0x24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f1c3 0307 	rsb	r3, r3, #7
 8001a16:	2b04      	cmp	r3, #4
 8001a18:	bf28      	it	cs
 8001a1a:	2304      	movcs	r3, #4
 8001a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3304      	adds	r3, #4
 8001a22:	2b06      	cmp	r3, #6
 8001a24:	d902      	bls.n	8001a2c <NVIC_EncodePriority+0x30>
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	3b03      	subs	r3, #3
 8001a2a:	e000      	b.n	8001a2e <NVIC_EncodePriority+0x32>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a30:	f04f 32ff 	mov.w	r2, #4294967295
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	43da      	mvns	r2, r3
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	401a      	ands	r2, r3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a44:	f04f 31ff 	mov.w	r1, #4294967295
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4e:	43d9      	mvns	r1, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a54:	4313      	orrs	r3, r2
         );
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3724      	adds	r7, #36	; 0x24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <LL_I2C_Enable>:
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f043 0201 	orr.w	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	601a      	str	r2, [r3, #0]
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <LL_I2C_EnableClockStretching>:
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	601a      	str	r2, [r3, #0]
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <LL_I2C_DisableGeneralCall>:
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b083      	sub	sp, #12
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	601a      	str	r2, [r3, #0]
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <LL_I2C_SetOwnAddress2>:
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b085      	sub	sp, #20
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001ad6:	f023 0306 	bic.w	r3, r3, #6
 8001ada:	68b9      	ldr	r1, [r7, #8]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	60da      	str	r2, [r3, #12]
}
 8001ae6:	bf00      	nop
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr

08001af2 <LL_I2C_DisableOwnAddress2>:
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	60da      	str	r2, [r3, #12]
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <LL_I2C_EnableIT_RX>:
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f043 0204 	orr.w	r2, r3, #4
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	601a      	str	r2, [r3, #0]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <LL_I2C_DisableIT_RX>:
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f023 0204 	bic.w	r2, r3, #4
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	601a      	str	r2, [r3, #0]
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <LL_I2C_IsActiveFlag_TXIS>:
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	bf0c      	ite	eq
 8001b66:	2301      	moveq	r3, #1
 8001b68:	2300      	movne	r3, #0
 8001b6a:	b2db      	uxtb	r3, r3
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <LL_I2C_IsActiveFlag_RXNE>:
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f003 0304 	and.w	r3, r3, #4
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	bf0c      	ite	eq
 8001b8c:	2301      	moveq	r3, #1
 8001b8e:	2300      	movne	r3, #0
 8001b90:	b2db      	uxtb	r3, r3
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <LL_I2C_IsActiveFlag_STOP>:
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	f003 0320 	and.w	r3, r3, #32
 8001bae:	2b20      	cmp	r3, #32
 8001bb0:	bf0c      	ite	eq
 8001bb2:	2301      	moveq	r3, #1
 8001bb4:	2300      	movne	r3, #0
 8001bb6:	b2db      	uxtb	r3, r3
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <LL_I2C_ClearFlag_NACK>:
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69db      	ldr	r3, [r3, #28]
 8001bd0:	f043 0210 	orr.w	r2, r3, #16
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	61da      	str	r2, [r3, #28]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <LL_I2C_ClearFlag_STOP>:
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	f043 0220 	orr.w	r2, r3, #32
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	61da      	str	r2, [r3, #28]
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_I2C_EnableAutoEndMode>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	605a      	str	r2, [r3, #4]
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
 8001c30:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	0d5b      	lsrs	r3, r3, #21
 8001c3a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <LL_I2C_HandleTransfer+0x48>)
 8001c40:	430b      	orrs	r3, r1
 8001c42:	43db      	mvns	r3, r3
 8001c44:	401a      	ands	r2, r3
 8001c46:	68b9      	ldr	r1, [r7, #8]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4319      	orrs	r1, r3
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	041b      	lsls	r3, r3, #16
 8001c50:	4319      	orrs	r1, r3
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	4319      	orrs	r1, r3
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	430b      	orrs	r3, r1
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	605a      	str	r2, [r3, #4]
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | TransferSize << I2C_CR2_NBYTES_Pos | EndMode | Request);
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	03ff7bff 	.word	0x03ff7bff

08001c70 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7c:	b2db      	uxtb	r3, r3
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
 8001c92:	460b      	mov	r3, r1
 8001c94:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8001c96:	78fa      	ldrb	r2, [r7, #3]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <LL_AHB1_GRP1_EnableClock>:
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001cb0:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cb2:	695a      	ldr	r2, [r3, #20]
 8001cb4:	4907      	ldr	r1, [pc, #28]	; (8001cd4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cbe:	695a      	ldr	r2, [r3, #20]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
}
 8001cc8:	bf00      	nop
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001ce0:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ce2:	69da      	ldr	r2, [r3, #28]
 8001ce4:	4907      	ldr	r1, [pc, #28]	; (8001d04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001cec:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001cee:	69da      	ldr	r2, [r3, #28]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	40021000 	.word	0x40021000

08001d08 <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08e      	sub	sp, #56	; 0x38
 8001d0c:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001d0e:	f107 031c 	add.w	r3, r7, #28
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	605a      	str	r2, [r3, #4]
 8001d18:	609a      	str	r2, [r3, #8]
 8001d1a:	60da      	str	r2, [r3, #12]
 8001d1c:	611a      	str	r2, [r3, #16]
 8001d1e:	615a      	str	r2, [r3, #20]
 8001d20:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
 8001d30:	615a      	str	r2, [r3, #20]
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d32:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001d36:	f7ff ffb7 	bl	8001ca8 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration  
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001d3a:	23c0      	movs	r3, #192	; 0xc0
 8001d3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001d42:	2303      	movs	r3, #3
 8001d44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001d46:	2301      	movs	r3, #1
 8001d48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001d4e:	2304      	movs	r3, #4
 8001d50:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	1d3b      	adds	r3, r7, #4
 8001d54:	4619      	mov	r1, r3
 8001d56:	4821      	ldr	r0, [pc, #132]	; (8001ddc <MX_I2C1_Init+0xd4>)
 8001d58:	f7ff f821 	bl	8000d9e <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001d5c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001d60:	f7ff ffba 	bl	8001cd8 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d64:	f7ff fdf8 	bl	8001958 <NVIC_GetPriorityGrouping>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff fe44 	bl	80019fc <NVIC_EncodePriority>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4619      	mov	r1, r3
 8001d78:	201f      	movs	r0, #31
 8001d7a:	f7ff fe15 	bl	80019a8 <NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d7e:	201f      	movs	r0, #31
 8001d80:	f7ff fdf8 	bl	8001974 <NVIC_EnableIRQ>

  /** I2C Initialization 
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8001d84:	4816      	ldr	r0, [pc, #88]	; (8001de0 <MX_I2C1_Init+0xd8>)
 8001d86:	f7ff ff3d 	bl	8001c04 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 8001d8a:	4815      	ldr	r0, [pc, #84]	; (8001de0 <MX_I2C1_Init+0xd8>)
 8001d8c:	f7ff feb1 	bl	8001af2 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001d90:	4813      	ldr	r0, [pc, #76]	; (8001de0 <MX_I2C1_Init+0xd8>)
 8001d92:	f7ff fe86 	bl	8001aa2 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001d96:	4812      	ldr	r0, [pc, #72]	; (8001de0 <MX_I2C1_Init+0xd8>)
 8001d98:	f7ff fe73 	bl	8001a82 <LL_I2C_EnableClockStretching>

  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8001da0:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <MX_I2C1_Init+0xdc>)
 8001da2:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 8001dac:	2302      	movs	r3, #2
 8001dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001db0:	2300      	movs	r3, #0
 8001db2:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001db4:	2300      	movs	r3, #0
 8001db6:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4808      	ldr	r0, [pc, #32]	; (8001de0 <MX_I2C1_Init+0xd8>)
 8001dc0:	f7ff f90a 	bl	8000fd8 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4805      	ldr	r0, [pc, #20]	; (8001de0 <MX_I2C1_Init+0xd8>)
 8001dca:	f7ff fe7a 	bl	8001ac2 <LL_I2C_SetOwnAddress2>

  LL_I2C_Enable(I2C1);
 8001dce:	4804      	ldr	r0, [pc, #16]	; (8001de0 <MX_I2C1_Init+0xd8>)
 8001dd0:	f7ff fe47 	bl	8001a62 <LL_I2C_Enable>
}
 8001dd4:	bf00      	nop
 8001dd6:	3738      	adds	r7, #56	; 0x38
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	48000400 	.word	0x48000400
 8001de0:	40005400 	.word	0x40005400
 8001de4:	2000090e 	.word	0x2000090e

08001de8 <i2c_send_byte>:

void i2c_send_byte(uint8_t slave_address, uint8_t register_address, uint8_t data)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af02      	add	r7, sp, #8
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
 8001df2:	460b      	mov	r3, r1
 8001df4:	71bb      	strb	r3, [r7, #6]
 8001df6:	4613      	mov	r3, r2
 8001df8:	717b      	strb	r3, [r7, #5]


	    // Initialize communication
	    LL_I2C_HandleTransfer(I2C1, slave_address, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8001dfa:	79f9      	ldrb	r1, [r7, #7]
 8001dfc:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <i2c_send_byte+0x64>)
 8001dfe:	9301      	str	r3, [sp, #4]
 8001e00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	2301      	movs	r3, #1
 8001e08:	2200      	movs	r2, #0
 8001e0a:	4811      	ldr	r0, [pc, #68]	; (8001e50 <i2c_send_byte+0x68>)
 8001e0c:	f7ff ff0a 	bl	8001c24 <LL_I2C_HandleTransfer>



	    LL_I2C_TransmitData8(I2C1, register_address);
 8001e10:	79bb      	ldrb	r3, [r7, #6]
 8001e12:	4619      	mov	r1, r3
 8001e14:	480e      	ldr	r0, [pc, #56]	; (8001e50 <i2c_send_byte+0x68>)
 8001e16:	f7ff ff38 	bl	8001c8a <LL_I2C_TransmitData8>


	    while (!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001e1a:	e00a      	b.n	8001e32 <i2c_send_byte+0x4a>
	    {
	        if (LL_I2C_IsActiveFlag_TXIS(I2C1))
 8001e1c:	480c      	ldr	r0, [pc, #48]	; (8001e50 <i2c_send_byte+0x68>)
 8001e1e:	f7ff fe98 	bl	8001b52 <LL_I2C_IsActiveFlag_TXIS>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d004      	beq.n	8001e32 <i2c_send_byte+0x4a>
	        {
	        	LL_I2C_TransmitData8(I2C1, data);
 8001e28:	797b      	ldrb	r3, [r7, #5]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4808      	ldr	r0, [pc, #32]	; (8001e50 <i2c_send_byte+0x68>)
 8001e2e:	f7ff ff2c 	bl	8001c8a <LL_I2C_TransmitData8>
	    while (!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001e32:	4807      	ldr	r0, [pc, #28]	; (8001e50 <i2c_send_byte+0x68>)
 8001e34:	f7ff feb3 	bl	8001b9e <LL_I2C_IsActiveFlag_STOP>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d0ee      	beq.n	8001e1c <i2c_send_byte+0x34>
	        }
	    }

	    LL_I2C_ClearFlag_STOP(I2C1);
 8001e3e:	4804      	ldr	r0, [pc, #16]	; (8001e50 <i2c_send_byte+0x68>)
 8001e40:	f7ff fed0 	bl	8001be4 <LL_I2C_ClearFlag_STOP>

}
 8001e44:	bf00      	nop
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	80002000 	.word	0x80002000
 8001e50:	40005400 	.word	0x40005400

08001e54 <i2c_master_read_byte>:


uint8_t i2c_master_read_byte(uint8_t slave_address, uint8_t register_address)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af02      	add	r7, sp, #8
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	460a      	mov	r2, r1
 8001e5e:	71fb      	strb	r3, [r7, #7]
 8001e60:	4613      	mov	r3, r2
 8001e62:	71bb      	strb	r3, [r7, #6]
	LL_I2C_EnableIT_RX(I2C1);
 8001e64:	4825      	ldr	r0, [pc, #148]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001e66:	f7ff fe54 	bl	8001b12 <LL_I2C_EnableIT_RX>
	// Initialize communication
	LL_I2C_HandleTransfer(I2C1, slave_address, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8001e6a:	79f9      	ldrb	r1, [r7, #7]
 8001e6c:	4b24      	ldr	r3, [pc, #144]	; (8001f00 <i2c_master_read_byte+0xac>)
 8001e6e:	9301      	str	r3, [sp, #4]
 8001e70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	2301      	movs	r3, #1
 8001e78:	2200      	movs	r2, #0
 8001e7a:	4820      	ldr	r0, [pc, #128]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001e7c:	f7ff fed2 	bl	8001c24 <LL_I2C_HandleTransfer>
	// Send register address
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001e80:	e00a      	b.n	8001e98 <i2c_master_read_byte+0x44>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8001e82:	481e      	ldr	r0, [pc, #120]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001e84:	f7ff fe65 	bl	8001b52 <LL_I2C_IsActiveFlag_TXIS>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d004      	beq.n	8001e98 <i2c_master_read_byte+0x44>
		{
			LL_I2C_TransmitData8(I2C1, register_address);
 8001e8e:	79bb      	ldrb	r3, [r7, #6]
 8001e90:	4619      	mov	r1, r3
 8001e92:	481a      	ldr	r0, [pc, #104]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001e94:	f7ff fef9 	bl	8001c8a <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001e98:	4818      	ldr	r0, [pc, #96]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001e9a:	f7ff fe80 	bl	8001b9e <LL_I2C_IsActiveFlag_STOP>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0ee      	beq.n	8001e82 <i2c_master_read_byte+0x2e>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8001ea4:	4815      	ldr	r0, [pc, #84]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001ea6:	f7ff fe9d 	bl	8001be4 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){};
 8001eaa:	bf00      	nop
 8001eac:	4813      	ldr	r0, [pc, #76]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001eae:	f7ff fe76 	bl	8001b9e <LL_I2C_IsActiveFlag_STOP>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1f9      	bne.n	8001eac <i2c_master_read_byte+0x58>

	// Receive data from slave device
	LL_I2C_HandleTransfer(I2C1, slave_address, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 8001eb8:	79f9      	ldrb	r1, [r7, #7]
 8001eba:	4b12      	ldr	r3, [pc, #72]	; (8001f04 <i2c_master_read_byte+0xb0>)
 8001ebc:	9301      	str	r3, [sp, #4]
 8001ebe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	480c      	ldr	r0, [pc, #48]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001eca:	f7ff feab 	bl	8001c24 <LL_I2C_HandleTransfer>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 8001ece:	bf00      	nop
 8001ed0:	480a      	ldr	r0, [pc, #40]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001ed2:	f7ff fe64 	bl	8001b9e <LL_I2C_IsActiveFlag_STOP>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f9      	beq.n	8001ed0 <i2c_master_read_byte+0x7c>

	//End of transfer
	LL_I2C_DisableIT_RX(I2C1);
 8001edc:	4807      	ldr	r0, [pc, #28]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001ede:	f7ff fe28 	bl	8001b32 <LL_I2C_DisableIT_RX>
	LL_I2C_ClearFlag_STOP(I2C1);
 8001ee2:	4806      	ldr	r0, [pc, #24]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001ee4:	f7ff fe7e 	bl	8001be4 <LL_I2C_ClearFlag_STOP>
	LL_I2C_ClearFlag_NACK(I2C1);
 8001ee8:	4804      	ldr	r0, [pc, #16]	; (8001efc <i2c_master_read_byte+0xa8>)
 8001eea:	f7ff fe6b 	bl	8001bc4 <LL_I2C_ClearFlag_NACK>

	return i2c_rx_data;
 8001eee:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <i2c_master_read_byte+0xb4>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40005400 	.word	0x40005400
 8001f00:	80002000 	.word	0x80002000
 8001f04:	80002400 	.word	0x80002400
 8001f08:	200001f0 	.word	0x200001f0

08001f0c <I2C1_EV_IRQHandler>:


void I2C1_EV_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
	// Check RXNE flag value in ISR register
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8001f10:	4807      	ldr	r0, [pc, #28]	; (8001f30 <I2C1_EV_IRQHandler+0x24>)
 8001f12:	f7ff fe31 	bl	8001b78 <LL_I2C_IsActiveFlag_RXNE>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d006      	beq.n	8001f2a <I2C1_EV_IRQHandler+0x1e>
	{
		// Call function Master Reception Callback
		i2c_rx_data = LL_I2C_ReceiveData8(I2C1);
 8001f1c:	4804      	ldr	r0, [pc, #16]	; (8001f30 <I2C1_EV_IRQHandler+0x24>)
 8001f1e:	f7ff fea7 	bl	8001c70 <LL_I2C_ReceiveData8>
 8001f22:	4603      	mov	r3, r0
 8001f24:	461a      	mov	r2, r3
 8001f26:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <I2C1_EV_IRQHandler+0x28>)
 8001f28:	701a      	strb	r2, [r3, #0]
	}
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40005400 	.word	0x40005400
 8001f34:	200001f0 	.word	0x200001f0

08001f38 <NVIC_SetPriorityGrouping>:
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <NVIC_SetPriorityGrouping+0x44>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f54:	4013      	ands	r3, r2
 8001f56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6a:	4a04      	ldr	r2, [pc, #16]	; (8001f7c <NVIC_SetPriorityGrouping+0x44>)
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	60d3      	str	r3, [r2, #12]
}
 8001f70:	bf00      	nop
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <LL_RCC_HSI_Enable>:
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001f84:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <LL_RCC_HSI_Enable+0x1c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a04      	ldr	r2, [pc, #16]	; (8001f9c <LL_RCC_HSI_Enable+0x1c>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	6013      	str	r3, [r2, #0]
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40021000 	.word	0x40021000

08001fa0 <LL_RCC_HSI_IsReady>:
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001fa4:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <LL_RCC_HSI_IsReady+0x20>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	bf0c      	ite	eq
 8001fb0:	2301      	moveq	r3, #1
 8001fb2:	2300      	movne	r3, #0
 8001fb4:	b2db      	uxtb	r3, r3
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	40021000 	.word	0x40021000

08001fc4 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001fcc:	4b07      	ldr	r3, [pc, #28]	; (8001fec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	4904      	ldr	r1, [pc, #16]	; (8001fec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	600b      	str	r3, [r1, #0]
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000

08001ff0 <LL_RCC_SetSysClkSource>:
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <LL_RCC_SetSysClkSource+0x24>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f023 0203 	bic.w	r2, r3, #3
 8002000:	4904      	ldr	r1, [pc, #16]	; (8002014 <LL_RCC_SetSysClkSource+0x24>)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4313      	orrs	r3, r2
 8002006:	604b      	str	r3, [r1, #4]
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	40021000 	.word	0x40021000

08002018 <LL_RCC_GetSysClkSource>:
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800201c:	4b04      	ldr	r3, [pc, #16]	; (8002030 <LL_RCC_GetSysClkSource+0x18>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 030c 	and.w	r3, r3, #12
}
 8002024:	4618      	mov	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000

08002034 <LL_RCC_SetAHBPrescaler>:
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <LL_RCC_SetAHBPrescaler+0x24>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002044:	4904      	ldr	r1, [pc, #16]	; (8002058 <LL_RCC_SetAHBPrescaler+0x24>)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4313      	orrs	r3, r2
 800204a:	604b      	str	r3, [r1, #4]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	40021000 	.word	0x40021000

0800205c <LL_RCC_SetAPB1Prescaler>:
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800206c:	4904      	ldr	r1, [pc, #16]	; (8002080 <LL_RCC_SetAPB1Prescaler+0x24>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4313      	orrs	r3, r2
 8002072:	604b      	str	r3, [r1, #4]
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	40021000 	.word	0x40021000

08002084 <LL_RCC_SetAPB2Prescaler>:
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800208c:	4b06      	ldr	r3, [pc, #24]	; (80020a8 <LL_RCC_SetAPB2Prescaler+0x24>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002094:	4904      	ldr	r1, [pc, #16]	; (80020a8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4313      	orrs	r3, r2
 800209a:	604b      	str	r3, [r1, #4]
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	40021000 	.word	0x40021000

080020ac <LL_RCC_SetI2CClockSource>:
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 80020b4:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <LL_RCC_SetI2CClockSource+0x2c>)
 80020b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	0e1b      	lsrs	r3, r3, #24
 80020bc:	43db      	mvns	r3, r3
 80020be:	401a      	ands	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80020c6:	4904      	ldr	r1, [pc, #16]	; (80020d8 <LL_RCC_SetI2CClockSource+0x2c>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	630b      	str	r3, [r1, #48]	; 0x30
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	40021000 	.word	0x40021000

080020dc <LL_APB1_GRP1_EnableClock>:
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80020e4:	4b08      	ldr	r3, [pc, #32]	; (8002108 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020e6:	69da      	ldr	r2, [r3, #28]
 80020e8:	4907      	ldr	r1, [pc, #28]	; (8002108 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80020f0:	4b05      	ldr	r3, [pc, #20]	; (8002108 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020f2:	69da      	ldr	r2, [r3, #28]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4013      	ands	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020fa:	68fb      	ldr	r3, [r7, #12]
}
 80020fc:	bf00      	nop
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	40021000 	.word	0x40021000

0800210c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002114:	4b08      	ldr	r3, [pc, #32]	; (8002138 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002116:	699a      	ldr	r2, [r3, #24]
 8002118:	4907      	ldr	r1, [pc, #28]	; (8002138 <LL_APB2_GRP1_EnableClock+0x2c>)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4313      	orrs	r3, r2
 800211e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002120:	4b05      	ldr	r3, [pc, #20]	; (8002138 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002122:	699a      	ldr	r2, [r3, #24]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4013      	ands	r3, r2
 8002128:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800212a:	68fb      	ldr	r3, [r7, #12]
}
 800212c:	bf00      	nop
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	40021000 	.word	0x40021000

0800213c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <LL_FLASH_SetLatency+0x24>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f023 0207 	bic.w	r2, r3, #7
 800214c:	4904      	ldr	r1, [pc, #16]	; (8002160 <LL_FLASH_SetLatency+0x24>)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	40022000 	.word	0x40022000

08002164 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002168:	4b04      	ldr	r3, [pc, #16]	; (800217c <LL_FLASH_GetLatency+0x18>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0307 	and.w	r3, r3, #7
}
 8002170:	4618      	mov	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40022000 	.word	0x40022000

08002180 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b04      	cmp	r3, #4
 800218c:	d106      	bne.n	800219c <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 800218e:	4b09      	ldr	r3, [pc, #36]	; (80021b4 <LL_SYSTICK_SetClkSource+0x34>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a08      	ldr	r2, [pc, #32]	; (80021b4 <LL_SYSTICK_SetClkSource+0x34>)
 8002194:	f043 0304 	orr.w	r3, r3, #4
 8002198:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800219a:	e005      	b.n	80021a8 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 800219c:	4b05      	ldr	r3, [pc, #20]	; (80021b4 <LL_SYSTICK_SetClkSource+0x34>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a04      	ldr	r2, [pc, #16]	; (80021b4 <LL_SYSTICK_SetClkSource+0x34>)
 80021a2:	f023 0304 	bic.w	r3, r3, #4
 80021a6:	6013      	str	r3, [r2, #0]
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	e000e010 	.word	0xe000e010

080021b8 <main>:

void SystemClock_Config(void);


int main(void)
{
 80021b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021bc:	b092      	sub	sp, #72	; 0x48
 80021be:	af0a      	add	r7, sp, #40	; 0x28
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80021c0:	2001      	movs	r0, #1
 80021c2:	f7ff ffa3 	bl	800210c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80021c6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80021ca:	f7ff ff87 	bl	80020dc <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021ce:	2003      	movs	r0, #3
 80021d0:	f7ff feb2 	bl	8001f38 <NVIC_SetPriorityGrouping>

  SystemClock_Config();
 80021d4:	f000 f862 	bl	800229c <SystemClock_Config>

  MX_GPIO_Init();
 80021d8:	f7ff fbaa 	bl	8001930 <MX_GPIO_Init>
  MX_I2C1_Init();
 80021dc:	f7ff fd94 	bl	8001d08 <MX_I2C1_Init>

  MX_DMA_Init();
 80021e0:	f7ff fb3c 	bl	800185c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80021e4:	f000 fe22 	bl	8002e2c <MX_USART2_UART_Init>

  lpsInit();
 80021e8:	f7ff fa70 	bl	80016cc <lpsInit>
  htsInit();
 80021ec:	f7ff fa0a 	bl	8001604 <htsInit>


  	float height = 0;
 80021f0:	f04f 0300 	mov.w	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
    float hum = 0;
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	61bb      	str	r3, [r7, #24]
    float pressure = 0;
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
    float temp = 0;
 8002202:	f04f 0300 	mov.w	r3, #0
 8002206:	613b      	str	r3, [r7, #16]
  while (1)
  {
	  pressure = returnPressure();
 8002208:	f7ff faa2 	bl	8001750 <returnPressure>
 800220c:	ed87 0a05 	vstr	s0, [r7, #20]
	  temp = rawTemp();
 8002210:	f7ff fa14 	bl	800163c <rawTemp>
 8002214:	ed87 0a04 	vstr	s0, [r7, #16]
	  hum = rawHum();
 8002218:	f7ff fa34 	bl	8001684 <rawHum>
 800221c:	ed87 0a06 	vstr	s0, [r7, #24]
	  sprintf(tx_data, "teplota [C]: %.2f, rel. vlhkos [%%]:%.2f, tlak vzduchu [hPa]: %.2f, relatvna vka od zeme [m]: %.2f;\n\r",temp,hum,pressure, height,hum,height);
 8002220:	6938      	ldr	r0, [r7, #16]
 8002222:	f7fe f991 	bl	8000548 <__aeabi_f2d>
 8002226:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800222a:	69b8      	ldr	r0, [r7, #24]
 800222c:	f7fe f98c 	bl	8000548 <__aeabi_f2d>
 8002230:	4604      	mov	r4, r0
 8002232:	460d      	mov	r5, r1
 8002234:	6978      	ldr	r0, [r7, #20]
 8002236:	f7fe f987 	bl	8000548 <__aeabi_f2d>
 800223a:	4680      	mov	r8, r0
 800223c:	4689      	mov	r9, r1
 800223e:	69f8      	ldr	r0, [r7, #28]
 8002240:	f7fe f982 	bl	8000548 <__aeabi_f2d>
 8002244:	4682      	mov	sl, r0
 8002246:	468b      	mov	fp, r1
 8002248:	69b8      	ldr	r0, [r7, #24]
 800224a:	f7fe f97d 	bl	8000548 <__aeabi_f2d>
 800224e:	e9c7 0100 	strd	r0, r1, [r7]
 8002252:	69f8      	ldr	r0, [r7, #28]
 8002254:	f7fe f978 	bl	8000548 <__aeabi_f2d>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002260:	ed97 7b00 	vldr	d7, [r7]
 8002264:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002268:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800226c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002270:	e9cd 4500 	strd	r4, r5, [sp]
 8002274:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002278:	4906      	ldr	r1, [pc, #24]	; (8002294 <main+0xdc>)
 800227a:	4807      	ldr	r0, [pc, #28]	; (8002298 <main+0xe0>)
 800227c:	f001 fc8c 	bl	8003b98 <siprintf>
	  USART2_PutBuffer(tx_data, sizeof(tx_data));
 8002280:	21f4      	movs	r1, #244	; 0xf4
 8002282:	4805      	ldr	r0, [pc, #20]	; (8002298 <main+0xe0>)
 8002284:	f000 feb6 	bl	8002ff4 <USART2_PutBuffer>
	  LL_mDelay(1000);
 8002288:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800228c:	f7ff f984 	bl	8001598 <LL_mDelay>
  {
 8002290:	e7ba      	b.n	8002208 <main+0x50>
 8002292:	bf00      	nop
 8002294:	08005e68 	.word	0x08005e68
 8002298:	200001f4 	.word	0x200001f4

0800229c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80022a0:	2000      	movs	r0, #0
 80022a2:	f7ff ff4b 	bl	800213c <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 80022a6:	f7ff ff5d 	bl	8002164 <LL_FLASH_GetLatency>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 80022b0:	f000 f82e 	bl	8002310 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 80022b4:	f7ff fe64 	bl	8001f80 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80022b8:	bf00      	nop
 80022ba:	f7ff fe71 	bl	8001fa0 <LL_RCC_HSI_IsReady>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d1fa      	bne.n	80022ba <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80022c4:	2010      	movs	r0, #16
 80022c6:	f7ff fe7d 	bl	8001fc4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f7ff feb2 	bl	8002034 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80022d0:	2000      	movs	r0, #0
 80022d2:	f7ff fec3 	bl	800205c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f7ff fed4 	bl	8002084 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80022dc:	2000      	movs	r0, #0
 80022de:	f7ff fe87 	bl	8001ff0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80022e2:	bf00      	nop
 80022e4:	f7ff fe98 	bl	8002018 <LL_RCC_GetSysClkSource>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1fa      	bne.n	80022e4 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 80022ee:	4807      	ldr	r0, [pc, #28]	; (800230c <SystemClock_Config+0x70>)
 80022f0:	f7ff f944 	bl	800157c <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80022f4:	2004      	movs	r0, #4
 80022f6:	f7ff ff43 	bl	8002180 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 80022fa:	4804      	ldr	r0, [pc, #16]	; (800230c <SystemClock_Config+0x70>)
 80022fc:	f7ff f972 	bl	80015e4 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 8002300:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002304:	f7ff fed2 	bl	80020ac <LL_RCC_SetI2CClockSource>
}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	007a1200 	.word	0x007a1200

08002310 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
	...

08002320 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	3b01      	subs	r3, #1
 800232e:	4a0b      	ldr	r2, [pc, #44]	; (800235c <LL_DMA_DisableChannel+0x3c>)
 8002330:	5cd3      	ldrb	r3, [r2, r3]
 8002332:	461a      	mov	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4413      	add	r3, r2
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	3a01      	subs	r2, #1
 800233e:	4907      	ldr	r1, [pc, #28]	; (800235c <LL_DMA_DisableChannel+0x3c>)
 8002340:	5c8a      	ldrb	r2, [r1, r2]
 8002342:	4611      	mov	r1, r2
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	440a      	add	r2, r1
 8002348:	f023 0301 	bic.w	r3, r3, #1
 800234c:	6013      	str	r3, [r2, #0]
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	08005ed8 	.word	0x08005ed8

08002360 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002370:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002374:	bf0c      	ite	eq
 8002376:	2301      	moveq	r3, #1
 8002378:	2300      	movne	r3, #0
 800237a:	b2db      	uxtb	r3, r3
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002398:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800239c:	bf0c      	ite	eq
 800239e:	2301      	moveq	r3, #1
 80023a0:	2300      	movne	r3, #0
 80023a2:	b2db      	uxtb	r3, r3
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023c4:	bf0c      	ite	eq
 80023c6:	2301      	moveq	r3, #1
 80023c8:	2300      	movne	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80023e6:	605a      	str	r2, [r3, #4]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002402:	605a      	str	r2, [r3, #4]
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800241e:	605a      	str	r2, [r3, #4]
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	f003 0310 	and.w	r3, r3, #16
 800243c:	2b10      	cmp	r3, #16
 800243e:	bf0c      	ite	eq
 8002440:	2301      	moveq	r3, #1
 8002442:	2300      	movne	r3, #0
 8002444:	b2db      	uxtb	r3, r3
}
 8002446:	4618      	mov	r0, r3
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002462:	2b40      	cmp	r3, #64	; 0x40
 8002464:	bf0c      	ite	eq
 8002466:	2301      	moveq	r3, #1
 8002468:	2300      	movne	r3, #0
 800246a:	b2db      	uxtb	r3, r3
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2210      	movs	r2, #16
 8002484:	621a      	str	r2, [r3, #32]
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a4:	e7fe      	b.n	80024a4 <HardFault_Handler+0x4>

080024a6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024aa:	e7fe      	b.n	80024aa <MemManage_Handler+0x4>

080024ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b0:	e7fe      	b.n	80024b0 <BusFault_Handler+0x4>

080024b2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b2:	b480      	push	{r7}
 80024b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b6:	e7fe      	b.n	80024b6 <UsageFault_Handler+0x4>

080024b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e2:	b480      	push	{r7}
 80024e4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 80024f4:	480a      	ldr	r0, [pc, #40]	; (8002520 <DMA1_Channel7_IRQHandler+0x30>)
 80024f6:	f7ff ff47 	bl	8002388 <LL_DMA_IsActiveFlag_TC7>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d10d      	bne.n	800251c <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8002500:	4807      	ldr	r0, [pc, #28]	; (8002520 <DMA1_Channel7_IRQHandler+0x30>)
 8002502:	f7ff ff77 	bl	80023f4 <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8002506:	bf00      	nop
 8002508:	4806      	ldr	r0, [pc, #24]	; (8002524 <DMA1_Channel7_IRQHandler+0x34>)
 800250a:	f7ff ffa2 	bl	8002452 <LL_USART_IsActiveFlag_TC>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d0f9      	beq.n	8002508 <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8002514:	2107      	movs	r1, #7
 8002516:	4802      	ldr	r0, [pc, #8]	; (8002520 <DMA1_Channel7_IRQHandler+0x30>)
 8002518:	f7ff ff02 	bl	8002320 <LL_DMA_DisableChannel>
	}
}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40020000 	.word	0x40020000
 8002524:	40004400 	.word	0x40004400

08002528 <DMA1_Channel6_IRQHandler>:

void DMA1_Channel6_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 800252c:	480c      	ldr	r0, [pc, #48]	; (8002560 <DMA1_Channel6_IRQHandler+0x38>)
 800252e:	f7ff ff17 	bl	8002360 <LL_DMA_IsActiveFlag_TC6>
 8002532:	4603      	mov	r3, r0
 8002534:	2b01      	cmp	r3, #1
 8002536:	d105      	bne.n	8002544 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8002538:	f000 fd7c 	bl	8003034 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 800253c:	4808      	ldr	r0, [pc, #32]	; (8002560 <DMA1_Channel6_IRQHandler+0x38>)
 800253e:	f7ff ff4b 	bl	80023d8 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8002542:	e00a      	b.n	800255a <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8002544:	4806      	ldr	r0, [pc, #24]	; (8002560 <DMA1_Channel6_IRQHandler+0x38>)
 8002546:	f7ff ff33 	bl	80023b0 <LL_DMA_IsActiveFlag_HT6>
 800254a:	4603      	mov	r3, r0
 800254c:	2b01      	cmp	r3, #1
 800254e:	d104      	bne.n	800255a <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8002550:	f000 fd70 	bl	8003034 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <DMA1_Channel6_IRQHandler+0x38>)
 8002556:	f7ff ff5b 	bl	8002410 <LL_DMA_ClearFlag_HT6>
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40020000 	.word	0x40020000

08002564 <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8002568:	4806      	ldr	r0, [pc, #24]	; (8002584 <USART2_IRQHandler+0x20>)
 800256a:	f7ff ff5f 	bl	800242c <LL_USART_IsActiveFlag_IDLE>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d004      	beq.n	800257e <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8002574:	f000 fd5e 	bl	8003034 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8002578:	4802      	ldr	r0, [pc, #8]	; (8002584 <USART2_IRQHandler+0x20>)
 800257a:	f7ff ff7d 	bl	8002478 <LL_USART_ClearFlag_IDLE>
	}
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40004400 	.word	0x40004400

08002588 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
	return 1;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <_kill>:

int _kill(int pid, int sig)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025a2:	f001 fbaf 	bl	8003d04 <__errno>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2216      	movs	r2, #22
 80025aa:	601a      	str	r2, [r3, #0]
	return -1;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <_exit>:

void _exit (int status)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80025c0:	f04f 31ff 	mov.w	r1, #4294967295
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7ff ffe7 	bl	8002598 <_kill>
	while (1) {}		/* Make sure we hang here */
 80025ca:	e7fe      	b.n	80025ca <_exit+0x12>

080025cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	e00a      	b.n	80025f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025de:	f3af 8000 	nop.w
 80025e2:	4601      	mov	r1, r0
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	1c5a      	adds	r2, r3, #1
 80025e8:	60ba      	str	r2, [r7, #8]
 80025ea:	b2ca      	uxtb	r2, r1
 80025ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	3301      	adds	r3, #1
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	dbf0      	blt.n	80025de <_read+0x12>
	}

return len;
 80025fc:	687b      	ldr	r3, [r7, #4]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b086      	sub	sp, #24
 800260a:	af00      	add	r7, sp, #0
 800260c:	60f8      	str	r0, [r7, #12]
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	e009      	b.n	800262c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	1c5a      	adds	r2, r3, #1
 800261c:	60ba      	str	r2, [r7, #8]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	4618      	mov	r0, r3
 8002622:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	3301      	adds	r3, #1
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	429a      	cmp	r2, r3
 8002632:	dbf1      	blt.n	8002618 <_write+0x12>
	}
	return len;
 8002634:	687b      	ldr	r3, [r7, #4]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <_close>:

int _close(int file)
{
 800263e:	b480      	push	{r7}
 8002640:	b083      	sub	sp, #12
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
	return -1;
 8002646:	f04f 33ff 	mov.w	r3, #4294967295
}
 800264a:	4618      	mov	r0, r3
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
 800265e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002666:	605a      	str	r2, [r3, #4]
	return 0;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <_isatty>:

int _isatty(int file)
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
	return 1;
 800267e:	2301      	movs	r3, #1
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	60b9      	str	r1, [r7, #8]
 8002696:	607a      	str	r2, [r7, #4]
	return 0;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3714      	adds	r7, #20
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
	...

080026a8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
void* _sbrk(int incr)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80026b0:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <_sbrk+0x50>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d102      	bne.n	80026be <_sbrk+0x16>
		heap_end = &end;
 80026b8:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <_sbrk+0x50>)
 80026ba:	4a10      	ldr	r2, [pc, #64]	; (80026fc <_sbrk+0x54>)
 80026bc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80026be:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <_sbrk+0x50>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80026c4:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <_sbrk+0x50>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	466a      	mov	r2, sp
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d907      	bls.n	80026e2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80026d2:	f001 fb17 	bl	8003d04 <__errno>
 80026d6:	4603      	mov	r3, r0
 80026d8:	220c      	movs	r2, #12
 80026da:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80026dc:	f04f 33ff 	mov.w	r3, #4294967295
 80026e0:	e006      	b.n	80026f0 <_sbrk+0x48>
	}

	heap_end += incr;
 80026e2:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <_sbrk+0x50>)
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	4a03      	ldr	r2, [pc, #12]	; (80026f8 <_sbrk+0x50>)
 80026ec:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80026ee:	68fb      	ldr	r3, [r7, #12]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	200003e8 	.word	0x200003e8
 80026fc:	200005c0 	.word	0x200005c0

08002700 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002704:	4b1f      	ldr	r3, [pc, #124]	; (8002784 <SystemInit+0x84>)
 8002706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800270a:	4a1e      	ldr	r2, [pc, #120]	; (8002784 <SystemInit+0x84>)
 800270c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002714:	4b1c      	ldr	r3, [pc, #112]	; (8002788 <SystemInit+0x88>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a1b      	ldr	r2, [pc, #108]	; (8002788 <SystemInit+0x88>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002720:	4b19      	ldr	r3, [pc, #100]	; (8002788 <SystemInit+0x88>)
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	4918      	ldr	r1, [pc, #96]	; (8002788 <SystemInit+0x88>)
 8002726:	4b19      	ldr	r3, [pc, #100]	; (800278c <SystemInit+0x8c>)
 8002728:	4013      	ands	r3, r2
 800272a:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800272c:	4b16      	ldr	r3, [pc, #88]	; (8002788 <SystemInit+0x88>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a15      	ldr	r2, [pc, #84]	; (8002788 <SystemInit+0x88>)
 8002732:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800273a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800273c:	4b12      	ldr	r3, [pc, #72]	; (8002788 <SystemInit+0x88>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a11      	ldr	r2, [pc, #68]	; (8002788 <SystemInit+0x88>)
 8002742:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002746:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002748:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <SystemInit+0x88>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	4a0e      	ldr	r2, [pc, #56]	; (8002788 <SystemInit+0x88>)
 800274e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002752:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002754:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <SystemInit+0x88>)
 8002756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002758:	4a0b      	ldr	r2, [pc, #44]	; (8002788 <SystemInit+0x88>)
 800275a:	f023 030f 	bic.w	r3, r3, #15
 800275e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002760:	4b09      	ldr	r3, [pc, #36]	; (8002788 <SystemInit+0x88>)
 8002762:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002764:	4908      	ldr	r1, [pc, #32]	; (8002788 <SystemInit+0x88>)
 8002766:	4b0a      	ldr	r3, [pc, #40]	; (8002790 <SystemInit+0x90>)
 8002768:	4013      	ands	r3, r2
 800276a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800276c:	4b06      	ldr	r3, [pc, #24]	; (8002788 <SystemInit+0x88>)
 800276e:	2200      	movs	r2, #0
 8002770:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002772:	4b04      	ldr	r3, [pc, #16]	; (8002784 <SystemInit+0x84>)
 8002774:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002778:	609a      	str	r2, [r3, #8]
#endif
}
 800277a:	bf00      	nop
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	e000ed00 	.word	0xe000ed00
 8002788:	40021000 	.word	0x40021000
 800278c:	f87fc00c 	.word	0xf87fc00c
 8002790:	ff00fccc 	.word	0xff00fccc

08002794 <NVIC_EnableIRQ>:
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800279e:	79fb      	ldrb	r3, [r7, #7]
 80027a0:	f003 021f 	and.w	r2, r3, #31
 80027a4:	4907      	ldr	r1, [pc, #28]	; (80027c4 <NVIC_EnableIRQ+0x30>)
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	095b      	lsrs	r3, r3, #5
 80027ac:	2001      	movs	r0, #1
 80027ae:	fa00 f202 	lsl.w	r2, r0, r2
 80027b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80027b6:	bf00      	nop
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	e000e100 	.word	0xe000e100

080027c8 <NVIC_SetPriority>:
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	6039      	str	r1, [r7, #0]
 80027d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80027d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	da0b      	bge.n	80027f4 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	490c      	ldr	r1, [pc, #48]	; (8002814 <NVIC_SetPriority+0x4c>)
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	f003 030f 	and.w	r3, r3, #15
 80027e8:	3b04      	subs	r3, #4
 80027ea:	0112      	lsls	r2, r2, #4
 80027ec:	b2d2      	uxtb	r2, r2
 80027ee:	440b      	add	r3, r1
 80027f0:	761a      	strb	r2, [r3, #24]
}
 80027f2:	e009      	b.n	8002808 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	4907      	ldr	r1, [pc, #28]	; (8002818 <NVIC_SetPriority+0x50>)
 80027fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fe:	0112      	lsls	r2, r2, #4
 8002800:	b2d2      	uxtb	r2, r2
 8002802:	440b      	add	r3, r1
 8002804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	e000ed00 	.word	0xe000ed00
 8002818:	e000e100 	.word	0xe000e100

0800281c <LL_AHB1_GRP1_EnableClock>:
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002824:	4b08      	ldr	r3, [pc, #32]	; (8002848 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002826:	695a      	ldr	r2, [r3, #20]
 8002828:	4907      	ldr	r1, [pc, #28]	; (8002848 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4313      	orrs	r3, r2
 800282e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002830:	4b05      	ldr	r3, [pc, #20]	; (8002848 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002832:	695a      	ldr	r2, [r3, #20]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4013      	ands	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800283a:	68fb      	ldr	r3, [r7, #12]
}
 800283c:	bf00      	nop
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	40021000 	.word	0x40021000

0800284c <LL_APB1_GRP1_EnableClock>:
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002854:	4b08      	ldr	r3, [pc, #32]	; (8002878 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002856:	69da      	ldr	r2, [r3, #28]
 8002858:	4907      	ldr	r1, [pc, #28]	; (8002878 <LL_APB1_GRP1_EnableClock+0x2c>)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4313      	orrs	r3, r2
 800285e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002860:	4b05      	ldr	r3, [pc, #20]	; (8002878 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002862:	69da      	ldr	r2, [r3, #28]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4013      	ands	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800286a:	68fb      	ldr	r3, [r7, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	40021000 	.word	0x40021000

0800287c <LL_DMA_EnableChannel>:
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	3b01      	subs	r3, #1
 800288a:	4a0b      	ldr	r2, [pc, #44]	; (80028b8 <LL_DMA_EnableChannel+0x3c>)
 800288c:	5cd3      	ldrb	r3, [r2, r3]
 800288e:	461a      	mov	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4413      	add	r3, r2
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	3a01      	subs	r2, #1
 800289a:	4907      	ldr	r1, [pc, #28]	; (80028b8 <LL_DMA_EnableChannel+0x3c>)
 800289c:	5c8a      	ldrb	r2, [r1, r2]
 800289e:	4611      	mov	r1, r2
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	440a      	add	r2, r1
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	6013      	str	r3, [r2, #0]
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	08005ef8 	.word	0x08005ef8

080028bc <LL_DMA_DisableChannel>:
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	4a0b      	ldr	r2, [pc, #44]	; (80028f8 <LL_DMA_DisableChannel+0x3c>)
 80028cc:	5cd3      	ldrb	r3, [r2, r3]
 80028ce:	461a      	mov	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4413      	add	r3, r2
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	3a01      	subs	r2, #1
 80028da:	4907      	ldr	r1, [pc, #28]	; (80028f8 <LL_DMA_DisableChannel+0x3c>)
 80028dc:	5c8a      	ldrb	r2, [r1, r2]
 80028de:	4611      	mov	r1, r2
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	440a      	add	r2, r1
 80028e4:	f023 0301 	bic.w	r3, r3, #1
 80028e8:	6013      	str	r3, [r2, #0]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	08005ef8 	.word	0x08005ef8

080028fc <LL_DMA_SetDataTransferDirection>:
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	3b01      	subs	r3, #1
 800290c:	4a0d      	ldr	r2, [pc, #52]	; (8002944 <LL_DMA_SetDataTransferDirection+0x48>)
 800290e:	5cd3      	ldrb	r3, [r2, r3]
 8002910:	461a      	mov	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4413      	add	r3, r2
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800291c:	f023 0310 	bic.w	r3, r3, #16
 8002920:	68ba      	ldr	r2, [r7, #8]
 8002922:	3a01      	subs	r2, #1
 8002924:	4907      	ldr	r1, [pc, #28]	; (8002944 <LL_DMA_SetDataTransferDirection+0x48>)
 8002926:	5c8a      	ldrb	r2, [r1, r2]
 8002928:	4611      	mov	r1, r2
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	440a      	add	r2, r1
 800292e:	4611      	mov	r1, r2
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	4313      	orrs	r3, r2
 8002934:	600b      	str	r3, [r1, #0]
}
 8002936:	bf00      	nop
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	08005ef8 	.word	0x08005ef8

08002948 <LL_DMA_GetDataTransferDirection>:
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	3b01      	subs	r3, #1
 8002956:	4a07      	ldr	r2, [pc, #28]	; (8002974 <LL_DMA_GetDataTransferDirection+0x2c>)
 8002958:	5cd3      	ldrb	r3, [r2, r3]
 800295a:	461a      	mov	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4413      	add	r3, r2
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	f244 0310 	movw	r3, #16400	; 0x4010
 8002966:	4013      	ands	r3, r2
}
 8002968:	4618      	mov	r0, r3
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	08005ef8 	.word	0x08005ef8

08002978 <LL_DMA_SetMode>:
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	3b01      	subs	r3, #1
 8002988:	4a0c      	ldr	r2, [pc, #48]	; (80029bc <LL_DMA_SetMode+0x44>)
 800298a:	5cd3      	ldrb	r3, [r2, r3]
 800298c:	461a      	mov	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	4413      	add	r3, r2
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f023 0220 	bic.w	r2, r3, #32
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	3b01      	subs	r3, #1
 800299c:	4907      	ldr	r1, [pc, #28]	; (80029bc <LL_DMA_SetMode+0x44>)
 800299e:	5ccb      	ldrb	r3, [r1, r3]
 80029a0:	4619      	mov	r1, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	440b      	add	r3, r1
 80029a6:	4619      	mov	r1, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	600b      	str	r3, [r1, #0]
}
 80029ae:	bf00      	nop
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	08005ef8 	.word	0x08005ef8

080029c0 <LL_DMA_SetPeriphIncMode>:
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	3b01      	subs	r3, #1
 80029d0:	4a0c      	ldr	r2, [pc, #48]	; (8002a04 <LL_DMA_SetPeriphIncMode+0x44>)
 80029d2:	5cd3      	ldrb	r3, [r2, r3]
 80029d4:	461a      	mov	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	4413      	add	r3, r2
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	3b01      	subs	r3, #1
 80029e4:	4907      	ldr	r1, [pc, #28]	; (8002a04 <LL_DMA_SetPeriphIncMode+0x44>)
 80029e6:	5ccb      	ldrb	r3, [r1, r3]
 80029e8:	4619      	mov	r1, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	440b      	add	r3, r1
 80029ee:	4619      	mov	r1, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	600b      	str	r3, [r1, #0]
}
 80029f6:	bf00      	nop
 80029f8:	3714      	adds	r7, #20
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	08005ef8 	.word	0x08005ef8

08002a08 <LL_DMA_SetMemoryIncMode>:
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	4a0c      	ldr	r2, [pc, #48]	; (8002a4c <LL_DMA_SetMemoryIncMode+0x44>)
 8002a1a:	5cd3      	ldrb	r3, [r2, r3]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	4413      	add	r3, r2
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	4907      	ldr	r1, [pc, #28]	; (8002a4c <LL_DMA_SetMemoryIncMode+0x44>)
 8002a2e:	5ccb      	ldrb	r3, [r1, r3]
 8002a30:	4619      	mov	r1, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	440b      	add	r3, r1
 8002a36:	4619      	mov	r1, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	600b      	str	r3, [r1, #0]
}
 8002a3e:	bf00      	nop
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	08005ef8 	.word	0x08005ef8

08002a50 <LL_DMA_SetPeriphSize>:
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	4a0c      	ldr	r2, [pc, #48]	; (8002a94 <LL_DMA_SetPeriphSize+0x44>)
 8002a62:	5cd3      	ldrb	r3, [r2, r3]
 8002a64:	461a      	mov	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	4413      	add	r3, r2
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	4907      	ldr	r1, [pc, #28]	; (8002a94 <LL_DMA_SetPeriphSize+0x44>)
 8002a76:	5ccb      	ldrb	r3, [r1, r3]
 8002a78:	4619      	mov	r1, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	440b      	add	r3, r1
 8002a7e:	4619      	mov	r1, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	600b      	str	r3, [r1, #0]
}
 8002a86:	bf00      	nop
 8002a88:	3714      	adds	r7, #20
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	08005ef8 	.word	0x08005ef8

08002a98 <LL_DMA_SetMemorySize>:
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	4a0c      	ldr	r2, [pc, #48]	; (8002adc <LL_DMA_SetMemorySize+0x44>)
 8002aaa:	5cd3      	ldrb	r3, [r2, r3]
 8002aac:	461a      	mov	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	4907      	ldr	r1, [pc, #28]	; (8002adc <LL_DMA_SetMemorySize+0x44>)
 8002abe:	5ccb      	ldrb	r3, [r1, r3]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	440b      	add	r3, r1
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	600b      	str	r3, [r1, #0]
}
 8002ace:	bf00      	nop
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	08005ef8 	.word	0x08005ef8

08002ae0 <LL_DMA_SetChannelPriorityLevel>:
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	3b01      	subs	r3, #1
 8002af0:	4a0c      	ldr	r2, [pc, #48]	; (8002b24 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002af2:	5cd3      	ldrb	r3, [r2, r3]
 8002af4:	461a      	mov	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	4413      	add	r3, r2
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	3b01      	subs	r3, #1
 8002b04:	4907      	ldr	r1, [pc, #28]	; (8002b24 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002b06:	5ccb      	ldrb	r3, [r1, r3]
 8002b08:	4619      	mov	r1, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	440b      	add	r3, r1
 8002b0e:	4619      	mov	r1, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	600b      	str	r3, [r1, #0]
}
 8002b16:	bf00      	nop
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	08005ef8 	.word	0x08005ef8

08002b28 <LL_DMA_SetDataLength>:
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	3b01      	subs	r3, #1
 8002b38:	4a0c      	ldr	r2, [pc, #48]	; (8002b6c <LL_DMA_SetDataLength+0x44>)
 8002b3a:	5cd3      	ldrb	r3, [r2, r3]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	4413      	add	r3, r2
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	0c1b      	lsrs	r3, r3, #16
 8002b46:	041b      	lsls	r3, r3, #16
 8002b48:	68ba      	ldr	r2, [r7, #8]
 8002b4a:	3a01      	subs	r2, #1
 8002b4c:	4907      	ldr	r1, [pc, #28]	; (8002b6c <LL_DMA_SetDataLength+0x44>)
 8002b4e:	5c8a      	ldrb	r2, [r1, r2]
 8002b50:	4611      	mov	r1, r2
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	440a      	add	r2, r1
 8002b56:	4611      	mov	r1, r2
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	604b      	str	r3, [r1, #4]
}
 8002b5e:	bf00      	nop
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	08005ef8 	.word	0x08005ef8

08002b70 <LL_DMA_GetDataLength>:
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	4a06      	ldr	r2, [pc, #24]	; (8002b98 <LL_DMA_GetDataLength+0x28>)
 8002b80:	5cd3      	ldrb	r3, [r2, r3]
 8002b82:	461a      	mov	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4413      	add	r3, r2
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	b29b      	uxth	r3, r3
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	08005ef8 	.word	0x08005ef8

08002b9c <LL_DMA_ConfigAddresses>:
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	2b10      	cmp	r3, #16
 8002bae:	d114      	bne.n	8002bda <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	4a16      	ldr	r2, [pc, #88]	; (8002c10 <LL_DMA_ConfigAddresses+0x74>)
 8002bb6:	5cd3      	ldrb	r3, [r2, r3]
 8002bb8:	461a      	mov	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	4a11      	ldr	r2, [pc, #68]	; (8002c10 <LL_DMA_ConfigAddresses+0x74>)
 8002bca:	5cd3      	ldrb	r3, [r2, r3]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	6093      	str	r3, [r2, #8]
}
 8002bd8:	e013      	b.n	8002c02 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	4a0c      	ldr	r2, [pc, #48]	; (8002c10 <LL_DMA_ConfigAddresses+0x74>)
 8002be0:	5cd3      	ldrb	r3, [r2, r3]
 8002be2:	461a      	mov	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4413      	add	r3, r2
 8002be8:	461a      	mov	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	4a07      	ldr	r2, [pc, #28]	; (8002c10 <LL_DMA_ConfigAddresses+0x74>)
 8002bf4:	5cd3      	ldrb	r3, [r2, r3]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	60d3      	str	r3, [r2, #12]
}
 8002c02:	bf00      	nop
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	08005ef8 	.word	0x08005ef8

08002c14 <LL_DMA_SetMemoryAddress>:
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	4a06      	ldr	r2, [pc, #24]	; (8002c40 <LL_DMA_SetMemoryAddress+0x2c>)
 8002c26:	5cd3      	ldrb	r3, [r2, r3]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	461a      	mov	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	60d3      	str	r3, [r2, #12]
}
 8002c34:	bf00      	nop
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	08005ef8 	.word	0x08005ef8

08002c44 <LL_DMA_SetPeriphAddress>:
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	4a06      	ldr	r2, [pc, #24]	; (8002c70 <LL_DMA_SetPeriphAddress+0x2c>)
 8002c56:	5cd3      	ldrb	r3, [r2, r3]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	461a      	mov	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6093      	str	r3, [r2, #8]
}
 8002c64:	bf00      	nop
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr
 8002c70:	08005ef8 	.word	0x08005ef8

08002c74 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	4a0b      	ldr	r2, [pc, #44]	; (8002cb0 <LL_DMA_EnableIT_TC+0x3c>)
 8002c84:	5cd3      	ldrb	r3, [r2, r3]
 8002c86:	461a      	mov	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	3a01      	subs	r2, #1
 8002c92:	4907      	ldr	r1, [pc, #28]	; (8002cb0 <LL_DMA_EnableIT_TC+0x3c>)
 8002c94:	5c8a      	ldrb	r2, [r1, r2]
 8002c96:	4611      	mov	r1, r2
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	440a      	add	r2, r1
 8002c9c:	f043 0302 	orr.w	r3, r3, #2
 8002ca0:	6013      	str	r3, [r2, #0]
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	08005ef8 	.word	0x08005ef8

08002cb4 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	4a0b      	ldr	r2, [pc, #44]	; (8002cf0 <LL_DMA_EnableIT_HT+0x3c>)
 8002cc4:	5cd3      	ldrb	r3, [r2, r3]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4413      	add	r3, r2
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	3a01      	subs	r2, #1
 8002cd2:	4907      	ldr	r1, [pc, #28]	; (8002cf0 <LL_DMA_EnableIT_HT+0x3c>)
 8002cd4:	5c8a      	ldrb	r2, [r1, r2]
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	440a      	add	r2, r1
 8002cdc:	f043 0304 	orr.w	r3, r3, #4
 8002ce0:	6013      	str	r3, [r2, #0]
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	08005ef8 	.word	0x08005ef8

08002cf4 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	3b01      	subs	r3, #1
 8002d02:	4a0b      	ldr	r2, [pc, #44]	; (8002d30 <LL_DMA_EnableIT_TE+0x3c>)
 8002d04:	5cd3      	ldrb	r3, [r2, r3]
 8002d06:	461a      	mov	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	3a01      	subs	r2, #1
 8002d12:	4907      	ldr	r1, [pc, #28]	; (8002d30 <LL_DMA_EnableIT_TE+0x3c>)
 8002d14:	5c8a      	ldrb	r2, [r1, r2]
 8002d16:	4611      	mov	r1, r2
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	440a      	add	r2, r1
 8002d1c:	f043 0308 	orr.w	r3, r3, #8
 8002d20:	6013      	str	r3, [r2, #0]
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	08005ef8 	.word	0x08005ef8

08002d34 <LL_USART_Enable>:
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f043 0201 	orr.w	r2, r3, #1
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	601a      	str	r2, [r3, #0]
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <LL_USART_ConfigAsyncMode>:
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	609a      	str	r2, [r3, #8]
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f043 0210 	orr.w	r2, r3, #16
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	601a      	str	r2, [r3, #0]
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	609a      	str	r2, [r3, #8]
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	609a      	str	r2, [r3, #8]
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8002e00:	b490      	push	{r4, r7}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d103      	bne.n	8002e18 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	3328      	adds	r3, #40	; 0x28
 8002e14:	461c      	mov	r4, r3
 8002e16:	e002      	b.n	8002e1e <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3324      	adds	r3, #36	; 0x24
 8002e1c:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 8002e1e:	4623      	mov	r3, r4
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bc90      	pop	{r4, r7}
 8002e28:	4770      	bx	lr
	...

08002e2c <MX_USART2_UART_Init>:
	}
}

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8002e2c:	b5b0      	push	{r4, r5, r7, lr}
 8002e2e:	b090      	sub	sp, #64	; 0x40
 8002e30:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002e32:	f107 031c 	add.w	r3, r7, #28
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	605a      	str	r2, [r3, #4]
 8002e3c:	609a      	str	r2, [r3, #8]
 8002e3e:	60da      	str	r2, [r3, #12]
 8002e40:	611a      	str	r2, [r3, #16]
 8002e42:	615a      	str	r2, [r3, #20]
 8002e44:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e46:	1d3b      	adds	r3, r7, #4
 8002e48:	2200      	movs	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
 8002e4e:	609a      	str	r2, [r3, #8]
 8002e50:	60da      	str	r2, [r3, #12]
 8002e52:	611a      	str	r2, [r3, #16]
 8002e54:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002e56:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e5a:	f7ff fcf7 	bl	800284c <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002e5e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e62:	f7ff fcdb 	bl	800281c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8002e66:	f248 0304 	movw	r3, #32772	; 0x8004
 8002e6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002e70:	2303      	movs	r3, #3
 8002e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002e7c:	2307      	movs	r3, #7
 8002e7e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e80:	1d3b      	adds	r3, r7, #4
 8002e82:	4619      	mov	r1, r3
 8002e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e88:	f7fd ff89 	bl	8000d9e <LL_GPIO_Init>
   * You can use configuration from example program and modify it.
   * For more information about DMA registers, refer to reference manual.
   */
  
  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2106      	movs	r1, #6
 8002e90:	4855      	ldr	r0, [pc, #340]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002e92:	f7ff fd33 	bl	80028fc <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 8002e96:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e9a:	2106      	movs	r1, #6
 8002e9c:	4852      	ldr	r0, [pc, #328]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002e9e:	f7ff fe1f 	bl	8002ae0 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2106      	movs	r1, #6
 8002ea6:	4850      	ldr	r0, [pc, #320]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002ea8:	f7ff fd66 	bl	8002978 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002eac:	2200      	movs	r2, #0
 8002eae:	2106      	movs	r1, #6
 8002eb0:	484d      	ldr	r0, [pc, #308]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002eb2:	f7ff fd85 	bl	80029c0 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8002eb6:	2280      	movs	r2, #128	; 0x80
 8002eb8:	2106      	movs	r1, #6
 8002eba:	484b      	ldr	r0, [pc, #300]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002ebc:	f7ff fda4 	bl	8002a08 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2106      	movs	r1, #6
 8002ec4:	4848      	ldr	r0, [pc, #288]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002ec6:	f7ff fdc3 	bl	8002a50 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2106      	movs	r1, #6
 8002ece:	4846      	ldr	r0, [pc, #280]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002ed0:	f7ff fde2 	bl	8002a98 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	4845      	ldr	r0, [pc, #276]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002ed8:	f7ff ff92 	bl	8002e00 <LL_USART_DMA_GetRegAddr>
 8002edc:	4604      	mov	r4, r0
 8002ede:	4d44      	ldr	r5, [pc, #272]	; (8002ff0 <MX_USART2_UART_Init+0x1c4>)
 8002ee0:	2106      	movs	r1, #6
 8002ee2:	4841      	ldr	r0, [pc, #260]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002ee4:	f7ff fd30 	bl	8002948 <LL_DMA_GetDataTransferDirection>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	462b      	mov	r3, r5
 8002eee:	4622      	mov	r2, r4
 8002ef0:	2106      	movs	r1, #6
 8002ef2:	483d      	ldr	r0, [pc, #244]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002ef4:	f7ff fe52 	bl	8002b9c <LL_DMA_ConfigAddresses>
						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
							(uint32_t)bufferUSART2dma,
							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002ef8:	2280      	movs	r2, #128	; 0x80
 8002efa:	2106      	movs	r1, #6
 8002efc:	483a      	ldr	r0, [pc, #232]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002efe:	f7ff fe13 	bl	8002b28 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002f02:	2106      	movs	r1, #6
 8002f04:	4838      	ldr	r0, [pc, #224]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f06:	f7ff fcb9 	bl	800287c <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 8002f0a:	4838      	ldr	r0, [pc, #224]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002f0c:	f7ff ff58 	bl	8002dc0 <LL_USART_EnableDMAReq_RX>


  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 8002f10:	2106      	movs	r1, #6
 8002f12:	4835      	ldr	r0, [pc, #212]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f14:	f7ff feae 	bl	8002c74 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 8002f18:	2106      	movs	r1, #6
 8002f1a:	4833      	ldr	r0, [pc, #204]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f1c:	f7ff feca 	bl	8002cb4 <LL_DMA_EnableIT_HT>


  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002f20:	2210      	movs	r2, #16
 8002f22:	2107      	movs	r1, #7
 8002f24:	4830      	ldr	r0, [pc, #192]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f26:	f7ff fce9 	bl	80028fc <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 8002f2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f2e:	2107      	movs	r1, #7
 8002f30:	482d      	ldr	r0, [pc, #180]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f32:	f7ff fdd5 	bl	8002ae0 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 8002f36:	2200      	movs	r2, #0
 8002f38:	2107      	movs	r1, #7
 8002f3a:	482b      	ldr	r0, [pc, #172]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f3c:	f7ff fd1c 	bl	8002978 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8002f40:	2200      	movs	r2, #0
 8002f42:	2107      	movs	r1, #7
 8002f44:	4828      	ldr	r0, [pc, #160]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f46:	f7ff fd3b 	bl	80029c0 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8002f4a:	2280      	movs	r2, #128	; 0x80
 8002f4c:	2107      	movs	r1, #7
 8002f4e:	4826      	ldr	r0, [pc, #152]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f50:	f7ff fd5a 	bl	8002a08 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8002f54:	2200      	movs	r2, #0
 8002f56:	2107      	movs	r1, #7
 8002f58:	4823      	ldr	r0, [pc, #140]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f5a:	f7ff fd79 	bl	8002a50 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2107      	movs	r1, #7
 8002f62:	4821      	ldr	r0, [pc, #132]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f64:	f7ff fd98 	bl	8002a98 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8002f68:	2100      	movs	r1, #0
 8002f6a:	4820      	ldr	r0, [pc, #128]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002f6c:	f7ff ff48 	bl	8002e00 <LL_USART_DMA_GetRegAddr>
 8002f70:	4603      	mov	r3, r0
 8002f72:	461a      	mov	r2, r3
 8002f74:	2107      	movs	r1, #7
 8002f76:	481c      	ldr	r0, [pc, #112]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f78:	f7ff fe64 	bl	8002c44 <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 8002f7c:	481b      	ldr	r0, [pc, #108]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002f7e:	f7ff ff2f 	bl	8002de0 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 8002f82:	2107      	movs	r1, #7
 8002f84:	4818      	ldr	r0, [pc, #96]	; (8002fe8 <MX_USART2_UART_Init+0x1bc>)
 8002f86:	f7ff feb5 	bl	8002cf4 <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	2026      	movs	r0, #38	; 0x26
 8002f8e:	f7ff fc1b 	bl	80027c8 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002f92:	2026      	movs	r0, #38	; 0x26
 8002f94:	f7ff fbfe 	bl	8002794 <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002f98:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002f9c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002faa:	230c      	movs	r3, #12
 8002fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002fb6:	f107 031c 	add.w	r3, r7, #28
 8002fba:	4619      	mov	r1, r3
 8002fbc:	480b      	ldr	r0, [pc, #44]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002fbe:	f7fe fa57 	bl	8001470 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002fc2:	480a      	ldr	r0, [pc, #40]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002fc4:	f7ff fec6 	bl	8002d54 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8002fc8:	4808      	ldr	r0, [pc, #32]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002fca:	f7ff fee9 	bl	8002da0 <LL_USART_DisableIT_CTS>

  /* Enable USART2 peripheral and interrupts*/
  LL_USART_EnableIT_IDLE(USART2);
 8002fce:	4807      	ldr	r0, [pc, #28]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002fd0:	f7ff fed6 	bl	8002d80 <LL_USART_EnableIT_IDLE>
  LL_USART_ConfigAsyncMode(USART2);
 8002fd4:	4805      	ldr	r0, [pc, #20]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002fd6:	f7ff febd 	bl	8002d54 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002fda:	4804      	ldr	r0, [pc, #16]	; (8002fec <MX_USART2_UART_Init+0x1c0>)
 8002fdc:	f7ff feaa 	bl	8002d34 <LL_USART_Enable>
}
 8002fe0:	bf00      	nop
 8002fe2:	3738      	adds	r7, #56	; 0x38
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe8:	40020000 	.word	0x40020000
 8002fec:	40004400 	.word	0x40004400
 8002ff0:	200003ec 	.word	0x200003ec

08002ff4 <USART2_PutBuffer>:


// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	461a      	mov	r2, r3
 8003004:	2107      	movs	r1, #7
 8003006:	480a      	ldr	r0, [pc, #40]	; (8003030 <USART2_PutBuffer+0x3c>)
 8003008:	f7ff fe04 	bl	8002c14 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 800300c:	78fb      	ldrb	r3, [r7, #3]
 800300e:	461a      	mov	r2, r3
 8003010:	2107      	movs	r1, #7
 8003012:	4807      	ldr	r0, [pc, #28]	; (8003030 <USART2_PutBuffer+0x3c>)
 8003014:	f7ff fd88 	bl	8002b28 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 8003018:	2107      	movs	r1, #7
 800301a:	4805      	ldr	r0, [pc, #20]	; (8003030 <USART2_PutBuffer+0x3c>)
 800301c:	f7ff fe2a 	bl	8002c74 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8003020:	2107      	movs	r1, #7
 8003022:	4803      	ldr	r0, [pc, #12]	; (8003030 <USART2_PutBuffer+0x3c>)
 8003024:	f7ff fc2a 	bl	800287c <LL_DMA_EnableChannel>
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40020000 	.word	0x40020000

08003034 <USART2_CheckDmaReception>:
 *	Forwards data to callback function.
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */
void USART2_CheckDmaReception(void)
{
 8003034:	b5b0      	push	{r4, r5, r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af02      	add	r7, sp, #8
	if(USART2_ProcessData == 0) return;
 800303a:	4b29      	ldr	r3, [pc, #164]	; (80030e0 <USART2_CheckDmaReception+0xac>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d04a      	beq.n	80030d8 <USART2_CheckDmaReception+0xa4>

	static uint16_t old_pos = 0;
	uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8003042:	2106      	movs	r1, #6
 8003044:	4827      	ldr	r0, [pc, #156]	; (80030e4 <USART2_CheckDmaReception+0xb0>)
 8003046:	f7ff fd93 	bl	8002b70 <LL_DMA_GetDataLength>
 800304a:	4603      	mov	r3, r0
 800304c:	b29b      	uxth	r3, r3
 800304e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003052:	80fb      	strh	r3, [r7, #6]

	if ((pos - old_pos) < 35 && (pos != old_pos)) USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos, pos);
 8003054:	88fb      	ldrh	r3, [r7, #6]
 8003056:	4a24      	ldr	r2, [pc, #144]	; (80030e8 <USART2_CheckDmaReception+0xb4>)
 8003058:	8812      	ldrh	r2, [r2, #0]
 800305a:	1a9b      	subs	r3, r3, r2
 800305c:	2b22      	cmp	r3, #34	; 0x22
 800305e:	dc12      	bgt.n	8003086 <USART2_CheckDmaReception+0x52>
 8003060:	4b21      	ldr	r3, [pc, #132]	; (80030e8 <USART2_CheckDmaReception+0xb4>)
 8003062:	881b      	ldrh	r3, [r3, #0]
 8003064:	88fa      	ldrh	r2, [r7, #6]
 8003066:	429a      	cmp	r2, r3
 8003068:	d00d      	beq.n	8003086 <USART2_CheckDmaReception+0x52>
 800306a:	4b1d      	ldr	r3, [pc, #116]	; (80030e0 <USART2_CheckDmaReception+0xac>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a1e      	ldr	r2, [pc, #120]	; (80030e8 <USART2_CheckDmaReception+0xb4>)
 8003070:	8812      	ldrh	r2, [r2, #0]
 8003072:	4611      	mov	r1, r2
 8003074:	4a1d      	ldr	r2, [pc, #116]	; (80030ec <USART2_CheckDmaReception+0xb8>)
 8003076:	1888      	adds	r0, r1, r2
 8003078:	4a1b      	ldr	r2, [pc, #108]	; (80030e8 <USART2_CheckDmaReception+0xb4>)
 800307a:	8812      	ldrh	r2, [r2, #0]
 800307c:	88f9      	ldrh	r1, [r7, #6]
 800307e:	1a8a      	subs	r2, r1, r2
 8003080:	b291      	uxth	r1, r2
 8003082:	88fa      	ldrh	r2, [r7, #6]
 8003084:	4798      	blx	r3

	old_pos = pos;
 8003086:	4a18      	ldr	r2, [pc, #96]	; (80030e8 <USART2_CheckDmaReception+0xb4>)
 8003088:	88fb      	ldrh	r3, [r7, #6]
 800308a:	8013      	strh	r3, [r2, #0]

	if(pos >= 92) {
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	2b5b      	cmp	r3, #91	; 0x5b
 8003090:	d923      	bls.n	80030da <USART2_CheckDmaReception+0xa6>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8003092:	2106      	movs	r1, #6
 8003094:	4813      	ldr	r0, [pc, #76]	; (80030e4 <USART2_CheckDmaReception+0xb0>)
 8003096:	f7ff fc11 	bl	80028bc <LL_DMA_DisableChannel>

		LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6,
 800309a:	2101      	movs	r1, #1
 800309c:	4814      	ldr	r0, [pc, #80]	; (80030f0 <USART2_CheckDmaReception+0xbc>)
 800309e:	f7ff feaf 	bl	8002e00 <LL_USART_DMA_GetRegAddr>
 80030a2:	4604      	mov	r4, r0
 80030a4:	4d11      	ldr	r5, [pc, #68]	; (80030ec <USART2_CheckDmaReception+0xb8>)
 80030a6:	2106      	movs	r1, #6
 80030a8:	480e      	ldr	r0, [pc, #56]	; (80030e4 <USART2_CheckDmaReception+0xb0>)
 80030aa:	f7ff fc4d 	bl	8002948 <LL_DMA_GetDataTransferDirection>
 80030ae:	4603      	mov	r3, r0
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	462b      	mov	r3, r5
 80030b4:	4622      	mov	r2, r4
 80030b6:	2106      	movs	r1, #6
 80030b8:	480a      	ldr	r0, [pc, #40]	; (80030e4 <USART2_CheckDmaReception+0xb0>)
 80030ba:	f7ff fd6f 	bl	8002b9c <LL_DMA_ConfigAddresses>
			                   LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
			                   (uint32_t)bufferUSART2dma,
			                   LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80030be:	2280      	movs	r2, #128	; 0x80
 80030c0:	2106      	movs	r1, #6
 80030c2:	4808      	ldr	r0, [pc, #32]	; (80030e4 <USART2_CheckDmaReception+0xb0>)
 80030c4:	f7ff fd30 	bl	8002b28 <LL_DMA_SetDataLength>
        LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80030c8:	2106      	movs	r1, #6
 80030ca:	4806      	ldr	r0, [pc, #24]	; (80030e4 <USART2_CheckDmaReception+0xb0>)
 80030cc:	f7ff fbd6 	bl	800287c <LL_DMA_EnableChannel>
		old_pos = 0;
 80030d0:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <USART2_CheckDmaReception+0xb4>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	801a      	strh	r2, [r3, #0]
 80030d6:	e000      	b.n	80030da <USART2_CheckDmaReception+0xa6>
	if(USART2_ProcessData == 0) return;
 80030d8:	bf00      	nop
	}
}
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bdb0      	pop	{r4, r5, r7, pc}
 80030e0:	2000046c 	.word	0x2000046c
 80030e4:	40020000 	.word	0x40020000
 80030e8:	20000470 	.word	0x20000470
 80030ec:	200003ec 	.word	0x200003ec
 80030f0:	40004400 	.word	0x40004400

080030f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80030f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800312c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80030f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80030fa:	e003      	b.n	8003104 <LoopCopyDataInit>

080030fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80030fc:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80030fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003100:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003102:	3104      	adds	r1, #4

08003104 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003104:	480b      	ldr	r0, [pc, #44]	; (8003134 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003106:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003108:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800310a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800310c:	d3f6      	bcc.n	80030fc <CopyDataInit>
	ldr	r2, =_sbss
 800310e:	4a0b      	ldr	r2, [pc, #44]	; (800313c <LoopForever+0x12>)
	b	LoopFillZerobss
 8003110:	e002      	b.n	8003118 <LoopFillZerobss>

08003112 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003112:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003114:	f842 3b04 	str.w	r3, [r2], #4

08003118 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003118:	4b09      	ldr	r3, [pc, #36]	; (8003140 <LoopForever+0x16>)
	cmp	r2, r3
 800311a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800311c:	d3f9      	bcc.n	8003112 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800311e:	f7ff faef 	bl	8002700 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003122:	f000 fdf5 	bl	8003d10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003126:	f7ff f847 	bl	80021b8 <main>

0800312a <LoopForever>:

LoopForever:
    b LoopForever
 800312a:	e7fe      	b.n	800312a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800312c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8003130:	0800627c 	.word	0x0800627c
	ldr	r0, =_sdata
 8003134:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003138:	200001cc 	.word	0x200001cc
	ldr	r2, =_sbss
 800313c:	200001cc 	.word	0x200001cc
	ldr	r3, = _ebss
 8003140:	200005c0 	.word	0x200005c0

08003144 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003144:	e7fe      	b.n	8003144 <ADC1_2_IRQHandler>

08003146 <__cvt>:
 8003146:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800314a:	ec55 4b10 	vmov	r4, r5, d0
 800314e:	2d00      	cmp	r5, #0
 8003150:	460e      	mov	r6, r1
 8003152:	4619      	mov	r1, r3
 8003154:	462b      	mov	r3, r5
 8003156:	bfbb      	ittet	lt
 8003158:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800315c:	461d      	movlt	r5, r3
 800315e:	2300      	movge	r3, #0
 8003160:	232d      	movlt	r3, #45	; 0x2d
 8003162:	700b      	strb	r3, [r1, #0]
 8003164:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003166:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800316a:	4691      	mov	r9, r2
 800316c:	f023 0820 	bic.w	r8, r3, #32
 8003170:	bfbc      	itt	lt
 8003172:	4622      	movlt	r2, r4
 8003174:	4614      	movlt	r4, r2
 8003176:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800317a:	d005      	beq.n	8003188 <__cvt+0x42>
 800317c:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003180:	d100      	bne.n	8003184 <__cvt+0x3e>
 8003182:	3601      	adds	r6, #1
 8003184:	2102      	movs	r1, #2
 8003186:	e000      	b.n	800318a <__cvt+0x44>
 8003188:	2103      	movs	r1, #3
 800318a:	ab03      	add	r3, sp, #12
 800318c:	9301      	str	r3, [sp, #4]
 800318e:	ab02      	add	r3, sp, #8
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	ec45 4b10 	vmov	d0, r4, r5
 8003196:	4653      	mov	r3, sl
 8003198:	4632      	mov	r2, r6
 800319a:	f000 fe69 	bl	8003e70 <_dtoa_r>
 800319e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80031a2:	4607      	mov	r7, r0
 80031a4:	d102      	bne.n	80031ac <__cvt+0x66>
 80031a6:	f019 0f01 	tst.w	r9, #1
 80031aa:	d022      	beq.n	80031f2 <__cvt+0xac>
 80031ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80031b0:	eb07 0906 	add.w	r9, r7, r6
 80031b4:	d110      	bne.n	80031d8 <__cvt+0x92>
 80031b6:	783b      	ldrb	r3, [r7, #0]
 80031b8:	2b30      	cmp	r3, #48	; 0x30
 80031ba:	d10a      	bne.n	80031d2 <__cvt+0x8c>
 80031bc:	2200      	movs	r2, #0
 80031be:	2300      	movs	r3, #0
 80031c0:	4620      	mov	r0, r4
 80031c2:	4629      	mov	r1, r5
 80031c4:	f7fd fc80 	bl	8000ac8 <__aeabi_dcmpeq>
 80031c8:	b918      	cbnz	r0, 80031d2 <__cvt+0x8c>
 80031ca:	f1c6 0601 	rsb	r6, r6, #1
 80031ce:	f8ca 6000 	str.w	r6, [sl]
 80031d2:	f8da 3000 	ldr.w	r3, [sl]
 80031d6:	4499      	add	r9, r3
 80031d8:	2200      	movs	r2, #0
 80031da:	2300      	movs	r3, #0
 80031dc:	4620      	mov	r0, r4
 80031de:	4629      	mov	r1, r5
 80031e0:	f7fd fc72 	bl	8000ac8 <__aeabi_dcmpeq>
 80031e4:	b108      	cbz	r0, 80031ea <__cvt+0xa4>
 80031e6:	f8cd 900c 	str.w	r9, [sp, #12]
 80031ea:	2230      	movs	r2, #48	; 0x30
 80031ec:	9b03      	ldr	r3, [sp, #12]
 80031ee:	454b      	cmp	r3, r9
 80031f0:	d307      	bcc.n	8003202 <__cvt+0xbc>
 80031f2:	9b03      	ldr	r3, [sp, #12]
 80031f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80031f6:	1bdb      	subs	r3, r3, r7
 80031f8:	4638      	mov	r0, r7
 80031fa:	6013      	str	r3, [r2, #0]
 80031fc:	b004      	add	sp, #16
 80031fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003202:	1c59      	adds	r1, r3, #1
 8003204:	9103      	str	r1, [sp, #12]
 8003206:	701a      	strb	r2, [r3, #0]
 8003208:	e7f0      	b.n	80031ec <__cvt+0xa6>

0800320a <__exponent>:
 800320a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800320c:	4603      	mov	r3, r0
 800320e:	2900      	cmp	r1, #0
 8003210:	bfb8      	it	lt
 8003212:	4249      	neglt	r1, r1
 8003214:	f803 2b02 	strb.w	r2, [r3], #2
 8003218:	bfb4      	ite	lt
 800321a:	222d      	movlt	r2, #45	; 0x2d
 800321c:	222b      	movge	r2, #43	; 0x2b
 800321e:	2909      	cmp	r1, #9
 8003220:	7042      	strb	r2, [r0, #1]
 8003222:	dd2a      	ble.n	800327a <__exponent+0x70>
 8003224:	f10d 0207 	add.w	r2, sp, #7
 8003228:	4617      	mov	r7, r2
 800322a:	260a      	movs	r6, #10
 800322c:	4694      	mov	ip, r2
 800322e:	fb91 f5f6 	sdiv	r5, r1, r6
 8003232:	fb06 1415 	mls	r4, r6, r5, r1
 8003236:	3430      	adds	r4, #48	; 0x30
 8003238:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800323c:	460c      	mov	r4, r1
 800323e:	2c63      	cmp	r4, #99	; 0x63
 8003240:	f102 32ff 	add.w	r2, r2, #4294967295
 8003244:	4629      	mov	r1, r5
 8003246:	dcf1      	bgt.n	800322c <__exponent+0x22>
 8003248:	3130      	adds	r1, #48	; 0x30
 800324a:	f1ac 0402 	sub.w	r4, ip, #2
 800324e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003252:	1c41      	adds	r1, r0, #1
 8003254:	4622      	mov	r2, r4
 8003256:	42ba      	cmp	r2, r7
 8003258:	d30a      	bcc.n	8003270 <__exponent+0x66>
 800325a:	f10d 0209 	add.w	r2, sp, #9
 800325e:	eba2 020c 	sub.w	r2, r2, ip
 8003262:	42bc      	cmp	r4, r7
 8003264:	bf88      	it	hi
 8003266:	2200      	movhi	r2, #0
 8003268:	4413      	add	r3, r2
 800326a:	1a18      	subs	r0, r3, r0
 800326c:	b003      	add	sp, #12
 800326e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003270:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003274:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003278:	e7ed      	b.n	8003256 <__exponent+0x4c>
 800327a:	2330      	movs	r3, #48	; 0x30
 800327c:	3130      	adds	r1, #48	; 0x30
 800327e:	7083      	strb	r3, [r0, #2]
 8003280:	70c1      	strb	r1, [r0, #3]
 8003282:	1d03      	adds	r3, r0, #4
 8003284:	e7f1      	b.n	800326a <__exponent+0x60>
	...

08003288 <_printf_float>:
 8003288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800328c:	ed2d 8b02 	vpush	{d8}
 8003290:	b08d      	sub	sp, #52	; 0x34
 8003292:	460c      	mov	r4, r1
 8003294:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003298:	4616      	mov	r6, r2
 800329a:	461f      	mov	r7, r3
 800329c:	4605      	mov	r5, r0
 800329e:	f000 fce7 	bl	8003c70 <_localeconv_r>
 80032a2:	f8d0 a000 	ldr.w	sl, [r0]
 80032a6:	4650      	mov	r0, sl
 80032a8:	f7fc ffe2 	bl	8000270 <strlen>
 80032ac:	2300      	movs	r3, #0
 80032ae:	930a      	str	r3, [sp, #40]	; 0x28
 80032b0:	6823      	ldr	r3, [r4, #0]
 80032b2:	9305      	str	r3, [sp, #20]
 80032b4:	f8d8 3000 	ldr.w	r3, [r8]
 80032b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80032bc:	3307      	adds	r3, #7
 80032be:	f023 0307 	bic.w	r3, r3, #7
 80032c2:	f103 0208 	add.w	r2, r3, #8
 80032c6:	f8c8 2000 	str.w	r2, [r8]
 80032ca:	e9d3 8900 	ldrd	r8, r9, [r3]
 80032ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80032d2:	9307      	str	r3, [sp, #28]
 80032d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80032d8:	ee08 0a10 	vmov	s16, r0
 80032dc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80032e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80032e4:	4b9e      	ldr	r3, [pc, #632]	; (8003560 <_printf_float+0x2d8>)
 80032e6:	f04f 32ff 	mov.w	r2, #4294967295
 80032ea:	f7fd fc1f 	bl	8000b2c <__aeabi_dcmpun>
 80032ee:	bb88      	cbnz	r0, 8003354 <_printf_float+0xcc>
 80032f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80032f4:	4b9a      	ldr	r3, [pc, #616]	; (8003560 <_printf_float+0x2d8>)
 80032f6:	f04f 32ff 	mov.w	r2, #4294967295
 80032fa:	f7fd fbf9 	bl	8000af0 <__aeabi_dcmple>
 80032fe:	bb48      	cbnz	r0, 8003354 <_printf_float+0xcc>
 8003300:	2200      	movs	r2, #0
 8003302:	2300      	movs	r3, #0
 8003304:	4640      	mov	r0, r8
 8003306:	4649      	mov	r1, r9
 8003308:	f7fd fbe8 	bl	8000adc <__aeabi_dcmplt>
 800330c:	b110      	cbz	r0, 8003314 <_printf_float+0x8c>
 800330e:	232d      	movs	r3, #45	; 0x2d
 8003310:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003314:	4a93      	ldr	r2, [pc, #588]	; (8003564 <_printf_float+0x2dc>)
 8003316:	4b94      	ldr	r3, [pc, #592]	; (8003568 <_printf_float+0x2e0>)
 8003318:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800331c:	bf94      	ite	ls
 800331e:	4690      	movls	r8, r2
 8003320:	4698      	movhi	r8, r3
 8003322:	2303      	movs	r3, #3
 8003324:	6123      	str	r3, [r4, #16]
 8003326:	9b05      	ldr	r3, [sp, #20]
 8003328:	f023 0304 	bic.w	r3, r3, #4
 800332c:	6023      	str	r3, [r4, #0]
 800332e:	f04f 0900 	mov.w	r9, #0
 8003332:	9700      	str	r7, [sp, #0]
 8003334:	4633      	mov	r3, r6
 8003336:	aa0b      	add	r2, sp, #44	; 0x2c
 8003338:	4621      	mov	r1, r4
 800333a:	4628      	mov	r0, r5
 800333c:	f000 f9da 	bl	80036f4 <_printf_common>
 8003340:	3001      	adds	r0, #1
 8003342:	f040 8090 	bne.w	8003466 <_printf_float+0x1de>
 8003346:	f04f 30ff 	mov.w	r0, #4294967295
 800334a:	b00d      	add	sp, #52	; 0x34
 800334c:	ecbd 8b02 	vpop	{d8}
 8003350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003354:	4642      	mov	r2, r8
 8003356:	464b      	mov	r3, r9
 8003358:	4640      	mov	r0, r8
 800335a:	4649      	mov	r1, r9
 800335c:	f7fd fbe6 	bl	8000b2c <__aeabi_dcmpun>
 8003360:	b140      	cbz	r0, 8003374 <_printf_float+0xec>
 8003362:	464b      	mov	r3, r9
 8003364:	2b00      	cmp	r3, #0
 8003366:	bfbc      	itt	lt
 8003368:	232d      	movlt	r3, #45	; 0x2d
 800336a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800336e:	4a7f      	ldr	r2, [pc, #508]	; (800356c <_printf_float+0x2e4>)
 8003370:	4b7f      	ldr	r3, [pc, #508]	; (8003570 <_printf_float+0x2e8>)
 8003372:	e7d1      	b.n	8003318 <_printf_float+0x90>
 8003374:	6863      	ldr	r3, [r4, #4]
 8003376:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800337a:	9206      	str	r2, [sp, #24]
 800337c:	1c5a      	adds	r2, r3, #1
 800337e:	d13f      	bne.n	8003400 <_printf_float+0x178>
 8003380:	2306      	movs	r3, #6
 8003382:	6063      	str	r3, [r4, #4]
 8003384:	9b05      	ldr	r3, [sp, #20]
 8003386:	6861      	ldr	r1, [r4, #4]
 8003388:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800338c:	2300      	movs	r3, #0
 800338e:	9303      	str	r3, [sp, #12]
 8003390:	ab0a      	add	r3, sp, #40	; 0x28
 8003392:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003396:	ab09      	add	r3, sp, #36	; 0x24
 8003398:	ec49 8b10 	vmov	d0, r8, r9
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	6022      	str	r2, [r4, #0]
 80033a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80033a4:	4628      	mov	r0, r5
 80033a6:	f7ff fece 	bl	8003146 <__cvt>
 80033aa:	9b06      	ldr	r3, [sp, #24]
 80033ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80033ae:	2b47      	cmp	r3, #71	; 0x47
 80033b0:	4680      	mov	r8, r0
 80033b2:	d108      	bne.n	80033c6 <_printf_float+0x13e>
 80033b4:	1cc8      	adds	r0, r1, #3
 80033b6:	db02      	blt.n	80033be <_printf_float+0x136>
 80033b8:	6863      	ldr	r3, [r4, #4]
 80033ba:	4299      	cmp	r1, r3
 80033bc:	dd41      	ble.n	8003442 <_printf_float+0x1ba>
 80033be:	f1ab 0302 	sub.w	r3, fp, #2
 80033c2:	fa5f fb83 	uxtb.w	fp, r3
 80033c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80033ca:	d820      	bhi.n	800340e <_printf_float+0x186>
 80033cc:	3901      	subs	r1, #1
 80033ce:	465a      	mov	r2, fp
 80033d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80033d4:	9109      	str	r1, [sp, #36]	; 0x24
 80033d6:	f7ff ff18 	bl	800320a <__exponent>
 80033da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80033dc:	1813      	adds	r3, r2, r0
 80033de:	2a01      	cmp	r2, #1
 80033e0:	4681      	mov	r9, r0
 80033e2:	6123      	str	r3, [r4, #16]
 80033e4:	dc02      	bgt.n	80033ec <_printf_float+0x164>
 80033e6:	6822      	ldr	r2, [r4, #0]
 80033e8:	07d2      	lsls	r2, r2, #31
 80033ea:	d501      	bpl.n	80033f0 <_printf_float+0x168>
 80033ec:	3301      	adds	r3, #1
 80033ee:	6123      	str	r3, [r4, #16]
 80033f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d09c      	beq.n	8003332 <_printf_float+0xaa>
 80033f8:	232d      	movs	r3, #45	; 0x2d
 80033fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033fe:	e798      	b.n	8003332 <_printf_float+0xaa>
 8003400:	9a06      	ldr	r2, [sp, #24]
 8003402:	2a47      	cmp	r2, #71	; 0x47
 8003404:	d1be      	bne.n	8003384 <_printf_float+0xfc>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1bc      	bne.n	8003384 <_printf_float+0xfc>
 800340a:	2301      	movs	r3, #1
 800340c:	e7b9      	b.n	8003382 <_printf_float+0xfa>
 800340e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003412:	d118      	bne.n	8003446 <_printf_float+0x1be>
 8003414:	2900      	cmp	r1, #0
 8003416:	6863      	ldr	r3, [r4, #4]
 8003418:	dd0b      	ble.n	8003432 <_printf_float+0x1aa>
 800341a:	6121      	str	r1, [r4, #16]
 800341c:	b913      	cbnz	r3, 8003424 <_printf_float+0x19c>
 800341e:	6822      	ldr	r2, [r4, #0]
 8003420:	07d0      	lsls	r0, r2, #31
 8003422:	d502      	bpl.n	800342a <_printf_float+0x1a2>
 8003424:	3301      	adds	r3, #1
 8003426:	440b      	add	r3, r1
 8003428:	6123      	str	r3, [r4, #16]
 800342a:	65a1      	str	r1, [r4, #88]	; 0x58
 800342c:	f04f 0900 	mov.w	r9, #0
 8003430:	e7de      	b.n	80033f0 <_printf_float+0x168>
 8003432:	b913      	cbnz	r3, 800343a <_printf_float+0x1b2>
 8003434:	6822      	ldr	r2, [r4, #0]
 8003436:	07d2      	lsls	r2, r2, #31
 8003438:	d501      	bpl.n	800343e <_printf_float+0x1b6>
 800343a:	3302      	adds	r3, #2
 800343c:	e7f4      	b.n	8003428 <_printf_float+0x1a0>
 800343e:	2301      	movs	r3, #1
 8003440:	e7f2      	b.n	8003428 <_printf_float+0x1a0>
 8003442:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003448:	4299      	cmp	r1, r3
 800344a:	db05      	blt.n	8003458 <_printf_float+0x1d0>
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	6121      	str	r1, [r4, #16]
 8003450:	07d8      	lsls	r0, r3, #31
 8003452:	d5ea      	bpl.n	800342a <_printf_float+0x1a2>
 8003454:	1c4b      	adds	r3, r1, #1
 8003456:	e7e7      	b.n	8003428 <_printf_float+0x1a0>
 8003458:	2900      	cmp	r1, #0
 800345a:	bfd4      	ite	le
 800345c:	f1c1 0202 	rsble	r2, r1, #2
 8003460:	2201      	movgt	r2, #1
 8003462:	4413      	add	r3, r2
 8003464:	e7e0      	b.n	8003428 <_printf_float+0x1a0>
 8003466:	6823      	ldr	r3, [r4, #0]
 8003468:	055a      	lsls	r2, r3, #21
 800346a:	d407      	bmi.n	800347c <_printf_float+0x1f4>
 800346c:	6923      	ldr	r3, [r4, #16]
 800346e:	4642      	mov	r2, r8
 8003470:	4631      	mov	r1, r6
 8003472:	4628      	mov	r0, r5
 8003474:	47b8      	blx	r7
 8003476:	3001      	adds	r0, #1
 8003478:	d12c      	bne.n	80034d4 <_printf_float+0x24c>
 800347a:	e764      	b.n	8003346 <_printf_float+0xbe>
 800347c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003480:	f240 80e0 	bls.w	8003644 <_printf_float+0x3bc>
 8003484:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003488:	2200      	movs	r2, #0
 800348a:	2300      	movs	r3, #0
 800348c:	f7fd fb1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003490:	2800      	cmp	r0, #0
 8003492:	d034      	beq.n	80034fe <_printf_float+0x276>
 8003494:	4a37      	ldr	r2, [pc, #220]	; (8003574 <_printf_float+0x2ec>)
 8003496:	2301      	movs	r3, #1
 8003498:	4631      	mov	r1, r6
 800349a:	4628      	mov	r0, r5
 800349c:	47b8      	blx	r7
 800349e:	3001      	adds	r0, #1
 80034a0:	f43f af51 	beq.w	8003346 <_printf_float+0xbe>
 80034a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80034a8:	429a      	cmp	r2, r3
 80034aa:	db02      	blt.n	80034b2 <_printf_float+0x22a>
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	07d8      	lsls	r0, r3, #31
 80034b0:	d510      	bpl.n	80034d4 <_printf_float+0x24c>
 80034b2:	ee18 3a10 	vmov	r3, s16
 80034b6:	4652      	mov	r2, sl
 80034b8:	4631      	mov	r1, r6
 80034ba:	4628      	mov	r0, r5
 80034bc:	47b8      	blx	r7
 80034be:	3001      	adds	r0, #1
 80034c0:	f43f af41 	beq.w	8003346 <_printf_float+0xbe>
 80034c4:	f04f 0800 	mov.w	r8, #0
 80034c8:	f104 091a 	add.w	r9, r4, #26
 80034cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034ce:	3b01      	subs	r3, #1
 80034d0:	4543      	cmp	r3, r8
 80034d2:	dc09      	bgt.n	80034e8 <_printf_float+0x260>
 80034d4:	6823      	ldr	r3, [r4, #0]
 80034d6:	079b      	lsls	r3, r3, #30
 80034d8:	f100 8107 	bmi.w	80036ea <_printf_float+0x462>
 80034dc:	68e0      	ldr	r0, [r4, #12]
 80034de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80034e0:	4298      	cmp	r0, r3
 80034e2:	bfb8      	it	lt
 80034e4:	4618      	movlt	r0, r3
 80034e6:	e730      	b.n	800334a <_printf_float+0xc2>
 80034e8:	2301      	movs	r3, #1
 80034ea:	464a      	mov	r2, r9
 80034ec:	4631      	mov	r1, r6
 80034ee:	4628      	mov	r0, r5
 80034f0:	47b8      	blx	r7
 80034f2:	3001      	adds	r0, #1
 80034f4:	f43f af27 	beq.w	8003346 <_printf_float+0xbe>
 80034f8:	f108 0801 	add.w	r8, r8, #1
 80034fc:	e7e6      	b.n	80034cc <_printf_float+0x244>
 80034fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003500:	2b00      	cmp	r3, #0
 8003502:	dc39      	bgt.n	8003578 <_printf_float+0x2f0>
 8003504:	4a1b      	ldr	r2, [pc, #108]	; (8003574 <_printf_float+0x2ec>)
 8003506:	2301      	movs	r3, #1
 8003508:	4631      	mov	r1, r6
 800350a:	4628      	mov	r0, r5
 800350c:	47b8      	blx	r7
 800350e:	3001      	adds	r0, #1
 8003510:	f43f af19 	beq.w	8003346 <_printf_float+0xbe>
 8003514:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003518:	4313      	orrs	r3, r2
 800351a:	d102      	bne.n	8003522 <_printf_float+0x29a>
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	07d9      	lsls	r1, r3, #31
 8003520:	d5d8      	bpl.n	80034d4 <_printf_float+0x24c>
 8003522:	ee18 3a10 	vmov	r3, s16
 8003526:	4652      	mov	r2, sl
 8003528:	4631      	mov	r1, r6
 800352a:	4628      	mov	r0, r5
 800352c:	47b8      	blx	r7
 800352e:	3001      	adds	r0, #1
 8003530:	f43f af09 	beq.w	8003346 <_printf_float+0xbe>
 8003534:	f04f 0900 	mov.w	r9, #0
 8003538:	f104 0a1a 	add.w	sl, r4, #26
 800353c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800353e:	425b      	negs	r3, r3
 8003540:	454b      	cmp	r3, r9
 8003542:	dc01      	bgt.n	8003548 <_printf_float+0x2c0>
 8003544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003546:	e792      	b.n	800346e <_printf_float+0x1e6>
 8003548:	2301      	movs	r3, #1
 800354a:	4652      	mov	r2, sl
 800354c:	4631      	mov	r1, r6
 800354e:	4628      	mov	r0, r5
 8003550:	47b8      	blx	r7
 8003552:	3001      	adds	r0, #1
 8003554:	f43f aef7 	beq.w	8003346 <_printf_float+0xbe>
 8003558:	f109 0901 	add.w	r9, r9, #1
 800355c:	e7ee      	b.n	800353c <_printf_float+0x2b4>
 800355e:	bf00      	nop
 8003560:	7fefffff 	.word	0x7fefffff
 8003564:	08005eff 	.word	0x08005eff
 8003568:	08005f03 	.word	0x08005f03
 800356c:	08005f07 	.word	0x08005f07
 8003570:	08005f0b 	.word	0x08005f0b
 8003574:	08005f0f 	.word	0x08005f0f
 8003578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800357a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800357c:	429a      	cmp	r2, r3
 800357e:	bfa8      	it	ge
 8003580:	461a      	movge	r2, r3
 8003582:	2a00      	cmp	r2, #0
 8003584:	4691      	mov	r9, r2
 8003586:	dc37      	bgt.n	80035f8 <_printf_float+0x370>
 8003588:	f04f 0b00 	mov.w	fp, #0
 800358c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003590:	f104 021a 	add.w	r2, r4, #26
 8003594:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003596:	9305      	str	r3, [sp, #20]
 8003598:	eba3 0309 	sub.w	r3, r3, r9
 800359c:	455b      	cmp	r3, fp
 800359e:	dc33      	bgt.n	8003608 <_printf_float+0x380>
 80035a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80035a4:	429a      	cmp	r2, r3
 80035a6:	db3b      	blt.n	8003620 <_printf_float+0x398>
 80035a8:	6823      	ldr	r3, [r4, #0]
 80035aa:	07da      	lsls	r2, r3, #31
 80035ac:	d438      	bmi.n	8003620 <_printf_float+0x398>
 80035ae:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80035b2:	eba2 0903 	sub.w	r9, r2, r3
 80035b6:	9b05      	ldr	r3, [sp, #20]
 80035b8:	1ad2      	subs	r2, r2, r3
 80035ba:	4591      	cmp	r9, r2
 80035bc:	bfa8      	it	ge
 80035be:	4691      	movge	r9, r2
 80035c0:	f1b9 0f00 	cmp.w	r9, #0
 80035c4:	dc35      	bgt.n	8003632 <_printf_float+0x3aa>
 80035c6:	f04f 0800 	mov.w	r8, #0
 80035ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80035ce:	f104 0a1a 	add.w	sl, r4, #26
 80035d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80035d6:	1a9b      	subs	r3, r3, r2
 80035d8:	eba3 0309 	sub.w	r3, r3, r9
 80035dc:	4543      	cmp	r3, r8
 80035de:	f77f af79 	ble.w	80034d4 <_printf_float+0x24c>
 80035e2:	2301      	movs	r3, #1
 80035e4:	4652      	mov	r2, sl
 80035e6:	4631      	mov	r1, r6
 80035e8:	4628      	mov	r0, r5
 80035ea:	47b8      	blx	r7
 80035ec:	3001      	adds	r0, #1
 80035ee:	f43f aeaa 	beq.w	8003346 <_printf_float+0xbe>
 80035f2:	f108 0801 	add.w	r8, r8, #1
 80035f6:	e7ec      	b.n	80035d2 <_printf_float+0x34a>
 80035f8:	4613      	mov	r3, r2
 80035fa:	4631      	mov	r1, r6
 80035fc:	4642      	mov	r2, r8
 80035fe:	4628      	mov	r0, r5
 8003600:	47b8      	blx	r7
 8003602:	3001      	adds	r0, #1
 8003604:	d1c0      	bne.n	8003588 <_printf_float+0x300>
 8003606:	e69e      	b.n	8003346 <_printf_float+0xbe>
 8003608:	2301      	movs	r3, #1
 800360a:	4631      	mov	r1, r6
 800360c:	4628      	mov	r0, r5
 800360e:	9205      	str	r2, [sp, #20]
 8003610:	47b8      	blx	r7
 8003612:	3001      	adds	r0, #1
 8003614:	f43f ae97 	beq.w	8003346 <_printf_float+0xbe>
 8003618:	9a05      	ldr	r2, [sp, #20]
 800361a:	f10b 0b01 	add.w	fp, fp, #1
 800361e:	e7b9      	b.n	8003594 <_printf_float+0x30c>
 8003620:	ee18 3a10 	vmov	r3, s16
 8003624:	4652      	mov	r2, sl
 8003626:	4631      	mov	r1, r6
 8003628:	4628      	mov	r0, r5
 800362a:	47b8      	blx	r7
 800362c:	3001      	adds	r0, #1
 800362e:	d1be      	bne.n	80035ae <_printf_float+0x326>
 8003630:	e689      	b.n	8003346 <_printf_float+0xbe>
 8003632:	9a05      	ldr	r2, [sp, #20]
 8003634:	464b      	mov	r3, r9
 8003636:	4442      	add	r2, r8
 8003638:	4631      	mov	r1, r6
 800363a:	4628      	mov	r0, r5
 800363c:	47b8      	blx	r7
 800363e:	3001      	adds	r0, #1
 8003640:	d1c1      	bne.n	80035c6 <_printf_float+0x33e>
 8003642:	e680      	b.n	8003346 <_printf_float+0xbe>
 8003644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003646:	2a01      	cmp	r2, #1
 8003648:	dc01      	bgt.n	800364e <_printf_float+0x3c6>
 800364a:	07db      	lsls	r3, r3, #31
 800364c:	d53a      	bpl.n	80036c4 <_printf_float+0x43c>
 800364e:	2301      	movs	r3, #1
 8003650:	4642      	mov	r2, r8
 8003652:	4631      	mov	r1, r6
 8003654:	4628      	mov	r0, r5
 8003656:	47b8      	blx	r7
 8003658:	3001      	adds	r0, #1
 800365a:	f43f ae74 	beq.w	8003346 <_printf_float+0xbe>
 800365e:	ee18 3a10 	vmov	r3, s16
 8003662:	4652      	mov	r2, sl
 8003664:	4631      	mov	r1, r6
 8003666:	4628      	mov	r0, r5
 8003668:	47b8      	blx	r7
 800366a:	3001      	adds	r0, #1
 800366c:	f43f ae6b 	beq.w	8003346 <_printf_float+0xbe>
 8003670:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003674:	2200      	movs	r2, #0
 8003676:	2300      	movs	r3, #0
 8003678:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800367c:	f7fd fa24 	bl	8000ac8 <__aeabi_dcmpeq>
 8003680:	b9d8      	cbnz	r0, 80036ba <_printf_float+0x432>
 8003682:	f10a 33ff 	add.w	r3, sl, #4294967295
 8003686:	f108 0201 	add.w	r2, r8, #1
 800368a:	4631      	mov	r1, r6
 800368c:	4628      	mov	r0, r5
 800368e:	47b8      	blx	r7
 8003690:	3001      	adds	r0, #1
 8003692:	d10e      	bne.n	80036b2 <_printf_float+0x42a>
 8003694:	e657      	b.n	8003346 <_printf_float+0xbe>
 8003696:	2301      	movs	r3, #1
 8003698:	4652      	mov	r2, sl
 800369a:	4631      	mov	r1, r6
 800369c:	4628      	mov	r0, r5
 800369e:	47b8      	blx	r7
 80036a0:	3001      	adds	r0, #1
 80036a2:	f43f ae50 	beq.w	8003346 <_printf_float+0xbe>
 80036a6:	f108 0801 	add.w	r8, r8, #1
 80036aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036ac:	3b01      	subs	r3, #1
 80036ae:	4543      	cmp	r3, r8
 80036b0:	dcf1      	bgt.n	8003696 <_printf_float+0x40e>
 80036b2:	464b      	mov	r3, r9
 80036b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80036b8:	e6da      	b.n	8003470 <_printf_float+0x1e8>
 80036ba:	f04f 0800 	mov.w	r8, #0
 80036be:	f104 0a1a 	add.w	sl, r4, #26
 80036c2:	e7f2      	b.n	80036aa <_printf_float+0x422>
 80036c4:	2301      	movs	r3, #1
 80036c6:	4642      	mov	r2, r8
 80036c8:	e7df      	b.n	800368a <_printf_float+0x402>
 80036ca:	2301      	movs	r3, #1
 80036cc:	464a      	mov	r2, r9
 80036ce:	4631      	mov	r1, r6
 80036d0:	4628      	mov	r0, r5
 80036d2:	47b8      	blx	r7
 80036d4:	3001      	adds	r0, #1
 80036d6:	f43f ae36 	beq.w	8003346 <_printf_float+0xbe>
 80036da:	f108 0801 	add.w	r8, r8, #1
 80036de:	68e3      	ldr	r3, [r4, #12]
 80036e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80036e2:	1a5b      	subs	r3, r3, r1
 80036e4:	4543      	cmp	r3, r8
 80036e6:	dcf0      	bgt.n	80036ca <_printf_float+0x442>
 80036e8:	e6f8      	b.n	80034dc <_printf_float+0x254>
 80036ea:	f04f 0800 	mov.w	r8, #0
 80036ee:	f104 0919 	add.w	r9, r4, #25
 80036f2:	e7f4      	b.n	80036de <_printf_float+0x456>

080036f4 <_printf_common>:
 80036f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036f8:	4616      	mov	r6, r2
 80036fa:	4699      	mov	r9, r3
 80036fc:	688a      	ldr	r2, [r1, #8]
 80036fe:	690b      	ldr	r3, [r1, #16]
 8003700:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003704:	4293      	cmp	r3, r2
 8003706:	bfb8      	it	lt
 8003708:	4613      	movlt	r3, r2
 800370a:	6033      	str	r3, [r6, #0]
 800370c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003710:	4607      	mov	r7, r0
 8003712:	460c      	mov	r4, r1
 8003714:	b10a      	cbz	r2, 800371a <_printf_common+0x26>
 8003716:	3301      	adds	r3, #1
 8003718:	6033      	str	r3, [r6, #0]
 800371a:	6823      	ldr	r3, [r4, #0]
 800371c:	0699      	lsls	r1, r3, #26
 800371e:	bf42      	ittt	mi
 8003720:	6833      	ldrmi	r3, [r6, #0]
 8003722:	3302      	addmi	r3, #2
 8003724:	6033      	strmi	r3, [r6, #0]
 8003726:	6825      	ldr	r5, [r4, #0]
 8003728:	f015 0506 	ands.w	r5, r5, #6
 800372c:	d106      	bne.n	800373c <_printf_common+0x48>
 800372e:	f104 0a19 	add.w	sl, r4, #25
 8003732:	68e3      	ldr	r3, [r4, #12]
 8003734:	6832      	ldr	r2, [r6, #0]
 8003736:	1a9b      	subs	r3, r3, r2
 8003738:	42ab      	cmp	r3, r5
 800373a:	dc26      	bgt.n	800378a <_printf_common+0x96>
 800373c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003740:	1e13      	subs	r3, r2, #0
 8003742:	6822      	ldr	r2, [r4, #0]
 8003744:	bf18      	it	ne
 8003746:	2301      	movne	r3, #1
 8003748:	0692      	lsls	r2, r2, #26
 800374a:	d42b      	bmi.n	80037a4 <_printf_common+0xb0>
 800374c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003750:	4649      	mov	r1, r9
 8003752:	4638      	mov	r0, r7
 8003754:	47c0      	blx	r8
 8003756:	3001      	adds	r0, #1
 8003758:	d01e      	beq.n	8003798 <_printf_common+0xa4>
 800375a:	6823      	ldr	r3, [r4, #0]
 800375c:	6922      	ldr	r2, [r4, #16]
 800375e:	f003 0306 	and.w	r3, r3, #6
 8003762:	2b04      	cmp	r3, #4
 8003764:	bf02      	ittt	eq
 8003766:	68e5      	ldreq	r5, [r4, #12]
 8003768:	6833      	ldreq	r3, [r6, #0]
 800376a:	1aed      	subeq	r5, r5, r3
 800376c:	68a3      	ldr	r3, [r4, #8]
 800376e:	bf0c      	ite	eq
 8003770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003774:	2500      	movne	r5, #0
 8003776:	4293      	cmp	r3, r2
 8003778:	bfc4      	itt	gt
 800377a:	1a9b      	subgt	r3, r3, r2
 800377c:	18ed      	addgt	r5, r5, r3
 800377e:	2600      	movs	r6, #0
 8003780:	341a      	adds	r4, #26
 8003782:	42b5      	cmp	r5, r6
 8003784:	d11a      	bne.n	80037bc <_printf_common+0xc8>
 8003786:	2000      	movs	r0, #0
 8003788:	e008      	b.n	800379c <_printf_common+0xa8>
 800378a:	2301      	movs	r3, #1
 800378c:	4652      	mov	r2, sl
 800378e:	4649      	mov	r1, r9
 8003790:	4638      	mov	r0, r7
 8003792:	47c0      	blx	r8
 8003794:	3001      	adds	r0, #1
 8003796:	d103      	bne.n	80037a0 <_printf_common+0xac>
 8003798:	f04f 30ff 	mov.w	r0, #4294967295
 800379c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037a0:	3501      	adds	r5, #1
 80037a2:	e7c6      	b.n	8003732 <_printf_common+0x3e>
 80037a4:	18e1      	adds	r1, r4, r3
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	2030      	movs	r0, #48	; 0x30
 80037aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80037ae:	4422      	add	r2, r4
 80037b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80037b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80037b8:	3302      	adds	r3, #2
 80037ba:	e7c7      	b.n	800374c <_printf_common+0x58>
 80037bc:	2301      	movs	r3, #1
 80037be:	4622      	mov	r2, r4
 80037c0:	4649      	mov	r1, r9
 80037c2:	4638      	mov	r0, r7
 80037c4:	47c0      	blx	r8
 80037c6:	3001      	adds	r0, #1
 80037c8:	d0e6      	beq.n	8003798 <_printf_common+0xa4>
 80037ca:	3601      	adds	r6, #1
 80037cc:	e7d9      	b.n	8003782 <_printf_common+0x8e>
	...

080037d0 <_printf_i>:
 80037d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037d4:	7e0f      	ldrb	r7, [r1, #24]
 80037d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80037d8:	2f78      	cmp	r7, #120	; 0x78
 80037da:	4691      	mov	r9, r2
 80037dc:	4680      	mov	r8, r0
 80037de:	460c      	mov	r4, r1
 80037e0:	469a      	mov	sl, r3
 80037e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80037e6:	d807      	bhi.n	80037f8 <_printf_i+0x28>
 80037e8:	2f62      	cmp	r7, #98	; 0x62
 80037ea:	d80a      	bhi.n	8003802 <_printf_i+0x32>
 80037ec:	2f00      	cmp	r7, #0
 80037ee:	f000 80d4 	beq.w	800399a <_printf_i+0x1ca>
 80037f2:	2f58      	cmp	r7, #88	; 0x58
 80037f4:	f000 80c0 	beq.w	8003978 <_printf_i+0x1a8>
 80037f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003800:	e03a      	b.n	8003878 <_printf_i+0xa8>
 8003802:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003806:	2b15      	cmp	r3, #21
 8003808:	d8f6      	bhi.n	80037f8 <_printf_i+0x28>
 800380a:	a101      	add	r1, pc, #4	; (adr r1, 8003810 <_printf_i+0x40>)
 800380c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003810:	08003869 	.word	0x08003869
 8003814:	0800387d 	.word	0x0800387d
 8003818:	080037f9 	.word	0x080037f9
 800381c:	080037f9 	.word	0x080037f9
 8003820:	080037f9 	.word	0x080037f9
 8003824:	080037f9 	.word	0x080037f9
 8003828:	0800387d 	.word	0x0800387d
 800382c:	080037f9 	.word	0x080037f9
 8003830:	080037f9 	.word	0x080037f9
 8003834:	080037f9 	.word	0x080037f9
 8003838:	080037f9 	.word	0x080037f9
 800383c:	08003981 	.word	0x08003981
 8003840:	080038a9 	.word	0x080038a9
 8003844:	0800393b 	.word	0x0800393b
 8003848:	080037f9 	.word	0x080037f9
 800384c:	080037f9 	.word	0x080037f9
 8003850:	080039a3 	.word	0x080039a3
 8003854:	080037f9 	.word	0x080037f9
 8003858:	080038a9 	.word	0x080038a9
 800385c:	080037f9 	.word	0x080037f9
 8003860:	080037f9 	.word	0x080037f9
 8003864:	08003943 	.word	0x08003943
 8003868:	682b      	ldr	r3, [r5, #0]
 800386a:	1d1a      	adds	r2, r3, #4
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	602a      	str	r2, [r5, #0]
 8003870:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003874:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003878:	2301      	movs	r3, #1
 800387a:	e09f      	b.n	80039bc <_printf_i+0x1ec>
 800387c:	6820      	ldr	r0, [r4, #0]
 800387e:	682b      	ldr	r3, [r5, #0]
 8003880:	0607      	lsls	r7, r0, #24
 8003882:	f103 0104 	add.w	r1, r3, #4
 8003886:	6029      	str	r1, [r5, #0]
 8003888:	d501      	bpl.n	800388e <_printf_i+0xbe>
 800388a:	681e      	ldr	r6, [r3, #0]
 800388c:	e003      	b.n	8003896 <_printf_i+0xc6>
 800388e:	0646      	lsls	r6, r0, #25
 8003890:	d5fb      	bpl.n	800388a <_printf_i+0xba>
 8003892:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003896:	2e00      	cmp	r6, #0
 8003898:	da03      	bge.n	80038a2 <_printf_i+0xd2>
 800389a:	232d      	movs	r3, #45	; 0x2d
 800389c:	4276      	negs	r6, r6
 800389e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038a2:	485a      	ldr	r0, [pc, #360]	; (8003a0c <_printf_i+0x23c>)
 80038a4:	230a      	movs	r3, #10
 80038a6:	e012      	b.n	80038ce <_printf_i+0xfe>
 80038a8:	682b      	ldr	r3, [r5, #0]
 80038aa:	6820      	ldr	r0, [r4, #0]
 80038ac:	1d19      	adds	r1, r3, #4
 80038ae:	6029      	str	r1, [r5, #0]
 80038b0:	0605      	lsls	r5, r0, #24
 80038b2:	d501      	bpl.n	80038b8 <_printf_i+0xe8>
 80038b4:	681e      	ldr	r6, [r3, #0]
 80038b6:	e002      	b.n	80038be <_printf_i+0xee>
 80038b8:	0641      	lsls	r1, r0, #25
 80038ba:	d5fb      	bpl.n	80038b4 <_printf_i+0xe4>
 80038bc:	881e      	ldrh	r6, [r3, #0]
 80038be:	4853      	ldr	r0, [pc, #332]	; (8003a0c <_printf_i+0x23c>)
 80038c0:	2f6f      	cmp	r7, #111	; 0x6f
 80038c2:	bf0c      	ite	eq
 80038c4:	2308      	moveq	r3, #8
 80038c6:	230a      	movne	r3, #10
 80038c8:	2100      	movs	r1, #0
 80038ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80038ce:	6865      	ldr	r5, [r4, #4]
 80038d0:	60a5      	str	r5, [r4, #8]
 80038d2:	2d00      	cmp	r5, #0
 80038d4:	bfa2      	ittt	ge
 80038d6:	6821      	ldrge	r1, [r4, #0]
 80038d8:	f021 0104 	bicge.w	r1, r1, #4
 80038dc:	6021      	strge	r1, [r4, #0]
 80038de:	b90e      	cbnz	r6, 80038e4 <_printf_i+0x114>
 80038e0:	2d00      	cmp	r5, #0
 80038e2:	d04b      	beq.n	800397c <_printf_i+0x1ac>
 80038e4:	4615      	mov	r5, r2
 80038e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80038ea:	fb03 6711 	mls	r7, r3, r1, r6
 80038ee:	5dc7      	ldrb	r7, [r0, r7]
 80038f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80038f4:	4637      	mov	r7, r6
 80038f6:	42bb      	cmp	r3, r7
 80038f8:	460e      	mov	r6, r1
 80038fa:	d9f4      	bls.n	80038e6 <_printf_i+0x116>
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d10b      	bne.n	8003918 <_printf_i+0x148>
 8003900:	6823      	ldr	r3, [r4, #0]
 8003902:	07de      	lsls	r6, r3, #31
 8003904:	d508      	bpl.n	8003918 <_printf_i+0x148>
 8003906:	6923      	ldr	r3, [r4, #16]
 8003908:	6861      	ldr	r1, [r4, #4]
 800390a:	4299      	cmp	r1, r3
 800390c:	bfde      	ittt	le
 800390e:	2330      	movle	r3, #48	; 0x30
 8003910:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003914:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003918:	1b52      	subs	r2, r2, r5
 800391a:	6122      	str	r2, [r4, #16]
 800391c:	f8cd a000 	str.w	sl, [sp]
 8003920:	464b      	mov	r3, r9
 8003922:	aa03      	add	r2, sp, #12
 8003924:	4621      	mov	r1, r4
 8003926:	4640      	mov	r0, r8
 8003928:	f7ff fee4 	bl	80036f4 <_printf_common>
 800392c:	3001      	adds	r0, #1
 800392e:	d14a      	bne.n	80039c6 <_printf_i+0x1f6>
 8003930:	f04f 30ff 	mov.w	r0, #4294967295
 8003934:	b004      	add	sp, #16
 8003936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	f043 0320 	orr.w	r3, r3, #32
 8003940:	6023      	str	r3, [r4, #0]
 8003942:	4833      	ldr	r0, [pc, #204]	; (8003a10 <_printf_i+0x240>)
 8003944:	2778      	movs	r7, #120	; 0x78
 8003946:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800394a:	6823      	ldr	r3, [r4, #0]
 800394c:	6829      	ldr	r1, [r5, #0]
 800394e:	061f      	lsls	r7, r3, #24
 8003950:	f851 6b04 	ldr.w	r6, [r1], #4
 8003954:	d402      	bmi.n	800395c <_printf_i+0x18c>
 8003956:	065f      	lsls	r7, r3, #25
 8003958:	bf48      	it	mi
 800395a:	b2b6      	uxthmi	r6, r6
 800395c:	07df      	lsls	r7, r3, #31
 800395e:	bf48      	it	mi
 8003960:	f043 0320 	orrmi.w	r3, r3, #32
 8003964:	6029      	str	r1, [r5, #0]
 8003966:	bf48      	it	mi
 8003968:	6023      	strmi	r3, [r4, #0]
 800396a:	b91e      	cbnz	r6, 8003974 <_printf_i+0x1a4>
 800396c:	6823      	ldr	r3, [r4, #0]
 800396e:	f023 0320 	bic.w	r3, r3, #32
 8003972:	6023      	str	r3, [r4, #0]
 8003974:	2310      	movs	r3, #16
 8003976:	e7a7      	b.n	80038c8 <_printf_i+0xf8>
 8003978:	4824      	ldr	r0, [pc, #144]	; (8003a0c <_printf_i+0x23c>)
 800397a:	e7e4      	b.n	8003946 <_printf_i+0x176>
 800397c:	4615      	mov	r5, r2
 800397e:	e7bd      	b.n	80038fc <_printf_i+0x12c>
 8003980:	682b      	ldr	r3, [r5, #0]
 8003982:	6826      	ldr	r6, [r4, #0]
 8003984:	6961      	ldr	r1, [r4, #20]
 8003986:	1d18      	adds	r0, r3, #4
 8003988:	6028      	str	r0, [r5, #0]
 800398a:	0635      	lsls	r5, r6, #24
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	d501      	bpl.n	8003994 <_printf_i+0x1c4>
 8003990:	6019      	str	r1, [r3, #0]
 8003992:	e002      	b.n	800399a <_printf_i+0x1ca>
 8003994:	0670      	lsls	r0, r6, #25
 8003996:	d5fb      	bpl.n	8003990 <_printf_i+0x1c0>
 8003998:	8019      	strh	r1, [r3, #0]
 800399a:	2300      	movs	r3, #0
 800399c:	6123      	str	r3, [r4, #16]
 800399e:	4615      	mov	r5, r2
 80039a0:	e7bc      	b.n	800391c <_printf_i+0x14c>
 80039a2:	682b      	ldr	r3, [r5, #0]
 80039a4:	1d1a      	adds	r2, r3, #4
 80039a6:	602a      	str	r2, [r5, #0]
 80039a8:	681d      	ldr	r5, [r3, #0]
 80039aa:	6862      	ldr	r2, [r4, #4]
 80039ac:	2100      	movs	r1, #0
 80039ae:	4628      	mov	r0, r5
 80039b0:	f7fc fc0e 	bl	80001d0 <memchr>
 80039b4:	b108      	cbz	r0, 80039ba <_printf_i+0x1ea>
 80039b6:	1b40      	subs	r0, r0, r5
 80039b8:	6060      	str	r0, [r4, #4]
 80039ba:	6863      	ldr	r3, [r4, #4]
 80039bc:	6123      	str	r3, [r4, #16]
 80039be:	2300      	movs	r3, #0
 80039c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039c4:	e7aa      	b.n	800391c <_printf_i+0x14c>
 80039c6:	6923      	ldr	r3, [r4, #16]
 80039c8:	462a      	mov	r2, r5
 80039ca:	4649      	mov	r1, r9
 80039cc:	4640      	mov	r0, r8
 80039ce:	47d0      	blx	sl
 80039d0:	3001      	adds	r0, #1
 80039d2:	d0ad      	beq.n	8003930 <_printf_i+0x160>
 80039d4:	6823      	ldr	r3, [r4, #0]
 80039d6:	079b      	lsls	r3, r3, #30
 80039d8:	d413      	bmi.n	8003a02 <_printf_i+0x232>
 80039da:	68e0      	ldr	r0, [r4, #12]
 80039dc:	9b03      	ldr	r3, [sp, #12]
 80039de:	4298      	cmp	r0, r3
 80039e0:	bfb8      	it	lt
 80039e2:	4618      	movlt	r0, r3
 80039e4:	e7a6      	b.n	8003934 <_printf_i+0x164>
 80039e6:	2301      	movs	r3, #1
 80039e8:	4632      	mov	r2, r6
 80039ea:	4649      	mov	r1, r9
 80039ec:	4640      	mov	r0, r8
 80039ee:	47d0      	blx	sl
 80039f0:	3001      	adds	r0, #1
 80039f2:	d09d      	beq.n	8003930 <_printf_i+0x160>
 80039f4:	3501      	adds	r5, #1
 80039f6:	68e3      	ldr	r3, [r4, #12]
 80039f8:	9903      	ldr	r1, [sp, #12]
 80039fa:	1a5b      	subs	r3, r3, r1
 80039fc:	42ab      	cmp	r3, r5
 80039fe:	dcf2      	bgt.n	80039e6 <_printf_i+0x216>
 8003a00:	e7eb      	b.n	80039da <_printf_i+0x20a>
 8003a02:	2500      	movs	r5, #0
 8003a04:	f104 0619 	add.w	r6, r4, #25
 8003a08:	e7f5      	b.n	80039f6 <_printf_i+0x226>
 8003a0a:	bf00      	nop
 8003a0c:	08005f11 	.word	0x08005f11
 8003a10:	08005f22 	.word	0x08005f22

08003a14 <std>:
 8003a14:	2300      	movs	r3, #0
 8003a16:	b510      	push	{r4, lr}
 8003a18:	4604      	mov	r4, r0
 8003a1a:	e9c0 3300 	strd	r3, r3, [r0]
 8003a1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a22:	6083      	str	r3, [r0, #8]
 8003a24:	8181      	strh	r1, [r0, #12]
 8003a26:	6643      	str	r3, [r0, #100]	; 0x64
 8003a28:	81c2      	strh	r2, [r0, #14]
 8003a2a:	6183      	str	r3, [r0, #24]
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	2208      	movs	r2, #8
 8003a30:	305c      	adds	r0, #92	; 0x5c
 8003a32:	f000 f914 	bl	8003c5e <memset>
 8003a36:	4b0d      	ldr	r3, [pc, #52]	; (8003a6c <std+0x58>)
 8003a38:	6263      	str	r3, [r4, #36]	; 0x24
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	; (8003a70 <std+0x5c>)
 8003a3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	; (8003a74 <std+0x60>)
 8003a40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003a42:	4b0d      	ldr	r3, [pc, #52]	; (8003a78 <std+0x64>)
 8003a44:	6323      	str	r3, [r4, #48]	; 0x30
 8003a46:	4b0d      	ldr	r3, [pc, #52]	; (8003a7c <std+0x68>)
 8003a48:	6224      	str	r4, [r4, #32]
 8003a4a:	429c      	cmp	r4, r3
 8003a4c:	d006      	beq.n	8003a5c <std+0x48>
 8003a4e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003a52:	4294      	cmp	r4, r2
 8003a54:	d002      	beq.n	8003a5c <std+0x48>
 8003a56:	33d0      	adds	r3, #208	; 0xd0
 8003a58:	429c      	cmp	r4, r3
 8003a5a:	d105      	bne.n	8003a68 <std+0x54>
 8003a5c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a64:	f000 b978 	b.w	8003d58 <__retarget_lock_init_recursive>
 8003a68:	bd10      	pop	{r4, pc}
 8003a6a:	bf00      	nop
 8003a6c:	08003bd9 	.word	0x08003bd9
 8003a70:	08003bfb 	.word	0x08003bfb
 8003a74:	08003c33 	.word	0x08003c33
 8003a78:	08003c57 	.word	0x08003c57
 8003a7c:	20000474 	.word	0x20000474

08003a80 <stdio_exit_handler>:
 8003a80:	4a02      	ldr	r2, [pc, #8]	; (8003a8c <stdio_exit_handler+0xc>)
 8003a82:	4903      	ldr	r1, [pc, #12]	; (8003a90 <stdio_exit_handler+0x10>)
 8003a84:	4803      	ldr	r0, [pc, #12]	; (8003a94 <stdio_exit_handler+0x14>)
 8003a86:	f000 b869 	b.w	8003b5c <_fwalk_sglue>
 8003a8a:	bf00      	nop
 8003a8c:	20000004 	.word	0x20000004
 8003a90:	08005709 	.word	0x08005709
 8003a94:	20000010 	.word	0x20000010

08003a98 <cleanup_stdio>:
 8003a98:	6841      	ldr	r1, [r0, #4]
 8003a9a:	4b0c      	ldr	r3, [pc, #48]	; (8003acc <cleanup_stdio+0x34>)
 8003a9c:	4299      	cmp	r1, r3
 8003a9e:	b510      	push	{r4, lr}
 8003aa0:	4604      	mov	r4, r0
 8003aa2:	d001      	beq.n	8003aa8 <cleanup_stdio+0x10>
 8003aa4:	f001 fe30 	bl	8005708 <_fflush_r>
 8003aa8:	68a1      	ldr	r1, [r4, #8]
 8003aaa:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <cleanup_stdio+0x38>)
 8003aac:	4299      	cmp	r1, r3
 8003aae:	d002      	beq.n	8003ab6 <cleanup_stdio+0x1e>
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f001 fe29 	bl	8005708 <_fflush_r>
 8003ab6:	68e1      	ldr	r1, [r4, #12]
 8003ab8:	4b06      	ldr	r3, [pc, #24]	; (8003ad4 <cleanup_stdio+0x3c>)
 8003aba:	4299      	cmp	r1, r3
 8003abc:	d004      	beq.n	8003ac8 <cleanup_stdio+0x30>
 8003abe:	4620      	mov	r0, r4
 8003ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ac4:	f001 be20 	b.w	8005708 <_fflush_r>
 8003ac8:	bd10      	pop	{r4, pc}
 8003aca:	bf00      	nop
 8003acc:	20000474 	.word	0x20000474
 8003ad0:	200004dc 	.word	0x200004dc
 8003ad4:	20000544 	.word	0x20000544

08003ad8 <global_stdio_init.part.0>:
 8003ad8:	b510      	push	{r4, lr}
 8003ada:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <global_stdio_init.part.0+0x30>)
 8003adc:	4c0b      	ldr	r4, [pc, #44]	; (8003b0c <global_stdio_init.part.0+0x34>)
 8003ade:	4a0c      	ldr	r2, [pc, #48]	; (8003b10 <global_stdio_init.part.0+0x38>)
 8003ae0:	601a      	str	r2, [r3, #0]
 8003ae2:	4620      	mov	r0, r4
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2104      	movs	r1, #4
 8003ae8:	f7ff ff94 	bl	8003a14 <std>
 8003aec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003af0:	2201      	movs	r2, #1
 8003af2:	2109      	movs	r1, #9
 8003af4:	f7ff ff8e 	bl	8003a14 <std>
 8003af8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003afc:	2202      	movs	r2, #2
 8003afe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b02:	2112      	movs	r1, #18
 8003b04:	f7ff bf86 	b.w	8003a14 <std>
 8003b08:	200005ac 	.word	0x200005ac
 8003b0c:	20000474 	.word	0x20000474
 8003b10:	08003a81 	.word	0x08003a81

08003b14 <__sfp_lock_acquire>:
 8003b14:	4801      	ldr	r0, [pc, #4]	; (8003b1c <__sfp_lock_acquire+0x8>)
 8003b16:	f000 b920 	b.w	8003d5a <__retarget_lock_acquire_recursive>
 8003b1a:	bf00      	nop
 8003b1c:	200005b5 	.word	0x200005b5

08003b20 <__sfp_lock_release>:
 8003b20:	4801      	ldr	r0, [pc, #4]	; (8003b28 <__sfp_lock_release+0x8>)
 8003b22:	f000 b91b 	b.w	8003d5c <__retarget_lock_release_recursive>
 8003b26:	bf00      	nop
 8003b28:	200005b5 	.word	0x200005b5

08003b2c <__sinit>:
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	4604      	mov	r4, r0
 8003b30:	f7ff fff0 	bl	8003b14 <__sfp_lock_acquire>
 8003b34:	6a23      	ldr	r3, [r4, #32]
 8003b36:	b11b      	cbz	r3, 8003b40 <__sinit+0x14>
 8003b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b3c:	f7ff bff0 	b.w	8003b20 <__sfp_lock_release>
 8003b40:	4b04      	ldr	r3, [pc, #16]	; (8003b54 <__sinit+0x28>)
 8003b42:	6223      	str	r3, [r4, #32]
 8003b44:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <__sinit+0x2c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1f5      	bne.n	8003b38 <__sinit+0xc>
 8003b4c:	f7ff ffc4 	bl	8003ad8 <global_stdio_init.part.0>
 8003b50:	e7f2      	b.n	8003b38 <__sinit+0xc>
 8003b52:	bf00      	nop
 8003b54:	08003a99 	.word	0x08003a99
 8003b58:	200005ac 	.word	0x200005ac

08003b5c <_fwalk_sglue>:
 8003b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b60:	4607      	mov	r7, r0
 8003b62:	4688      	mov	r8, r1
 8003b64:	4614      	mov	r4, r2
 8003b66:	2600      	movs	r6, #0
 8003b68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b6c:	f1b9 0901 	subs.w	r9, r9, #1
 8003b70:	d505      	bpl.n	8003b7e <_fwalk_sglue+0x22>
 8003b72:	6824      	ldr	r4, [r4, #0]
 8003b74:	2c00      	cmp	r4, #0
 8003b76:	d1f7      	bne.n	8003b68 <_fwalk_sglue+0xc>
 8003b78:	4630      	mov	r0, r6
 8003b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b7e:	89ab      	ldrh	r3, [r5, #12]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d907      	bls.n	8003b94 <_fwalk_sglue+0x38>
 8003b84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	d003      	beq.n	8003b94 <_fwalk_sglue+0x38>
 8003b8c:	4629      	mov	r1, r5
 8003b8e:	4638      	mov	r0, r7
 8003b90:	47c0      	blx	r8
 8003b92:	4306      	orrs	r6, r0
 8003b94:	3568      	adds	r5, #104	; 0x68
 8003b96:	e7e9      	b.n	8003b6c <_fwalk_sglue+0x10>

08003b98 <siprintf>:
 8003b98:	b40e      	push	{r1, r2, r3}
 8003b9a:	b500      	push	{lr}
 8003b9c:	b09c      	sub	sp, #112	; 0x70
 8003b9e:	ab1d      	add	r3, sp, #116	; 0x74
 8003ba0:	9002      	str	r0, [sp, #8]
 8003ba2:	9006      	str	r0, [sp, #24]
 8003ba4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ba8:	4809      	ldr	r0, [pc, #36]	; (8003bd0 <siprintf+0x38>)
 8003baa:	9107      	str	r1, [sp, #28]
 8003bac:	9104      	str	r1, [sp, #16]
 8003bae:	4909      	ldr	r1, [pc, #36]	; (8003bd4 <siprintf+0x3c>)
 8003bb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bb4:	9105      	str	r1, [sp, #20]
 8003bb6:	6800      	ldr	r0, [r0, #0]
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	a902      	add	r1, sp, #8
 8003bbc:	f001 fc20 	bl	8005400 <_svfiprintf_r>
 8003bc0:	9b02      	ldr	r3, [sp, #8]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	701a      	strb	r2, [r3, #0]
 8003bc6:	b01c      	add	sp, #112	; 0x70
 8003bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003bcc:	b003      	add	sp, #12
 8003bce:	4770      	bx	lr
 8003bd0:	2000005c 	.word	0x2000005c
 8003bd4:	ffff0208 	.word	0xffff0208

08003bd8 <__sread>:
 8003bd8:	b510      	push	{r4, lr}
 8003bda:	460c      	mov	r4, r1
 8003bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003be0:	f000 f86c 	bl	8003cbc <_read_r>
 8003be4:	2800      	cmp	r0, #0
 8003be6:	bfab      	itete	ge
 8003be8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bea:	89a3      	ldrhlt	r3, [r4, #12]
 8003bec:	181b      	addge	r3, r3, r0
 8003bee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003bf2:	bfac      	ite	ge
 8003bf4:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bf6:	81a3      	strhlt	r3, [r4, #12]
 8003bf8:	bd10      	pop	{r4, pc}

08003bfa <__swrite>:
 8003bfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bfe:	461f      	mov	r7, r3
 8003c00:	898b      	ldrh	r3, [r1, #12]
 8003c02:	05db      	lsls	r3, r3, #23
 8003c04:	4605      	mov	r5, r0
 8003c06:	460c      	mov	r4, r1
 8003c08:	4616      	mov	r6, r2
 8003c0a:	d505      	bpl.n	8003c18 <__swrite+0x1e>
 8003c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c10:	2302      	movs	r3, #2
 8003c12:	2200      	movs	r2, #0
 8003c14:	f000 f840 	bl	8003c98 <_lseek_r>
 8003c18:	89a3      	ldrh	r3, [r4, #12]
 8003c1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c22:	81a3      	strh	r3, [r4, #12]
 8003c24:	4632      	mov	r2, r6
 8003c26:	463b      	mov	r3, r7
 8003c28:	4628      	mov	r0, r5
 8003c2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c2e:	f000 b857 	b.w	8003ce0 <_write_r>

08003c32 <__sseek>:
 8003c32:	b510      	push	{r4, lr}
 8003c34:	460c      	mov	r4, r1
 8003c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c3a:	f000 f82d 	bl	8003c98 <_lseek_r>
 8003c3e:	1c43      	adds	r3, r0, #1
 8003c40:	89a3      	ldrh	r3, [r4, #12]
 8003c42:	bf15      	itete	ne
 8003c44:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c4e:	81a3      	strheq	r3, [r4, #12]
 8003c50:	bf18      	it	ne
 8003c52:	81a3      	strhne	r3, [r4, #12]
 8003c54:	bd10      	pop	{r4, pc}

08003c56 <__sclose>:
 8003c56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c5a:	f000 b80d 	b.w	8003c78 <_close_r>

08003c5e <memset>:
 8003c5e:	4402      	add	r2, r0
 8003c60:	4603      	mov	r3, r0
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d100      	bne.n	8003c68 <memset+0xa>
 8003c66:	4770      	bx	lr
 8003c68:	f803 1b01 	strb.w	r1, [r3], #1
 8003c6c:	e7f9      	b.n	8003c62 <memset+0x4>
	...

08003c70 <_localeconv_r>:
 8003c70:	4800      	ldr	r0, [pc, #0]	; (8003c74 <_localeconv_r+0x4>)
 8003c72:	4770      	bx	lr
 8003c74:	20000150 	.word	0x20000150

08003c78 <_close_r>:
 8003c78:	b538      	push	{r3, r4, r5, lr}
 8003c7a:	4d06      	ldr	r5, [pc, #24]	; (8003c94 <_close_r+0x1c>)
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	4604      	mov	r4, r0
 8003c80:	4608      	mov	r0, r1
 8003c82:	602b      	str	r3, [r5, #0]
 8003c84:	f7fe fcdb 	bl	800263e <_close>
 8003c88:	1c43      	adds	r3, r0, #1
 8003c8a:	d102      	bne.n	8003c92 <_close_r+0x1a>
 8003c8c:	682b      	ldr	r3, [r5, #0]
 8003c8e:	b103      	cbz	r3, 8003c92 <_close_r+0x1a>
 8003c90:	6023      	str	r3, [r4, #0]
 8003c92:	bd38      	pop	{r3, r4, r5, pc}
 8003c94:	200005b0 	.word	0x200005b0

08003c98 <_lseek_r>:
 8003c98:	b538      	push	{r3, r4, r5, lr}
 8003c9a:	4d07      	ldr	r5, [pc, #28]	; (8003cb8 <_lseek_r+0x20>)
 8003c9c:	4604      	mov	r4, r0
 8003c9e:	4608      	mov	r0, r1
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	602a      	str	r2, [r5, #0]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	f7fe fcf0 	bl	800268c <_lseek>
 8003cac:	1c43      	adds	r3, r0, #1
 8003cae:	d102      	bne.n	8003cb6 <_lseek_r+0x1e>
 8003cb0:	682b      	ldr	r3, [r5, #0]
 8003cb2:	b103      	cbz	r3, 8003cb6 <_lseek_r+0x1e>
 8003cb4:	6023      	str	r3, [r4, #0]
 8003cb6:	bd38      	pop	{r3, r4, r5, pc}
 8003cb8:	200005b0 	.word	0x200005b0

08003cbc <_read_r>:
 8003cbc:	b538      	push	{r3, r4, r5, lr}
 8003cbe:	4d07      	ldr	r5, [pc, #28]	; (8003cdc <_read_r+0x20>)
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	4608      	mov	r0, r1
 8003cc4:	4611      	mov	r1, r2
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	602a      	str	r2, [r5, #0]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	f7fe fc7e 	bl	80025cc <_read>
 8003cd0:	1c43      	adds	r3, r0, #1
 8003cd2:	d102      	bne.n	8003cda <_read_r+0x1e>
 8003cd4:	682b      	ldr	r3, [r5, #0]
 8003cd6:	b103      	cbz	r3, 8003cda <_read_r+0x1e>
 8003cd8:	6023      	str	r3, [r4, #0]
 8003cda:	bd38      	pop	{r3, r4, r5, pc}
 8003cdc:	200005b0 	.word	0x200005b0

08003ce0 <_write_r>:
 8003ce0:	b538      	push	{r3, r4, r5, lr}
 8003ce2:	4d07      	ldr	r5, [pc, #28]	; (8003d00 <_write_r+0x20>)
 8003ce4:	4604      	mov	r4, r0
 8003ce6:	4608      	mov	r0, r1
 8003ce8:	4611      	mov	r1, r2
 8003cea:	2200      	movs	r2, #0
 8003cec:	602a      	str	r2, [r5, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	f7fe fc89 	bl	8002606 <_write>
 8003cf4:	1c43      	adds	r3, r0, #1
 8003cf6:	d102      	bne.n	8003cfe <_write_r+0x1e>
 8003cf8:	682b      	ldr	r3, [r5, #0]
 8003cfa:	b103      	cbz	r3, 8003cfe <_write_r+0x1e>
 8003cfc:	6023      	str	r3, [r4, #0]
 8003cfe:	bd38      	pop	{r3, r4, r5, pc}
 8003d00:	200005b0 	.word	0x200005b0

08003d04 <__errno>:
 8003d04:	4b01      	ldr	r3, [pc, #4]	; (8003d0c <__errno+0x8>)
 8003d06:	6818      	ldr	r0, [r3, #0]
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	2000005c 	.word	0x2000005c

08003d10 <__libc_init_array>:
 8003d10:	b570      	push	{r4, r5, r6, lr}
 8003d12:	4d0d      	ldr	r5, [pc, #52]	; (8003d48 <__libc_init_array+0x38>)
 8003d14:	4c0d      	ldr	r4, [pc, #52]	; (8003d4c <__libc_init_array+0x3c>)
 8003d16:	1b64      	subs	r4, r4, r5
 8003d18:	10a4      	asrs	r4, r4, #2
 8003d1a:	2600      	movs	r6, #0
 8003d1c:	42a6      	cmp	r6, r4
 8003d1e:	d109      	bne.n	8003d34 <__libc_init_array+0x24>
 8003d20:	4d0b      	ldr	r5, [pc, #44]	; (8003d50 <__libc_init_array+0x40>)
 8003d22:	4c0c      	ldr	r4, [pc, #48]	; (8003d54 <__libc_init_array+0x44>)
 8003d24:	f002 f894 	bl	8005e50 <_init>
 8003d28:	1b64      	subs	r4, r4, r5
 8003d2a:	10a4      	asrs	r4, r4, #2
 8003d2c:	2600      	movs	r6, #0
 8003d2e:	42a6      	cmp	r6, r4
 8003d30:	d105      	bne.n	8003d3e <__libc_init_array+0x2e>
 8003d32:	bd70      	pop	{r4, r5, r6, pc}
 8003d34:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d38:	4798      	blx	r3
 8003d3a:	3601      	adds	r6, #1
 8003d3c:	e7ee      	b.n	8003d1c <__libc_init_array+0xc>
 8003d3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d42:	4798      	blx	r3
 8003d44:	3601      	adds	r6, #1
 8003d46:	e7f2      	b.n	8003d2e <__libc_init_array+0x1e>
 8003d48:	08006274 	.word	0x08006274
 8003d4c:	08006274 	.word	0x08006274
 8003d50:	08006274 	.word	0x08006274
 8003d54:	08006278 	.word	0x08006278

08003d58 <__retarget_lock_init_recursive>:
 8003d58:	4770      	bx	lr

08003d5a <__retarget_lock_acquire_recursive>:
 8003d5a:	4770      	bx	lr

08003d5c <__retarget_lock_release_recursive>:
 8003d5c:	4770      	bx	lr

08003d5e <quorem>:
 8003d5e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d62:	6903      	ldr	r3, [r0, #16]
 8003d64:	690c      	ldr	r4, [r1, #16]
 8003d66:	42a3      	cmp	r3, r4
 8003d68:	4607      	mov	r7, r0
 8003d6a:	db7e      	blt.n	8003e6a <quorem+0x10c>
 8003d6c:	3c01      	subs	r4, #1
 8003d6e:	f101 0814 	add.w	r8, r1, #20
 8003d72:	f100 0514 	add.w	r5, r0, #20
 8003d76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003d7a:	9301      	str	r3, [sp, #4]
 8003d7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003d80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003d84:	3301      	adds	r3, #1
 8003d86:	429a      	cmp	r2, r3
 8003d88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003d8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003d90:	fbb2 f6f3 	udiv	r6, r2, r3
 8003d94:	d331      	bcc.n	8003dfa <quorem+0x9c>
 8003d96:	f04f 0e00 	mov.w	lr, #0
 8003d9a:	4640      	mov	r0, r8
 8003d9c:	46ac      	mov	ip, r5
 8003d9e:	46f2      	mov	sl, lr
 8003da0:	f850 2b04 	ldr.w	r2, [r0], #4
 8003da4:	b293      	uxth	r3, r2
 8003da6:	fb06 e303 	mla	r3, r6, r3, lr
 8003daa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003dae:	0c1a      	lsrs	r2, r3, #16
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	ebaa 0303 	sub.w	r3, sl, r3
 8003db6:	f8dc a000 	ldr.w	sl, [ip]
 8003dba:	fa13 f38a 	uxtah	r3, r3, sl
 8003dbe:	fb06 220e 	mla	r2, r6, lr, r2
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	9b00      	ldr	r3, [sp, #0]
 8003dc6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003dca:	b292      	uxth	r2, r2
 8003dcc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003dd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003dd4:	f8bd 3000 	ldrh.w	r3, [sp]
 8003dd8:	4581      	cmp	r9, r0
 8003dda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003dde:	f84c 3b04 	str.w	r3, [ip], #4
 8003de2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003de6:	d2db      	bcs.n	8003da0 <quorem+0x42>
 8003de8:	f855 300b 	ldr.w	r3, [r5, fp]
 8003dec:	b92b      	cbnz	r3, 8003dfa <quorem+0x9c>
 8003dee:	9b01      	ldr	r3, [sp, #4]
 8003df0:	3b04      	subs	r3, #4
 8003df2:	429d      	cmp	r5, r3
 8003df4:	461a      	mov	r2, r3
 8003df6:	d32c      	bcc.n	8003e52 <quorem+0xf4>
 8003df8:	613c      	str	r4, [r7, #16]
 8003dfa:	4638      	mov	r0, r7
 8003dfc:	f001 f9a6 	bl	800514c <__mcmp>
 8003e00:	2800      	cmp	r0, #0
 8003e02:	db22      	blt.n	8003e4a <quorem+0xec>
 8003e04:	3601      	adds	r6, #1
 8003e06:	4629      	mov	r1, r5
 8003e08:	2000      	movs	r0, #0
 8003e0a:	f858 2b04 	ldr.w	r2, [r8], #4
 8003e0e:	f8d1 c000 	ldr.w	ip, [r1]
 8003e12:	b293      	uxth	r3, r2
 8003e14:	1ac3      	subs	r3, r0, r3
 8003e16:	0c12      	lsrs	r2, r2, #16
 8003e18:	fa13 f38c 	uxtah	r3, r3, ip
 8003e1c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003e20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e2a:	45c1      	cmp	r9, r8
 8003e2c:	f841 3b04 	str.w	r3, [r1], #4
 8003e30:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003e34:	d2e9      	bcs.n	8003e0a <quorem+0xac>
 8003e36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e3e:	b922      	cbnz	r2, 8003e4a <quorem+0xec>
 8003e40:	3b04      	subs	r3, #4
 8003e42:	429d      	cmp	r5, r3
 8003e44:	461a      	mov	r2, r3
 8003e46:	d30a      	bcc.n	8003e5e <quorem+0x100>
 8003e48:	613c      	str	r4, [r7, #16]
 8003e4a:	4630      	mov	r0, r6
 8003e4c:	b003      	add	sp, #12
 8003e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	3b04      	subs	r3, #4
 8003e56:	2a00      	cmp	r2, #0
 8003e58:	d1ce      	bne.n	8003df8 <quorem+0x9a>
 8003e5a:	3c01      	subs	r4, #1
 8003e5c:	e7c9      	b.n	8003df2 <quorem+0x94>
 8003e5e:	6812      	ldr	r2, [r2, #0]
 8003e60:	3b04      	subs	r3, #4
 8003e62:	2a00      	cmp	r2, #0
 8003e64:	d1f0      	bne.n	8003e48 <quorem+0xea>
 8003e66:	3c01      	subs	r4, #1
 8003e68:	e7eb      	b.n	8003e42 <quorem+0xe4>
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	e7ee      	b.n	8003e4c <quorem+0xee>
	...

08003e70 <_dtoa_r>:
 8003e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e74:	ed2d 8b04 	vpush	{d8-d9}
 8003e78:	69c5      	ldr	r5, [r0, #28]
 8003e7a:	b093      	sub	sp, #76	; 0x4c
 8003e7c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003e80:	ec57 6b10 	vmov	r6, r7, d0
 8003e84:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003e88:	9107      	str	r1, [sp, #28]
 8003e8a:	4604      	mov	r4, r0
 8003e8c:	920a      	str	r2, [sp, #40]	; 0x28
 8003e8e:	930d      	str	r3, [sp, #52]	; 0x34
 8003e90:	b975      	cbnz	r5, 8003eb0 <_dtoa_r+0x40>
 8003e92:	2010      	movs	r0, #16
 8003e94:	f000 fe2a 	bl	8004aec <malloc>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	61e0      	str	r0, [r4, #28]
 8003e9c:	b920      	cbnz	r0, 8003ea8 <_dtoa_r+0x38>
 8003e9e:	4bae      	ldr	r3, [pc, #696]	; (8004158 <_dtoa_r+0x2e8>)
 8003ea0:	21ef      	movs	r1, #239	; 0xef
 8003ea2:	48ae      	ldr	r0, [pc, #696]	; (800415c <_dtoa_r+0x2ec>)
 8003ea4:	f001 fc90 	bl	80057c8 <__assert_func>
 8003ea8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003eac:	6005      	str	r5, [r0, #0]
 8003eae:	60c5      	str	r5, [r0, #12]
 8003eb0:	69e3      	ldr	r3, [r4, #28]
 8003eb2:	6819      	ldr	r1, [r3, #0]
 8003eb4:	b151      	cbz	r1, 8003ecc <_dtoa_r+0x5c>
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	604a      	str	r2, [r1, #4]
 8003eba:	2301      	movs	r3, #1
 8003ebc:	4093      	lsls	r3, r2
 8003ebe:	608b      	str	r3, [r1, #8]
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	f000 ff07 	bl	8004cd4 <_Bfree>
 8003ec6:	69e3      	ldr	r3, [r4, #28]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]
 8003ecc:	1e3b      	subs	r3, r7, #0
 8003ece:	bfbb      	ittet	lt
 8003ed0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003ed4:	9303      	strlt	r3, [sp, #12]
 8003ed6:	2300      	movge	r3, #0
 8003ed8:	2201      	movlt	r2, #1
 8003eda:	bfac      	ite	ge
 8003edc:	f8c8 3000 	strge.w	r3, [r8]
 8003ee0:	f8c8 2000 	strlt.w	r2, [r8]
 8003ee4:	4b9e      	ldr	r3, [pc, #632]	; (8004160 <_dtoa_r+0x2f0>)
 8003ee6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003eea:	ea33 0308 	bics.w	r3, r3, r8
 8003eee:	d11b      	bne.n	8003f28 <_dtoa_r+0xb8>
 8003ef0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003ef2:	f242 730f 	movw	r3, #9999	; 0x270f
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003efc:	4333      	orrs	r3, r6
 8003efe:	f000 8593 	beq.w	8004a28 <_dtoa_r+0xbb8>
 8003f02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f04:	b963      	cbnz	r3, 8003f20 <_dtoa_r+0xb0>
 8003f06:	4b97      	ldr	r3, [pc, #604]	; (8004164 <_dtoa_r+0x2f4>)
 8003f08:	e027      	b.n	8003f5a <_dtoa_r+0xea>
 8003f0a:	4b97      	ldr	r3, [pc, #604]	; (8004168 <_dtoa_r+0x2f8>)
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	3308      	adds	r3, #8
 8003f10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f12:	6013      	str	r3, [r2, #0]
 8003f14:	9800      	ldr	r0, [sp, #0]
 8003f16:	b013      	add	sp, #76	; 0x4c
 8003f18:	ecbd 8b04 	vpop	{d8-d9}
 8003f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f20:	4b90      	ldr	r3, [pc, #576]	; (8004164 <_dtoa_r+0x2f4>)
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	3303      	adds	r3, #3
 8003f26:	e7f3      	b.n	8003f10 <_dtoa_r+0xa0>
 8003f28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	ec51 0b17 	vmov	r0, r1, d7
 8003f32:	eeb0 8a47 	vmov.f32	s16, s14
 8003f36:	eef0 8a67 	vmov.f32	s17, s15
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	f7fc fdc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f40:	4681      	mov	r9, r0
 8003f42:	b160      	cbz	r0, 8003f5e <_dtoa_r+0xee>
 8003f44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003f46:	2301      	movs	r3, #1
 8003f48:	6013      	str	r3, [r2, #0]
 8003f4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8568 	beq.w	8004a22 <_dtoa_r+0xbb2>
 8003f52:	4b86      	ldr	r3, [pc, #536]	; (800416c <_dtoa_r+0x2fc>)
 8003f54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f56:	6013      	str	r3, [r2, #0]
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	9300      	str	r3, [sp, #0]
 8003f5c:	e7da      	b.n	8003f14 <_dtoa_r+0xa4>
 8003f5e:	aa10      	add	r2, sp, #64	; 0x40
 8003f60:	a911      	add	r1, sp, #68	; 0x44
 8003f62:	4620      	mov	r0, r4
 8003f64:	eeb0 0a48 	vmov.f32	s0, s16
 8003f68:	eef0 0a68 	vmov.f32	s1, s17
 8003f6c:	f001 f994 	bl	8005298 <__d2b>
 8003f70:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003f74:	4682      	mov	sl, r0
 8003f76:	2d00      	cmp	r5, #0
 8003f78:	d07f      	beq.n	800407a <_dtoa_r+0x20a>
 8003f7a:	ee18 3a90 	vmov	r3, s17
 8003f7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f82:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003f86:	ec51 0b18 	vmov	r0, r1, d8
 8003f8a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003f8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003f92:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003f96:	4619      	mov	r1, r3
 8003f98:	2200      	movs	r2, #0
 8003f9a:	4b75      	ldr	r3, [pc, #468]	; (8004170 <_dtoa_r+0x300>)
 8003f9c:	f7fc f974 	bl	8000288 <__aeabi_dsub>
 8003fa0:	a367      	add	r3, pc, #412	; (adr r3, 8004140 <_dtoa_r+0x2d0>)
 8003fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa6:	f7fc fb27 	bl	80005f8 <__aeabi_dmul>
 8003faa:	a367      	add	r3, pc, #412	; (adr r3, 8004148 <_dtoa_r+0x2d8>)
 8003fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb0:	f7fc f96c 	bl	800028c <__adddf3>
 8003fb4:	4606      	mov	r6, r0
 8003fb6:	4628      	mov	r0, r5
 8003fb8:	460f      	mov	r7, r1
 8003fba:	f7fc fab3 	bl	8000524 <__aeabi_i2d>
 8003fbe:	a364      	add	r3, pc, #400	; (adr r3, 8004150 <_dtoa_r+0x2e0>)
 8003fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc4:	f7fc fb18 	bl	80005f8 <__aeabi_dmul>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	4630      	mov	r0, r6
 8003fce:	4639      	mov	r1, r7
 8003fd0:	f7fc f95c 	bl	800028c <__adddf3>
 8003fd4:	4606      	mov	r6, r0
 8003fd6:	460f      	mov	r7, r1
 8003fd8:	f7fc fdbe 	bl	8000b58 <__aeabi_d2iz>
 8003fdc:	2200      	movs	r2, #0
 8003fde:	4683      	mov	fp, r0
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4630      	mov	r0, r6
 8003fe4:	4639      	mov	r1, r7
 8003fe6:	f7fc fd79 	bl	8000adc <__aeabi_dcmplt>
 8003fea:	b148      	cbz	r0, 8004000 <_dtoa_r+0x190>
 8003fec:	4658      	mov	r0, fp
 8003fee:	f7fc fa99 	bl	8000524 <__aeabi_i2d>
 8003ff2:	4632      	mov	r2, r6
 8003ff4:	463b      	mov	r3, r7
 8003ff6:	f7fc fd67 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ffa:	b908      	cbnz	r0, 8004000 <_dtoa_r+0x190>
 8003ffc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004000:	f1bb 0f16 	cmp.w	fp, #22
 8004004:	d857      	bhi.n	80040b6 <_dtoa_r+0x246>
 8004006:	4b5b      	ldr	r3, [pc, #364]	; (8004174 <_dtoa_r+0x304>)
 8004008:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800400c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004010:	ec51 0b18 	vmov	r0, r1, d8
 8004014:	f7fc fd62 	bl	8000adc <__aeabi_dcmplt>
 8004018:	2800      	cmp	r0, #0
 800401a:	d04e      	beq.n	80040ba <_dtoa_r+0x24a>
 800401c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004020:	2300      	movs	r3, #0
 8004022:	930c      	str	r3, [sp, #48]	; 0x30
 8004024:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004026:	1b5b      	subs	r3, r3, r5
 8004028:	1e5a      	subs	r2, r3, #1
 800402a:	bf45      	ittet	mi
 800402c:	f1c3 0301 	rsbmi	r3, r3, #1
 8004030:	9305      	strmi	r3, [sp, #20]
 8004032:	2300      	movpl	r3, #0
 8004034:	2300      	movmi	r3, #0
 8004036:	9206      	str	r2, [sp, #24]
 8004038:	bf54      	ite	pl
 800403a:	9305      	strpl	r3, [sp, #20]
 800403c:	9306      	strmi	r3, [sp, #24]
 800403e:	f1bb 0f00 	cmp.w	fp, #0
 8004042:	db3c      	blt.n	80040be <_dtoa_r+0x24e>
 8004044:	9b06      	ldr	r3, [sp, #24]
 8004046:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800404a:	445b      	add	r3, fp
 800404c:	9306      	str	r3, [sp, #24]
 800404e:	2300      	movs	r3, #0
 8004050:	9308      	str	r3, [sp, #32]
 8004052:	9b07      	ldr	r3, [sp, #28]
 8004054:	2b09      	cmp	r3, #9
 8004056:	d868      	bhi.n	800412a <_dtoa_r+0x2ba>
 8004058:	2b05      	cmp	r3, #5
 800405a:	bfc4      	itt	gt
 800405c:	3b04      	subgt	r3, #4
 800405e:	9307      	strgt	r3, [sp, #28]
 8004060:	9b07      	ldr	r3, [sp, #28]
 8004062:	f1a3 0302 	sub.w	r3, r3, #2
 8004066:	bfcc      	ite	gt
 8004068:	2500      	movgt	r5, #0
 800406a:	2501      	movle	r5, #1
 800406c:	2b03      	cmp	r3, #3
 800406e:	f200 8085 	bhi.w	800417c <_dtoa_r+0x30c>
 8004072:	e8df f003 	tbb	[pc, r3]
 8004076:	3b2e      	.short	0x3b2e
 8004078:	5839      	.short	0x5839
 800407a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800407e:	441d      	add	r5, r3
 8004080:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004084:	2b20      	cmp	r3, #32
 8004086:	bfc1      	itttt	gt
 8004088:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800408c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004090:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004094:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004098:	bfd6      	itet	le
 800409a:	f1c3 0320 	rsble	r3, r3, #32
 800409e:	ea48 0003 	orrgt.w	r0, r8, r3
 80040a2:	fa06 f003 	lslle.w	r0, r6, r3
 80040a6:	f7fc fa2d 	bl	8000504 <__aeabi_ui2d>
 80040aa:	2201      	movs	r2, #1
 80040ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80040b0:	3d01      	subs	r5, #1
 80040b2:	920e      	str	r2, [sp, #56]	; 0x38
 80040b4:	e76f      	b.n	8003f96 <_dtoa_r+0x126>
 80040b6:	2301      	movs	r3, #1
 80040b8:	e7b3      	b.n	8004022 <_dtoa_r+0x1b2>
 80040ba:	900c      	str	r0, [sp, #48]	; 0x30
 80040bc:	e7b2      	b.n	8004024 <_dtoa_r+0x1b4>
 80040be:	9b05      	ldr	r3, [sp, #20]
 80040c0:	eba3 030b 	sub.w	r3, r3, fp
 80040c4:	9305      	str	r3, [sp, #20]
 80040c6:	f1cb 0300 	rsb	r3, fp, #0
 80040ca:	9308      	str	r3, [sp, #32]
 80040cc:	2300      	movs	r3, #0
 80040ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80040d0:	e7bf      	b.n	8004052 <_dtoa_r+0x1e2>
 80040d2:	2300      	movs	r3, #0
 80040d4:	9309      	str	r3, [sp, #36]	; 0x24
 80040d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040d8:	2b00      	cmp	r3, #0
 80040da:	dc52      	bgt.n	8004182 <_dtoa_r+0x312>
 80040dc:	2301      	movs	r3, #1
 80040de:	9301      	str	r3, [sp, #4]
 80040e0:	9304      	str	r3, [sp, #16]
 80040e2:	461a      	mov	r2, r3
 80040e4:	920a      	str	r2, [sp, #40]	; 0x28
 80040e6:	e00b      	b.n	8004100 <_dtoa_r+0x290>
 80040e8:	2301      	movs	r3, #1
 80040ea:	e7f3      	b.n	80040d4 <_dtoa_r+0x264>
 80040ec:	2300      	movs	r3, #0
 80040ee:	9309      	str	r3, [sp, #36]	; 0x24
 80040f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040f2:	445b      	add	r3, fp
 80040f4:	9301      	str	r3, [sp, #4]
 80040f6:	3301      	adds	r3, #1
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	9304      	str	r3, [sp, #16]
 80040fc:	bfb8      	it	lt
 80040fe:	2301      	movlt	r3, #1
 8004100:	69e0      	ldr	r0, [r4, #28]
 8004102:	2100      	movs	r1, #0
 8004104:	2204      	movs	r2, #4
 8004106:	f102 0614 	add.w	r6, r2, #20
 800410a:	429e      	cmp	r6, r3
 800410c:	d93d      	bls.n	800418a <_dtoa_r+0x31a>
 800410e:	6041      	str	r1, [r0, #4]
 8004110:	4620      	mov	r0, r4
 8004112:	f000 fd9f 	bl	8004c54 <_Balloc>
 8004116:	9000      	str	r0, [sp, #0]
 8004118:	2800      	cmp	r0, #0
 800411a:	d139      	bne.n	8004190 <_dtoa_r+0x320>
 800411c:	4b16      	ldr	r3, [pc, #88]	; (8004178 <_dtoa_r+0x308>)
 800411e:	4602      	mov	r2, r0
 8004120:	f240 11af 	movw	r1, #431	; 0x1af
 8004124:	e6bd      	b.n	8003ea2 <_dtoa_r+0x32>
 8004126:	2301      	movs	r3, #1
 8004128:	e7e1      	b.n	80040ee <_dtoa_r+0x27e>
 800412a:	2501      	movs	r5, #1
 800412c:	2300      	movs	r3, #0
 800412e:	9307      	str	r3, [sp, #28]
 8004130:	9509      	str	r5, [sp, #36]	; 0x24
 8004132:	f04f 33ff 	mov.w	r3, #4294967295
 8004136:	9301      	str	r3, [sp, #4]
 8004138:	9304      	str	r3, [sp, #16]
 800413a:	2200      	movs	r2, #0
 800413c:	2312      	movs	r3, #18
 800413e:	e7d1      	b.n	80040e4 <_dtoa_r+0x274>
 8004140:	636f4361 	.word	0x636f4361
 8004144:	3fd287a7 	.word	0x3fd287a7
 8004148:	8b60c8b3 	.word	0x8b60c8b3
 800414c:	3fc68a28 	.word	0x3fc68a28
 8004150:	509f79fb 	.word	0x509f79fb
 8004154:	3fd34413 	.word	0x3fd34413
 8004158:	08005f40 	.word	0x08005f40
 800415c:	08005f57 	.word	0x08005f57
 8004160:	7ff00000 	.word	0x7ff00000
 8004164:	08005f3c 	.word	0x08005f3c
 8004168:	08005f33 	.word	0x08005f33
 800416c:	08005f10 	.word	0x08005f10
 8004170:	3ff80000 	.word	0x3ff80000
 8004174:	08006048 	.word	0x08006048
 8004178:	08005faf 	.word	0x08005faf
 800417c:	2301      	movs	r3, #1
 800417e:	9309      	str	r3, [sp, #36]	; 0x24
 8004180:	e7d7      	b.n	8004132 <_dtoa_r+0x2c2>
 8004182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004184:	9301      	str	r3, [sp, #4]
 8004186:	9304      	str	r3, [sp, #16]
 8004188:	e7ba      	b.n	8004100 <_dtoa_r+0x290>
 800418a:	3101      	adds	r1, #1
 800418c:	0052      	lsls	r2, r2, #1
 800418e:	e7ba      	b.n	8004106 <_dtoa_r+0x296>
 8004190:	69e3      	ldr	r3, [r4, #28]
 8004192:	9a00      	ldr	r2, [sp, #0]
 8004194:	601a      	str	r2, [r3, #0]
 8004196:	9b04      	ldr	r3, [sp, #16]
 8004198:	2b0e      	cmp	r3, #14
 800419a:	f200 80a8 	bhi.w	80042ee <_dtoa_r+0x47e>
 800419e:	2d00      	cmp	r5, #0
 80041a0:	f000 80a5 	beq.w	80042ee <_dtoa_r+0x47e>
 80041a4:	f1bb 0f00 	cmp.w	fp, #0
 80041a8:	dd38      	ble.n	800421c <_dtoa_r+0x3ac>
 80041aa:	4bc0      	ldr	r3, [pc, #768]	; (80044ac <_dtoa_r+0x63c>)
 80041ac:	f00b 020f 	and.w	r2, fp, #15
 80041b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80041b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80041b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80041bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80041c0:	d019      	beq.n	80041f6 <_dtoa_r+0x386>
 80041c2:	4bbb      	ldr	r3, [pc, #748]	; (80044b0 <_dtoa_r+0x640>)
 80041c4:	ec51 0b18 	vmov	r0, r1, d8
 80041c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80041cc:	f7fc fb3e 	bl	800084c <__aeabi_ddiv>
 80041d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80041d4:	f008 080f 	and.w	r8, r8, #15
 80041d8:	2503      	movs	r5, #3
 80041da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80044b0 <_dtoa_r+0x640>
 80041de:	f1b8 0f00 	cmp.w	r8, #0
 80041e2:	d10a      	bne.n	80041fa <_dtoa_r+0x38a>
 80041e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041e8:	4632      	mov	r2, r6
 80041ea:	463b      	mov	r3, r7
 80041ec:	f7fc fb2e 	bl	800084c <__aeabi_ddiv>
 80041f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80041f4:	e02b      	b.n	800424e <_dtoa_r+0x3de>
 80041f6:	2502      	movs	r5, #2
 80041f8:	e7ef      	b.n	80041da <_dtoa_r+0x36a>
 80041fa:	f018 0f01 	tst.w	r8, #1
 80041fe:	d008      	beq.n	8004212 <_dtoa_r+0x3a2>
 8004200:	4630      	mov	r0, r6
 8004202:	4639      	mov	r1, r7
 8004204:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004208:	f7fc f9f6 	bl	80005f8 <__aeabi_dmul>
 800420c:	3501      	adds	r5, #1
 800420e:	4606      	mov	r6, r0
 8004210:	460f      	mov	r7, r1
 8004212:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004216:	f109 0908 	add.w	r9, r9, #8
 800421a:	e7e0      	b.n	80041de <_dtoa_r+0x36e>
 800421c:	f000 809f 	beq.w	800435e <_dtoa_r+0x4ee>
 8004220:	f1cb 0600 	rsb	r6, fp, #0
 8004224:	4ba1      	ldr	r3, [pc, #644]	; (80044ac <_dtoa_r+0x63c>)
 8004226:	4fa2      	ldr	r7, [pc, #648]	; (80044b0 <_dtoa_r+0x640>)
 8004228:	f006 020f 	and.w	r2, r6, #15
 800422c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004234:	ec51 0b18 	vmov	r0, r1, d8
 8004238:	f7fc f9de 	bl	80005f8 <__aeabi_dmul>
 800423c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004240:	1136      	asrs	r6, r6, #4
 8004242:	2300      	movs	r3, #0
 8004244:	2502      	movs	r5, #2
 8004246:	2e00      	cmp	r6, #0
 8004248:	d17e      	bne.n	8004348 <_dtoa_r+0x4d8>
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1d0      	bne.n	80041f0 <_dtoa_r+0x380>
 800424e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004250:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 8084 	beq.w	8004362 <_dtoa_r+0x4f2>
 800425a:	4b96      	ldr	r3, [pc, #600]	; (80044b4 <_dtoa_r+0x644>)
 800425c:	2200      	movs	r2, #0
 800425e:	4640      	mov	r0, r8
 8004260:	4649      	mov	r1, r9
 8004262:	f7fc fc3b 	bl	8000adc <__aeabi_dcmplt>
 8004266:	2800      	cmp	r0, #0
 8004268:	d07b      	beq.n	8004362 <_dtoa_r+0x4f2>
 800426a:	9b04      	ldr	r3, [sp, #16]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d078      	beq.n	8004362 <_dtoa_r+0x4f2>
 8004270:	9b01      	ldr	r3, [sp, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	dd39      	ble.n	80042ea <_dtoa_r+0x47a>
 8004276:	4b90      	ldr	r3, [pc, #576]	; (80044b8 <_dtoa_r+0x648>)
 8004278:	2200      	movs	r2, #0
 800427a:	4640      	mov	r0, r8
 800427c:	4649      	mov	r1, r9
 800427e:	f7fc f9bb 	bl	80005f8 <__aeabi_dmul>
 8004282:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004286:	9e01      	ldr	r6, [sp, #4]
 8004288:	f10b 37ff 	add.w	r7, fp, #4294967295
 800428c:	3501      	adds	r5, #1
 800428e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004292:	4628      	mov	r0, r5
 8004294:	f7fc f946 	bl	8000524 <__aeabi_i2d>
 8004298:	4642      	mov	r2, r8
 800429a:	464b      	mov	r3, r9
 800429c:	f7fc f9ac 	bl	80005f8 <__aeabi_dmul>
 80042a0:	4b86      	ldr	r3, [pc, #536]	; (80044bc <_dtoa_r+0x64c>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	f7fb fff2 	bl	800028c <__adddf3>
 80042a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80042ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042b0:	9303      	str	r3, [sp, #12]
 80042b2:	2e00      	cmp	r6, #0
 80042b4:	d158      	bne.n	8004368 <_dtoa_r+0x4f8>
 80042b6:	4b82      	ldr	r3, [pc, #520]	; (80044c0 <_dtoa_r+0x650>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	4640      	mov	r0, r8
 80042bc:	4649      	mov	r1, r9
 80042be:	f7fb ffe3 	bl	8000288 <__aeabi_dsub>
 80042c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042c6:	4680      	mov	r8, r0
 80042c8:	4689      	mov	r9, r1
 80042ca:	f7fc fc25 	bl	8000b18 <__aeabi_dcmpgt>
 80042ce:	2800      	cmp	r0, #0
 80042d0:	f040 8296 	bne.w	8004800 <_dtoa_r+0x990>
 80042d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80042d8:	4640      	mov	r0, r8
 80042da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80042de:	4649      	mov	r1, r9
 80042e0:	f7fc fbfc 	bl	8000adc <__aeabi_dcmplt>
 80042e4:	2800      	cmp	r0, #0
 80042e6:	f040 8289 	bne.w	80047fc <_dtoa_r+0x98c>
 80042ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80042ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f2c0 814e 	blt.w	8004592 <_dtoa_r+0x722>
 80042f6:	f1bb 0f0e 	cmp.w	fp, #14
 80042fa:	f300 814a 	bgt.w	8004592 <_dtoa_r+0x722>
 80042fe:	4b6b      	ldr	r3, [pc, #428]	; (80044ac <_dtoa_r+0x63c>)
 8004300:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004304:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800430a:	2b00      	cmp	r3, #0
 800430c:	f280 80dc 	bge.w	80044c8 <_dtoa_r+0x658>
 8004310:	9b04      	ldr	r3, [sp, #16]
 8004312:	2b00      	cmp	r3, #0
 8004314:	f300 80d8 	bgt.w	80044c8 <_dtoa_r+0x658>
 8004318:	f040 826f 	bne.w	80047fa <_dtoa_r+0x98a>
 800431c:	4b68      	ldr	r3, [pc, #416]	; (80044c0 <_dtoa_r+0x650>)
 800431e:	2200      	movs	r2, #0
 8004320:	4640      	mov	r0, r8
 8004322:	4649      	mov	r1, r9
 8004324:	f7fc f968 	bl	80005f8 <__aeabi_dmul>
 8004328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800432c:	f7fc fbea 	bl	8000b04 <__aeabi_dcmpge>
 8004330:	9e04      	ldr	r6, [sp, #16]
 8004332:	4637      	mov	r7, r6
 8004334:	2800      	cmp	r0, #0
 8004336:	f040 8245 	bne.w	80047c4 <_dtoa_r+0x954>
 800433a:	9d00      	ldr	r5, [sp, #0]
 800433c:	2331      	movs	r3, #49	; 0x31
 800433e:	f805 3b01 	strb.w	r3, [r5], #1
 8004342:	f10b 0b01 	add.w	fp, fp, #1
 8004346:	e241      	b.n	80047cc <_dtoa_r+0x95c>
 8004348:	07f2      	lsls	r2, r6, #31
 800434a:	d505      	bpl.n	8004358 <_dtoa_r+0x4e8>
 800434c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004350:	f7fc f952 	bl	80005f8 <__aeabi_dmul>
 8004354:	3501      	adds	r5, #1
 8004356:	2301      	movs	r3, #1
 8004358:	1076      	asrs	r6, r6, #1
 800435a:	3708      	adds	r7, #8
 800435c:	e773      	b.n	8004246 <_dtoa_r+0x3d6>
 800435e:	2502      	movs	r5, #2
 8004360:	e775      	b.n	800424e <_dtoa_r+0x3de>
 8004362:	9e04      	ldr	r6, [sp, #16]
 8004364:	465f      	mov	r7, fp
 8004366:	e792      	b.n	800428e <_dtoa_r+0x41e>
 8004368:	9900      	ldr	r1, [sp, #0]
 800436a:	4b50      	ldr	r3, [pc, #320]	; (80044ac <_dtoa_r+0x63c>)
 800436c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004370:	4431      	add	r1, r6
 8004372:	9102      	str	r1, [sp, #8]
 8004374:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004376:	eeb0 9a47 	vmov.f32	s18, s14
 800437a:	eef0 9a67 	vmov.f32	s19, s15
 800437e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004382:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004386:	2900      	cmp	r1, #0
 8004388:	d044      	beq.n	8004414 <_dtoa_r+0x5a4>
 800438a:	494e      	ldr	r1, [pc, #312]	; (80044c4 <_dtoa_r+0x654>)
 800438c:	2000      	movs	r0, #0
 800438e:	f7fc fa5d 	bl	800084c <__aeabi_ddiv>
 8004392:	ec53 2b19 	vmov	r2, r3, d9
 8004396:	f7fb ff77 	bl	8000288 <__aeabi_dsub>
 800439a:	9d00      	ldr	r5, [sp, #0]
 800439c:	ec41 0b19 	vmov	d9, r0, r1
 80043a0:	4649      	mov	r1, r9
 80043a2:	4640      	mov	r0, r8
 80043a4:	f7fc fbd8 	bl	8000b58 <__aeabi_d2iz>
 80043a8:	4606      	mov	r6, r0
 80043aa:	f7fc f8bb 	bl	8000524 <__aeabi_i2d>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4640      	mov	r0, r8
 80043b4:	4649      	mov	r1, r9
 80043b6:	f7fb ff67 	bl	8000288 <__aeabi_dsub>
 80043ba:	3630      	adds	r6, #48	; 0x30
 80043bc:	f805 6b01 	strb.w	r6, [r5], #1
 80043c0:	ec53 2b19 	vmov	r2, r3, d9
 80043c4:	4680      	mov	r8, r0
 80043c6:	4689      	mov	r9, r1
 80043c8:	f7fc fb88 	bl	8000adc <__aeabi_dcmplt>
 80043cc:	2800      	cmp	r0, #0
 80043ce:	d164      	bne.n	800449a <_dtoa_r+0x62a>
 80043d0:	4642      	mov	r2, r8
 80043d2:	464b      	mov	r3, r9
 80043d4:	4937      	ldr	r1, [pc, #220]	; (80044b4 <_dtoa_r+0x644>)
 80043d6:	2000      	movs	r0, #0
 80043d8:	f7fb ff56 	bl	8000288 <__aeabi_dsub>
 80043dc:	ec53 2b19 	vmov	r2, r3, d9
 80043e0:	f7fc fb7c 	bl	8000adc <__aeabi_dcmplt>
 80043e4:	2800      	cmp	r0, #0
 80043e6:	f040 80b6 	bne.w	8004556 <_dtoa_r+0x6e6>
 80043ea:	9b02      	ldr	r3, [sp, #8]
 80043ec:	429d      	cmp	r5, r3
 80043ee:	f43f af7c 	beq.w	80042ea <_dtoa_r+0x47a>
 80043f2:	4b31      	ldr	r3, [pc, #196]	; (80044b8 <_dtoa_r+0x648>)
 80043f4:	ec51 0b19 	vmov	r0, r1, d9
 80043f8:	2200      	movs	r2, #0
 80043fa:	f7fc f8fd 	bl	80005f8 <__aeabi_dmul>
 80043fe:	4b2e      	ldr	r3, [pc, #184]	; (80044b8 <_dtoa_r+0x648>)
 8004400:	ec41 0b19 	vmov	d9, r0, r1
 8004404:	2200      	movs	r2, #0
 8004406:	4640      	mov	r0, r8
 8004408:	4649      	mov	r1, r9
 800440a:	f7fc f8f5 	bl	80005f8 <__aeabi_dmul>
 800440e:	4680      	mov	r8, r0
 8004410:	4689      	mov	r9, r1
 8004412:	e7c5      	b.n	80043a0 <_dtoa_r+0x530>
 8004414:	ec51 0b17 	vmov	r0, r1, d7
 8004418:	f7fc f8ee 	bl	80005f8 <__aeabi_dmul>
 800441c:	9b02      	ldr	r3, [sp, #8]
 800441e:	9d00      	ldr	r5, [sp, #0]
 8004420:	930f      	str	r3, [sp, #60]	; 0x3c
 8004422:	ec41 0b19 	vmov	d9, r0, r1
 8004426:	4649      	mov	r1, r9
 8004428:	4640      	mov	r0, r8
 800442a:	f7fc fb95 	bl	8000b58 <__aeabi_d2iz>
 800442e:	4606      	mov	r6, r0
 8004430:	f7fc f878 	bl	8000524 <__aeabi_i2d>
 8004434:	3630      	adds	r6, #48	; 0x30
 8004436:	4602      	mov	r2, r0
 8004438:	460b      	mov	r3, r1
 800443a:	4640      	mov	r0, r8
 800443c:	4649      	mov	r1, r9
 800443e:	f7fb ff23 	bl	8000288 <__aeabi_dsub>
 8004442:	f805 6b01 	strb.w	r6, [r5], #1
 8004446:	9b02      	ldr	r3, [sp, #8]
 8004448:	429d      	cmp	r5, r3
 800444a:	4680      	mov	r8, r0
 800444c:	4689      	mov	r9, r1
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	d124      	bne.n	800449e <_dtoa_r+0x62e>
 8004454:	4b1b      	ldr	r3, [pc, #108]	; (80044c4 <_dtoa_r+0x654>)
 8004456:	ec51 0b19 	vmov	r0, r1, d9
 800445a:	f7fb ff17 	bl	800028c <__adddf3>
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	4640      	mov	r0, r8
 8004464:	4649      	mov	r1, r9
 8004466:	f7fc fb57 	bl	8000b18 <__aeabi_dcmpgt>
 800446a:	2800      	cmp	r0, #0
 800446c:	d173      	bne.n	8004556 <_dtoa_r+0x6e6>
 800446e:	ec53 2b19 	vmov	r2, r3, d9
 8004472:	4914      	ldr	r1, [pc, #80]	; (80044c4 <_dtoa_r+0x654>)
 8004474:	2000      	movs	r0, #0
 8004476:	f7fb ff07 	bl	8000288 <__aeabi_dsub>
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	4640      	mov	r0, r8
 8004480:	4649      	mov	r1, r9
 8004482:	f7fc fb2b 	bl	8000adc <__aeabi_dcmplt>
 8004486:	2800      	cmp	r0, #0
 8004488:	f43f af2f 	beq.w	80042ea <_dtoa_r+0x47a>
 800448c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800448e:	1e6b      	subs	r3, r5, #1
 8004490:	930f      	str	r3, [sp, #60]	; 0x3c
 8004492:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004496:	2b30      	cmp	r3, #48	; 0x30
 8004498:	d0f8      	beq.n	800448c <_dtoa_r+0x61c>
 800449a:	46bb      	mov	fp, r7
 800449c:	e04a      	b.n	8004534 <_dtoa_r+0x6c4>
 800449e:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <_dtoa_r+0x648>)
 80044a0:	f7fc f8aa 	bl	80005f8 <__aeabi_dmul>
 80044a4:	4680      	mov	r8, r0
 80044a6:	4689      	mov	r9, r1
 80044a8:	e7bd      	b.n	8004426 <_dtoa_r+0x5b6>
 80044aa:	bf00      	nop
 80044ac:	08006048 	.word	0x08006048
 80044b0:	08006020 	.word	0x08006020
 80044b4:	3ff00000 	.word	0x3ff00000
 80044b8:	40240000 	.word	0x40240000
 80044bc:	401c0000 	.word	0x401c0000
 80044c0:	40140000 	.word	0x40140000
 80044c4:	3fe00000 	.word	0x3fe00000
 80044c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80044cc:	9d00      	ldr	r5, [sp, #0]
 80044ce:	4642      	mov	r2, r8
 80044d0:	464b      	mov	r3, r9
 80044d2:	4630      	mov	r0, r6
 80044d4:	4639      	mov	r1, r7
 80044d6:	f7fc f9b9 	bl	800084c <__aeabi_ddiv>
 80044da:	f7fc fb3d 	bl	8000b58 <__aeabi_d2iz>
 80044de:	9001      	str	r0, [sp, #4]
 80044e0:	f7fc f820 	bl	8000524 <__aeabi_i2d>
 80044e4:	4642      	mov	r2, r8
 80044e6:	464b      	mov	r3, r9
 80044e8:	f7fc f886 	bl	80005f8 <__aeabi_dmul>
 80044ec:	4602      	mov	r2, r0
 80044ee:	460b      	mov	r3, r1
 80044f0:	4630      	mov	r0, r6
 80044f2:	4639      	mov	r1, r7
 80044f4:	f7fb fec8 	bl	8000288 <__aeabi_dsub>
 80044f8:	9e01      	ldr	r6, [sp, #4]
 80044fa:	9f04      	ldr	r7, [sp, #16]
 80044fc:	3630      	adds	r6, #48	; 0x30
 80044fe:	f805 6b01 	strb.w	r6, [r5], #1
 8004502:	9e00      	ldr	r6, [sp, #0]
 8004504:	1bae      	subs	r6, r5, r6
 8004506:	42b7      	cmp	r7, r6
 8004508:	4602      	mov	r2, r0
 800450a:	460b      	mov	r3, r1
 800450c:	d134      	bne.n	8004578 <_dtoa_r+0x708>
 800450e:	f7fb febd 	bl	800028c <__adddf3>
 8004512:	4642      	mov	r2, r8
 8004514:	464b      	mov	r3, r9
 8004516:	4606      	mov	r6, r0
 8004518:	460f      	mov	r7, r1
 800451a:	f7fc fafd 	bl	8000b18 <__aeabi_dcmpgt>
 800451e:	b9c8      	cbnz	r0, 8004554 <_dtoa_r+0x6e4>
 8004520:	4642      	mov	r2, r8
 8004522:	464b      	mov	r3, r9
 8004524:	4630      	mov	r0, r6
 8004526:	4639      	mov	r1, r7
 8004528:	f7fc face 	bl	8000ac8 <__aeabi_dcmpeq>
 800452c:	b110      	cbz	r0, 8004534 <_dtoa_r+0x6c4>
 800452e:	9b01      	ldr	r3, [sp, #4]
 8004530:	07db      	lsls	r3, r3, #31
 8004532:	d40f      	bmi.n	8004554 <_dtoa_r+0x6e4>
 8004534:	4651      	mov	r1, sl
 8004536:	4620      	mov	r0, r4
 8004538:	f000 fbcc 	bl	8004cd4 <_Bfree>
 800453c:	2300      	movs	r3, #0
 800453e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004540:	702b      	strb	r3, [r5, #0]
 8004542:	f10b 0301 	add.w	r3, fp, #1
 8004546:	6013      	str	r3, [r2, #0]
 8004548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800454a:	2b00      	cmp	r3, #0
 800454c:	f43f ace2 	beq.w	8003f14 <_dtoa_r+0xa4>
 8004550:	601d      	str	r5, [r3, #0]
 8004552:	e4df      	b.n	8003f14 <_dtoa_r+0xa4>
 8004554:	465f      	mov	r7, fp
 8004556:	462b      	mov	r3, r5
 8004558:	461d      	mov	r5, r3
 800455a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800455e:	2a39      	cmp	r2, #57	; 0x39
 8004560:	d106      	bne.n	8004570 <_dtoa_r+0x700>
 8004562:	9a00      	ldr	r2, [sp, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d1f7      	bne.n	8004558 <_dtoa_r+0x6e8>
 8004568:	9900      	ldr	r1, [sp, #0]
 800456a:	2230      	movs	r2, #48	; 0x30
 800456c:	3701      	adds	r7, #1
 800456e:	700a      	strb	r2, [r1, #0]
 8004570:	781a      	ldrb	r2, [r3, #0]
 8004572:	3201      	adds	r2, #1
 8004574:	701a      	strb	r2, [r3, #0]
 8004576:	e790      	b.n	800449a <_dtoa_r+0x62a>
 8004578:	4ba3      	ldr	r3, [pc, #652]	; (8004808 <_dtoa_r+0x998>)
 800457a:	2200      	movs	r2, #0
 800457c:	f7fc f83c 	bl	80005f8 <__aeabi_dmul>
 8004580:	2200      	movs	r2, #0
 8004582:	2300      	movs	r3, #0
 8004584:	4606      	mov	r6, r0
 8004586:	460f      	mov	r7, r1
 8004588:	f7fc fa9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800458c:	2800      	cmp	r0, #0
 800458e:	d09e      	beq.n	80044ce <_dtoa_r+0x65e>
 8004590:	e7d0      	b.n	8004534 <_dtoa_r+0x6c4>
 8004592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004594:	2a00      	cmp	r2, #0
 8004596:	f000 80ca 	beq.w	800472e <_dtoa_r+0x8be>
 800459a:	9a07      	ldr	r2, [sp, #28]
 800459c:	2a01      	cmp	r2, #1
 800459e:	f300 80ad 	bgt.w	80046fc <_dtoa_r+0x88c>
 80045a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045a4:	2a00      	cmp	r2, #0
 80045a6:	f000 80a5 	beq.w	80046f4 <_dtoa_r+0x884>
 80045aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80045ae:	9e08      	ldr	r6, [sp, #32]
 80045b0:	9d05      	ldr	r5, [sp, #20]
 80045b2:	9a05      	ldr	r2, [sp, #20]
 80045b4:	441a      	add	r2, r3
 80045b6:	9205      	str	r2, [sp, #20]
 80045b8:	9a06      	ldr	r2, [sp, #24]
 80045ba:	2101      	movs	r1, #1
 80045bc:	441a      	add	r2, r3
 80045be:	4620      	mov	r0, r4
 80045c0:	9206      	str	r2, [sp, #24]
 80045c2:	f000 fc3d 	bl	8004e40 <__i2b>
 80045c6:	4607      	mov	r7, r0
 80045c8:	b165      	cbz	r5, 80045e4 <_dtoa_r+0x774>
 80045ca:	9b06      	ldr	r3, [sp, #24]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	dd09      	ble.n	80045e4 <_dtoa_r+0x774>
 80045d0:	42ab      	cmp	r3, r5
 80045d2:	9a05      	ldr	r2, [sp, #20]
 80045d4:	bfa8      	it	ge
 80045d6:	462b      	movge	r3, r5
 80045d8:	1ad2      	subs	r2, r2, r3
 80045da:	9205      	str	r2, [sp, #20]
 80045dc:	9a06      	ldr	r2, [sp, #24]
 80045de:	1aed      	subs	r5, r5, r3
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	9306      	str	r3, [sp, #24]
 80045e4:	9b08      	ldr	r3, [sp, #32]
 80045e6:	b1f3      	cbz	r3, 8004626 <_dtoa_r+0x7b6>
 80045e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 80a3 	beq.w	8004736 <_dtoa_r+0x8c6>
 80045f0:	2e00      	cmp	r6, #0
 80045f2:	dd10      	ble.n	8004616 <_dtoa_r+0x7a6>
 80045f4:	4639      	mov	r1, r7
 80045f6:	4632      	mov	r2, r6
 80045f8:	4620      	mov	r0, r4
 80045fa:	f000 fce1 	bl	8004fc0 <__pow5mult>
 80045fe:	4652      	mov	r2, sl
 8004600:	4601      	mov	r1, r0
 8004602:	4607      	mov	r7, r0
 8004604:	4620      	mov	r0, r4
 8004606:	f000 fc31 	bl	8004e6c <__multiply>
 800460a:	4651      	mov	r1, sl
 800460c:	4680      	mov	r8, r0
 800460e:	4620      	mov	r0, r4
 8004610:	f000 fb60 	bl	8004cd4 <_Bfree>
 8004614:	46c2      	mov	sl, r8
 8004616:	9b08      	ldr	r3, [sp, #32]
 8004618:	1b9a      	subs	r2, r3, r6
 800461a:	d004      	beq.n	8004626 <_dtoa_r+0x7b6>
 800461c:	4651      	mov	r1, sl
 800461e:	4620      	mov	r0, r4
 8004620:	f000 fcce 	bl	8004fc0 <__pow5mult>
 8004624:	4682      	mov	sl, r0
 8004626:	2101      	movs	r1, #1
 8004628:	4620      	mov	r0, r4
 800462a:	f000 fc09 	bl	8004e40 <__i2b>
 800462e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004630:	2b00      	cmp	r3, #0
 8004632:	4606      	mov	r6, r0
 8004634:	f340 8081 	ble.w	800473a <_dtoa_r+0x8ca>
 8004638:	461a      	mov	r2, r3
 800463a:	4601      	mov	r1, r0
 800463c:	4620      	mov	r0, r4
 800463e:	f000 fcbf 	bl	8004fc0 <__pow5mult>
 8004642:	9b07      	ldr	r3, [sp, #28]
 8004644:	2b01      	cmp	r3, #1
 8004646:	4606      	mov	r6, r0
 8004648:	dd7a      	ble.n	8004740 <_dtoa_r+0x8d0>
 800464a:	f04f 0800 	mov.w	r8, #0
 800464e:	6933      	ldr	r3, [r6, #16]
 8004650:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004654:	6918      	ldr	r0, [r3, #16]
 8004656:	f000 fba5 	bl	8004da4 <__hi0bits>
 800465a:	f1c0 0020 	rsb	r0, r0, #32
 800465e:	9b06      	ldr	r3, [sp, #24]
 8004660:	4418      	add	r0, r3
 8004662:	f010 001f 	ands.w	r0, r0, #31
 8004666:	f000 8094 	beq.w	8004792 <_dtoa_r+0x922>
 800466a:	f1c0 0320 	rsb	r3, r0, #32
 800466e:	2b04      	cmp	r3, #4
 8004670:	f340 8085 	ble.w	800477e <_dtoa_r+0x90e>
 8004674:	9b05      	ldr	r3, [sp, #20]
 8004676:	f1c0 001c 	rsb	r0, r0, #28
 800467a:	4403      	add	r3, r0
 800467c:	9305      	str	r3, [sp, #20]
 800467e:	9b06      	ldr	r3, [sp, #24]
 8004680:	4403      	add	r3, r0
 8004682:	4405      	add	r5, r0
 8004684:	9306      	str	r3, [sp, #24]
 8004686:	9b05      	ldr	r3, [sp, #20]
 8004688:	2b00      	cmp	r3, #0
 800468a:	dd05      	ble.n	8004698 <_dtoa_r+0x828>
 800468c:	4651      	mov	r1, sl
 800468e:	461a      	mov	r2, r3
 8004690:	4620      	mov	r0, r4
 8004692:	f000 fcef 	bl	8005074 <__lshift>
 8004696:	4682      	mov	sl, r0
 8004698:	9b06      	ldr	r3, [sp, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	dd05      	ble.n	80046aa <_dtoa_r+0x83a>
 800469e:	4631      	mov	r1, r6
 80046a0:	461a      	mov	r2, r3
 80046a2:	4620      	mov	r0, r4
 80046a4:	f000 fce6 	bl	8005074 <__lshift>
 80046a8:	4606      	mov	r6, r0
 80046aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d072      	beq.n	8004796 <_dtoa_r+0x926>
 80046b0:	4631      	mov	r1, r6
 80046b2:	4650      	mov	r0, sl
 80046b4:	f000 fd4a 	bl	800514c <__mcmp>
 80046b8:	2800      	cmp	r0, #0
 80046ba:	da6c      	bge.n	8004796 <_dtoa_r+0x926>
 80046bc:	2300      	movs	r3, #0
 80046be:	4651      	mov	r1, sl
 80046c0:	220a      	movs	r2, #10
 80046c2:	4620      	mov	r0, r4
 80046c4:	f000 fb28 	bl	8004d18 <__multadd>
 80046c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80046ce:	4682      	mov	sl, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 81b0 	beq.w	8004a36 <_dtoa_r+0xbc6>
 80046d6:	2300      	movs	r3, #0
 80046d8:	4639      	mov	r1, r7
 80046da:	220a      	movs	r2, #10
 80046dc:	4620      	mov	r0, r4
 80046de:	f000 fb1b 	bl	8004d18 <__multadd>
 80046e2:	9b01      	ldr	r3, [sp, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	4607      	mov	r7, r0
 80046e8:	f300 8096 	bgt.w	8004818 <_dtoa_r+0x9a8>
 80046ec:	9b07      	ldr	r3, [sp, #28]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	dc59      	bgt.n	80047a6 <_dtoa_r+0x936>
 80046f2:	e091      	b.n	8004818 <_dtoa_r+0x9a8>
 80046f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80046f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80046fa:	e758      	b.n	80045ae <_dtoa_r+0x73e>
 80046fc:	9b04      	ldr	r3, [sp, #16]
 80046fe:	1e5e      	subs	r6, r3, #1
 8004700:	9b08      	ldr	r3, [sp, #32]
 8004702:	42b3      	cmp	r3, r6
 8004704:	bfbf      	itttt	lt
 8004706:	9b08      	ldrlt	r3, [sp, #32]
 8004708:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800470a:	9608      	strlt	r6, [sp, #32]
 800470c:	1af3      	sublt	r3, r6, r3
 800470e:	bfb4      	ite	lt
 8004710:	18d2      	addlt	r2, r2, r3
 8004712:	1b9e      	subge	r6, r3, r6
 8004714:	9b04      	ldr	r3, [sp, #16]
 8004716:	bfbc      	itt	lt
 8004718:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800471a:	2600      	movlt	r6, #0
 800471c:	2b00      	cmp	r3, #0
 800471e:	bfb7      	itett	lt
 8004720:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8004724:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8004728:	1a9d      	sublt	r5, r3, r2
 800472a:	2300      	movlt	r3, #0
 800472c:	e741      	b.n	80045b2 <_dtoa_r+0x742>
 800472e:	9e08      	ldr	r6, [sp, #32]
 8004730:	9d05      	ldr	r5, [sp, #20]
 8004732:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004734:	e748      	b.n	80045c8 <_dtoa_r+0x758>
 8004736:	9a08      	ldr	r2, [sp, #32]
 8004738:	e770      	b.n	800461c <_dtoa_r+0x7ac>
 800473a:	9b07      	ldr	r3, [sp, #28]
 800473c:	2b01      	cmp	r3, #1
 800473e:	dc19      	bgt.n	8004774 <_dtoa_r+0x904>
 8004740:	9b02      	ldr	r3, [sp, #8]
 8004742:	b9bb      	cbnz	r3, 8004774 <_dtoa_r+0x904>
 8004744:	9b03      	ldr	r3, [sp, #12]
 8004746:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800474a:	b99b      	cbnz	r3, 8004774 <_dtoa_r+0x904>
 800474c:	9b03      	ldr	r3, [sp, #12]
 800474e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004752:	0d1b      	lsrs	r3, r3, #20
 8004754:	051b      	lsls	r3, r3, #20
 8004756:	b183      	cbz	r3, 800477a <_dtoa_r+0x90a>
 8004758:	9b05      	ldr	r3, [sp, #20]
 800475a:	3301      	adds	r3, #1
 800475c:	9305      	str	r3, [sp, #20]
 800475e:	9b06      	ldr	r3, [sp, #24]
 8004760:	3301      	adds	r3, #1
 8004762:	9306      	str	r3, [sp, #24]
 8004764:	f04f 0801 	mov.w	r8, #1
 8004768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800476a:	2b00      	cmp	r3, #0
 800476c:	f47f af6f 	bne.w	800464e <_dtoa_r+0x7de>
 8004770:	2001      	movs	r0, #1
 8004772:	e774      	b.n	800465e <_dtoa_r+0x7ee>
 8004774:	f04f 0800 	mov.w	r8, #0
 8004778:	e7f6      	b.n	8004768 <_dtoa_r+0x8f8>
 800477a:	4698      	mov	r8, r3
 800477c:	e7f4      	b.n	8004768 <_dtoa_r+0x8f8>
 800477e:	d082      	beq.n	8004686 <_dtoa_r+0x816>
 8004780:	9a05      	ldr	r2, [sp, #20]
 8004782:	331c      	adds	r3, #28
 8004784:	441a      	add	r2, r3
 8004786:	9205      	str	r2, [sp, #20]
 8004788:	9a06      	ldr	r2, [sp, #24]
 800478a:	441a      	add	r2, r3
 800478c:	441d      	add	r5, r3
 800478e:	9206      	str	r2, [sp, #24]
 8004790:	e779      	b.n	8004686 <_dtoa_r+0x816>
 8004792:	4603      	mov	r3, r0
 8004794:	e7f4      	b.n	8004780 <_dtoa_r+0x910>
 8004796:	9b04      	ldr	r3, [sp, #16]
 8004798:	2b00      	cmp	r3, #0
 800479a:	dc37      	bgt.n	800480c <_dtoa_r+0x99c>
 800479c:	9b07      	ldr	r3, [sp, #28]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	dd34      	ble.n	800480c <_dtoa_r+0x99c>
 80047a2:	9b04      	ldr	r3, [sp, #16]
 80047a4:	9301      	str	r3, [sp, #4]
 80047a6:	9b01      	ldr	r3, [sp, #4]
 80047a8:	b963      	cbnz	r3, 80047c4 <_dtoa_r+0x954>
 80047aa:	4631      	mov	r1, r6
 80047ac:	2205      	movs	r2, #5
 80047ae:	4620      	mov	r0, r4
 80047b0:	f000 fab2 	bl	8004d18 <__multadd>
 80047b4:	4601      	mov	r1, r0
 80047b6:	4606      	mov	r6, r0
 80047b8:	4650      	mov	r0, sl
 80047ba:	f000 fcc7 	bl	800514c <__mcmp>
 80047be:	2800      	cmp	r0, #0
 80047c0:	f73f adbb 	bgt.w	800433a <_dtoa_r+0x4ca>
 80047c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047c6:	9d00      	ldr	r5, [sp, #0]
 80047c8:	ea6f 0b03 	mvn.w	fp, r3
 80047cc:	f04f 0800 	mov.w	r8, #0
 80047d0:	4631      	mov	r1, r6
 80047d2:	4620      	mov	r0, r4
 80047d4:	f000 fa7e 	bl	8004cd4 <_Bfree>
 80047d8:	2f00      	cmp	r7, #0
 80047da:	f43f aeab 	beq.w	8004534 <_dtoa_r+0x6c4>
 80047de:	f1b8 0f00 	cmp.w	r8, #0
 80047e2:	d005      	beq.n	80047f0 <_dtoa_r+0x980>
 80047e4:	45b8      	cmp	r8, r7
 80047e6:	d003      	beq.n	80047f0 <_dtoa_r+0x980>
 80047e8:	4641      	mov	r1, r8
 80047ea:	4620      	mov	r0, r4
 80047ec:	f000 fa72 	bl	8004cd4 <_Bfree>
 80047f0:	4639      	mov	r1, r7
 80047f2:	4620      	mov	r0, r4
 80047f4:	f000 fa6e 	bl	8004cd4 <_Bfree>
 80047f8:	e69c      	b.n	8004534 <_dtoa_r+0x6c4>
 80047fa:	2600      	movs	r6, #0
 80047fc:	4637      	mov	r7, r6
 80047fe:	e7e1      	b.n	80047c4 <_dtoa_r+0x954>
 8004800:	46bb      	mov	fp, r7
 8004802:	4637      	mov	r7, r6
 8004804:	e599      	b.n	800433a <_dtoa_r+0x4ca>
 8004806:	bf00      	nop
 8004808:	40240000 	.word	0x40240000
 800480c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800480e:	2b00      	cmp	r3, #0
 8004810:	f000 80c8 	beq.w	80049a4 <_dtoa_r+0xb34>
 8004814:	9b04      	ldr	r3, [sp, #16]
 8004816:	9301      	str	r3, [sp, #4]
 8004818:	2d00      	cmp	r5, #0
 800481a:	dd05      	ble.n	8004828 <_dtoa_r+0x9b8>
 800481c:	4639      	mov	r1, r7
 800481e:	462a      	mov	r2, r5
 8004820:	4620      	mov	r0, r4
 8004822:	f000 fc27 	bl	8005074 <__lshift>
 8004826:	4607      	mov	r7, r0
 8004828:	f1b8 0f00 	cmp.w	r8, #0
 800482c:	d05b      	beq.n	80048e6 <_dtoa_r+0xa76>
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	4620      	mov	r0, r4
 8004832:	f000 fa0f 	bl	8004c54 <_Balloc>
 8004836:	4605      	mov	r5, r0
 8004838:	b928      	cbnz	r0, 8004846 <_dtoa_r+0x9d6>
 800483a:	4b83      	ldr	r3, [pc, #524]	; (8004a48 <_dtoa_r+0xbd8>)
 800483c:	4602      	mov	r2, r0
 800483e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004842:	f7ff bb2e 	b.w	8003ea2 <_dtoa_r+0x32>
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	3202      	adds	r2, #2
 800484a:	0092      	lsls	r2, r2, #2
 800484c:	f107 010c 	add.w	r1, r7, #12
 8004850:	300c      	adds	r0, #12
 8004852:	f000 ffab 	bl	80057ac <memcpy>
 8004856:	2201      	movs	r2, #1
 8004858:	4629      	mov	r1, r5
 800485a:	4620      	mov	r0, r4
 800485c:	f000 fc0a 	bl	8005074 <__lshift>
 8004860:	9b00      	ldr	r3, [sp, #0]
 8004862:	3301      	adds	r3, #1
 8004864:	9304      	str	r3, [sp, #16]
 8004866:	e9dd 2300 	ldrd	r2, r3, [sp]
 800486a:	4413      	add	r3, r2
 800486c:	9308      	str	r3, [sp, #32]
 800486e:	9b02      	ldr	r3, [sp, #8]
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	46b8      	mov	r8, r7
 8004876:	9306      	str	r3, [sp, #24]
 8004878:	4607      	mov	r7, r0
 800487a:	9b04      	ldr	r3, [sp, #16]
 800487c:	4631      	mov	r1, r6
 800487e:	3b01      	subs	r3, #1
 8004880:	4650      	mov	r0, sl
 8004882:	9301      	str	r3, [sp, #4]
 8004884:	f7ff fa6b 	bl	8003d5e <quorem>
 8004888:	4641      	mov	r1, r8
 800488a:	9002      	str	r0, [sp, #8]
 800488c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004890:	4650      	mov	r0, sl
 8004892:	f000 fc5b 	bl	800514c <__mcmp>
 8004896:	463a      	mov	r2, r7
 8004898:	9005      	str	r0, [sp, #20]
 800489a:	4631      	mov	r1, r6
 800489c:	4620      	mov	r0, r4
 800489e:	f000 fc71 	bl	8005184 <__mdiff>
 80048a2:	68c2      	ldr	r2, [r0, #12]
 80048a4:	4605      	mov	r5, r0
 80048a6:	bb02      	cbnz	r2, 80048ea <_dtoa_r+0xa7a>
 80048a8:	4601      	mov	r1, r0
 80048aa:	4650      	mov	r0, sl
 80048ac:	f000 fc4e 	bl	800514c <__mcmp>
 80048b0:	4602      	mov	r2, r0
 80048b2:	4629      	mov	r1, r5
 80048b4:	4620      	mov	r0, r4
 80048b6:	9209      	str	r2, [sp, #36]	; 0x24
 80048b8:	f000 fa0c 	bl	8004cd4 <_Bfree>
 80048bc:	9b07      	ldr	r3, [sp, #28]
 80048be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048c0:	9d04      	ldr	r5, [sp, #16]
 80048c2:	ea43 0102 	orr.w	r1, r3, r2
 80048c6:	9b06      	ldr	r3, [sp, #24]
 80048c8:	4319      	orrs	r1, r3
 80048ca:	d110      	bne.n	80048ee <_dtoa_r+0xa7e>
 80048cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80048d0:	d029      	beq.n	8004926 <_dtoa_r+0xab6>
 80048d2:	9b05      	ldr	r3, [sp, #20]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	dd02      	ble.n	80048de <_dtoa_r+0xa6e>
 80048d8:	9b02      	ldr	r3, [sp, #8]
 80048da:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80048de:	9b01      	ldr	r3, [sp, #4]
 80048e0:	f883 9000 	strb.w	r9, [r3]
 80048e4:	e774      	b.n	80047d0 <_dtoa_r+0x960>
 80048e6:	4638      	mov	r0, r7
 80048e8:	e7ba      	b.n	8004860 <_dtoa_r+0x9f0>
 80048ea:	2201      	movs	r2, #1
 80048ec:	e7e1      	b.n	80048b2 <_dtoa_r+0xa42>
 80048ee:	9b05      	ldr	r3, [sp, #20]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	db04      	blt.n	80048fe <_dtoa_r+0xa8e>
 80048f4:	9907      	ldr	r1, [sp, #28]
 80048f6:	430b      	orrs	r3, r1
 80048f8:	9906      	ldr	r1, [sp, #24]
 80048fa:	430b      	orrs	r3, r1
 80048fc:	d120      	bne.n	8004940 <_dtoa_r+0xad0>
 80048fe:	2a00      	cmp	r2, #0
 8004900:	dded      	ble.n	80048de <_dtoa_r+0xa6e>
 8004902:	4651      	mov	r1, sl
 8004904:	2201      	movs	r2, #1
 8004906:	4620      	mov	r0, r4
 8004908:	f000 fbb4 	bl	8005074 <__lshift>
 800490c:	4631      	mov	r1, r6
 800490e:	4682      	mov	sl, r0
 8004910:	f000 fc1c 	bl	800514c <__mcmp>
 8004914:	2800      	cmp	r0, #0
 8004916:	dc03      	bgt.n	8004920 <_dtoa_r+0xab0>
 8004918:	d1e1      	bne.n	80048de <_dtoa_r+0xa6e>
 800491a:	f019 0f01 	tst.w	r9, #1
 800491e:	d0de      	beq.n	80048de <_dtoa_r+0xa6e>
 8004920:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004924:	d1d8      	bne.n	80048d8 <_dtoa_r+0xa68>
 8004926:	9a01      	ldr	r2, [sp, #4]
 8004928:	2339      	movs	r3, #57	; 0x39
 800492a:	7013      	strb	r3, [r2, #0]
 800492c:	462b      	mov	r3, r5
 800492e:	461d      	mov	r5, r3
 8004930:	3b01      	subs	r3, #1
 8004932:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004936:	2a39      	cmp	r2, #57	; 0x39
 8004938:	d06c      	beq.n	8004a14 <_dtoa_r+0xba4>
 800493a:	3201      	adds	r2, #1
 800493c:	701a      	strb	r2, [r3, #0]
 800493e:	e747      	b.n	80047d0 <_dtoa_r+0x960>
 8004940:	2a00      	cmp	r2, #0
 8004942:	dd07      	ble.n	8004954 <_dtoa_r+0xae4>
 8004944:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004948:	d0ed      	beq.n	8004926 <_dtoa_r+0xab6>
 800494a:	9a01      	ldr	r2, [sp, #4]
 800494c:	f109 0301 	add.w	r3, r9, #1
 8004950:	7013      	strb	r3, [r2, #0]
 8004952:	e73d      	b.n	80047d0 <_dtoa_r+0x960>
 8004954:	9b04      	ldr	r3, [sp, #16]
 8004956:	9a08      	ldr	r2, [sp, #32]
 8004958:	f803 9c01 	strb.w	r9, [r3, #-1]
 800495c:	4293      	cmp	r3, r2
 800495e:	d043      	beq.n	80049e8 <_dtoa_r+0xb78>
 8004960:	4651      	mov	r1, sl
 8004962:	2300      	movs	r3, #0
 8004964:	220a      	movs	r2, #10
 8004966:	4620      	mov	r0, r4
 8004968:	f000 f9d6 	bl	8004d18 <__multadd>
 800496c:	45b8      	cmp	r8, r7
 800496e:	4682      	mov	sl, r0
 8004970:	f04f 0300 	mov.w	r3, #0
 8004974:	f04f 020a 	mov.w	r2, #10
 8004978:	4641      	mov	r1, r8
 800497a:	4620      	mov	r0, r4
 800497c:	d107      	bne.n	800498e <_dtoa_r+0xb1e>
 800497e:	f000 f9cb 	bl	8004d18 <__multadd>
 8004982:	4680      	mov	r8, r0
 8004984:	4607      	mov	r7, r0
 8004986:	9b04      	ldr	r3, [sp, #16]
 8004988:	3301      	adds	r3, #1
 800498a:	9304      	str	r3, [sp, #16]
 800498c:	e775      	b.n	800487a <_dtoa_r+0xa0a>
 800498e:	f000 f9c3 	bl	8004d18 <__multadd>
 8004992:	4639      	mov	r1, r7
 8004994:	4680      	mov	r8, r0
 8004996:	2300      	movs	r3, #0
 8004998:	220a      	movs	r2, #10
 800499a:	4620      	mov	r0, r4
 800499c:	f000 f9bc 	bl	8004d18 <__multadd>
 80049a0:	4607      	mov	r7, r0
 80049a2:	e7f0      	b.n	8004986 <_dtoa_r+0xb16>
 80049a4:	9b04      	ldr	r3, [sp, #16]
 80049a6:	9301      	str	r3, [sp, #4]
 80049a8:	9d00      	ldr	r5, [sp, #0]
 80049aa:	4631      	mov	r1, r6
 80049ac:	4650      	mov	r0, sl
 80049ae:	f7ff f9d6 	bl	8003d5e <quorem>
 80049b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80049b6:	9b00      	ldr	r3, [sp, #0]
 80049b8:	f805 9b01 	strb.w	r9, [r5], #1
 80049bc:	1aea      	subs	r2, r5, r3
 80049be:	9b01      	ldr	r3, [sp, #4]
 80049c0:	4293      	cmp	r3, r2
 80049c2:	dd07      	ble.n	80049d4 <_dtoa_r+0xb64>
 80049c4:	4651      	mov	r1, sl
 80049c6:	2300      	movs	r3, #0
 80049c8:	220a      	movs	r2, #10
 80049ca:	4620      	mov	r0, r4
 80049cc:	f000 f9a4 	bl	8004d18 <__multadd>
 80049d0:	4682      	mov	sl, r0
 80049d2:	e7ea      	b.n	80049aa <_dtoa_r+0xb3a>
 80049d4:	9b01      	ldr	r3, [sp, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	bfc8      	it	gt
 80049da:	461d      	movgt	r5, r3
 80049dc:	9b00      	ldr	r3, [sp, #0]
 80049de:	bfd8      	it	le
 80049e0:	2501      	movle	r5, #1
 80049e2:	441d      	add	r5, r3
 80049e4:	f04f 0800 	mov.w	r8, #0
 80049e8:	4651      	mov	r1, sl
 80049ea:	2201      	movs	r2, #1
 80049ec:	4620      	mov	r0, r4
 80049ee:	f000 fb41 	bl	8005074 <__lshift>
 80049f2:	4631      	mov	r1, r6
 80049f4:	4682      	mov	sl, r0
 80049f6:	f000 fba9 	bl	800514c <__mcmp>
 80049fa:	2800      	cmp	r0, #0
 80049fc:	dc96      	bgt.n	800492c <_dtoa_r+0xabc>
 80049fe:	d102      	bne.n	8004a06 <_dtoa_r+0xb96>
 8004a00:	f019 0f01 	tst.w	r9, #1
 8004a04:	d192      	bne.n	800492c <_dtoa_r+0xabc>
 8004a06:	462b      	mov	r3, r5
 8004a08:	461d      	mov	r5, r3
 8004a0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a0e:	2a30      	cmp	r2, #48	; 0x30
 8004a10:	d0fa      	beq.n	8004a08 <_dtoa_r+0xb98>
 8004a12:	e6dd      	b.n	80047d0 <_dtoa_r+0x960>
 8004a14:	9a00      	ldr	r2, [sp, #0]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d189      	bne.n	800492e <_dtoa_r+0xabe>
 8004a1a:	f10b 0b01 	add.w	fp, fp, #1
 8004a1e:	2331      	movs	r3, #49	; 0x31
 8004a20:	e796      	b.n	8004950 <_dtoa_r+0xae0>
 8004a22:	4b0a      	ldr	r3, [pc, #40]	; (8004a4c <_dtoa_r+0xbdc>)
 8004a24:	f7ff ba99 	b.w	8003f5a <_dtoa_r+0xea>
 8004a28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f47f aa6d 	bne.w	8003f0a <_dtoa_r+0x9a>
 8004a30:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <_dtoa_r+0xbe0>)
 8004a32:	f7ff ba92 	b.w	8003f5a <_dtoa_r+0xea>
 8004a36:	9b01      	ldr	r3, [sp, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	dcb5      	bgt.n	80049a8 <_dtoa_r+0xb38>
 8004a3c:	9b07      	ldr	r3, [sp, #28]
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	f73f aeb1 	bgt.w	80047a6 <_dtoa_r+0x936>
 8004a44:	e7b0      	b.n	80049a8 <_dtoa_r+0xb38>
 8004a46:	bf00      	nop
 8004a48:	08005faf 	.word	0x08005faf
 8004a4c:	08005f0f 	.word	0x08005f0f
 8004a50:	08005f33 	.word	0x08005f33

08004a54 <_free_r>:
 8004a54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a56:	2900      	cmp	r1, #0
 8004a58:	d044      	beq.n	8004ae4 <_free_r+0x90>
 8004a5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a5e:	9001      	str	r0, [sp, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f1a1 0404 	sub.w	r4, r1, #4
 8004a66:	bfb8      	it	lt
 8004a68:	18e4      	addlt	r4, r4, r3
 8004a6a:	f000 f8e7 	bl	8004c3c <__malloc_lock>
 8004a6e:	4a1e      	ldr	r2, [pc, #120]	; (8004ae8 <_free_r+0x94>)
 8004a70:	9801      	ldr	r0, [sp, #4]
 8004a72:	6813      	ldr	r3, [r2, #0]
 8004a74:	b933      	cbnz	r3, 8004a84 <_free_r+0x30>
 8004a76:	6063      	str	r3, [r4, #4]
 8004a78:	6014      	str	r4, [r2, #0]
 8004a7a:	b003      	add	sp, #12
 8004a7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a80:	f000 b8e2 	b.w	8004c48 <__malloc_unlock>
 8004a84:	42a3      	cmp	r3, r4
 8004a86:	d908      	bls.n	8004a9a <_free_r+0x46>
 8004a88:	6825      	ldr	r5, [r4, #0]
 8004a8a:	1961      	adds	r1, r4, r5
 8004a8c:	428b      	cmp	r3, r1
 8004a8e:	bf01      	itttt	eq
 8004a90:	6819      	ldreq	r1, [r3, #0]
 8004a92:	685b      	ldreq	r3, [r3, #4]
 8004a94:	1949      	addeq	r1, r1, r5
 8004a96:	6021      	streq	r1, [r4, #0]
 8004a98:	e7ed      	b.n	8004a76 <_free_r+0x22>
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	b10b      	cbz	r3, 8004aa4 <_free_r+0x50>
 8004aa0:	42a3      	cmp	r3, r4
 8004aa2:	d9fa      	bls.n	8004a9a <_free_r+0x46>
 8004aa4:	6811      	ldr	r1, [r2, #0]
 8004aa6:	1855      	adds	r5, r2, r1
 8004aa8:	42a5      	cmp	r5, r4
 8004aaa:	d10b      	bne.n	8004ac4 <_free_r+0x70>
 8004aac:	6824      	ldr	r4, [r4, #0]
 8004aae:	4421      	add	r1, r4
 8004ab0:	1854      	adds	r4, r2, r1
 8004ab2:	42a3      	cmp	r3, r4
 8004ab4:	6011      	str	r1, [r2, #0]
 8004ab6:	d1e0      	bne.n	8004a7a <_free_r+0x26>
 8004ab8:	681c      	ldr	r4, [r3, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	6053      	str	r3, [r2, #4]
 8004abe:	440c      	add	r4, r1
 8004ac0:	6014      	str	r4, [r2, #0]
 8004ac2:	e7da      	b.n	8004a7a <_free_r+0x26>
 8004ac4:	d902      	bls.n	8004acc <_free_r+0x78>
 8004ac6:	230c      	movs	r3, #12
 8004ac8:	6003      	str	r3, [r0, #0]
 8004aca:	e7d6      	b.n	8004a7a <_free_r+0x26>
 8004acc:	6825      	ldr	r5, [r4, #0]
 8004ace:	1961      	adds	r1, r4, r5
 8004ad0:	428b      	cmp	r3, r1
 8004ad2:	bf04      	itt	eq
 8004ad4:	6819      	ldreq	r1, [r3, #0]
 8004ad6:	685b      	ldreq	r3, [r3, #4]
 8004ad8:	6063      	str	r3, [r4, #4]
 8004ada:	bf04      	itt	eq
 8004adc:	1949      	addeq	r1, r1, r5
 8004ade:	6021      	streq	r1, [r4, #0]
 8004ae0:	6054      	str	r4, [r2, #4]
 8004ae2:	e7ca      	b.n	8004a7a <_free_r+0x26>
 8004ae4:	b003      	add	sp, #12
 8004ae6:	bd30      	pop	{r4, r5, pc}
 8004ae8:	200005b8 	.word	0x200005b8

08004aec <malloc>:
 8004aec:	4b02      	ldr	r3, [pc, #8]	; (8004af8 <malloc+0xc>)
 8004aee:	4601      	mov	r1, r0
 8004af0:	6818      	ldr	r0, [r3, #0]
 8004af2:	f000 b823 	b.w	8004b3c <_malloc_r>
 8004af6:	bf00      	nop
 8004af8:	2000005c 	.word	0x2000005c

08004afc <sbrk_aligned>:
 8004afc:	b570      	push	{r4, r5, r6, lr}
 8004afe:	4e0e      	ldr	r6, [pc, #56]	; (8004b38 <sbrk_aligned+0x3c>)
 8004b00:	460c      	mov	r4, r1
 8004b02:	6831      	ldr	r1, [r6, #0]
 8004b04:	4605      	mov	r5, r0
 8004b06:	b911      	cbnz	r1, 8004b0e <sbrk_aligned+0x12>
 8004b08:	f000 fe40 	bl	800578c <_sbrk_r>
 8004b0c:	6030      	str	r0, [r6, #0]
 8004b0e:	4621      	mov	r1, r4
 8004b10:	4628      	mov	r0, r5
 8004b12:	f000 fe3b 	bl	800578c <_sbrk_r>
 8004b16:	1c43      	adds	r3, r0, #1
 8004b18:	d00a      	beq.n	8004b30 <sbrk_aligned+0x34>
 8004b1a:	1cc4      	adds	r4, r0, #3
 8004b1c:	f024 0403 	bic.w	r4, r4, #3
 8004b20:	42a0      	cmp	r0, r4
 8004b22:	d007      	beq.n	8004b34 <sbrk_aligned+0x38>
 8004b24:	1a21      	subs	r1, r4, r0
 8004b26:	4628      	mov	r0, r5
 8004b28:	f000 fe30 	bl	800578c <_sbrk_r>
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	d101      	bne.n	8004b34 <sbrk_aligned+0x38>
 8004b30:	f04f 34ff 	mov.w	r4, #4294967295
 8004b34:	4620      	mov	r0, r4
 8004b36:	bd70      	pop	{r4, r5, r6, pc}
 8004b38:	200005bc 	.word	0x200005bc

08004b3c <_malloc_r>:
 8004b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b40:	1ccd      	adds	r5, r1, #3
 8004b42:	f025 0503 	bic.w	r5, r5, #3
 8004b46:	3508      	adds	r5, #8
 8004b48:	2d0c      	cmp	r5, #12
 8004b4a:	bf38      	it	cc
 8004b4c:	250c      	movcc	r5, #12
 8004b4e:	2d00      	cmp	r5, #0
 8004b50:	4607      	mov	r7, r0
 8004b52:	db01      	blt.n	8004b58 <_malloc_r+0x1c>
 8004b54:	42a9      	cmp	r1, r5
 8004b56:	d905      	bls.n	8004b64 <_malloc_r+0x28>
 8004b58:	230c      	movs	r3, #12
 8004b5a:	603b      	str	r3, [r7, #0]
 8004b5c:	2600      	movs	r6, #0
 8004b5e:	4630      	mov	r0, r6
 8004b60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004c38 <_malloc_r+0xfc>
 8004b68:	f000 f868 	bl	8004c3c <__malloc_lock>
 8004b6c:	f8d8 3000 	ldr.w	r3, [r8]
 8004b70:	461c      	mov	r4, r3
 8004b72:	bb5c      	cbnz	r4, 8004bcc <_malloc_r+0x90>
 8004b74:	4629      	mov	r1, r5
 8004b76:	4638      	mov	r0, r7
 8004b78:	f7ff ffc0 	bl	8004afc <sbrk_aligned>
 8004b7c:	1c43      	adds	r3, r0, #1
 8004b7e:	4604      	mov	r4, r0
 8004b80:	d155      	bne.n	8004c2e <_malloc_r+0xf2>
 8004b82:	f8d8 4000 	ldr.w	r4, [r8]
 8004b86:	4626      	mov	r6, r4
 8004b88:	2e00      	cmp	r6, #0
 8004b8a:	d145      	bne.n	8004c18 <_malloc_r+0xdc>
 8004b8c:	2c00      	cmp	r4, #0
 8004b8e:	d048      	beq.n	8004c22 <_malloc_r+0xe6>
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	4631      	mov	r1, r6
 8004b94:	4638      	mov	r0, r7
 8004b96:	eb04 0903 	add.w	r9, r4, r3
 8004b9a:	f000 fdf7 	bl	800578c <_sbrk_r>
 8004b9e:	4581      	cmp	r9, r0
 8004ba0:	d13f      	bne.n	8004c22 <_malloc_r+0xe6>
 8004ba2:	6821      	ldr	r1, [r4, #0]
 8004ba4:	1a6d      	subs	r5, r5, r1
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	4638      	mov	r0, r7
 8004baa:	f7ff ffa7 	bl	8004afc <sbrk_aligned>
 8004bae:	3001      	adds	r0, #1
 8004bb0:	d037      	beq.n	8004c22 <_malloc_r+0xe6>
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	442b      	add	r3, r5
 8004bb6:	6023      	str	r3, [r4, #0]
 8004bb8:	f8d8 3000 	ldr.w	r3, [r8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d038      	beq.n	8004c32 <_malloc_r+0xf6>
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	42a2      	cmp	r2, r4
 8004bc4:	d12b      	bne.n	8004c1e <_malloc_r+0xe2>
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	605a      	str	r2, [r3, #4]
 8004bca:	e00f      	b.n	8004bec <_malloc_r+0xb0>
 8004bcc:	6822      	ldr	r2, [r4, #0]
 8004bce:	1b52      	subs	r2, r2, r5
 8004bd0:	d41f      	bmi.n	8004c12 <_malloc_r+0xd6>
 8004bd2:	2a0b      	cmp	r2, #11
 8004bd4:	d917      	bls.n	8004c06 <_malloc_r+0xca>
 8004bd6:	1961      	adds	r1, r4, r5
 8004bd8:	42a3      	cmp	r3, r4
 8004bda:	6025      	str	r5, [r4, #0]
 8004bdc:	bf18      	it	ne
 8004bde:	6059      	strne	r1, [r3, #4]
 8004be0:	6863      	ldr	r3, [r4, #4]
 8004be2:	bf08      	it	eq
 8004be4:	f8c8 1000 	streq.w	r1, [r8]
 8004be8:	5162      	str	r2, [r4, r5]
 8004bea:	604b      	str	r3, [r1, #4]
 8004bec:	4638      	mov	r0, r7
 8004bee:	f104 060b 	add.w	r6, r4, #11
 8004bf2:	f000 f829 	bl	8004c48 <__malloc_unlock>
 8004bf6:	f026 0607 	bic.w	r6, r6, #7
 8004bfa:	1d23      	adds	r3, r4, #4
 8004bfc:	1af2      	subs	r2, r6, r3
 8004bfe:	d0ae      	beq.n	8004b5e <_malloc_r+0x22>
 8004c00:	1b9b      	subs	r3, r3, r6
 8004c02:	50a3      	str	r3, [r4, r2]
 8004c04:	e7ab      	b.n	8004b5e <_malloc_r+0x22>
 8004c06:	42a3      	cmp	r3, r4
 8004c08:	6862      	ldr	r2, [r4, #4]
 8004c0a:	d1dd      	bne.n	8004bc8 <_malloc_r+0x8c>
 8004c0c:	f8c8 2000 	str.w	r2, [r8]
 8004c10:	e7ec      	b.n	8004bec <_malloc_r+0xb0>
 8004c12:	4623      	mov	r3, r4
 8004c14:	6864      	ldr	r4, [r4, #4]
 8004c16:	e7ac      	b.n	8004b72 <_malloc_r+0x36>
 8004c18:	4634      	mov	r4, r6
 8004c1a:	6876      	ldr	r6, [r6, #4]
 8004c1c:	e7b4      	b.n	8004b88 <_malloc_r+0x4c>
 8004c1e:	4613      	mov	r3, r2
 8004c20:	e7cc      	b.n	8004bbc <_malloc_r+0x80>
 8004c22:	230c      	movs	r3, #12
 8004c24:	603b      	str	r3, [r7, #0]
 8004c26:	4638      	mov	r0, r7
 8004c28:	f000 f80e 	bl	8004c48 <__malloc_unlock>
 8004c2c:	e797      	b.n	8004b5e <_malloc_r+0x22>
 8004c2e:	6025      	str	r5, [r4, #0]
 8004c30:	e7dc      	b.n	8004bec <_malloc_r+0xb0>
 8004c32:	605b      	str	r3, [r3, #4]
 8004c34:	deff      	udf	#255	; 0xff
 8004c36:	bf00      	nop
 8004c38:	200005b8 	.word	0x200005b8

08004c3c <__malloc_lock>:
 8004c3c:	4801      	ldr	r0, [pc, #4]	; (8004c44 <__malloc_lock+0x8>)
 8004c3e:	f7ff b88c 	b.w	8003d5a <__retarget_lock_acquire_recursive>
 8004c42:	bf00      	nop
 8004c44:	200005b4 	.word	0x200005b4

08004c48 <__malloc_unlock>:
 8004c48:	4801      	ldr	r0, [pc, #4]	; (8004c50 <__malloc_unlock+0x8>)
 8004c4a:	f7ff b887 	b.w	8003d5c <__retarget_lock_release_recursive>
 8004c4e:	bf00      	nop
 8004c50:	200005b4 	.word	0x200005b4

08004c54 <_Balloc>:
 8004c54:	b570      	push	{r4, r5, r6, lr}
 8004c56:	69c6      	ldr	r6, [r0, #28]
 8004c58:	4604      	mov	r4, r0
 8004c5a:	460d      	mov	r5, r1
 8004c5c:	b976      	cbnz	r6, 8004c7c <_Balloc+0x28>
 8004c5e:	2010      	movs	r0, #16
 8004c60:	f7ff ff44 	bl	8004aec <malloc>
 8004c64:	4602      	mov	r2, r0
 8004c66:	61e0      	str	r0, [r4, #28]
 8004c68:	b920      	cbnz	r0, 8004c74 <_Balloc+0x20>
 8004c6a:	4b18      	ldr	r3, [pc, #96]	; (8004ccc <_Balloc+0x78>)
 8004c6c:	4818      	ldr	r0, [pc, #96]	; (8004cd0 <_Balloc+0x7c>)
 8004c6e:	216b      	movs	r1, #107	; 0x6b
 8004c70:	f000 fdaa 	bl	80057c8 <__assert_func>
 8004c74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c78:	6006      	str	r6, [r0, #0]
 8004c7a:	60c6      	str	r6, [r0, #12]
 8004c7c:	69e6      	ldr	r6, [r4, #28]
 8004c7e:	68f3      	ldr	r3, [r6, #12]
 8004c80:	b183      	cbz	r3, 8004ca4 <_Balloc+0x50>
 8004c82:	69e3      	ldr	r3, [r4, #28]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004c8a:	b9b8      	cbnz	r0, 8004cbc <_Balloc+0x68>
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	fa01 f605 	lsl.w	r6, r1, r5
 8004c92:	1d72      	adds	r2, r6, #5
 8004c94:	0092      	lsls	r2, r2, #2
 8004c96:	4620      	mov	r0, r4
 8004c98:	f000 fdb4 	bl	8005804 <_calloc_r>
 8004c9c:	b160      	cbz	r0, 8004cb8 <_Balloc+0x64>
 8004c9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004ca2:	e00e      	b.n	8004cc2 <_Balloc+0x6e>
 8004ca4:	2221      	movs	r2, #33	; 0x21
 8004ca6:	2104      	movs	r1, #4
 8004ca8:	4620      	mov	r0, r4
 8004caa:	f000 fdab 	bl	8005804 <_calloc_r>
 8004cae:	69e3      	ldr	r3, [r4, #28]
 8004cb0:	60f0      	str	r0, [r6, #12]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e4      	bne.n	8004c82 <_Balloc+0x2e>
 8004cb8:	2000      	movs	r0, #0
 8004cba:	bd70      	pop	{r4, r5, r6, pc}
 8004cbc:	6802      	ldr	r2, [r0, #0]
 8004cbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004cc8:	e7f7      	b.n	8004cba <_Balloc+0x66>
 8004cca:	bf00      	nop
 8004ccc:	08005f40 	.word	0x08005f40
 8004cd0:	08005fc0 	.word	0x08005fc0

08004cd4 <_Bfree>:
 8004cd4:	b570      	push	{r4, r5, r6, lr}
 8004cd6:	69c6      	ldr	r6, [r0, #28]
 8004cd8:	4605      	mov	r5, r0
 8004cda:	460c      	mov	r4, r1
 8004cdc:	b976      	cbnz	r6, 8004cfc <_Bfree+0x28>
 8004cde:	2010      	movs	r0, #16
 8004ce0:	f7ff ff04 	bl	8004aec <malloc>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	61e8      	str	r0, [r5, #28]
 8004ce8:	b920      	cbnz	r0, 8004cf4 <_Bfree+0x20>
 8004cea:	4b09      	ldr	r3, [pc, #36]	; (8004d10 <_Bfree+0x3c>)
 8004cec:	4809      	ldr	r0, [pc, #36]	; (8004d14 <_Bfree+0x40>)
 8004cee:	218f      	movs	r1, #143	; 0x8f
 8004cf0:	f000 fd6a 	bl	80057c8 <__assert_func>
 8004cf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004cf8:	6006      	str	r6, [r0, #0]
 8004cfa:	60c6      	str	r6, [r0, #12]
 8004cfc:	b13c      	cbz	r4, 8004d0e <_Bfree+0x3a>
 8004cfe:	69eb      	ldr	r3, [r5, #28]
 8004d00:	6862      	ldr	r2, [r4, #4]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d08:	6021      	str	r1, [r4, #0]
 8004d0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004d0e:	bd70      	pop	{r4, r5, r6, pc}
 8004d10:	08005f40 	.word	0x08005f40
 8004d14:	08005fc0 	.word	0x08005fc0

08004d18 <__multadd>:
 8004d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d1c:	690d      	ldr	r5, [r1, #16]
 8004d1e:	4607      	mov	r7, r0
 8004d20:	460c      	mov	r4, r1
 8004d22:	461e      	mov	r6, r3
 8004d24:	f101 0c14 	add.w	ip, r1, #20
 8004d28:	2000      	movs	r0, #0
 8004d2a:	f8dc 3000 	ldr.w	r3, [ip]
 8004d2e:	b299      	uxth	r1, r3
 8004d30:	fb02 6101 	mla	r1, r2, r1, r6
 8004d34:	0c1e      	lsrs	r6, r3, #16
 8004d36:	0c0b      	lsrs	r3, r1, #16
 8004d38:	fb02 3306 	mla	r3, r2, r6, r3
 8004d3c:	b289      	uxth	r1, r1
 8004d3e:	3001      	adds	r0, #1
 8004d40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004d44:	4285      	cmp	r5, r0
 8004d46:	f84c 1b04 	str.w	r1, [ip], #4
 8004d4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004d4e:	dcec      	bgt.n	8004d2a <__multadd+0x12>
 8004d50:	b30e      	cbz	r6, 8004d96 <__multadd+0x7e>
 8004d52:	68a3      	ldr	r3, [r4, #8]
 8004d54:	42ab      	cmp	r3, r5
 8004d56:	dc19      	bgt.n	8004d8c <__multadd+0x74>
 8004d58:	6861      	ldr	r1, [r4, #4]
 8004d5a:	4638      	mov	r0, r7
 8004d5c:	3101      	adds	r1, #1
 8004d5e:	f7ff ff79 	bl	8004c54 <_Balloc>
 8004d62:	4680      	mov	r8, r0
 8004d64:	b928      	cbnz	r0, 8004d72 <__multadd+0x5a>
 8004d66:	4602      	mov	r2, r0
 8004d68:	4b0c      	ldr	r3, [pc, #48]	; (8004d9c <__multadd+0x84>)
 8004d6a:	480d      	ldr	r0, [pc, #52]	; (8004da0 <__multadd+0x88>)
 8004d6c:	21ba      	movs	r1, #186	; 0xba
 8004d6e:	f000 fd2b 	bl	80057c8 <__assert_func>
 8004d72:	6922      	ldr	r2, [r4, #16]
 8004d74:	3202      	adds	r2, #2
 8004d76:	f104 010c 	add.w	r1, r4, #12
 8004d7a:	0092      	lsls	r2, r2, #2
 8004d7c:	300c      	adds	r0, #12
 8004d7e:	f000 fd15 	bl	80057ac <memcpy>
 8004d82:	4621      	mov	r1, r4
 8004d84:	4638      	mov	r0, r7
 8004d86:	f7ff ffa5 	bl	8004cd4 <_Bfree>
 8004d8a:	4644      	mov	r4, r8
 8004d8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004d90:	3501      	adds	r5, #1
 8004d92:	615e      	str	r6, [r3, #20]
 8004d94:	6125      	str	r5, [r4, #16]
 8004d96:	4620      	mov	r0, r4
 8004d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d9c:	08005faf 	.word	0x08005faf
 8004da0:	08005fc0 	.word	0x08005fc0

08004da4 <__hi0bits>:
 8004da4:	0c03      	lsrs	r3, r0, #16
 8004da6:	041b      	lsls	r3, r3, #16
 8004da8:	b9d3      	cbnz	r3, 8004de0 <__hi0bits+0x3c>
 8004daa:	0400      	lsls	r0, r0, #16
 8004dac:	2310      	movs	r3, #16
 8004dae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004db2:	bf04      	itt	eq
 8004db4:	0200      	lsleq	r0, r0, #8
 8004db6:	3308      	addeq	r3, #8
 8004db8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004dbc:	bf04      	itt	eq
 8004dbe:	0100      	lsleq	r0, r0, #4
 8004dc0:	3304      	addeq	r3, #4
 8004dc2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004dc6:	bf04      	itt	eq
 8004dc8:	0080      	lsleq	r0, r0, #2
 8004dca:	3302      	addeq	r3, #2
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	db05      	blt.n	8004ddc <__hi0bits+0x38>
 8004dd0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004dd4:	f103 0301 	add.w	r3, r3, #1
 8004dd8:	bf08      	it	eq
 8004dda:	2320      	moveq	r3, #32
 8004ddc:	4618      	mov	r0, r3
 8004dde:	4770      	bx	lr
 8004de0:	2300      	movs	r3, #0
 8004de2:	e7e4      	b.n	8004dae <__hi0bits+0xa>

08004de4 <__lo0bits>:
 8004de4:	6803      	ldr	r3, [r0, #0]
 8004de6:	f013 0207 	ands.w	r2, r3, #7
 8004dea:	d00c      	beq.n	8004e06 <__lo0bits+0x22>
 8004dec:	07d9      	lsls	r1, r3, #31
 8004dee:	d422      	bmi.n	8004e36 <__lo0bits+0x52>
 8004df0:	079a      	lsls	r2, r3, #30
 8004df2:	bf49      	itett	mi
 8004df4:	085b      	lsrmi	r3, r3, #1
 8004df6:	089b      	lsrpl	r3, r3, #2
 8004df8:	6003      	strmi	r3, [r0, #0]
 8004dfa:	2201      	movmi	r2, #1
 8004dfc:	bf5c      	itt	pl
 8004dfe:	6003      	strpl	r3, [r0, #0]
 8004e00:	2202      	movpl	r2, #2
 8004e02:	4610      	mov	r0, r2
 8004e04:	4770      	bx	lr
 8004e06:	b299      	uxth	r1, r3
 8004e08:	b909      	cbnz	r1, 8004e0e <__lo0bits+0x2a>
 8004e0a:	0c1b      	lsrs	r3, r3, #16
 8004e0c:	2210      	movs	r2, #16
 8004e0e:	b2d9      	uxtb	r1, r3
 8004e10:	b909      	cbnz	r1, 8004e16 <__lo0bits+0x32>
 8004e12:	3208      	adds	r2, #8
 8004e14:	0a1b      	lsrs	r3, r3, #8
 8004e16:	0719      	lsls	r1, r3, #28
 8004e18:	bf04      	itt	eq
 8004e1a:	091b      	lsreq	r3, r3, #4
 8004e1c:	3204      	addeq	r2, #4
 8004e1e:	0799      	lsls	r1, r3, #30
 8004e20:	bf04      	itt	eq
 8004e22:	089b      	lsreq	r3, r3, #2
 8004e24:	3202      	addeq	r2, #2
 8004e26:	07d9      	lsls	r1, r3, #31
 8004e28:	d403      	bmi.n	8004e32 <__lo0bits+0x4e>
 8004e2a:	085b      	lsrs	r3, r3, #1
 8004e2c:	f102 0201 	add.w	r2, r2, #1
 8004e30:	d003      	beq.n	8004e3a <__lo0bits+0x56>
 8004e32:	6003      	str	r3, [r0, #0]
 8004e34:	e7e5      	b.n	8004e02 <__lo0bits+0x1e>
 8004e36:	2200      	movs	r2, #0
 8004e38:	e7e3      	b.n	8004e02 <__lo0bits+0x1e>
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	e7e1      	b.n	8004e02 <__lo0bits+0x1e>
	...

08004e40 <__i2b>:
 8004e40:	b510      	push	{r4, lr}
 8004e42:	460c      	mov	r4, r1
 8004e44:	2101      	movs	r1, #1
 8004e46:	f7ff ff05 	bl	8004c54 <_Balloc>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	b928      	cbnz	r0, 8004e5a <__i2b+0x1a>
 8004e4e:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <__i2b+0x24>)
 8004e50:	4805      	ldr	r0, [pc, #20]	; (8004e68 <__i2b+0x28>)
 8004e52:	f240 1145 	movw	r1, #325	; 0x145
 8004e56:	f000 fcb7 	bl	80057c8 <__assert_func>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	6144      	str	r4, [r0, #20]
 8004e5e:	6103      	str	r3, [r0, #16]
 8004e60:	bd10      	pop	{r4, pc}
 8004e62:	bf00      	nop
 8004e64:	08005faf 	.word	0x08005faf
 8004e68:	08005fc0 	.word	0x08005fc0

08004e6c <__multiply>:
 8004e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e70:	4691      	mov	r9, r2
 8004e72:	690a      	ldr	r2, [r1, #16]
 8004e74:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	bfb8      	it	lt
 8004e7c:	460b      	movlt	r3, r1
 8004e7e:	460c      	mov	r4, r1
 8004e80:	bfbc      	itt	lt
 8004e82:	464c      	movlt	r4, r9
 8004e84:	4699      	movlt	r9, r3
 8004e86:	6927      	ldr	r7, [r4, #16]
 8004e88:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004e8c:	68a3      	ldr	r3, [r4, #8]
 8004e8e:	6861      	ldr	r1, [r4, #4]
 8004e90:	eb07 060a 	add.w	r6, r7, sl
 8004e94:	42b3      	cmp	r3, r6
 8004e96:	b085      	sub	sp, #20
 8004e98:	bfb8      	it	lt
 8004e9a:	3101      	addlt	r1, #1
 8004e9c:	f7ff feda 	bl	8004c54 <_Balloc>
 8004ea0:	b930      	cbnz	r0, 8004eb0 <__multiply+0x44>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b44      	ldr	r3, [pc, #272]	; (8004fb8 <__multiply+0x14c>)
 8004ea6:	4845      	ldr	r0, [pc, #276]	; (8004fbc <__multiply+0x150>)
 8004ea8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8004eac:	f000 fc8c 	bl	80057c8 <__assert_func>
 8004eb0:	f100 0514 	add.w	r5, r0, #20
 8004eb4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004eb8:	462b      	mov	r3, r5
 8004eba:	2200      	movs	r2, #0
 8004ebc:	4543      	cmp	r3, r8
 8004ebe:	d321      	bcc.n	8004f04 <__multiply+0x98>
 8004ec0:	f104 0314 	add.w	r3, r4, #20
 8004ec4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004ec8:	f109 0314 	add.w	r3, r9, #20
 8004ecc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004ed0:	9202      	str	r2, [sp, #8]
 8004ed2:	1b3a      	subs	r2, r7, r4
 8004ed4:	3a15      	subs	r2, #21
 8004ed6:	f022 0203 	bic.w	r2, r2, #3
 8004eda:	3204      	adds	r2, #4
 8004edc:	f104 0115 	add.w	r1, r4, #21
 8004ee0:	428f      	cmp	r7, r1
 8004ee2:	bf38      	it	cc
 8004ee4:	2204      	movcc	r2, #4
 8004ee6:	9201      	str	r2, [sp, #4]
 8004ee8:	9a02      	ldr	r2, [sp, #8]
 8004eea:	9303      	str	r3, [sp, #12]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d80c      	bhi.n	8004f0a <__multiply+0x9e>
 8004ef0:	2e00      	cmp	r6, #0
 8004ef2:	dd03      	ble.n	8004efc <__multiply+0x90>
 8004ef4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d05b      	beq.n	8004fb4 <__multiply+0x148>
 8004efc:	6106      	str	r6, [r0, #16]
 8004efe:	b005      	add	sp, #20
 8004f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f04:	f843 2b04 	str.w	r2, [r3], #4
 8004f08:	e7d8      	b.n	8004ebc <__multiply+0x50>
 8004f0a:	f8b3 a000 	ldrh.w	sl, [r3]
 8004f0e:	f1ba 0f00 	cmp.w	sl, #0
 8004f12:	d024      	beq.n	8004f5e <__multiply+0xf2>
 8004f14:	f104 0e14 	add.w	lr, r4, #20
 8004f18:	46a9      	mov	r9, r5
 8004f1a:	f04f 0c00 	mov.w	ip, #0
 8004f1e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004f22:	f8d9 1000 	ldr.w	r1, [r9]
 8004f26:	fa1f fb82 	uxth.w	fp, r2
 8004f2a:	b289      	uxth	r1, r1
 8004f2c:	fb0a 110b 	mla	r1, sl, fp, r1
 8004f30:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004f34:	f8d9 2000 	ldr.w	r2, [r9]
 8004f38:	4461      	add	r1, ip
 8004f3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004f3e:	fb0a c20b 	mla	r2, sl, fp, ip
 8004f42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004f46:	b289      	uxth	r1, r1
 8004f48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004f4c:	4577      	cmp	r7, lr
 8004f4e:	f849 1b04 	str.w	r1, [r9], #4
 8004f52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004f56:	d8e2      	bhi.n	8004f1e <__multiply+0xb2>
 8004f58:	9a01      	ldr	r2, [sp, #4]
 8004f5a:	f845 c002 	str.w	ip, [r5, r2]
 8004f5e:	9a03      	ldr	r2, [sp, #12]
 8004f60:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004f64:	3304      	adds	r3, #4
 8004f66:	f1b9 0f00 	cmp.w	r9, #0
 8004f6a:	d021      	beq.n	8004fb0 <__multiply+0x144>
 8004f6c:	6829      	ldr	r1, [r5, #0]
 8004f6e:	f104 0c14 	add.w	ip, r4, #20
 8004f72:	46ae      	mov	lr, r5
 8004f74:	f04f 0a00 	mov.w	sl, #0
 8004f78:	f8bc b000 	ldrh.w	fp, [ip]
 8004f7c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004f80:	fb09 220b 	mla	r2, r9, fp, r2
 8004f84:	4452      	add	r2, sl
 8004f86:	b289      	uxth	r1, r1
 8004f88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004f8c:	f84e 1b04 	str.w	r1, [lr], #4
 8004f90:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004f94:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004f98:	f8be 1000 	ldrh.w	r1, [lr]
 8004f9c:	fb09 110a 	mla	r1, r9, sl, r1
 8004fa0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8004fa4:	4567      	cmp	r7, ip
 8004fa6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004faa:	d8e5      	bhi.n	8004f78 <__multiply+0x10c>
 8004fac:	9a01      	ldr	r2, [sp, #4]
 8004fae:	50a9      	str	r1, [r5, r2]
 8004fb0:	3504      	adds	r5, #4
 8004fb2:	e799      	b.n	8004ee8 <__multiply+0x7c>
 8004fb4:	3e01      	subs	r6, #1
 8004fb6:	e79b      	b.n	8004ef0 <__multiply+0x84>
 8004fb8:	08005faf 	.word	0x08005faf
 8004fbc:	08005fc0 	.word	0x08005fc0

08004fc0 <__pow5mult>:
 8004fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fc4:	4615      	mov	r5, r2
 8004fc6:	f012 0203 	ands.w	r2, r2, #3
 8004fca:	4606      	mov	r6, r0
 8004fcc:	460f      	mov	r7, r1
 8004fce:	d007      	beq.n	8004fe0 <__pow5mult+0x20>
 8004fd0:	4c25      	ldr	r4, [pc, #148]	; (8005068 <__pow5mult+0xa8>)
 8004fd2:	3a01      	subs	r2, #1
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004fda:	f7ff fe9d 	bl	8004d18 <__multadd>
 8004fde:	4607      	mov	r7, r0
 8004fe0:	10ad      	asrs	r5, r5, #2
 8004fe2:	d03d      	beq.n	8005060 <__pow5mult+0xa0>
 8004fe4:	69f4      	ldr	r4, [r6, #28]
 8004fe6:	b97c      	cbnz	r4, 8005008 <__pow5mult+0x48>
 8004fe8:	2010      	movs	r0, #16
 8004fea:	f7ff fd7f 	bl	8004aec <malloc>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	61f0      	str	r0, [r6, #28]
 8004ff2:	b928      	cbnz	r0, 8005000 <__pow5mult+0x40>
 8004ff4:	4b1d      	ldr	r3, [pc, #116]	; (800506c <__pow5mult+0xac>)
 8004ff6:	481e      	ldr	r0, [pc, #120]	; (8005070 <__pow5mult+0xb0>)
 8004ff8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004ffc:	f000 fbe4 	bl	80057c8 <__assert_func>
 8005000:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005004:	6004      	str	r4, [r0, #0]
 8005006:	60c4      	str	r4, [r0, #12]
 8005008:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800500c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005010:	b94c      	cbnz	r4, 8005026 <__pow5mult+0x66>
 8005012:	f240 2171 	movw	r1, #625	; 0x271
 8005016:	4630      	mov	r0, r6
 8005018:	f7ff ff12 	bl	8004e40 <__i2b>
 800501c:	2300      	movs	r3, #0
 800501e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005022:	4604      	mov	r4, r0
 8005024:	6003      	str	r3, [r0, #0]
 8005026:	f04f 0900 	mov.w	r9, #0
 800502a:	07eb      	lsls	r3, r5, #31
 800502c:	d50a      	bpl.n	8005044 <__pow5mult+0x84>
 800502e:	4639      	mov	r1, r7
 8005030:	4622      	mov	r2, r4
 8005032:	4630      	mov	r0, r6
 8005034:	f7ff ff1a 	bl	8004e6c <__multiply>
 8005038:	4639      	mov	r1, r7
 800503a:	4680      	mov	r8, r0
 800503c:	4630      	mov	r0, r6
 800503e:	f7ff fe49 	bl	8004cd4 <_Bfree>
 8005042:	4647      	mov	r7, r8
 8005044:	106d      	asrs	r5, r5, #1
 8005046:	d00b      	beq.n	8005060 <__pow5mult+0xa0>
 8005048:	6820      	ldr	r0, [r4, #0]
 800504a:	b938      	cbnz	r0, 800505c <__pow5mult+0x9c>
 800504c:	4622      	mov	r2, r4
 800504e:	4621      	mov	r1, r4
 8005050:	4630      	mov	r0, r6
 8005052:	f7ff ff0b 	bl	8004e6c <__multiply>
 8005056:	6020      	str	r0, [r4, #0]
 8005058:	f8c0 9000 	str.w	r9, [r0]
 800505c:	4604      	mov	r4, r0
 800505e:	e7e4      	b.n	800502a <__pow5mult+0x6a>
 8005060:	4638      	mov	r0, r7
 8005062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005066:	bf00      	nop
 8005068:	08006110 	.word	0x08006110
 800506c:	08005f40 	.word	0x08005f40
 8005070:	08005fc0 	.word	0x08005fc0

08005074 <__lshift>:
 8005074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005078:	460c      	mov	r4, r1
 800507a:	6849      	ldr	r1, [r1, #4]
 800507c:	6923      	ldr	r3, [r4, #16]
 800507e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005082:	68a3      	ldr	r3, [r4, #8]
 8005084:	4607      	mov	r7, r0
 8005086:	4691      	mov	r9, r2
 8005088:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800508c:	f108 0601 	add.w	r6, r8, #1
 8005090:	42b3      	cmp	r3, r6
 8005092:	db0b      	blt.n	80050ac <__lshift+0x38>
 8005094:	4638      	mov	r0, r7
 8005096:	f7ff fddd 	bl	8004c54 <_Balloc>
 800509a:	4605      	mov	r5, r0
 800509c:	b948      	cbnz	r0, 80050b2 <__lshift+0x3e>
 800509e:	4602      	mov	r2, r0
 80050a0:	4b28      	ldr	r3, [pc, #160]	; (8005144 <__lshift+0xd0>)
 80050a2:	4829      	ldr	r0, [pc, #164]	; (8005148 <__lshift+0xd4>)
 80050a4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80050a8:	f000 fb8e 	bl	80057c8 <__assert_func>
 80050ac:	3101      	adds	r1, #1
 80050ae:	005b      	lsls	r3, r3, #1
 80050b0:	e7ee      	b.n	8005090 <__lshift+0x1c>
 80050b2:	2300      	movs	r3, #0
 80050b4:	f100 0114 	add.w	r1, r0, #20
 80050b8:	f100 0210 	add.w	r2, r0, #16
 80050bc:	4618      	mov	r0, r3
 80050be:	4553      	cmp	r3, sl
 80050c0:	db33      	blt.n	800512a <__lshift+0xb6>
 80050c2:	6920      	ldr	r0, [r4, #16]
 80050c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80050c8:	f104 0314 	add.w	r3, r4, #20
 80050cc:	f019 091f 	ands.w	r9, r9, #31
 80050d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80050d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80050d8:	d02b      	beq.n	8005132 <__lshift+0xbe>
 80050da:	f1c9 0e20 	rsb	lr, r9, #32
 80050de:	468a      	mov	sl, r1
 80050e0:	2200      	movs	r2, #0
 80050e2:	6818      	ldr	r0, [r3, #0]
 80050e4:	fa00 f009 	lsl.w	r0, r0, r9
 80050e8:	4310      	orrs	r0, r2
 80050ea:	f84a 0b04 	str.w	r0, [sl], #4
 80050ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80050f2:	459c      	cmp	ip, r3
 80050f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80050f8:	d8f3      	bhi.n	80050e2 <__lshift+0x6e>
 80050fa:	ebac 0304 	sub.w	r3, ip, r4
 80050fe:	3b15      	subs	r3, #21
 8005100:	f023 0303 	bic.w	r3, r3, #3
 8005104:	3304      	adds	r3, #4
 8005106:	f104 0015 	add.w	r0, r4, #21
 800510a:	4584      	cmp	ip, r0
 800510c:	bf38      	it	cc
 800510e:	2304      	movcc	r3, #4
 8005110:	50ca      	str	r2, [r1, r3]
 8005112:	b10a      	cbz	r2, 8005118 <__lshift+0xa4>
 8005114:	f108 0602 	add.w	r6, r8, #2
 8005118:	3e01      	subs	r6, #1
 800511a:	4638      	mov	r0, r7
 800511c:	612e      	str	r6, [r5, #16]
 800511e:	4621      	mov	r1, r4
 8005120:	f7ff fdd8 	bl	8004cd4 <_Bfree>
 8005124:	4628      	mov	r0, r5
 8005126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800512a:	f842 0f04 	str.w	r0, [r2, #4]!
 800512e:	3301      	adds	r3, #1
 8005130:	e7c5      	b.n	80050be <__lshift+0x4a>
 8005132:	3904      	subs	r1, #4
 8005134:	f853 2b04 	ldr.w	r2, [r3], #4
 8005138:	f841 2f04 	str.w	r2, [r1, #4]!
 800513c:	459c      	cmp	ip, r3
 800513e:	d8f9      	bhi.n	8005134 <__lshift+0xc0>
 8005140:	e7ea      	b.n	8005118 <__lshift+0xa4>
 8005142:	bf00      	nop
 8005144:	08005faf 	.word	0x08005faf
 8005148:	08005fc0 	.word	0x08005fc0

0800514c <__mcmp>:
 800514c:	b530      	push	{r4, r5, lr}
 800514e:	6902      	ldr	r2, [r0, #16]
 8005150:	690c      	ldr	r4, [r1, #16]
 8005152:	1b12      	subs	r2, r2, r4
 8005154:	d10e      	bne.n	8005174 <__mcmp+0x28>
 8005156:	f100 0314 	add.w	r3, r0, #20
 800515a:	3114      	adds	r1, #20
 800515c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005160:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005164:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005168:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800516c:	42a5      	cmp	r5, r4
 800516e:	d003      	beq.n	8005178 <__mcmp+0x2c>
 8005170:	d305      	bcc.n	800517e <__mcmp+0x32>
 8005172:	2201      	movs	r2, #1
 8005174:	4610      	mov	r0, r2
 8005176:	bd30      	pop	{r4, r5, pc}
 8005178:	4283      	cmp	r3, r0
 800517a:	d3f3      	bcc.n	8005164 <__mcmp+0x18>
 800517c:	e7fa      	b.n	8005174 <__mcmp+0x28>
 800517e:	f04f 32ff 	mov.w	r2, #4294967295
 8005182:	e7f7      	b.n	8005174 <__mcmp+0x28>

08005184 <__mdiff>:
 8005184:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005188:	460c      	mov	r4, r1
 800518a:	4606      	mov	r6, r0
 800518c:	4611      	mov	r1, r2
 800518e:	4620      	mov	r0, r4
 8005190:	4690      	mov	r8, r2
 8005192:	f7ff ffdb 	bl	800514c <__mcmp>
 8005196:	1e05      	subs	r5, r0, #0
 8005198:	d110      	bne.n	80051bc <__mdiff+0x38>
 800519a:	4629      	mov	r1, r5
 800519c:	4630      	mov	r0, r6
 800519e:	f7ff fd59 	bl	8004c54 <_Balloc>
 80051a2:	b930      	cbnz	r0, 80051b2 <__mdiff+0x2e>
 80051a4:	4b3a      	ldr	r3, [pc, #232]	; (8005290 <__mdiff+0x10c>)
 80051a6:	4602      	mov	r2, r0
 80051a8:	f240 2137 	movw	r1, #567	; 0x237
 80051ac:	4839      	ldr	r0, [pc, #228]	; (8005294 <__mdiff+0x110>)
 80051ae:	f000 fb0b 	bl	80057c8 <__assert_func>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80051b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051bc:	bfa4      	itt	ge
 80051be:	4643      	movge	r3, r8
 80051c0:	46a0      	movge	r8, r4
 80051c2:	4630      	mov	r0, r6
 80051c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80051c8:	bfa6      	itte	ge
 80051ca:	461c      	movge	r4, r3
 80051cc:	2500      	movge	r5, #0
 80051ce:	2501      	movlt	r5, #1
 80051d0:	f7ff fd40 	bl	8004c54 <_Balloc>
 80051d4:	b920      	cbnz	r0, 80051e0 <__mdiff+0x5c>
 80051d6:	4b2e      	ldr	r3, [pc, #184]	; (8005290 <__mdiff+0x10c>)
 80051d8:	4602      	mov	r2, r0
 80051da:	f240 2145 	movw	r1, #581	; 0x245
 80051de:	e7e5      	b.n	80051ac <__mdiff+0x28>
 80051e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80051e4:	6926      	ldr	r6, [r4, #16]
 80051e6:	60c5      	str	r5, [r0, #12]
 80051e8:	f104 0914 	add.w	r9, r4, #20
 80051ec:	f108 0514 	add.w	r5, r8, #20
 80051f0:	f100 0e14 	add.w	lr, r0, #20
 80051f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80051f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80051fc:	f108 0210 	add.w	r2, r8, #16
 8005200:	46f2      	mov	sl, lr
 8005202:	2100      	movs	r1, #0
 8005204:	f859 3b04 	ldr.w	r3, [r9], #4
 8005208:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800520c:	fa11 f88b 	uxtah	r8, r1, fp
 8005210:	b299      	uxth	r1, r3
 8005212:	0c1b      	lsrs	r3, r3, #16
 8005214:	eba8 0801 	sub.w	r8, r8, r1
 8005218:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800521c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005220:	fa1f f888 	uxth.w	r8, r8
 8005224:	1419      	asrs	r1, r3, #16
 8005226:	454e      	cmp	r6, r9
 8005228:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800522c:	f84a 3b04 	str.w	r3, [sl], #4
 8005230:	d8e8      	bhi.n	8005204 <__mdiff+0x80>
 8005232:	1b33      	subs	r3, r6, r4
 8005234:	3b15      	subs	r3, #21
 8005236:	f023 0303 	bic.w	r3, r3, #3
 800523a:	3304      	adds	r3, #4
 800523c:	3415      	adds	r4, #21
 800523e:	42a6      	cmp	r6, r4
 8005240:	bf38      	it	cc
 8005242:	2304      	movcc	r3, #4
 8005244:	441d      	add	r5, r3
 8005246:	4473      	add	r3, lr
 8005248:	469e      	mov	lr, r3
 800524a:	462e      	mov	r6, r5
 800524c:	4566      	cmp	r6, ip
 800524e:	d30e      	bcc.n	800526e <__mdiff+0xea>
 8005250:	f10c 0203 	add.w	r2, ip, #3
 8005254:	1b52      	subs	r2, r2, r5
 8005256:	f022 0203 	bic.w	r2, r2, #3
 800525a:	3d03      	subs	r5, #3
 800525c:	45ac      	cmp	ip, r5
 800525e:	bf38      	it	cc
 8005260:	2200      	movcc	r2, #0
 8005262:	4413      	add	r3, r2
 8005264:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005268:	b17a      	cbz	r2, 800528a <__mdiff+0x106>
 800526a:	6107      	str	r7, [r0, #16]
 800526c:	e7a4      	b.n	80051b8 <__mdiff+0x34>
 800526e:	f856 8b04 	ldr.w	r8, [r6], #4
 8005272:	fa11 f288 	uxtah	r2, r1, r8
 8005276:	1414      	asrs	r4, r2, #16
 8005278:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800527c:	b292      	uxth	r2, r2
 800527e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005282:	f84e 2b04 	str.w	r2, [lr], #4
 8005286:	1421      	asrs	r1, r4, #16
 8005288:	e7e0      	b.n	800524c <__mdiff+0xc8>
 800528a:	3f01      	subs	r7, #1
 800528c:	e7ea      	b.n	8005264 <__mdiff+0xe0>
 800528e:	bf00      	nop
 8005290:	08005faf 	.word	0x08005faf
 8005294:	08005fc0 	.word	0x08005fc0

08005298 <__d2b>:
 8005298:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800529c:	460f      	mov	r7, r1
 800529e:	2101      	movs	r1, #1
 80052a0:	ec59 8b10 	vmov	r8, r9, d0
 80052a4:	4616      	mov	r6, r2
 80052a6:	f7ff fcd5 	bl	8004c54 <_Balloc>
 80052aa:	4604      	mov	r4, r0
 80052ac:	b930      	cbnz	r0, 80052bc <__d2b+0x24>
 80052ae:	4602      	mov	r2, r0
 80052b0:	4b24      	ldr	r3, [pc, #144]	; (8005344 <__d2b+0xac>)
 80052b2:	4825      	ldr	r0, [pc, #148]	; (8005348 <__d2b+0xb0>)
 80052b4:	f240 310f 	movw	r1, #783	; 0x30f
 80052b8:	f000 fa86 	bl	80057c8 <__assert_func>
 80052bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80052c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80052c4:	bb2d      	cbnz	r5, 8005312 <__d2b+0x7a>
 80052c6:	9301      	str	r3, [sp, #4]
 80052c8:	f1b8 0300 	subs.w	r3, r8, #0
 80052cc:	d026      	beq.n	800531c <__d2b+0x84>
 80052ce:	4668      	mov	r0, sp
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	f7ff fd87 	bl	8004de4 <__lo0bits>
 80052d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80052da:	b1e8      	cbz	r0, 8005318 <__d2b+0x80>
 80052dc:	f1c0 0320 	rsb	r3, r0, #32
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	430b      	orrs	r3, r1
 80052e6:	40c2      	lsrs	r2, r0
 80052e8:	6163      	str	r3, [r4, #20]
 80052ea:	9201      	str	r2, [sp, #4]
 80052ec:	9b01      	ldr	r3, [sp, #4]
 80052ee:	61a3      	str	r3, [r4, #24]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	bf14      	ite	ne
 80052f4:	2202      	movne	r2, #2
 80052f6:	2201      	moveq	r2, #1
 80052f8:	6122      	str	r2, [r4, #16]
 80052fa:	b1bd      	cbz	r5, 800532c <__d2b+0x94>
 80052fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005300:	4405      	add	r5, r0
 8005302:	603d      	str	r5, [r7, #0]
 8005304:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005308:	6030      	str	r0, [r6, #0]
 800530a:	4620      	mov	r0, r4
 800530c:	b003      	add	sp, #12
 800530e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005312:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005316:	e7d6      	b.n	80052c6 <__d2b+0x2e>
 8005318:	6161      	str	r1, [r4, #20]
 800531a:	e7e7      	b.n	80052ec <__d2b+0x54>
 800531c:	a801      	add	r0, sp, #4
 800531e:	f7ff fd61 	bl	8004de4 <__lo0bits>
 8005322:	9b01      	ldr	r3, [sp, #4]
 8005324:	6163      	str	r3, [r4, #20]
 8005326:	3020      	adds	r0, #32
 8005328:	2201      	movs	r2, #1
 800532a:	e7e5      	b.n	80052f8 <__d2b+0x60>
 800532c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005330:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005334:	6038      	str	r0, [r7, #0]
 8005336:	6918      	ldr	r0, [r3, #16]
 8005338:	f7ff fd34 	bl	8004da4 <__hi0bits>
 800533c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005340:	e7e2      	b.n	8005308 <__d2b+0x70>
 8005342:	bf00      	nop
 8005344:	08005faf 	.word	0x08005faf
 8005348:	08005fc0 	.word	0x08005fc0

0800534c <__ssputs_r>:
 800534c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005350:	688e      	ldr	r6, [r1, #8]
 8005352:	461f      	mov	r7, r3
 8005354:	42be      	cmp	r6, r7
 8005356:	680b      	ldr	r3, [r1, #0]
 8005358:	4682      	mov	sl, r0
 800535a:	460c      	mov	r4, r1
 800535c:	4690      	mov	r8, r2
 800535e:	d82c      	bhi.n	80053ba <__ssputs_r+0x6e>
 8005360:	898a      	ldrh	r2, [r1, #12]
 8005362:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005366:	d026      	beq.n	80053b6 <__ssputs_r+0x6a>
 8005368:	6965      	ldr	r5, [r4, #20]
 800536a:	6909      	ldr	r1, [r1, #16]
 800536c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005370:	eba3 0901 	sub.w	r9, r3, r1
 8005374:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005378:	1c7b      	adds	r3, r7, #1
 800537a:	444b      	add	r3, r9
 800537c:	106d      	asrs	r5, r5, #1
 800537e:	429d      	cmp	r5, r3
 8005380:	bf38      	it	cc
 8005382:	461d      	movcc	r5, r3
 8005384:	0553      	lsls	r3, r2, #21
 8005386:	d527      	bpl.n	80053d8 <__ssputs_r+0x8c>
 8005388:	4629      	mov	r1, r5
 800538a:	f7ff fbd7 	bl	8004b3c <_malloc_r>
 800538e:	4606      	mov	r6, r0
 8005390:	b360      	cbz	r0, 80053ec <__ssputs_r+0xa0>
 8005392:	6921      	ldr	r1, [r4, #16]
 8005394:	464a      	mov	r2, r9
 8005396:	f000 fa09 	bl	80057ac <memcpy>
 800539a:	89a3      	ldrh	r3, [r4, #12]
 800539c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80053a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053a4:	81a3      	strh	r3, [r4, #12]
 80053a6:	6126      	str	r6, [r4, #16]
 80053a8:	6165      	str	r5, [r4, #20]
 80053aa:	444e      	add	r6, r9
 80053ac:	eba5 0509 	sub.w	r5, r5, r9
 80053b0:	6026      	str	r6, [r4, #0]
 80053b2:	60a5      	str	r5, [r4, #8]
 80053b4:	463e      	mov	r6, r7
 80053b6:	42be      	cmp	r6, r7
 80053b8:	d900      	bls.n	80053bc <__ssputs_r+0x70>
 80053ba:	463e      	mov	r6, r7
 80053bc:	6820      	ldr	r0, [r4, #0]
 80053be:	4632      	mov	r2, r6
 80053c0:	4641      	mov	r1, r8
 80053c2:	f000 f9c9 	bl	8005758 <memmove>
 80053c6:	68a3      	ldr	r3, [r4, #8]
 80053c8:	1b9b      	subs	r3, r3, r6
 80053ca:	60a3      	str	r3, [r4, #8]
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	4433      	add	r3, r6
 80053d0:	6023      	str	r3, [r4, #0]
 80053d2:	2000      	movs	r0, #0
 80053d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d8:	462a      	mov	r2, r5
 80053da:	f000 fa3b 	bl	8005854 <_realloc_r>
 80053de:	4606      	mov	r6, r0
 80053e0:	2800      	cmp	r0, #0
 80053e2:	d1e0      	bne.n	80053a6 <__ssputs_r+0x5a>
 80053e4:	6921      	ldr	r1, [r4, #16]
 80053e6:	4650      	mov	r0, sl
 80053e8:	f7ff fb34 	bl	8004a54 <_free_r>
 80053ec:	230c      	movs	r3, #12
 80053ee:	f8ca 3000 	str.w	r3, [sl]
 80053f2:	89a3      	ldrh	r3, [r4, #12]
 80053f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053f8:	81a3      	strh	r3, [r4, #12]
 80053fa:	f04f 30ff 	mov.w	r0, #4294967295
 80053fe:	e7e9      	b.n	80053d4 <__ssputs_r+0x88>

08005400 <_svfiprintf_r>:
 8005400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005404:	4698      	mov	r8, r3
 8005406:	898b      	ldrh	r3, [r1, #12]
 8005408:	061b      	lsls	r3, r3, #24
 800540a:	b09d      	sub	sp, #116	; 0x74
 800540c:	4607      	mov	r7, r0
 800540e:	460d      	mov	r5, r1
 8005410:	4614      	mov	r4, r2
 8005412:	d50e      	bpl.n	8005432 <_svfiprintf_r+0x32>
 8005414:	690b      	ldr	r3, [r1, #16]
 8005416:	b963      	cbnz	r3, 8005432 <_svfiprintf_r+0x32>
 8005418:	2140      	movs	r1, #64	; 0x40
 800541a:	f7ff fb8f 	bl	8004b3c <_malloc_r>
 800541e:	6028      	str	r0, [r5, #0]
 8005420:	6128      	str	r0, [r5, #16]
 8005422:	b920      	cbnz	r0, 800542e <_svfiprintf_r+0x2e>
 8005424:	230c      	movs	r3, #12
 8005426:	603b      	str	r3, [r7, #0]
 8005428:	f04f 30ff 	mov.w	r0, #4294967295
 800542c:	e0d0      	b.n	80055d0 <_svfiprintf_r+0x1d0>
 800542e:	2340      	movs	r3, #64	; 0x40
 8005430:	616b      	str	r3, [r5, #20]
 8005432:	2300      	movs	r3, #0
 8005434:	9309      	str	r3, [sp, #36]	; 0x24
 8005436:	2320      	movs	r3, #32
 8005438:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800543c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005440:	2330      	movs	r3, #48	; 0x30
 8005442:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80055e8 <_svfiprintf_r+0x1e8>
 8005446:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800544a:	f04f 0901 	mov.w	r9, #1
 800544e:	4623      	mov	r3, r4
 8005450:	469a      	mov	sl, r3
 8005452:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005456:	b10a      	cbz	r2, 800545c <_svfiprintf_r+0x5c>
 8005458:	2a25      	cmp	r2, #37	; 0x25
 800545a:	d1f9      	bne.n	8005450 <_svfiprintf_r+0x50>
 800545c:	ebba 0b04 	subs.w	fp, sl, r4
 8005460:	d00b      	beq.n	800547a <_svfiprintf_r+0x7a>
 8005462:	465b      	mov	r3, fp
 8005464:	4622      	mov	r2, r4
 8005466:	4629      	mov	r1, r5
 8005468:	4638      	mov	r0, r7
 800546a:	f7ff ff6f 	bl	800534c <__ssputs_r>
 800546e:	3001      	adds	r0, #1
 8005470:	f000 80a9 	beq.w	80055c6 <_svfiprintf_r+0x1c6>
 8005474:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005476:	445a      	add	r2, fp
 8005478:	9209      	str	r2, [sp, #36]	; 0x24
 800547a:	f89a 3000 	ldrb.w	r3, [sl]
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 80a1 	beq.w	80055c6 <_svfiprintf_r+0x1c6>
 8005484:	2300      	movs	r3, #0
 8005486:	f04f 32ff 	mov.w	r2, #4294967295
 800548a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800548e:	f10a 0a01 	add.w	sl, sl, #1
 8005492:	9304      	str	r3, [sp, #16]
 8005494:	9307      	str	r3, [sp, #28]
 8005496:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800549a:	931a      	str	r3, [sp, #104]	; 0x68
 800549c:	4654      	mov	r4, sl
 800549e:	2205      	movs	r2, #5
 80054a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054a4:	4850      	ldr	r0, [pc, #320]	; (80055e8 <_svfiprintf_r+0x1e8>)
 80054a6:	f7fa fe93 	bl	80001d0 <memchr>
 80054aa:	9a04      	ldr	r2, [sp, #16]
 80054ac:	b9d8      	cbnz	r0, 80054e6 <_svfiprintf_r+0xe6>
 80054ae:	06d0      	lsls	r0, r2, #27
 80054b0:	bf44      	itt	mi
 80054b2:	2320      	movmi	r3, #32
 80054b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054b8:	0711      	lsls	r1, r2, #28
 80054ba:	bf44      	itt	mi
 80054bc:	232b      	movmi	r3, #43	; 0x2b
 80054be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054c2:	f89a 3000 	ldrb.w	r3, [sl]
 80054c6:	2b2a      	cmp	r3, #42	; 0x2a
 80054c8:	d015      	beq.n	80054f6 <_svfiprintf_r+0xf6>
 80054ca:	9a07      	ldr	r2, [sp, #28]
 80054cc:	4654      	mov	r4, sl
 80054ce:	2000      	movs	r0, #0
 80054d0:	f04f 0c0a 	mov.w	ip, #10
 80054d4:	4621      	mov	r1, r4
 80054d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054da:	3b30      	subs	r3, #48	; 0x30
 80054dc:	2b09      	cmp	r3, #9
 80054de:	d94d      	bls.n	800557c <_svfiprintf_r+0x17c>
 80054e0:	b1b0      	cbz	r0, 8005510 <_svfiprintf_r+0x110>
 80054e2:	9207      	str	r2, [sp, #28]
 80054e4:	e014      	b.n	8005510 <_svfiprintf_r+0x110>
 80054e6:	eba0 0308 	sub.w	r3, r0, r8
 80054ea:	fa09 f303 	lsl.w	r3, r9, r3
 80054ee:	4313      	orrs	r3, r2
 80054f0:	9304      	str	r3, [sp, #16]
 80054f2:	46a2      	mov	sl, r4
 80054f4:	e7d2      	b.n	800549c <_svfiprintf_r+0x9c>
 80054f6:	9b03      	ldr	r3, [sp, #12]
 80054f8:	1d19      	adds	r1, r3, #4
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	9103      	str	r1, [sp, #12]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	bfbb      	ittet	lt
 8005502:	425b      	neglt	r3, r3
 8005504:	f042 0202 	orrlt.w	r2, r2, #2
 8005508:	9307      	strge	r3, [sp, #28]
 800550a:	9307      	strlt	r3, [sp, #28]
 800550c:	bfb8      	it	lt
 800550e:	9204      	strlt	r2, [sp, #16]
 8005510:	7823      	ldrb	r3, [r4, #0]
 8005512:	2b2e      	cmp	r3, #46	; 0x2e
 8005514:	d10c      	bne.n	8005530 <_svfiprintf_r+0x130>
 8005516:	7863      	ldrb	r3, [r4, #1]
 8005518:	2b2a      	cmp	r3, #42	; 0x2a
 800551a:	d134      	bne.n	8005586 <_svfiprintf_r+0x186>
 800551c:	9b03      	ldr	r3, [sp, #12]
 800551e:	1d1a      	adds	r2, r3, #4
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	9203      	str	r2, [sp, #12]
 8005524:	2b00      	cmp	r3, #0
 8005526:	bfb8      	it	lt
 8005528:	f04f 33ff 	movlt.w	r3, #4294967295
 800552c:	3402      	adds	r4, #2
 800552e:	9305      	str	r3, [sp, #20]
 8005530:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80055f8 <_svfiprintf_r+0x1f8>
 8005534:	7821      	ldrb	r1, [r4, #0]
 8005536:	2203      	movs	r2, #3
 8005538:	4650      	mov	r0, sl
 800553a:	f7fa fe49 	bl	80001d0 <memchr>
 800553e:	b138      	cbz	r0, 8005550 <_svfiprintf_r+0x150>
 8005540:	9b04      	ldr	r3, [sp, #16]
 8005542:	eba0 000a 	sub.w	r0, r0, sl
 8005546:	2240      	movs	r2, #64	; 0x40
 8005548:	4082      	lsls	r2, r0
 800554a:	4313      	orrs	r3, r2
 800554c:	3401      	adds	r4, #1
 800554e:	9304      	str	r3, [sp, #16]
 8005550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005554:	4825      	ldr	r0, [pc, #148]	; (80055ec <_svfiprintf_r+0x1ec>)
 8005556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800555a:	2206      	movs	r2, #6
 800555c:	f7fa fe38 	bl	80001d0 <memchr>
 8005560:	2800      	cmp	r0, #0
 8005562:	d038      	beq.n	80055d6 <_svfiprintf_r+0x1d6>
 8005564:	4b22      	ldr	r3, [pc, #136]	; (80055f0 <_svfiprintf_r+0x1f0>)
 8005566:	bb1b      	cbnz	r3, 80055b0 <_svfiprintf_r+0x1b0>
 8005568:	9b03      	ldr	r3, [sp, #12]
 800556a:	3307      	adds	r3, #7
 800556c:	f023 0307 	bic.w	r3, r3, #7
 8005570:	3308      	adds	r3, #8
 8005572:	9303      	str	r3, [sp, #12]
 8005574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005576:	4433      	add	r3, r6
 8005578:	9309      	str	r3, [sp, #36]	; 0x24
 800557a:	e768      	b.n	800544e <_svfiprintf_r+0x4e>
 800557c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005580:	460c      	mov	r4, r1
 8005582:	2001      	movs	r0, #1
 8005584:	e7a6      	b.n	80054d4 <_svfiprintf_r+0xd4>
 8005586:	2300      	movs	r3, #0
 8005588:	3401      	adds	r4, #1
 800558a:	9305      	str	r3, [sp, #20]
 800558c:	4619      	mov	r1, r3
 800558e:	f04f 0c0a 	mov.w	ip, #10
 8005592:	4620      	mov	r0, r4
 8005594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005598:	3a30      	subs	r2, #48	; 0x30
 800559a:	2a09      	cmp	r2, #9
 800559c:	d903      	bls.n	80055a6 <_svfiprintf_r+0x1a6>
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d0c6      	beq.n	8005530 <_svfiprintf_r+0x130>
 80055a2:	9105      	str	r1, [sp, #20]
 80055a4:	e7c4      	b.n	8005530 <_svfiprintf_r+0x130>
 80055a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80055aa:	4604      	mov	r4, r0
 80055ac:	2301      	movs	r3, #1
 80055ae:	e7f0      	b.n	8005592 <_svfiprintf_r+0x192>
 80055b0:	ab03      	add	r3, sp, #12
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	462a      	mov	r2, r5
 80055b6:	4b0f      	ldr	r3, [pc, #60]	; (80055f4 <_svfiprintf_r+0x1f4>)
 80055b8:	a904      	add	r1, sp, #16
 80055ba:	4638      	mov	r0, r7
 80055bc:	f7fd fe64 	bl	8003288 <_printf_float>
 80055c0:	1c42      	adds	r2, r0, #1
 80055c2:	4606      	mov	r6, r0
 80055c4:	d1d6      	bne.n	8005574 <_svfiprintf_r+0x174>
 80055c6:	89ab      	ldrh	r3, [r5, #12]
 80055c8:	065b      	lsls	r3, r3, #25
 80055ca:	f53f af2d 	bmi.w	8005428 <_svfiprintf_r+0x28>
 80055ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055d0:	b01d      	add	sp, #116	; 0x74
 80055d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d6:	ab03      	add	r3, sp, #12
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	462a      	mov	r2, r5
 80055dc:	4b05      	ldr	r3, [pc, #20]	; (80055f4 <_svfiprintf_r+0x1f4>)
 80055de:	a904      	add	r1, sp, #16
 80055e0:	4638      	mov	r0, r7
 80055e2:	f7fe f8f5 	bl	80037d0 <_printf_i>
 80055e6:	e7eb      	b.n	80055c0 <_svfiprintf_r+0x1c0>
 80055e8:	0800611c 	.word	0x0800611c
 80055ec:	08006126 	.word	0x08006126
 80055f0:	08003289 	.word	0x08003289
 80055f4:	0800534d 	.word	0x0800534d
 80055f8:	08006122 	.word	0x08006122

080055fc <__sflush_r>:
 80055fc:	898a      	ldrh	r2, [r1, #12]
 80055fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005602:	4605      	mov	r5, r0
 8005604:	0710      	lsls	r0, r2, #28
 8005606:	460c      	mov	r4, r1
 8005608:	d458      	bmi.n	80056bc <__sflush_r+0xc0>
 800560a:	684b      	ldr	r3, [r1, #4]
 800560c:	2b00      	cmp	r3, #0
 800560e:	dc05      	bgt.n	800561c <__sflush_r+0x20>
 8005610:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005612:	2b00      	cmp	r3, #0
 8005614:	dc02      	bgt.n	800561c <__sflush_r+0x20>
 8005616:	2000      	movs	r0, #0
 8005618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800561c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800561e:	2e00      	cmp	r6, #0
 8005620:	d0f9      	beq.n	8005616 <__sflush_r+0x1a>
 8005622:	2300      	movs	r3, #0
 8005624:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005628:	682f      	ldr	r7, [r5, #0]
 800562a:	6a21      	ldr	r1, [r4, #32]
 800562c:	602b      	str	r3, [r5, #0]
 800562e:	d032      	beq.n	8005696 <__sflush_r+0x9a>
 8005630:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005632:	89a3      	ldrh	r3, [r4, #12]
 8005634:	075a      	lsls	r2, r3, #29
 8005636:	d505      	bpl.n	8005644 <__sflush_r+0x48>
 8005638:	6863      	ldr	r3, [r4, #4]
 800563a:	1ac0      	subs	r0, r0, r3
 800563c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800563e:	b10b      	cbz	r3, 8005644 <__sflush_r+0x48>
 8005640:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005642:	1ac0      	subs	r0, r0, r3
 8005644:	2300      	movs	r3, #0
 8005646:	4602      	mov	r2, r0
 8005648:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800564a:	6a21      	ldr	r1, [r4, #32]
 800564c:	4628      	mov	r0, r5
 800564e:	47b0      	blx	r6
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	89a3      	ldrh	r3, [r4, #12]
 8005654:	d106      	bne.n	8005664 <__sflush_r+0x68>
 8005656:	6829      	ldr	r1, [r5, #0]
 8005658:	291d      	cmp	r1, #29
 800565a:	d82b      	bhi.n	80056b4 <__sflush_r+0xb8>
 800565c:	4a29      	ldr	r2, [pc, #164]	; (8005704 <__sflush_r+0x108>)
 800565e:	410a      	asrs	r2, r1
 8005660:	07d6      	lsls	r6, r2, #31
 8005662:	d427      	bmi.n	80056b4 <__sflush_r+0xb8>
 8005664:	2200      	movs	r2, #0
 8005666:	6062      	str	r2, [r4, #4]
 8005668:	04d9      	lsls	r1, r3, #19
 800566a:	6922      	ldr	r2, [r4, #16]
 800566c:	6022      	str	r2, [r4, #0]
 800566e:	d504      	bpl.n	800567a <__sflush_r+0x7e>
 8005670:	1c42      	adds	r2, r0, #1
 8005672:	d101      	bne.n	8005678 <__sflush_r+0x7c>
 8005674:	682b      	ldr	r3, [r5, #0]
 8005676:	b903      	cbnz	r3, 800567a <__sflush_r+0x7e>
 8005678:	6560      	str	r0, [r4, #84]	; 0x54
 800567a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800567c:	602f      	str	r7, [r5, #0]
 800567e:	2900      	cmp	r1, #0
 8005680:	d0c9      	beq.n	8005616 <__sflush_r+0x1a>
 8005682:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005686:	4299      	cmp	r1, r3
 8005688:	d002      	beq.n	8005690 <__sflush_r+0x94>
 800568a:	4628      	mov	r0, r5
 800568c:	f7ff f9e2 	bl	8004a54 <_free_r>
 8005690:	2000      	movs	r0, #0
 8005692:	6360      	str	r0, [r4, #52]	; 0x34
 8005694:	e7c0      	b.n	8005618 <__sflush_r+0x1c>
 8005696:	2301      	movs	r3, #1
 8005698:	4628      	mov	r0, r5
 800569a:	47b0      	blx	r6
 800569c:	1c41      	adds	r1, r0, #1
 800569e:	d1c8      	bne.n	8005632 <__sflush_r+0x36>
 80056a0:	682b      	ldr	r3, [r5, #0]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0c5      	beq.n	8005632 <__sflush_r+0x36>
 80056a6:	2b1d      	cmp	r3, #29
 80056a8:	d001      	beq.n	80056ae <__sflush_r+0xb2>
 80056aa:	2b16      	cmp	r3, #22
 80056ac:	d101      	bne.n	80056b2 <__sflush_r+0xb6>
 80056ae:	602f      	str	r7, [r5, #0]
 80056b0:	e7b1      	b.n	8005616 <__sflush_r+0x1a>
 80056b2:	89a3      	ldrh	r3, [r4, #12]
 80056b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056b8:	81a3      	strh	r3, [r4, #12]
 80056ba:	e7ad      	b.n	8005618 <__sflush_r+0x1c>
 80056bc:	690f      	ldr	r7, [r1, #16]
 80056be:	2f00      	cmp	r7, #0
 80056c0:	d0a9      	beq.n	8005616 <__sflush_r+0x1a>
 80056c2:	0793      	lsls	r3, r2, #30
 80056c4:	680e      	ldr	r6, [r1, #0]
 80056c6:	bf08      	it	eq
 80056c8:	694b      	ldreq	r3, [r1, #20]
 80056ca:	600f      	str	r7, [r1, #0]
 80056cc:	bf18      	it	ne
 80056ce:	2300      	movne	r3, #0
 80056d0:	eba6 0807 	sub.w	r8, r6, r7
 80056d4:	608b      	str	r3, [r1, #8]
 80056d6:	f1b8 0f00 	cmp.w	r8, #0
 80056da:	dd9c      	ble.n	8005616 <__sflush_r+0x1a>
 80056dc:	6a21      	ldr	r1, [r4, #32]
 80056de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80056e0:	4643      	mov	r3, r8
 80056e2:	463a      	mov	r2, r7
 80056e4:	4628      	mov	r0, r5
 80056e6:	47b0      	blx	r6
 80056e8:	2800      	cmp	r0, #0
 80056ea:	dc06      	bgt.n	80056fa <__sflush_r+0xfe>
 80056ec:	89a3      	ldrh	r3, [r4, #12]
 80056ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056f2:	81a3      	strh	r3, [r4, #12]
 80056f4:	f04f 30ff 	mov.w	r0, #4294967295
 80056f8:	e78e      	b.n	8005618 <__sflush_r+0x1c>
 80056fa:	4407      	add	r7, r0
 80056fc:	eba8 0800 	sub.w	r8, r8, r0
 8005700:	e7e9      	b.n	80056d6 <__sflush_r+0xda>
 8005702:	bf00      	nop
 8005704:	dfbffffe 	.word	0xdfbffffe

08005708 <_fflush_r>:
 8005708:	b538      	push	{r3, r4, r5, lr}
 800570a:	690b      	ldr	r3, [r1, #16]
 800570c:	4605      	mov	r5, r0
 800570e:	460c      	mov	r4, r1
 8005710:	b913      	cbnz	r3, 8005718 <_fflush_r+0x10>
 8005712:	2500      	movs	r5, #0
 8005714:	4628      	mov	r0, r5
 8005716:	bd38      	pop	{r3, r4, r5, pc}
 8005718:	b118      	cbz	r0, 8005722 <_fflush_r+0x1a>
 800571a:	6a03      	ldr	r3, [r0, #32]
 800571c:	b90b      	cbnz	r3, 8005722 <_fflush_r+0x1a>
 800571e:	f7fe fa05 	bl	8003b2c <__sinit>
 8005722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d0f3      	beq.n	8005712 <_fflush_r+0xa>
 800572a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800572c:	07d0      	lsls	r0, r2, #31
 800572e:	d404      	bmi.n	800573a <_fflush_r+0x32>
 8005730:	0599      	lsls	r1, r3, #22
 8005732:	d402      	bmi.n	800573a <_fflush_r+0x32>
 8005734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005736:	f7fe fb10 	bl	8003d5a <__retarget_lock_acquire_recursive>
 800573a:	4628      	mov	r0, r5
 800573c:	4621      	mov	r1, r4
 800573e:	f7ff ff5d 	bl	80055fc <__sflush_r>
 8005742:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005744:	07da      	lsls	r2, r3, #31
 8005746:	4605      	mov	r5, r0
 8005748:	d4e4      	bmi.n	8005714 <_fflush_r+0xc>
 800574a:	89a3      	ldrh	r3, [r4, #12]
 800574c:	059b      	lsls	r3, r3, #22
 800574e:	d4e1      	bmi.n	8005714 <_fflush_r+0xc>
 8005750:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005752:	f7fe fb03 	bl	8003d5c <__retarget_lock_release_recursive>
 8005756:	e7dd      	b.n	8005714 <_fflush_r+0xc>

08005758 <memmove>:
 8005758:	4288      	cmp	r0, r1
 800575a:	b510      	push	{r4, lr}
 800575c:	eb01 0402 	add.w	r4, r1, r2
 8005760:	d902      	bls.n	8005768 <memmove+0x10>
 8005762:	4284      	cmp	r4, r0
 8005764:	4623      	mov	r3, r4
 8005766:	d807      	bhi.n	8005778 <memmove+0x20>
 8005768:	1e43      	subs	r3, r0, #1
 800576a:	42a1      	cmp	r1, r4
 800576c:	d008      	beq.n	8005780 <memmove+0x28>
 800576e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005772:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005776:	e7f8      	b.n	800576a <memmove+0x12>
 8005778:	4402      	add	r2, r0
 800577a:	4601      	mov	r1, r0
 800577c:	428a      	cmp	r2, r1
 800577e:	d100      	bne.n	8005782 <memmove+0x2a>
 8005780:	bd10      	pop	{r4, pc}
 8005782:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005786:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800578a:	e7f7      	b.n	800577c <memmove+0x24>

0800578c <_sbrk_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4d06      	ldr	r5, [pc, #24]	; (80057a8 <_sbrk_r+0x1c>)
 8005790:	2300      	movs	r3, #0
 8005792:	4604      	mov	r4, r0
 8005794:	4608      	mov	r0, r1
 8005796:	602b      	str	r3, [r5, #0]
 8005798:	f7fc ff86 	bl	80026a8 <_sbrk>
 800579c:	1c43      	adds	r3, r0, #1
 800579e:	d102      	bne.n	80057a6 <_sbrk_r+0x1a>
 80057a0:	682b      	ldr	r3, [r5, #0]
 80057a2:	b103      	cbz	r3, 80057a6 <_sbrk_r+0x1a>
 80057a4:	6023      	str	r3, [r4, #0]
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
 80057a8:	200005b0 	.word	0x200005b0

080057ac <memcpy>:
 80057ac:	440a      	add	r2, r1
 80057ae:	4291      	cmp	r1, r2
 80057b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80057b4:	d100      	bne.n	80057b8 <memcpy+0xc>
 80057b6:	4770      	bx	lr
 80057b8:	b510      	push	{r4, lr}
 80057ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057c2:	4291      	cmp	r1, r2
 80057c4:	d1f9      	bne.n	80057ba <memcpy+0xe>
 80057c6:	bd10      	pop	{r4, pc}

080057c8 <__assert_func>:
 80057c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80057ca:	4614      	mov	r4, r2
 80057cc:	461a      	mov	r2, r3
 80057ce:	4b09      	ldr	r3, [pc, #36]	; (80057f4 <__assert_func+0x2c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4605      	mov	r5, r0
 80057d4:	68d8      	ldr	r0, [r3, #12]
 80057d6:	b14c      	cbz	r4, 80057ec <__assert_func+0x24>
 80057d8:	4b07      	ldr	r3, [pc, #28]	; (80057f8 <__assert_func+0x30>)
 80057da:	9100      	str	r1, [sp, #0]
 80057dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80057e0:	4906      	ldr	r1, [pc, #24]	; (80057fc <__assert_func+0x34>)
 80057e2:	462b      	mov	r3, r5
 80057e4:	f000 f872 	bl	80058cc <fiprintf>
 80057e8:	f000 f882 	bl	80058f0 <abort>
 80057ec:	4b04      	ldr	r3, [pc, #16]	; (8005800 <__assert_func+0x38>)
 80057ee:	461c      	mov	r4, r3
 80057f0:	e7f3      	b.n	80057da <__assert_func+0x12>
 80057f2:	bf00      	nop
 80057f4:	2000005c 	.word	0x2000005c
 80057f8:	08006137 	.word	0x08006137
 80057fc:	08006144 	.word	0x08006144
 8005800:	08006172 	.word	0x08006172

08005804 <_calloc_r>:
 8005804:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005806:	fba1 2402 	umull	r2, r4, r1, r2
 800580a:	b94c      	cbnz	r4, 8005820 <_calloc_r+0x1c>
 800580c:	4611      	mov	r1, r2
 800580e:	9201      	str	r2, [sp, #4]
 8005810:	f7ff f994 	bl	8004b3c <_malloc_r>
 8005814:	9a01      	ldr	r2, [sp, #4]
 8005816:	4605      	mov	r5, r0
 8005818:	b930      	cbnz	r0, 8005828 <_calloc_r+0x24>
 800581a:	4628      	mov	r0, r5
 800581c:	b003      	add	sp, #12
 800581e:	bd30      	pop	{r4, r5, pc}
 8005820:	220c      	movs	r2, #12
 8005822:	6002      	str	r2, [r0, #0]
 8005824:	2500      	movs	r5, #0
 8005826:	e7f8      	b.n	800581a <_calloc_r+0x16>
 8005828:	4621      	mov	r1, r4
 800582a:	f7fe fa18 	bl	8003c5e <memset>
 800582e:	e7f4      	b.n	800581a <_calloc_r+0x16>

08005830 <__ascii_mbtowc>:
 8005830:	b082      	sub	sp, #8
 8005832:	b901      	cbnz	r1, 8005836 <__ascii_mbtowc+0x6>
 8005834:	a901      	add	r1, sp, #4
 8005836:	b142      	cbz	r2, 800584a <__ascii_mbtowc+0x1a>
 8005838:	b14b      	cbz	r3, 800584e <__ascii_mbtowc+0x1e>
 800583a:	7813      	ldrb	r3, [r2, #0]
 800583c:	600b      	str	r3, [r1, #0]
 800583e:	7812      	ldrb	r2, [r2, #0]
 8005840:	1e10      	subs	r0, r2, #0
 8005842:	bf18      	it	ne
 8005844:	2001      	movne	r0, #1
 8005846:	b002      	add	sp, #8
 8005848:	4770      	bx	lr
 800584a:	4610      	mov	r0, r2
 800584c:	e7fb      	b.n	8005846 <__ascii_mbtowc+0x16>
 800584e:	f06f 0001 	mvn.w	r0, #1
 8005852:	e7f8      	b.n	8005846 <__ascii_mbtowc+0x16>

08005854 <_realloc_r>:
 8005854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005858:	4680      	mov	r8, r0
 800585a:	4614      	mov	r4, r2
 800585c:	460e      	mov	r6, r1
 800585e:	b921      	cbnz	r1, 800586a <_realloc_r+0x16>
 8005860:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005864:	4611      	mov	r1, r2
 8005866:	f7ff b969 	b.w	8004b3c <_malloc_r>
 800586a:	b92a      	cbnz	r2, 8005878 <_realloc_r+0x24>
 800586c:	f7ff f8f2 	bl	8004a54 <_free_r>
 8005870:	4625      	mov	r5, r4
 8005872:	4628      	mov	r0, r5
 8005874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005878:	f000 f841 	bl	80058fe <_malloc_usable_size_r>
 800587c:	4284      	cmp	r4, r0
 800587e:	4607      	mov	r7, r0
 8005880:	d802      	bhi.n	8005888 <_realloc_r+0x34>
 8005882:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005886:	d812      	bhi.n	80058ae <_realloc_r+0x5a>
 8005888:	4621      	mov	r1, r4
 800588a:	4640      	mov	r0, r8
 800588c:	f7ff f956 	bl	8004b3c <_malloc_r>
 8005890:	4605      	mov	r5, r0
 8005892:	2800      	cmp	r0, #0
 8005894:	d0ed      	beq.n	8005872 <_realloc_r+0x1e>
 8005896:	42bc      	cmp	r4, r7
 8005898:	4622      	mov	r2, r4
 800589a:	4631      	mov	r1, r6
 800589c:	bf28      	it	cs
 800589e:	463a      	movcs	r2, r7
 80058a0:	f7ff ff84 	bl	80057ac <memcpy>
 80058a4:	4631      	mov	r1, r6
 80058a6:	4640      	mov	r0, r8
 80058a8:	f7ff f8d4 	bl	8004a54 <_free_r>
 80058ac:	e7e1      	b.n	8005872 <_realloc_r+0x1e>
 80058ae:	4635      	mov	r5, r6
 80058b0:	e7df      	b.n	8005872 <_realloc_r+0x1e>

080058b2 <__ascii_wctomb>:
 80058b2:	b149      	cbz	r1, 80058c8 <__ascii_wctomb+0x16>
 80058b4:	2aff      	cmp	r2, #255	; 0xff
 80058b6:	bf85      	ittet	hi
 80058b8:	238a      	movhi	r3, #138	; 0x8a
 80058ba:	6003      	strhi	r3, [r0, #0]
 80058bc:	700a      	strbls	r2, [r1, #0]
 80058be:	f04f 30ff 	movhi.w	r0, #4294967295
 80058c2:	bf98      	it	ls
 80058c4:	2001      	movls	r0, #1
 80058c6:	4770      	bx	lr
 80058c8:	4608      	mov	r0, r1
 80058ca:	4770      	bx	lr

080058cc <fiprintf>:
 80058cc:	b40e      	push	{r1, r2, r3}
 80058ce:	b503      	push	{r0, r1, lr}
 80058d0:	4601      	mov	r1, r0
 80058d2:	ab03      	add	r3, sp, #12
 80058d4:	4805      	ldr	r0, [pc, #20]	; (80058ec <fiprintf+0x20>)
 80058d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80058da:	6800      	ldr	r0, [r0, #0]
 80058dc:	9301      	str	r3, [sp, #4]
 80058de:	f000 f83f 	bl	8005960 <_vfiprintf_r>
 80058e2:	b002      	add	sp, #8
 80058e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80058e8:	b003      	add	sp, #12
 80058ea:	4770      	bx	lr
 80058ec:	2000005c 	.word	0x2000005c

080058f0 <abort>:
 80058f0:	b508      	push	{r3, lr}
 80058f2:	2006      	movs	r0, #6
 80058f4:	f000 fa0c 	bl	8005d10 <raise>
 80058f8:	2001      	movs	r0, #1
 80058fa:	f7fc fe5d 	bl	80025b8 <_exit>

080058fe <_malloc_usable_size_r>:
 80058fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005902:	1f18      	subs	r0, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	bfbc      	itt	lt
 8005908:	580b      	ldrlt	r3, [r1, r0]
 800590a:	18c0      	addlt	r0, r0, r3
 800590c:	4770      	bx	lr

0800590e <__sfputc_r>:
 800590e:	6893      	ldr	r3, [r2, #8]
 8005910:	3b01      	subs	r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	b410      	push	{r4}
 8005916:	6093      	str	r3, [r2, #8]
 8005918:	da08      	bge.n	800592c <__sfputc_r+0x1e>
 800591a:	6994      	ldr	r4, [r2, #24]
 800591c:	42a3      	cmp	r3, r4
 800591e:	db01      	blt.n	8005924 <__sfputc_r+0x16>
 8005920:	290a      	cmp	r1, #10
 8005922:	d103      	bne.n	800592c <__sfputc_r+0x1e>
 8005924:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005928:	f000 b934 	b.w	8005b94 <__swbuf_r>
 800592c:	6813      	ldr	r3, [r2, #0]
 800592e:	1c58      	adds	r0, r3, #1
 8005930:	6010      	str	r0, [r2, #0]
 8005932:	7019      	strb	r1, [r3, #0]
 8005934:	4608      	mov	r0, r1
 8005936:	f85d 4b04 	ldr.w	r4, [sp], #4
 800593a:	4770      	bx	lr

0800593c <__sfputs_r>:
 800593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593e:	4606      	mov	r6, r0
 8005940:	460f      	mov	r7, r1
 8005942:	4614      	mov	r4, r2
 8005944:	18d5      	adds	r5, r2, r3
 8005946:	42ac      	cmp	r4, r5
 8005948:	d101      	bne.n	800594e <__sfputs_r+0x12>
 800594a:	2000      	movs	r0, #0
 800594c:	e007      	b.n	800595e <__sfputs_r+0x22>
 800594e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005952:	463a      	mov	r2, r7
 8005954:	4630      	mov	r0, r6
 8005956:	f7ff ffda 	bl	800590e <__sfputc_r>
 800595a:	1c43      	adds	r3, r0, #1
 800595c:	d1f3      	bne.n	8005946 <__sfputs_r+0xa>
 800595e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005960 <_vfiprintf_r>:
 8005960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005964:	460d      	mov	r5, r1
 8005966:	b09d      	sub	sp, #116	; 0x74
 8005968:	4614      	mov	r4, r2
 800596a:	4698      	mov	r8, r3
 800596c:	4606      	mov	r6, r0
 800596e:	b118      	cbz	r0, 8005978 <_vfiprintf_r+0x18>
 8005970:	6a03      	ldr	r3, [r0, #32]
 8005972:	b90b      	cbnz	r3, 8005978 <_vfiprintf_r+0x18>
 8005974:	f7fe f8da 	bl	8003b2c <__sinit>
 8005978:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800597a:	07d9      	lsls	r1, r3, #31
 800597c:	d405      	bmi.n	800598a <_vfiprintf_r+0x2a>
 800597e:	89ab      	ldrh	r3, [r5, #12]
 8005980:	059a      	lsls	r2, r3, #22
 8005982:	d402      	bmi.n	800598a <_vfiprintf_r+0x2a>
 8005984:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005986:	f7fe f9e8 	bl	8003d5a <__retarget_lock_acquire_recursive>
 800598a:	89ab      	ldrh	r3, [r5, #12]
 800598c:	071b      	lsls	r3, r3, #28
 800598e:	d501      	bpl.n	8005994 <_vfiprintf_r+0x34>
 8005990:	692b      	ldr	r3, [r5, #16]
 8005992:	b99b      	cbnz	r3, 80059bc <_vfiprintf_r+0x5c>
 8005994:	4629      	mov	r1, r5
 8005996:	4630      	mov	r0, r6
 8005998:	f000 f93a 	bl	8005c10 <__swsetup_r>
 800599c:	b170      	cbz	r0, 80059bc <_vfiprintf_r+0x5c>
 800599e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059a0:	07dc      	lsls	r4, r3, #31
 80059a2:	d504      	bpl.n	80059ae <_vfiprintf_r+0x4e>
 80059a4:	f04f 30ff 	mov.w	r0, #4294967295
 80059a8:	b01d      	add	sp, #116	; 0x74
 80059aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ae:	89ab      	ldrh	r3, [r5, #12]
 80059b0:	0598      	lsls	r0, r3, #22
 80059b2:	d4f7      	bmi.n	80059a4 <_vfiprintf_r+0x44>
 80059b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059b6:	f7fe f9d1 	bl	8003d5c <__retarget_lock_release_recursive>
 80059ba:	e7f3      	b.n	80059a4 <_vfiprintf_r+0x44>
 80059bc:	2300      	movs	r3, #0
 80059be:	9309      	str	r3, [sp, #36]	; 0x24
 80059c0:	2320      	movs	r3, #32
 80059c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80059ca:	2330      	movs	r3, #48	; 0x30
 80059cc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005b80 <_vfiprintf_r+0x220>
 80059d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059d4:	f04f 0901 	mov.w	r9, #1
 80059d8:	4623      	mov	r3, r4
 80059da:	469a      	mov	sl, r3
 80059dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059e0:	b10a      	cbz	r2, 80059e6 <_vfiprintf_r+0x86>
 80059e2:	2a25      	cmp	r2, #37	; 0x25
 80059e4:	d1f9      	bne.n	80059da <_vfiprintf_r+0x7a>
 80059e6:	ebba 0b04 	subs.w	fp, sl, r4
 80059ea:	d00b      	beq.n	8005a04 <_vfiprintf_r+0xa4>
 80059ec:	465b      	mov	r3, fp
 80059ee:	4622      	mov	r2, r4
 80059f0:	4629      	mov	r1, r5
 80059f2:	4630      	mov	r0, r6
 80059f4:	f7ff ffa2 	bl	800593c <__sfputs_r>
 80059f8:	3001      	adds	r0, #1
 80059fa:	f000 80a9 	beq.w	8005b50 <_vfiprintf_r+0x1f0>
 80059fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a00:	445a      	add	r2, fp
 8005a02:	9209      	str	r2, [sp, #36]	; 0x24
 8005a04:	f89a 3000 	ldrb.w	r3, [sl]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f000 80a1 	beq.w	8005b50 <_vfiprintf_r+0x1f0>
 8005a0e:	2300      	movs	r3, #0
 8005a10:	f04f 32ff 	mov.w	r2, #4294967295
 8005a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a18:	f10a 0a01 	add.w	sl, sl, #1
 8005a1c:	9304      	str	r3, [sp, #16]
 8005a1e:	9307      	str	r3, [sp, #28]
 8005a20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a24:	931a      	str	r3, [sp, #104]	; 0x68
 8005a26:	4654      	mov	r4, sl
 8005a28:	2205      	movs	r2, #5
 8005a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a2e:	4854      	ldr	r0, [pc, #336]	; (8005b80 <_vfiprintf_r+0x220>)
 8005a30:	f7fa fbce 	bl	80001d0 <memchr>
 8005a34:	9a04      	ldr	r2, [sp, #16]
 8005a36:	b9d8      	cbnz	r0, 8005a70 <_vfiprintf_r+0x110>
 8005a38:	06d1      	lsls	r1, r2, #27
 8005a3a:	bf44      	itt	mi
 8005a3c:	2320      	movmi	r3, #32
 8005a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a42:	0713      	lsls	r3, r2, #28
 8005a44:	bf44      	itt	mi
 8005a46:	232b      	movmi	r3, #43	; 0x2b
 8005a48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a4c:	f89a 3000 	ldrb.w	r3, [sl]
 8005a50:	2b2a      	cmp	r3, #42	; 0x2a
 8005a52:	d015      	beq.n	8005a80 <_vfiprintf_r+0x120>
 8005a54:	9a07      	ldr	r2, [sp, #28]
 8005a56:	4654      	mov	r4, sl
 8005a58:	2000      	movs	r0, #0
 8005a5a:	f04f 0c0a 	mov.w	ip, #10
 8005a5e:	4621      	mov	r1, r4
 8005a60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a64:	3b30      	subs	r3, #48	; 0x30
 8005a66:	2b09      	cmp	r3, #9
 8005a68:	d94d      	bls.n	8005b06 <_vfiprintf_r+0x1a6>
 8005a6a:	b1b0      	cbz	r0, 8005a9a <_vfiprintf_r+0x13a>
 8005a6c:	9207      	str	r2, [sp, #28]
 8005a6e:	e014      	b.n	8005a9a <_vfiprintf_r+0x13a>
 8005a70:	eba0 0308 	sub.w	r3, r0, r8
 8005a74:	fa09 f303 	lsl.w	r3, r9, r3
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	9304      	str	r3, [sp, #16]
 8005a7c:	46a2      	mov	sl, r4
 8005a7e:	e7d2      	b.n	8005a26 <_vfiprintf_r+0xc6>
 8005a80:	9b03      	ldr	r3, [sp, #12]
 8005a82:	1d19      	adds	r1, r3, #4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	9103      	str	r1, [sp, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	bfbb      	ittet	lt
 8005a8c:	425b      	neglt	r3, r3
 8005a8e:	f042 0202 	orrlt.w	r2, r2, #2
 8005a92:	9307      	strge	r3, [sp, #28]
 8005a94:	9307      	strlt	r3, [sp, #28]
 8005a96:	bfb8      	it	lt
 8005a98:	9204      	strlt	r2, [sp, #16]
 8005a9a:	7823      	ldrb	r3, [r4, #0]
 8005a9c:	2b2e      	cmp	r3, #46	; 0x2e
 8005a9e:	d10c      	bne.n	8005aba <_vfiprintf_r+0x15a>
 8005aa0:	7863      	ldrb	r3, [r4, #1]
 8005aa2:	2b2a      	cmp	r3, #42	; 0x2a
 8005aa4:	d134      	bne.n	8005b10 <_vfiprintf_r+0x1b0>
 8005aa6:	9b03      	ldr	r3, [sp, #12]
 8005aa8:	1d1a      	adds	r2, r3, #4
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	9203      	str	r2, [sp, #12]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	bfb8      	it	lt
 8005ab2:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ab6:	3402      	adds	r4, #2
 8005ab8:	9305      	str	r3, [sp, #20]
 8005aba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005b90 <_vfiprintf_r+0x230>
 8005abe:	7821      	ldrb	r1, [r4, #0]
 8005ac0:	2203      	movs	r2, #3
 8005ac2:	4650      	mov	r0, sl
 8005ac4:	f7fa fb84 	bl	80001d0 <memchr>
 8005ac8:	b138      	cbz	r0, 8005ada <_vfiprintf_r+0x17a>
 8005aca:	9b04      	ldr	r3, [sp, #16]
 8005acc:	eba0 000a 	sub.w	r0, r0, sl
 8005ad0:	2240      	movs	r2, #64	; 0x40
 8005ad2:	4082      	lsls	r2, r0
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	3401      	adds	r4, #1
 8005ad8:	9304      	str	r3, [sp, #16]
 8005ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ade:	4829      	ldr	r0, [pc, #164]	; (8005b84 <_vfiprintf_r+0x224>)
 8005ae0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ae4:	2206      	movs	r2, #6
 8005ae6:	f7fa fb73 	bl	80001d0 <memchr>
 8005aea:	2800      	cmp	r0, #0
 8005aec:	d03f      	beq.n	8005b6e <_vfiprintf_r+0x20e>
 8005aee:	4b26      	ldr	r3, [pc, #152]	; (8005b88 <_vfiprintf_r+0x228>)
 8005af0:	bb1b      	cbnz	r3, 8005b3a <_vfiprintf_r+0x1da>
 8005af2:	9b03      	ldr	r3, [sp, #12]
 8005af4:	3307      	adds	r3, #7
 8005af6:	f023 0307 	bic.w	r3, r3, #7
 8005afa:	3308      	adds	r3, #8
 8005afc:	9303      	str	r3, [sp, #12]
 8005afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b00:	443b      	add	r3, r7
 8005b02:	9309      	str	r3, [sp, #36]	; 0x24
 8005b04:	e768      	b.n	80059d8 <_vfiprintf_r+0x78>
 8005b06:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b0a:	460c      	mov	r4, r1
 8005b0c:	2001      	movs	r0, #1
 8005b0e:	e7a6      	b.n	8005a5e <_vfiprintf_r+0xfe>
 8005b10:	2300      	movs	r3, #0
 8005b12:	3401      	adds	r4, #1
 8005b14:	9305      	str	r3, [sp, #20]
 8005b16:	4619      	mov	r1, r3
 8005b18:	f04f 0c0a 	mov.w	ip, #10
 8005b1c:	4620      	mov	r0, r4
 8005b1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b22:	3a30      	subs	r2, #48	; 0x30
 8005b24:	2a09      	cmp	r2, #9
 8005b26:	d903      	bls.n	8005b30 <_vfiprintf_r+0x1d0>
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0c6      	beq.n	8005aba <_vfiprintf_r+0x15a>
 8005b2c:	9105      	str	r1, [sp, #20]
 8005b2e:	e7c4      	b.n	8005aba <_vfiprintf_r+0x15a>
 8005b30:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b34:	4604      	mov	r4, r0
 8005b36:	2301      	movs	r3, #1
 8005b38:	e7f0      	b.n	8005b1c <_vfiprintf_r+0x1bc>
 8005b3a:	ab03      	add	r3, sp, #12
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	462a      	mov	r2, r5
 8005b40:	4b12      	ldr	r3, [pc, #72]	; (8005b8c <_vfiprintf_r+0x22c>)
 8005b42:	a904      	add	r1, sp, #16
 8005b44:	4630      	mov	r0, r6
 8005b46:	f7fd fb9f 	bl	8003288 <_printf_float>
 8005b4a:	4607      	mov	r7, r0
 8005b4c:	1c78      	adds	r0, r7, #1
 8005b4e:	d1d6      	bne.n	8005afe <_vfiprintf_r+0x19e>
 8005b50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b52:	07d9      	lsls	r1, r3, #31
 8005b54:	d405      	bmi.n	8005b62 <_vfiprintf_r+0x202>
 8005b56:	89ab      	ldrh	r3, [r5, #12]
 8005b58:	059a      	lsls	r2, r3, #22
 8005b5a:	d402      	bmi.n	8005b62 <_vfiprintf_r+0x202>
 8005b5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b5e:	f7fe f8fd 	bl	8003d5c <__retarget_lock_release_recursive>
 8005b62:	89ab      	ldrh	r3, [r5, #12]
 8005b64:	065b      	lsls	r3, r3, #25
 8005b66:	f53f af1d 	bmi.w	80059a4 <_vfiprintf_r+0x44>
 8005b6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b6c:	e71c      	b.n	80059a8 <_vfiprintf_r+0x48>
 8005b6e:	ab03      	add	r3, sp, #12
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	462a      	mov	r2, r5
 8005b74:	4b05      	ldr	r3, [pc, #20]	; (8005b8c <_vfiprintf_r+0x22c>)
 8005b76:	a904      	add	r1, sp, #16
 8005b78:	4630      	mov	r0, r6
 8005b7a:	f7fd fe29 	bl	80037d0 <_printf_i>
 8005b7e:	e7e4      	b.n	8005b4a <_vfiprintf_r+0x1ea>
 8005b80:	0800611c 	.word	0x0800611c
 8005b84:	08006126 	.word	0x08006126
 8005b88:	08003289 	.word	0x08003289
 8005b8c:	0800593d 	.word	0x0800593d
 8005b90:	08006122 	.word	0x08006122

08005b94 <__swbuf_r>:
 8005b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b96:	460e      	mov	r6, r1
 8005b98:	4614      	mov	r4, r2
 8005b9a:	4605      	mov	r5, r0
 8005b9c:	b118      	cbz	r0, 8005ba6 <__swbuf_r+0x12>
 8005b9e:	6a03      	ldr	r3, [r0, #32]
 8005ba0:	b90b      	cbnz	r3, 8005ba6 <__swbuf_r+0x12>
 8005ba2:	f7fd ffc3 	bl	8003b2c <__sinit>
 8005ba6:	69a3      	ldr	r3, [r4, #24]
 8005ba8:	60a3      	str	r3, [r4, #8]
 8005baa:	89a3      	ldrh	r3, [r4, #12]
 8005bac:	071a      	lsls	r2, r3, #28
 8005bae:	d525      	bpl.n	8005bfc <__swbuf_r+0x68>
 8005bb0:	6923      	ldr	r3, [r4, #16]
 8005bb2:	b31b      	cbz	r3, 8005bfc <__swbuf_r+0x68>
 8005bb4:	6823      	ldr	r3, [r4, #0]
 8005bb6:	6922      	ldr	r2, [r4, #16]
 8005bb8:	1a98      	subs	r0, r3, r2
 8005bba:	6963      	ldr	r3, [r4, #20]
 8005bbc:	b2f6      	uxtb	r6, r6
 8005bbe:	4283      	cmp	r3, r0
 8005bc0:	4637      	mov	r7, r6
 8005bc2:	dc04      	bgt.n	8005bce <__swbuf_r+0x3a>
 8005bc4:	4621      	mov	r1, r4
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	f7ff fd9e 	bl	8005708 <_fflush_r>
 8005bcc:	b9e0      	cbnz	r0, 8005c08 <__swbuf_r+0x74>
 8005bce:	68a3      	ldr	r3, [r4, #8]
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	60a3      	str	r3, [r4, #8]
 8005bd4:	6823      	ldr	r3, [r4, #0]
 8005bd6:	1c5a      	adds	r2, r3, #1
 8005bd8:	6022      	str	r2, [r4, #0]
 8005bda:	701e      	strb	r6, [r3, #0]
 8005bdc:	6962      	ldr	r2, [r4, #20]
 8005bde:	1c43      	adds	r3, r0, #1
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d004      	beq.n	8005bee <__swbuf_r+0x5a>
 8005be4:	89a3      	ldrh	r3, [r4, #12]
 8005be6:	07db      	lsls	r3, r3, #31
 8005be8:	d506      	bpl.n	8005bf8 <__swbuf_r+0x64>
 8005bea:	2e0a      	cmp	r6, #10
 8005bec:	d104      	bne.n	8005bf8 <__swbuf_r+0x64>
 8005bee:	4621      	mov	r1, r4
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	f7ff fd89 	bl	8005708 <_fflush_r>
 8005bf6:	b938      	cbnz	r0, 8005c08 <__swbuf_r+0x74>
 8005bf8:	4638      	mov	r0, r7
 8005bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f000 f806 	bl	8005c10 <__swsetup_r>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	d0d5      	beq.n	8005bb4 <__swbuf_r+0x20>
 8005c08:	f04f 37ff 	mov.w	r7, #4294967295
 8005c0c:	e7f4      	b.n	8005bf8 <__swbuf_r+0x64>
	...

08005c10 <__swsetup_r>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	4b2a      	ldr	r3, [pc, #168]	; (8005cbc <__swsetup_r+0xac>)
 8005c14:	4605      	mov	r5, r0
 8005c16:	6818      	ldr	r0, [r3, #0]
 8005c18:	460c      	mov	r4, r1
 8005c1a:	b118      	cbz	r0, 8005c24 <__swsetup_r+0x14>
 8005c1c:	6a03      	ldr	r3, [r0, #32]
 8005c1e:	b90b      	cbnz	r3, 8005c24 <__swsetup_r+0x14>
 8005c20:	f7fd ff84 	bl	8003b2c <__sinit>
 8005c24:	89a3      	ldrh	r3, [r4, #12]
 8005c26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c2a:	0718      	lsls	r0, r3, #28
 8005c2c:	d422      	bmi.n	8005c74 <__swsetup_r+0x64>
 8005c2e:	06d9      	lsls	r1, r3, #27
 8005c30:	d407      	bmi.n	8005c42 <__swsetup_r+0x32>
 8005c32:	2309      	movs	r3, #9
 8005c34:	602b      	str	r3, [r5, #0]
 8005c36:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c3a:	81a3      	strh	r3, [r4, #12]
 8005c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c40:	e034      	b.n	8005cac <__swsetup_r+0x9c>
 8005c42:	0758      	lsls	r0, r3, #29
 8005c44:	d512      	bpl.n	8005c6c <__swsetup_r+0x5c>
 8005c46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c48:	b141      	cbz	r1, 8005c5c <__swsetup_r+0x4c>
 8005c4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c4e:	4299      	cmp	r1, r3
 8005c50:	d002      	beq.n	8005c58 <__swsetup_r+0x48>
 8005c52:	4628      	mov	r0, r5
 8005c54:	f7fe fefe 	bl	8004a54 <_free_r>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	6363      	str	r3, [r4, #52]	; 0x34
 8005c5c:	89a3      	ldrh	r3, [r4, #12]
 8005c5e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c62:	81a3      	strh	r3, [r4, #12]
 8005c64:	2300      	movs	r3, #0
 8005c66:	6063      	str	r3, [r4, #4]
 8005c68:	6923      	ldr	r3, [r4, #16]
 8005c6a:	6023      	str	r3, [r4, #0]
 8005c6c:	89a3      	ldrh	r3, [r4, #12]
 8005c6e:	f043 0308 	orr.w	r3, r3, #8
 8005c72:	81a3      	strh	r3, [r4, #12]
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	b94b      	cbnz	r3, 8005c8c <__swsetup_r+0x7c>
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c82:	d003      	beq.n	8005c8c <__swsetup_r+0x7c>
 8005c84:	4621      	mov	r1, r4
 8005c86:	4628      	mov	r0, r5
 8005c88:	f000 f884 	bl	8005d94 <__smakebuf_r>
 8005c8c:	89a0      	ldrh	r0, [r4, #12]
 8005c8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c92:	f010 0301 	ands.w	r3, r0, #1
 8005c96:	d00a      	beq.n	8005cae <__swsetup_r+0x9e>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	60a3      	str	r3, [r4, #8]
 8005c9c:	6963      	ldr	r3, [r4, #20]
 8005c9e:	425b      	negs	r3, r3
 8005ca0:	61a3      	str	r3, [r4, #24]
 8005ca2:	6923      	ldr	r3, [r4, #16]
 8005ca4:	b943      	cbnz	r3, 8005cb8 <__swsetup_r+0xa8>
 8005ca6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005caa:	d1c4      	bne.n	8005c36 <__swsetup_r+0x26>
 8005cac:	bd38      	pop	{r3, r4, r5, pc}
 8005cae:	0781      	lsls	r1, r0, #30
 8005cb0:	bf58      	it	pl
 8005cb2:	6963      	ldrpl	r3, [r4, #20]
 8005cb4:	60a3      	str	r3, [r4, #8]
 8005cb6:	e7f4      	b.n	8005ca2 <__swsetup_r+0x92>
 8005cb8:	2000      	movs	r0, #0
 8005cba:	e7f7      	b.n	8005cac <__swsetup_r+0x9c>
 8005cbc:	2000005c 	.word	0x2000005c

08005cc0 <_raise_r>:
 8005cc0:	291f      	cmp	r1, #31
 8005cc2:	b538      	push	{r3, r4, r5, lr}
 8005cc4:	4604      	mov	r4, r0
 8005cc6:	460d      	mov	r5, r1
 8005cc8:	d904      	bls.n	8005cd4 <_raise_r+0x14>
 8005cca:	2316      	movs	r3, #22
 8005ccc:	6003      	str	r3, [r0, #0]
 8005cce:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd2:	bd38      	pop	{r3, r4, r5, pc}
 8005cd4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005cd6:	b112      	cbz	r2, 8005cde <_raise_r+0x1e>
 8005cd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005cdc:	b94b      	cbnz	r3, 8005cf2 <_raise_r+0x32>
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f000 f830 	bl	8005d44 <_getpid_r>
 8005ce4:	462a      	mov	r2, r5
 8005ce6:	4601      	mov	r1, r0
 8005ce8:	4620      	mov	r0, r4
 8005cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cee:	f000 b817 	b.w	8005d20 <_kill_r>
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d00a      	beq.n	8005d0c <_raise_r+0x4c>
 8005cf6:	1c59      	adds	r1, r3, #1
 8005cf8:	d103      	bne.n	8005d02 <_raise_r+0x42>
 8005cfa:	2316      	movs	r3, #22
 8005cfc:	6003      	str	r3, [r0, #0]
 8005cfe:	2001      	movs	r0, #1
 8005d00:	e7e7      	b.n	8005cd2 <_raise_r+0x12>
 8005d02:	2400      	movs	r4, #0
 8005d04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005d08:	4628      	mov	r0, r5
 8005d0a:	4798      	blx	r3
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	e7e0      	b.n	8005cd2 <_raise_r+0x12>

08005d10 <raise>:
 8005d10:	4b02      	ldr	r3, [pc, #8]	; (8005d1c <raise+0xc>)
 8005d12:	4601      	mov	r1, r0
 8005d14:	6818      	ldr	r0, [r3, #0]
 8005d16:	f7ff bfd3 	b.w	8005cc0 <_raise_r>
 8005d1a:	bf00      	nop
 8005d1c:	2000005c 	.word	0x2000005c

08005d20 <_kill_r>:
 8005d20:	b538      	push	{r3, r4, r5, lr}
 8005d22:	4d07      	ldr	r5, [pc, #28]	; (8005d40 <_kill_r+0x20>)
 8005d24:	2300      	movs	r3, #0
 8005d26:	4604      	mov	r4, r0
 8005d28:	4608      	mov	r0, r1
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	602b      	str	r3, [r5, #0]
 8005d2e:	f7fc fc33 	bl	8002598 <_kill>
 8005d32:	1c43      	adds	r3, r0, #1
 8005d34:	d102      	bne.n	8005d3c <_kill_r+0x1c>
 8005d36:	682b      	ldr	r3, [r5, #0]
 8005d38:	b103      	cbz	r3, 8005d3c <_kill_r+0x1c>
 8005d3a:	6023      	str	r3, [r4, #0]
 8005d3c:	bd38      	pop	{r3, r4, r5, pc}
 8005d3e:	bf00      	nop
 8005d40:	200005b0 	.word	0x200005b0

08005d44 <_getpid_r>:
 8005d44:	f7fc bc20 	b.w	8002588 <_getpid>

08005d48 <__swhatbuf_r>:
 8005d48:	b570      	push	{r4, r5, r6, lr}
 8005d4a:	460c      	mov	r4, r1
 8005d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d50:	2900      	cmp	r1, #0
 8005d52:	b096      	sub	sp, #88	; 0x58
 8005d54:	4615      	mov	r5, r2
 8005d56:	461e      	mov	r6, r3
 8005d58:	da0d      	bge.n	8005d76 <__swhatbuf_r+0x2e>
 8005d5a:	89a3      	ldrh	r3, [r4, #12]
 8005d5c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005d60:	f04f 0100 	mov.w	r1, #0
 8005d64:	bf0c      	ite	eq
 8005d66:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005d6a:	2340      	movne	r3, #64	; 0x40
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	6031      	str	r1, [r6, #0]
 8005d70:	602b      	str	r3, [r5, #0]
 8005d72:	b016      	add	sp, #88	; 0x58
 8005d74:	bd70      	pop	{r4, r5, r6, pc}
 8005d76:	466a      	mov	r2, sp
 8005d78:	f000 f848 	bl	8005e0c <_fstat_r>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	dbec      	blt.n	8005d5a <__swhatbuf_r+0x12>
 8005d80:	9901      	ldr	r1, [sp, #4]
 8005d82:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005d86:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005d8a:	4259      	negs	r1, r3
 8005d8c:	4159      	adcs	r1, r3
 8005d8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d92:	e7eb      	b.n	8005d6c <__swhatbuf_r+0x24>

08005d94 <__smakebuf_r>:
 8005d94:	898b      	ldrh	r3, [r1, #12]
 8005d96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d98:	079d      	lsls	r5, r3, #30
 8005d9a:	4606      	mov	r6, r0
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	d507      	bpl.n	8005db0 <__smakebuf_r+0x1c>
 8005da0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	6123      	str	r3, [r4, #16]
 8005da8:	2301      	movs	r3, #1
 8005daa:	6163      	str	r3, [r4, #20]
 8005dac:	b002      	add	sp, #8
 8005dae:	bd70      	pop	{r4, r5, r6, pc}
 8005db0:	ab01      	add	r3, sp, #4
 8005db2:	466a      	mov	r2, sp
 8005db4:	f7ff ffc8 	bl	8005d48 <__swhatbuf_r>
 8005db8:	9900      	ldr	r1, [sp, #0]
 8005dba:	4605      	mov	r5, r0
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	f7fe febd 	bl	8004b3c <_malloc_r>
 8005dc2:	b948      	cbnz	r0, 8005dd8 <__smakebuf_r+0x44>
 8005dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dc8:	059a      	lsls	r2, r3, #22
 8005dca:	d4ef      	bmi.n	8005dac <__smakebuf_r+0x18>
 8005dcc:	f023 0303 	bic.w	r3, r3, #3
 8005dd0:	f043 0302 	orr.w	r3, r3, #2
 8005dd4:	81a3      	strh	r3, [r4, #12]
 8005dd6:	e7e3      	b.n	8005da0 <__smakebuf_r+0xc>
 8005dd8:	89a3      	ldrh	r3, [r4, #12]
 8005dda:	6020      	str	r0, [r4, #0]
 8005ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005de0:	81a3      	strh	r3, [r4, #12]
 8005de2:	9b00      	ldr	r3, [sp, #0]
 8005de4:	6163      	str	r3, [r4, #20]
 8005de6:	9b01      	ldr	r3, [sp, #4]
 8005de8:	6120      	str	r0, [r4, #16]
 8005dea:	b15b      	cbz	r3, 8005e04 <__smakebuf_r+0x70>
 8005dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005df0:	4630      	mov	r0, r6
 8005df2:	f000 f81d 	bl	8005e30 <_isatty_r>
 8005df6:	b128      	cbz	r0, 8005e04 <__smakebuf_r+0x70>
 8005df8:	89a3      	ldrh	r3, [r4, #12]
 8005dfa:	f023 0303 	bic.w	r3, r3, #3
 8005dfe:	f043 0301 	orr.w	r3, r3, #1
 8005e02:	81a3      	strh	r3, [r4, #12]
 8005e04:	89a3      	ldrh	r3, [r4, #12]
 8005e06:	431d      	orrs	r5, r3
 8005e08:	81a5      	strh	r5, [r4, #12]
 8005e0a:	e7cf      	b.n	8005dac <__smakebuf_r+0x18>

08005e0c <_fstat_r>:
 8005e0c:	b538      	push	{r3, r4, r5, lr}
 8005e0e:	4d07      	ldr	r5, [pc, #28]	; (8005e2c <_fstat_r+0x20>)
 8005e10:	2300      	movs	r3, #0
 8005e12:	4604      	mov	r4, r0
 8005e14:	4608      	mov	r0, r1
 8005e16:	4611      	mov	r1, r2
 8005e18:	602b      	str	r3, [r5, #0]
 8005e1a:	f7fc fc1c 	bl	8002656 <_fstat>
 8005e1e:	1c43      	adds	r3, r0, #1
 8005e20:	d102      	bne.n	8005e28 <_fstat_r+0x1c>
 8005e22:	682b      	ldr	r3, [r5, #0]
 8005e24:	b103      	cbz	r3, 8005e28 <_fstat_r+0x1c>
 8005e26:	6023      	str	r3, [r4, #0]
 8005e28:	bd38      	pop	{r3, r4, r5, pc}
 8005e2a:	bf00      	nop
 8005e2c:	200005b0 	.word	0x200005b0

08005e30 <_isatty_r>:
 8005e30:	b538      	push	{r3, r4, r5, lr}
 8005e32:	4d06      	ldr	r5, [pc, #24]	; (8005e4c <_isatty_r+0x1c>)
 8005e34:	2300      	movs	r3, #0
 8005e36:	4604      	mov	r4, r0
 8005e38:	4608      	mov	r0, r1
 8005e3a:	602b      	str	r3, [r5, #0]
 8005e3c:	f7fc fc1b 	bl	8002676 <_isatty>
 8005e40:	1c43      	adds	r3, r0, #1
 8005e42:	d102      	bne.n	8005e4a <_isatty_r+0x1a>
 8005e44:	682b      	ldr	r3, [r5, #0]
 8005e46:	b103      	cbz	r3, 8005e4a <_isatty_r+0x1a>
 8005e48:	6023      	str	r3, [r4, #0]
 8005e4a:	bd38      	pop	{r3, r4, r5, pc}
 8005e4c:	200005b0 	.word	0x200005b0

08005e50 <_init>:
 8005e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e52:	bf00      	nop
 8005e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e56:	bc08      	pop	{r3}
 8005e58:	469e      	mov	lr, r3
 8005e5a:	4770      	bx	lr

08005e5c <_fini>:
 8005e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5e:	bf00      	nop
 8005e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e62:	bc08      	pop	{r3}
 8005e64:	469e      	mov	lr, r3
 8005e66:	4770      	bx	lr
