// Seed: 1346210571
module module_0 (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input wor module_0,
    output supply1 id_16,
    input tri id_17,
    output uwire id_18,
    input wire id_19,
    input uwire id_20,
    input wor id_21
);
  uwire id_23 = id_8;
  wire  id_24;
  wire  id_25;
  wire  id_26;
endmodule
module module_1 (
    output tri id_0
    , id_7,
    input wor id_1,
    output uwire id_2,
    output wor id_3,
    input supply0 id_4,
    input tri id_5
);
  assign id_2 = id_4;
  module_0(
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_1,
      id_0,
      id_1,
      id_5,
      id_5,
      id_1,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_2,
      id_5,
      id_2,
      id_5,
      id_1,
      id_5
  );
endmodule
