
micromouse v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff10  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000761c  08010168  08010168  00011168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017784  08017784  000192b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017784  08017784  00018784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801778c  0801778c  000192b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801778c  0801778c  0001878c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017790  08017790  00018790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b0  20000000  08017794  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ca0  200002b0  08017a44  000192b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f50  08017a44  00019f50  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000192b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002007a  00000000  00000000  000192e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004347  00000000  00000000  00039360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a20  00000000  00000000  0003d6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013f9  00000000  00000000  0003f0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035c4b  00000000  00000000  000404c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002409f  00000000  00000000  0007610c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014e07e  00000000  00000000  0009a1ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e8229  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081b0  00000000  00000000  001e826c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  001f041c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200002b0 	.word	0x200002b0
 8000274:	00000000 	.word	0x00000000
 8000278:	08010150 	.word	0x08010150

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200002b4 	.word	0x200002b4
 8000294:	08010150 	.word	0x08010150

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b088      	sub	sp, #32
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c76:	463b      	mov	r3, r7
 8000c78:	2220      	movs	r2, #32
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f00c fc5d 	bl	800d53c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c82:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c84:	4a2b      	ldr	r2, [pc, #172]	@ (8000d34 <MX_ADC1_Init+0xc4>)
 8000c86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000c88:	4b29      	ldr	r3, [pc, #164]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c8a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c90:	4b27      	ldr	r3, [pc, #156]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c96:	4b26      	ldr	r3, [pc, #152]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c9c:	4b24      	ldr	r3, [pc, #144]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca2:	4b23      	ldr	r3, [pc, #140]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ca8:	4b21      	ldr	r3, [pc, #132]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cae:	4b20      	ldr	r3, [pc, #128]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cc8:	4b19      	ldr	r3, [pc, #100]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cce:	4b18      	ldr	r3, [pc, #96]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000cd6:	4b16      	ldr	r3, [pc, #88]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cdc:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000ce2:	4b13      	ldr	r3, [pc, #76]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cea:	4811      	ldr	r0, [pc, #68]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cec:	f004 feb2 	bl	8005a54 <HAL_ADC_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000cf6:	f000 fc91 	bl	800161c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cfe:	2306      	movs	r3, #6
 8000d00:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d06:	237f      	movs	r3, #127	@ 0x7f
 8000d08:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d0a:	2304      	movs	r3, #4
 8000d0c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d12:	463b      	mov	r3, r7
 8000d14:	4619      	mov	r1, r3
 8000d16:	4806      	ldr	r0, [pc, #24]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000d18:	f004 fff0 	bl	8005cfc <HAL_ADC_ConfigChannel>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000d22:	f000 fc7b 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d26:	bf00      	nop
 8000d28:	3720      	adds	r7, #32
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	200002cc 	.word	0x200002cc
 8000d34:	42028000 	.word	0x42028000

08000d38 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b088      	sub	sp, #32
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d3e:	463b      	mov	r3, r7
 8000d40:	2220      	movs	r2, #32
 8000d42:	2100      	movs	r1, #0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f00c fbf9 	bl	800d53c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dfc <MX_ADC2_Init+0xc4>)
 8000d4e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000d50:	4b29      	ldr	r3, [pc, #164]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d52:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d56:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000d58:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d5e:	4b26      	ldr	r3, [pc, #152]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d64:	4b24      	ldr	r3, [pc, #144]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6a:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d70:	4b21      	ldr	r3, [pc, #132]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000d76:	4b20      	ldr	r3, [pc, #128]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d82:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d90:	4b19      	ldr	r3, [pc, #100]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000d96:	4b18      	ldr	r3, [pc, #96]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc2.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000d9e:	4b16      	ldr	r3, [pc, #88]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000da4:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc2.Init.OversamplingMode = DISABLE;
 8000daa:	4b13      	ldr	r3, [pc, #76]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000db2:	4811      	ldr	r0, [pc, #68]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000db4:	f004 fe4e 	bl	8005a54 <HAL_ADC_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000dbe:	f000 fc2d 	bl	800161c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e00 <MX_ADC2_Init+0xc8>)
 8000dc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dc6:	2306      	movs	r3, #6
 8000dc8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dce:	237f      	movs	r3, #127	@ 0x7f
 8000dd0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dd2:	2304      	movs	r3, #4
 8000dd4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4806      	ldr	r0, [pc, #24]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000de0:	f004 ff8c 	bl	8005cfc <HAL_ADC_ConfigChannel>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000dea:	f000 fc17 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	3720      	adds	r7, #32
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000334 	.word	0x20000334
 8000dfc:	42028100 	.word	0x42028100
 8000e00:	2a000400 	.word	0x2a000400

08000e04 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b0c2      	sub	sp, #264	@ 0x108
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000e12:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e24:	f107 0320 	add.w	r3, r7, #32
 8000e28:	22d0      	movs	r2, #208	@ 0xd0
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f00c fb85 	bl	800d53c <memset>
  if(adcHandle->Instance==ADC1)
 8000e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a61      	ldr	r2, [pc, #388]	@ (8000fc4 <HAL_ADC_MspInit+0x1c0>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d167      	bne.n	8000f14 <HAL_ADC_MspInit+0x110>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000e44:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8000e50:	2300      	movs	r3, #0
 8000e52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e56:	f107 0320 	add.w	r3, r7, #32
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f006 fef6 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8000e66:	f000 fbd9 	bl	800161c <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8000e6a:	4b57      	ldr	r3, [pc, #348]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	4a55      	ldr	r2, [pc, #340]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000e72:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000e74:	4b54      	ldr	r3, [pc, #336]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d10e      	bne.n	8000e9a <HAL_ADC_MspInit+0x96>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000e7c:	4b53      	ldr	r3, [pc, #332]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e82:	4a52      	ldr	r2, [pc, #328]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e8c:	4b4f      	ldr	r3, [pc, #316]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e96:	61fb      	str	r3, [r7, #28]
 8000e98:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ea0:	4a4a      	ldr	r2, [pc, #296]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000eaa:	4b48      	ldr	r3, [pc, #288]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000eb0:	f003 0304 	and.w	r3, r3, #4
 8000eb4:	61bb      	str	r3, [r7, #24]
 8000eb6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b44      	ldr	r3, [pc, #272]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ebe:	4a43      	ldr	r2, [pc, #268]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ec8:	4b40      	ldr	r3, [pc, #256]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ece:	f003 0301 	and.w	r3, r3, #1
 8000ed2:	617b      	str	r3, [r7, #20]
 8000ed4:	697b      	ldr	r3, [r7, #20]
    PC3     ------> ADC1_INP13
    PA0     ------> ADC1_INP0
    PA1     ------> ADC1_INP1
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = SOA_L_Pin|SOB_L_Pin|SOC_L_Pin;
 8000ed6:	230e      	movs	r3, #14
 8000ed8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000edc:	2303      	movs	r3, #3
 8000ede:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000eec:	4619      	mov	r1, r3
 8000eee:	4838      	ldr	r0, [pc, #224]	@ (8000fd0 <HAL_ADC_MspInit+0x1cc>)
 8000ef0:	f005 fca4 	bl	800683c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SOA_R_Pin|SOB_R_Pin|SOC_R_Pin;
 8000ef4:	2307      	movs	r3, #7
 8000ef6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000efa:	2303      	movs	r3, #3
 8000efc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4831      	ldr	r0, [pc, #196]	@ (8000fd4 <HAL_ADC_MspInit+0x1d0>)
 8000f0e:	f005 fc95 	bl	800683c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000f12:	e051      	b.n	8000fb8 <HAL_ADC_MspInit+0x1b4>
  else if(adcHandle->Instance==ADC2)
 8000f14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a2d      	ldr	r2, [pc, #180]	@ (8000fd8 <HAL_ADC_MspInit+0x1d4>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d148      	bne.n	8000fb8 <HAL_ADC_MspInit+0x1b4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000f26:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8000f32:	2300      	movs	r3, #0
 8000f34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f38:	f107 0320 	add.w	r3, r7, #32
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f006 fe85 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <HAL_ADC_MspInit+0x148>
      Error_Handler();
 8000f48:	f000 fb68 	bl	800161c <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8000f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000f54:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000f56:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d10e      	bne.n	8000f7c <HAL_ADC_MspInit+0x178>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f64:	4a19      	ldr	r2, [pc, #100]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f6e:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f78:	613b      	str	r3, [r7, #16]
 8000f7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7c:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f82:	4a12      	ldr	r2, [pc, #72]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f92:	f003 0304 	and.w	r3, r3, #4
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_BAT_Pin;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(ADC_BAT_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <HAL_ADC_MspInit+0x1cc>)
 8000fb4:	f005 fc42 	bl	800683c <HAL_GPIO_Init>
}
 8000fb8:	bf00      	nop
 8000fba:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	42028000 	.word	0x42028000
 8000fc8:	2000039c 	.word	0x2000039c
 8000fcc:	44020c00 	.word	0x44020c00
 8000fd0:	42020800 	.word	0x42020800
 8000fd4:	42020000 	.word	0x42020000
 8000fd8:	42028100 	.word	0x42028100

08000fdc <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8000fe6:	4b19      	ldr	r3, [pc, #100]	@ (800104c <BSP_I2C2_Init+0x70>)
 8000fe8:	4a19      	ldr	r2, [pc, #100]	@ (8001050 <BSP_I2C2_Init+0x74>)
 8000fea:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8000fec:	4b19      	ldr	r3, [pc, #100]	@ (8001054 <BSP_I2C2_Init+0x78>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	4918      	ldr	r1, [pc, #96]	@ (8001054 <BSP_I2C2_Init+0x78>)
 8000ff4:	600a      	str	r2, [r1, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d122      	bne.n	8001040 <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8000ffa:	4814      	ldr	r0, [pc, #80]	@ (800104c <BSP_I2C2_Init+0x70>)
 8000ffc:	f005 fe39 	bl	8006c72 <HAL_I2C_GetState>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d11c      	bne.n	8001040 <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8001006:	4811      	ldr	r0, [pc, #68]	@ (800104c <BSP_I2C2_Init+0x70>)
 8001008:	f000 f86a 	bl	80010e0 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d116      	bne.n	8001040 <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8001012:	480e      	ldr	r0, [pc, #56]	@ (800104c <BSP_I2C2_Init+0x70>)
 8001014:	f000 f820 	bl	8001058 <MX_I2C2_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800101e:	f06f 0307 	mvn.w	r3, #7
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	e00c      	b.n	8001040 <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001026:	2100      	movs	r1, #0
 8001028:	4808      	ldr	r0, [pc, #32]	@ (800104c <BSP_I2C2_Init+0x70>)
 800102a:	f005 fe30 	bl	8006c8e <HAL_I2CEx_ConfigAnalogFilter>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d003      	beq.n	800103c <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001034:	f06f 0307 	mvn.w	r3, #7
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	e001      	b.n	8001040 <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 800103c:	2300      	movs	r3, #0
 800103e:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8001040:	687b      	ldr	r3, [r7, #4]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200003a0 	.word	0x200003a0
 8001050:	40005800 	.word	0x40005800
 8001054:	200003f4 	.word	0x200003f4

08001058 <MX_I2C2_Init>:
}

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001060:	2300      	movs	r3, #0
 8001062:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a1c      	ldr	r2, [pc, #112]	@ (80010d8 <MX_I2C2_Init+0x80>)
 8001068:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00300F38;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a1b      	ldr	r2, [pc, #108]	@ (80010dc <MX_I2C2_Init+0x84>)
 800106e:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2201      	movs	r2, #1
 800107a:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f005 fd44 	bl	8006b28 <HAL_I2C_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010aa:	2100      	movs	r1, #0
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f005 fdee 	bl	8006c8e <HAL_I2CEx_ConfigAnalogFilter>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 80010bc:	2100      	movs	r1, #0
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f005 fe30 	bl	8006d24 <HAL_I2CEx_ConfigDigitalFilter>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40005800 	.word	0x40005800
 80010dc:	00300f38 	.word	0x00300f38

080010e0 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b0be      	sub	sp, #248	@ 0xf8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	22d0      	movs	r2, #208	@ 0xd0
 80010ee:	2100      	movs	r1, #0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f00c fa23 	bl	800d53c <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80010f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010fa:	f04f 0300 	mov.w	r3, #0
 80010fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 8001102:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001106:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800110a:	f107 0310 	add.w	r3, r7, #16
 800110e:	4618      	mov	r0, r3
 8001110:	f006 fd9c 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001114:	4b26      	ldr	r3, [pc, #152]	@ (80011b0 <I2C2_MspInit+0xd0>)
 8001116:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800111a:	4a25      	ldr	r2, [pc, #148]	@ (80011b0 <I2C2_MspInit+0xd0>)
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001124:	4b22      	ldr	r3, [pc, #136]	@ (80011b0 <I2C2_MspInit+0xd0>)
 8001126:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8001132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001136:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800113a:	2312      	movs	r3, #18
 800113c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001146:	2303      	movs	r3, #3
 8001148:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 800114c:	2304      	movs	r3, #4
 800114e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001152:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001156:	4619      	mov	r1, r3
 8001158:	4816      	ldr	r0, [pc, #88]	@ (80011b4 <I2C2_MspInit+0xd4>)
 800115a:	f005 fb6f 	bl	800683c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 800115e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001162:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001166:	2312      	movs	r3, #18
 8001168:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8001178:	2304      	movs	r3, #4
 800117a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 800117e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001182:	4619      	mov	r1, r3
 8001184:	480b      	ldr	r0, [pc, #44]	@ (80011b4 <I2C2_MspInit+0xd4>)
 8001186:	f005 fb59 	bl	800683c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800118a:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <I2C2_MspInit+0xd0>)
 800118c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001190:	4a07      	ldr	r2, [pc, #28]	@ (80011b0 <I2C2_MspInit+0xd0>)
 8001192:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001196:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800119a:	4b05      	ldr	r3, [pc, #20]	@ (80011b0 <I2C2_MspInit+0xd0>)
 800119c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80011a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 80011a8:	bf00      	nop
 80011aa:	37f8      	adds	r7, #248	@ 0xf8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	44020c00 	.word	0x44020c00
 80011b4:	42020400 	.word	0x42020400

080011b8 <MX_GPIO_Init>:
     PH1-OSC_OUT(PH1)   ------> RCC_OSC_OUT
     PA13(JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14(JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	@ 0x28
 80011bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	4b5e      	ldr	r3, [pc, #376]	@ (8001348 <MX_GPIO_Init+0x190>)
 80011d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011d4:	4a5c      	ldr	r2, [pc, #368]	@ (8001348 <MX_GPIO_Init+0x190>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011de:	4b5a      	ldr	r3, [pc, #360]	@ (8001348 <MX_GPIO_Init+0x190>)
 80011e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ec:	4b56      	ldr	r3, [pc, #344]	@ (8001348 <MX_GPIO_Init+0x190>)
 80011ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f2:	4a55      	ldr	r2, [pc, #340]	@ (8001348 <MX_GPIO_Init+0x190>)
 80011f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011fc:	4b52      	ldr	r3, [pc, #328]	@ (8001348 <MX_GPIO_Init+0x190>)
 80011fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	4b4f      	ldr	r3, [pc, #316]	@ (8001348 <MX_GPIO_Init+0x190>)
 800120c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001210:	4a4d      	ldr	r2, [pc, #308]	@ (8001348 <MX_GPIO_Init+0x190>)
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800121a:	4b4b      	ldr	r3, [pc, #300]	@ (8001348 <MX_GPIO_Init+0x190>)
 800121c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	60bb      	str	r3, [r7, #8]
 8001226:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001228:	4b47      	ldr	r3, [pc, #284]	@ (8001348 <MX_GPIO_Init+0x190>)
 800122a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800122e:	4a46      	ldr	r2, [pc, #280]	@ (8001348 <MX_GPIO_Init+0x190>)
 8001230:	f043 0302 	orr.w	r3, r3, #2
 8001234:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001238:	4b43      	ldr	r3, [pc, #268]	@ (8001348 <MX_GPIO_Init+0x190>)
 800123a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001246:	4b40      	ldr	r3, [pc, #256]	@ (8001348 <MX_GPIO_Init+0x190>)
 8001248:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800124c:	4a3e      	ldr	r2, [pc, #248]	@ (8001348 <MX_GPIO_Init+0x190>)
 800124e:	f043 0308 	orr.w	r3, r3, #8
 8001252:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001256:	4b3c      	ldr	r3, [pc, #240]	@ (8001348 <MX_GPIO_Init+0x190>)
 8001258:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800125c:	f003 0308 	and.w	r3, r3, #8
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MTR_CS_R_Pin|MTR_CS_L_Pin|IMU_CS_Pin|SNR1_Pin
 8001264:	2200      	movs	r2, #0
 8001266:	f44f 6163 	mov.w	r1, #3632	@ 0xe30
 800126a:	4838      	ldr	r0, [pc, #224]	@ (800134c <MX_GPIO_Init+0x194>)
 800126c:	f005 fc44 	bl	8006af8 <HAL_GPIO_WritePin>
                          |SNR0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SNR_MUX_Pin|SNR3_Pin|SNR2_Pin, GPIO_PIN_RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8001276:	4836      	ldr	r0, [pc, #216]	@ (8001350 <MX_GPIO_Init+0x198>)
 8001278:	f005 fc3e 	bl	8006af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	2104      	movs	r1, #4
 8001280:	4834      	ldr	r0, [pc, #208]	@ (8001354 <MX_GPIO_Init+0x19c>)
 8001282:	f005 fc39 	bl	8006af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	2110      	movs	r1, #16
 800128a:	4833      	ldr	r0, [pc, #204]	@ (8001358 <MX_GPIO_Init+0x1a0>)
 800128c:	f005 fc34 	bl	8006af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MTR_CS_R_Pin MTR_CS_L_Pin */
  GPIO_InitStruct.Pin = MTR_CS_R_Pin|MTR_CS_L_Pin;
 8001290:	2330      	movs	r3, #48	@ 0x30
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	4619      	mov	r1, r3
 80012a6:	4829      	ldr	r0, [pc, #164]	@ (800134c <MX_GPIO_Init+0x194>)
 80012a8:	f005 fac8 	bl	800683c <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 80012ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	2301      	movs	r3, #1
 80012b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012b6:	2301      	movs	r3, #1
 80012b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	4821      	ldr	r0, [pc, #132]	@ (800134c <MX_GPIO_Init+0x194>)
 80012c6:	f005 fab9 	bl	800683c <HAL_GPIO_Init>

  /*Configure GPIO pins : SNR_MUX_Pin SNR3_Pin SNR2_Pin */
  GPIO_InitStruct.Pin = SNR_MUX_Pin|SNR3_Pin|SNR2_Pin;
 80012ca:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 80012ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d0:	2301      	movs	r3, #1
 80012d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012d4:	2302      	movs	r3, #2
 80012d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2300      	movs	r3, #0
 80012da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	4619      	mov	r1, r3
 80012e2:	481b      	ldr	r0, [pc, #108]	@ (8001350 <MX_GPIO_Init+0x198>)
 80012e4:	f005 faaa 	bl	800683c <HAL_GPIO_Init>

  /*Configure GPIO pins : SNR1_Pin SNR0_Pin */
  GPIO_InitStruct.Pin = SNR1_Pin|SNR0_Pin;
 80012e8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80012ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ee:	2301      	movs	r3, #1
 80012f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012f2:	2302      	movs	r3, #2
 80012f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	4619      	mov	r1, r3
 8001300:	4812      	ldr	r0, [pc, #72]	@ (800134c <MX_GPIO_Init+0x194>)
 8001302:	f005 fa9b 	bl	800683c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8001306:	2304      	movs	r3, #4
 8001308:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130a:	2301      	movs	r3, #1
 800130c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8001316:	f107 0314 	add.w	r3, r7, #20
 800131a:	4619      	mov	r1, r3
 800131c:	480d      	ldr	r0, [pc, #52]	@ (8001354 <MX_GPIO_Init+0x19c>)
 800131e:	f005 fa8d 	bl	800683c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8001322:	2310      	movs	r3, #16
 8001324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	4619      	mov	r1, r3
 8001338:	4807      	ldr	r0, [pc, #28]	@ (8001358 <MX_GPIO_Init+0x1a0>)
 800133a:	f005 fa7f 	bl	800683c <HAL_GPIO_Init>

}
 800133e:	bf00      	nop
 8001340:	3728      	adds	r7, #40	@ 0x28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	44020c00 	.word	0x44020c00
 800134c:	42020800 	.word	0x42020800
 8001350:	42020000 	.word	0x42020000
 8001354:	42020c00 	.word	0x42020c00
 8001358:	42020400 	.word	0x42020400

0800135c <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001360:	f005 fd2c 	bl	8006dbc <HAL_ICACHE_Enable>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 800136a:	f000 f957 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6) {
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a07      	ldr	r2, [pc, #28]	@ (80013a0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d101      	bne.n	800138a <HAL_TIM_PeriodElapsedCallback+0x16>
		LSM6DS3TR_C_IRQ();
 8001386:	f001 fda3 	bl	8002ed0 <LSM6DS3TR_C_IRQ>
	}
	if(htim->Instance == TIM7) {
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a05      	ldr	r2, [pc, #20]	@ (80013a4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d101      	bne.n	8001398 <HAL_TIM_PeriodElapsedCallback+0x24>
		Motor_Control_Loop();
 8001394:	f00b fa34 	bl	800c800 <Motor_Control_Loop>
	}
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40001000 	.word	0x40001000
 80013a4:	40001400 	.word	0x40001400

080013a8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013ae:	f004 f873 	bl	8005498 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013b2:	f000 f89f 	bl	80014f4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80013b6:	f000 f913 	bl	80015e0 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013ba:	f7ff fefd 	bl	80011b8 <MX_GPIO_Init>
	MX_ADC1_Init();
 80013be:	f7ff fc57 	bl	8000c70 <MX_ADC1_Init>
	MX_SPI1_Init();
 80013c2:	f000 f931 	bl	8001628 <MX_SPI1_Init>
	MX_SPI2_Init();
 80013c6:	f000 f987 	bl	80016d8 <MX_SPI2_Init>
	MX_SPI3_Init();
 80013ca:	f000 f9db 	bl	8001784 <MX_SPI3_Init>
	MX_TIM1_Init();
 80013ce:	f000 fd0f 	bl	8001df0 <MX_TIM1_Init>
	MX_TIM2_Init();
 80013d2:	f000 fdb9 	bl	8001f48 <MX_TIM2_Init>
	MX_TIM3_Init();
 80013d6:	f000 fe0f 	bl	8001ff8 <MX_TIM3_Init>
	MX_TIM4_Init();
 80013da:	f000 fe63 	bl	80020a4 <MX_TIM4_Init>
	MX_TIM8_Init();
 80013de:	f000 ff23 	bl	8002228 <MX_TIM8_Init>
	MX_TIM15_Init();
 80013e2:	f001 f807 	bl	80023f4 <MX_TIM15_Init>
	MX_ADC2_Init();
 80013e6:	f7ff fca7 	bl	8000d38 <MX_ADC2_Init>
	MX_ICACHE_Init();
 80013ea:	f7ff ffb7 	bl	800135c <MX_ICACHE_Init>
	MX_TIM12_Init();
 80013ee:	f000 ffc7 	bl	8002380 <MX_TIM12_Init>
	MX_TIM6_Init();
 80013f2:	f000 fead 	bl	8002150 <MX_TIM6_Init>
	MX_TIM7_Init();
 80013f6:	f000 fee1 	bl	80021bc <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	BSP_I2C2_Init();
 80013fa:	f7ff fdef 	bl	8000fdc <BSP_I2C2_Init>
	DRV8316C_Init(&DRV8316C_L, &hspi3, MTR_CS_L_GPIO_Port, MTR_CS_L_Pin);
 80013fe:	2320      	movs	r3, #32
 8001400:	4a32      	ldr	r2, [pc, #200]	@ (80014cc <main+0x124>)
 8001402:	4933      	ldr	r1, [pc, #204]	@ (80014d0 <main+0x128>)
 8001404:	4833      	ldr	r0, [pc, #204]	@ (80014d4 <main+0x12c>)
 8001406:	f001 faf4 	bl	80029f2 <DRV8316C_Init>
	DRV8316C_Init(&DRV8316C_R, &hspi3, MTR_CS_R_GPIO_Port, MTR_CS_R_Pin);
 800140a:	2310      	movs	r3, #16
 800140c:	4a2f      	ldr	r2, [pc, #188]	@ (80014cc <main+0x124>)
 800140e:	4930      	ldr	r1, [pc, #192]	@ (80014d0 <main+0x128>)
 8001410:	4831      	ldr	r0, [pc, #196]	@ (80014d8 <main+0x130>)
 8001412:	f001 faee 	bl	80029f2 <DRV8316C_Init>

	DRV8316C_UnlockRegister(&DRV8316C_L);
 8001416:	482f      	ldr	r0, [pc, #188]	@ (80014d4 <main+0x12c>)
 8001418:	f001 fb39 	bl	8002a8e <DRV8316C_UnlockRegister>
	DRV8316C_UnlockRegister(&DRV8316C_R);
 800141c:	482e      	ldr	r0, [pc, #184]	@ (80014d8 <main+0x130>)
 800141e:	f001 fb36 	bl	8002a8e <DRV8316C_UnlockRegister>
	DRV8316C_ApplyDefaultConfig(&DRV8316C_L);
 8001422:	482c      	ldr	r0, [pc, #176]	@ (80014d4 <main+0x12c>)
 8001424:	f001 fb53 	bl	8002ace <DRV8316C_ApplyDefaultConfig>
	DRV8316C_ApplyDefaultConfig(&DRV8316C_R);
 8001428:	482b      	ldr	r0, [pc, #172]	@ (80014d8 <main+0x130>)
 800142a:	f001 fb50 	bl	8002ace <DRV8316C_ApplyDefaultConfig>
	DRV8316C_LockRegister(&DRV8316C_L);
 800142e:	4829      	ldr	r0, [pc, #164]	@ (80014d4 <main+0x12c>)
 8001430:	f001 fb3d 	bl	8002aae <DRV8316C_LockRegister>
	DRV8316C_LockRegister(&DRV8316C_R);
 8001434:	4828      	ldr	r0, [pc, #160]	@ (80014d8 <main+0x130>)
 8001436:	f001 fb3a 	bl	8002aae <DRV8316C_LockRegister>

	Custom_LCD_Clear();
 800143a:	f002 fcc3 	bl	8003dc4 <Custom_LCD_Clear>
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 800143e:	2100      	movs	r1, #0
 8001440:	4826      	ldr	r0, [pc, #152]	@ (80014dc <main+0x134>)
 8001442:	f009 fa95 	bl	800a970 <HAL_TIM_PWM_Start>
	LCD_Test();
 8001446:	f001 ffbb 	bl	80033c0 <LCD_Test>

	LSM6DS3TR_C_Init();
 800144a:	f001 fd13 	bl	8002e74 <LSM6DS3TR_C_Init>

	Motor_Start();
 800144e:	f00b f9f1 	bl	800c834 <Motor_Start>
//	Sensor_Init();

//	Sensor_Start();
	IMU_Start();
 8001452:	f001 fd27 	bl	8002ea4 <IMU_Start>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		Custom_LCD_Printf(0, 0, "%d", TIM1->CCR1);
 8001456:	4b22      	ldr	r3, [pc, #136]	@ (80014e0 <main+0x138>)
 8001458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800145a:	4a22      	ldr	r2, [pc, #136]	@ (80014e4 <main+0x13c>)
 800145c:	2100      	movs	r1, #0
 800145e:	2000      	movs	r0, #0
 8001460:	f002 fc5e 	bl	8003d20 <Custom_LCD_Printf>
		Custom_LCD_Printf(0, 1, "%d", TIM1->CCR2);
 8001464:	4b1e      	ldr	r3, [pc, #120]	@ (80014e0 <main+0x138>)
 8001466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001468:	4a1e      	ldr	r2, [pc, #120]	@ (80014e4 <main+0x13c>)
 800146a:	2101      	movs	r1, #1
 800146c:	2000      	movs	r0, #0
 800146e:	f002 fc57 	bl	8003d20 <Custom_LCD_Printf>
		Custom_LCD_Printf(0, 2, "%d", TIM1->CCR3);
 8001472:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <main+0x138>)
 8001474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001476:	4a1b      	ldr	r2, [pc, #108]	@ (80014e4 <main+0x13c>)
 8001478:	2102      	movs	r1, #2
 800147a:	2000      	movs	r0, #0
 800147c:	f002 fc50 	bl	8003d20 <Custom_LCD_Printf>

		Custom_LCD_Printf(8, 0, "%d", TIM8->CCR1);
 8001480:	4b19      	ldr	r3, [pc, #100]	@ (80014e8 <main+0x140>)
 8001482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001484:	4a17      	ldr	r2, [pc, #92]	@ (80014e4 <main+0x13c>)
 8001486:	2100      	movs	r1, #0
 8001488:	2008      	movs	r0, #8
 800148a:	f002 fc49 	bl	8003d20 <Custom_LCD_Printf>
		Custom_LCD_Printf(8, 1, "%d", TIM8->CCR2);
 800148e:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <main+0x140>)
 8001490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001492:	4a14      	ldr	r2, [pc, #80]	@ (80014e4 <main+0x13c>)
 8001494:	2101      	movs	r1, #1
 8001496:	2008      	movs	r0, #8
 8001498:	f002 fc42 	bl	8003d20 <Custom_LCD_Printf>
		Custom_LCD_Printf(8, 2, "%d", TIM8->CCR3);
 800149c:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <main+0x140>)
 800149e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014a0:	4a10      	ldr	r2, [pc, #64]	@ (80014e4 <main+0x13c>)
 80014a2:	2102      	movs	r1, #2
 80014a4:	2008      	movs	r0, #8
 80014a6:	f002 fc3b 	bl	8003d20 <Custom_LCD_Printf>

		Custom_LCD_Printf(0, 4, "%.6f", yaw_deg);
 80014aa:	4b10      	ldr	r3, [pc, #64]	@ (80014ec <main+0x144>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff f85e 	bl	8000570 <__aeabi_f2d>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	e9cd 2300 	strd	r2, r3, [sp]
 80014bc:	4a0c      	ldr	r2, [pc, #48]	@ (80014f0 <main+0x148>)
 80014be:	2104      	movs	r1, #4
 80014c0:	2000      	movs	r0, #0
 80014c2:	f002 fc2d 	bl	8003d20 <Custom_LCD_Printf>
		Custom_LCD_Printf(0, 0, "%d", TIM1->CCR1);
 80014c6:	bf00      	nop
 80014c8:	e7c5      	b.n	8001456 <main+0xae>
 80014ca:	bf00      	nop
 80014cc:	42020800 	.word	0x42020800
 80014d0:	20000518 	.word	0x20000518
 80014d4:	20000858 	.word	0x20000858
 80014d8:	2000086c 	.word	0x2000086c
 80014dc:	2000080c 	.word	0x2000080c
 80014e0:	40012c00 	.word	0x40012c00
 80014e4:	08010168 	.word	0x08010168
 80014e8:	40013400 	.word	0x40013400
 80014ec:	20000890 	.word	0x20000890
 80014f0:	0801016c 	.word	0x0801016c

080014f4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b09c      	sub	sp, #112	@ 0x70
 80014f8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80014fa:	f107 0320 	add.w	r3, r7, #32
 80014fe:	2250      	movs	r2, #80	@ 0x50
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f00c f81a 	bl	800d53c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001508:	f107 0308 	add.w	r3, r7, #8
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
 8001518:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800151a:	4b2f      	ldr	r3, [pc, #188]	@ (80015d8 <SystemClock_Config+0xe4>)
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	4a2e      	ldr	r2, [pc, #184]	@ (80015d8 <SystemClock_Config+0xe4>)
 8001520:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001524:	6113      	str	r3, [r2, #16]
 8001526:	4b2c      	ldr	r3, [pc, #176]	@ (80015d8 <SystemClock_Config+0xe4>)
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001532:	bf00      	nop
 8001534:	4b28      	ldr	r3, [pc, #160]	@ (80015d8 <SystemClock_Config+0xe4>)
 8001536:	695b      	ldr	r3, [r3, #20]
 8001538:	f003 0308 	and.w	r3, r3, #8
 800153c:	2b08      	cmp	r3, #8
 800153e:	d1f9      	bne.n	8001534 <SystemClock_Config+0x40>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8001540:	2303      	movs	r3, #3
 8001542:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001544:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154a:	2301      	movs	r3, #1
 800154c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 800154e:	2308      	movs	r3, #8
 8001550:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001552:	2340      	movs	r3, #64	@ 0x40
 8001554:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001556:	2302      	movs	r3, #2
 8001558:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800155a:	2303      	movs	r3, #3
 800155c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 800155e:	2305      	movs	r3, #5
 8001560:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 100;
 8001562:	2364      	movs	r3, #100	@ 0x64
 8001564:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001566:	2302      	movs	r3, #2
 8001568:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800156a:	2302      	movs	r3, #2
 800156c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 800156e:	2302      	movs	r3, #2
 8001570:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8001572:	2308      	movs	r3, #8
 8001574:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001576:	2300      	movs	r3, #0
 8001578:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800157e:	f107 0320 	add.w	r3, r7, #32
 8001582:	4618      	mov	r0, r3
 8001584:	f005 fc2a 	bl	8006ddc <HAL_RCC_OscConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0x9e>
		Error_Handler();
 800158e:	f000 f845 	bl	800161c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001592:	231f      	movs	r3, #31
 8001594:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001596:	2303      	movs	r3, #3
 8001598:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159a:	2300      	movs	r3, #0
 800159c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	2105      	movs	r1, #5
 80015b0:	4618      	mov	r0, r3
 80015b2:	f006 f84b 	bl	800764c <HAL_RCC_ClockConfig>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <SystemClock_Config+0xcc>
		Error_Handler();
 80015bc:	f000 f82e 	bl	800161c <Error_Handler>
	}

	/** Configure the programming delay
	 */
	__HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <SystemClock_Config+0xe8>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80015c8:	4a04      	ldr	r2, [pc, #16]	@ (80015dc <SystemClock_Config+0xe8>)
 80015ca:	f043 0320 	orr.w	r3, r3, #32
 80015ce:	6013      	str	r3, [r2, #0]
}
 80015d0:	bf00      	nop
 80015d2:	3770      	adds	r7, #112	@ 0x70
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	44020800 	.word	0x44020800
 80015dc:	40022000 	.word	0x40022000

080015e0 <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b0b4      	sub	sp, #208	@ 0xd0
 80015e4:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80015e6:	463b      	mov	r3, r7
 80015e8:	22d0      	movs	r2, #208	@ 0xd0
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f00b ffa5 	bl	800d53c <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 80015f2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80015f6:	f04f 0300 	mov.w	r3, #0
 80015fa:	e9c7 2300 	strd	r2, r3, [r7]
	PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 80015fe:	2300      	movs	r3, #0
 8001600:	65bb      	str	r3, [r7, #88]	@ 0x58
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001602:	463b      	mov	r3, r7
 8001604:	4618      	mov	r0, r3
 8001606:	f006 fb21 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <PeriphCommonClock_Config+0x34>
		Error_Handler();
 8001610:	f000 f804 	bl	800161c <Error_Handler>
	}
}
 8001614:	bf00      	nop
 8001616:	37d0      	adds	r7, #208	@ 0xd0
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001620:	b672      	cpsid	i
}
 8001622:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <Error_Handler+0x8>

08001628 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800162c:	4b28      	ldr	r3, [pc, #160]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800162e:	4a29      	ldr	r2, [pc, #164]	@ (80016d4 <MX_SPI1_Init+0xac>)
 8001630:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001632:	4b27      	ldr	r3, [pc, #156]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001634:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001638:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 800163a:	4b25      	ldr	r3, [pc, #148]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800163c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001640:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001642:	4b23      	ldr	r3, [pc, #140]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001644:	2207      	movs	r2, #7
 8001646:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001648:	4b21      	ldr	r3, [pc, #132]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800164a:	2200      	movs	r2, #0
 800164c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800164e:	4b20      	ldr	r3, [pc, #128]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001650:	2200      	movs	r2, #0
 8001652:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001654:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001656:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800165a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800165c:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800165e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001662:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001664:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001666:	2200      	movs	r2, #0
 8001668:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800166a:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800166c:	2200      	movs	r2, #0
 800166e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001670:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001672:	2200      	movs	r2, #0
 8001674:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8001676:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001678:	2207      	movs	r2, #7
 800167a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800167c:	4b14      	ldr	r3, [pc, #80]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800167e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001682:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001684:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001686:	2200      	movs	r2, #0
 8001688:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800168c:	2200      	movs	r2, #0
 800168e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001690:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001692:	2200      	movs	r2, #0
 8001694:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001696:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 8001698:	2200      	movs	r2, #0
 800169a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800169c:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80016a2:	4b0b      	ldr	r3, [pc, #44]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80016a8:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80016ae:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80016b4:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016ba:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <MX_SPI1_Init+0xa8>)
 80016bc:	f007 fdb6 	bl	800922c <HAL_SPI_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80016c6:	f7ff ffa9 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	200003f8 	.word	0x200003f8
 80016d4:	40013000 	.word	0x40013000

080016d8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80016dc:	4b27      	ldr	r3, [pc, #156]	@ (800177c <MX_SPI2_Init+0xa4>)
 80016de:	4a28      	ldr	r2, [pc, #160]	@ (8001780 <MX_SPI2_Init+0xa8>)
 80016e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80016e2:	4b26      	ldr	r3, [pc, #152]	@ (800177c <MX_SPI2_Init+0xa4>)
 80016e4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80016e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80016ea:	4b24      	ldr	r3, [pc, #144]	@ (800177c <MX_SPI2_Init+0xa4>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80016f0:	4b22      	ldr	r3, [pc, #136]	@ (800177c <MX_SPI2_Init+0xa4>)
 80016f2:	2207      	movs	r2, #7
 80016f4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_SPI2_Init+0xa4>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016fc:	4b1f      	ldr	r3, [pc, #124]	@ (800177c <MX_SPI2_Init+0xa4>)
 80016fe:	2200      	movs	r2, #0
 8001700:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001702:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001704:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001708:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800170a:	4b1c      	ldr	r3, [pc, #112]	@ (800177c <MX_SPI2_Init+0xa4>)
 800170c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001710:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001712:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001714:	2200      	movs	r2, #0
 8001716:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001718:	4b18      	ldr	r3, [pc, #96]	@ (800177c <MX_SPI2_Init+0xa4>)
 800171a:	2200      	movs	r2, #0
 800171c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800171e:	4b17      	ldr	r3, [pc, #92]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001720:	2200      	movs	r2, #0
 8001722:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001724:	4b15      	ldr	r3, [pc, #84]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001726:	2207      	movs	r2, #7
 8001728:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800172a:	4b14      	ldr	r3, [pc, #80]	@ (800177c <MX_SPI2_Init+0xa4>)
 800172c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001730:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001732:	4b12      	ldr	r3, [pc, #72]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001734:	2200      	movs	r2, #0
 8001736:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001738:	4b10      	ldr	r3, [pc, #64]	@ (800177c <MX_SPI2_Init+0xa4>)
 800173a:	2200      	movs	r2, #0
 800173c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800173e:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001740:	2200      	movs	r2, #0
 8001742:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001744:	4b0d      	ldr	r3, [pc, #52]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001746:	2200      	movs	r2, #0
 8001748:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800174a:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <MX_SPI2_Init+0xa4>)
 800174c:	2200      	movs	r2, #0
 800174e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001750:	4b0a      	ldr	r3, [pc, #40]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001752:	2200      	movs	r2, #0
 8001754:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001758:	2200      	movs	r2, #0
 800175a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800175c:	4b07      	ldr	r3, [pc, #28]	@ (800177c <MX_SPI2_Init+0xa4>)
 800175e:	2200      	movs	r2, #0
 8001760:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <MX_SPI2_Init+0xa4>)
 8001764:	2200      	movs	r2, #0
 8001766:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001768:	4804      	ldr	r0, [pc, #16]	@ (800177c <MX_SPI2_Init+0xa4>)
 800176a:	f007 fd5f 	bl	800922c <HAL_SPI_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001774:	f7ff ff52 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000488 	.word	0x20000488
 8001780:	40003800 	.word	0x40003800

08001784 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001788:	4b27      	ldr	r3, [pc, #156]	@ (8001828 <MX_SPI3_Init+0xa4>)
 800178a:	4a28      	ldr	r2, [pc, #160]	@ (800182c <MX_SPI3_Init+0xa8>)
 800178c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800178e:	4b26      	ldr	r3, [pc, #152]	@ (8001828 <MX_SPI3_Init+0xa4>)
 8001790:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001794:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001796:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <MX_SPI3_Init+0xa4>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 800179c:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <MX_SPI3_Init+0xa4>)
 800179e:	220f      	movs	r2, #15
 80017a0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017a2:	4b21      	ldr	r3, [pc, #132]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80017a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017aa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80017ae:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80017b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017b2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017b6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80017b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017ba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80017be:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c0:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80017c6:	4b18      	ldr	r3, [pc, #96]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017cc:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x7;
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017d4:	2207      	movs	r2, #7
 80017d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017da:	2200      	movs	r2, #0
 80017dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80017e4:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80017ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80017f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80017f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80017fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001828 <MX_SPI3_Init+0xa4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001802:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <MX_SPI3_Init+0xa4>)
 8001804:	2200      	movs	r2, #0
 8001806:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001808:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <MX_SPI3_Init+0xa4>)
 800180a:	2200      	movs	r2, #0
 800180c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800180e:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <MX_SPI3_Init+0xa4>)
 8001810:	2200      	movs	r2, #0
 8001812:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001814:	4804      	ldr	r0, [pc, #16]	@ (8001828 <MX_SPI3_Init+0xa4>)
 8001816:	f007 fd09 	bl	800922c <HAL_SPI_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001820:	f7ff fefc 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000518 	.word	0x20000518
 800182c:	40003c00 	.word	0x40003c00

08001830 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b0c2      	sub	sp, #264	@ 0x108
 8001834:	af00      	add	r7, sp, #0
 8001836:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800183a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800183e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001850:	f107 0320 	add.w	r3, r7, #32
 8001854:	22d0      	movs	r2, #208	@ 0xd0
 8001856:	2100      	movs	r1, #0
 8001858:	4618      	mov	r0, r3
 800185a:	f00b fe6f 	bl	800d53c <memset>
  if(spiHandle->Instance==SPI1)
 800185e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001862:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a91      	ldr	r2, [pc, #580]	@ (8001ab0 <HAL_SPI_MspInit+0x280>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d146      	bne.n	80018fe <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001870:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_CLKP;
 800187c:	2304      	movs	r3, #4
 800187e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001882:	f107 0320 	add.w	r3, r7, #32
 8001886:	4618      	mov	r0, r3
 8001888:	f006 f9e0 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_SPI_MspInit+0x66>
    {
      Error_Handler();
 8001892:	f7ff fec3 	bl	800161c <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001896:	4b87      	ldr	r3, [pc, #540]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 8001898:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800189c:	4a85      	ldr	r2, [pc, #532]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 800189e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018a2:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80018a6:	4b83      	ldr	r3, [pc, #524]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80018a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80018ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018b0:	61fb      	str	r3, [r7, #28]
 80018b2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b7f      	ldr	r3, [pc, #508]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80018b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018ba:	4a7e      	ldr	r2, [pc, #504]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80018bc:	f043 0302 	orr.w	r3, r3, #2
 80018c0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018c4:	4b7b      	ldr	r3, [pc, #492]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80018c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
 80018d0:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 80018d2:	2328      	movs	r3, #40	@ 0x28
 80018d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018ea:	2305      	movs	r3, #5
 80018ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80018f4:	4619      	mov	r1, r3
 80018f6:	4870      	ldr	r0, [pc, #448]	@ (8001ab8 <HAL_SPI_MspInit+0x288>)
 80018f8:	f004 ffa0 	bl	800683c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80018fc:	e0d2      	b.n	8001aa4 <HAL_SPI_MspInit+0x274>
  else if(spiHandle->Instance==SPI2)
 80018fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001902:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a6c      	ldr	r2, [pc, #432]	@ (8001abc <HAL_SPI_MspInit+0x28c>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d147      	bne.n	80019a0 <HAL_SPI_MspInit+0x170>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001910:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_CLKP;
 800191c:	2320      	movs	r3, #32
 800191e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001922:	f107 0320 	add.w	r3, r7, #32
 8001926:	4618      	mov	r0, r3
 8001928:	f006 f990 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_SPI_MspInit+0x106>
      Error_Handler();
 8001932:	f7ff fe73 	bl	800161c <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001936:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 8001938:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800193c:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 800193e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001942:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001946:	4b5b      	ldr	r3, [pc, #364]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 8001948:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800194c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001954:	4b57      	ldr	r3, [pc, #348]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 8001956:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800195a:	4a56      	ldr	r2, [pc, #344]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 800195c:	f043 0302 	orr.w	r3, r3, #2
 8001960:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001964:	4b53      	ldr	r3, [pc, #332]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 8001966:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	613b      	str	r3, [r7, #16]
 8001970:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8001972:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001976:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197a:	2302      	movs	r3, #2
 800197c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800198c:	2305      	movs	r3, #5
 800198e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001992:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001996:	4619      	mov	r1, r3
 8001998:	4847      	ldr	r0, [pc, #284]	@ (8001ab8 <HAL_SPI_MspInit+0x288>)
 800199a:	f004 ff4f 	bl	800683c <HAL_GPIO_Init>
}
 800199e:	e081      	b.n	8001aa4 <HAL_SPI_MspInit+0x274>
  else if(spiHandle->Instance==SPI3)
 80019a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80019a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a44      	ldr	r2, [pc, #272]	@ (8001ac0 <HAL_SPI_MspInit+0x290>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d178      	bne.n	8001aa4 <HAL_SPI_MspInit+0x274>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80019b2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80019b6:	f04f 0300 	mov.w	r3, #0
 80019ba:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi3ClockSelection = RCC_SPI3CLKSOURCE_CLKP;
 80019be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019c6:	f107 0320 	add.w	r3, r7, #32
 80019ca:	4618      	mov	r0, r3
 80019cc:	f006 f93e 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <HAL_SPI_MspInit+0x1aa>
      Error_Handler();
 80019d6:	f7ff fe21 	bl	800161c <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019da:	4b36      	ldr	r3, [pc, #216]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80019dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80019e0:	4a34      	ldr	r2, [pc, #208]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80019e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019e6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80019ea:	4b32      	ldr	r3, [pc, #200]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80019ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80019f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f8:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 80019fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019fe:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a08:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab4 <HAL_SPI_MspInit+0x284>)
 8001a0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a0e:	f003 0202 	and.w	r2, r3, #2
 8001a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a16:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001a20:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001a24:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = MTR_MISO_Pin;
 8001a26:	2301      	movs	r3, #1
 8001a28:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a32:	2301      	movs	r3, #1
 8001a34:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 8001a3e:	2305      	movs	r3, #5
 8001a40:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MISO_GPIO_Port, &GPIO_InitStruct);
 8001a44:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001a48:	4619      	mov	r1, r3
 8001a4a:	481b      	ldr	r0, [pc, #108]	@ (8001ab8 <HAL_SPI_MspInit+0x288>)
 8001a4c:	f004 fef6 	bl	800683c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MTR_SCK_Pin;
 8001a50:	2302      	movs	r3, #2
 8001a52:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a62:	2300      	movs	r3, #0
 8001a64:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI3;
 8001a68:	2304      	movs	r3, #4
 8001a6a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_SCK_GPIO_Port, &GPIO_InitStruct);
 8001a6e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001a72:	4619      	mov	r1, r3
 8001a74:	4810      	ldr	r0, [pc, #64]	@ (8001ab8 <HAL_SPI_MspInit+0x288>)
 8001a76:	f004 fee1 	bl	800683c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MTR_MOSI_Pin;
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001a92:	2307      	movs	r3, #7
 8001a94:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001a98:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4806      	ldr	r0, [pc, #24]	@ (8001ab8 <HAL_SPI_MspInit+0x288>)
 8001aa0:	f004 fecc 	bl	800683c <HAL_GPIO_Init>
}
 8001aa4:	bf00      	nop
 8001aa6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40013000 	.word	0x40013000
 8001ab4:	44020c00 	.word	0x44020c00
 8001ab8:	42020400 	.word	0x42020400
 8001abc:	40003800 	.word	0x40003800
 8001ac0:	40003c00 	.word	0x40003c00

08001ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr

08001ad2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ad6:	bf00      	nop
 8001ad8:	e7fd      	b.n	8001ad6 <NMI_Handler+0x4>

08001ada <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ada:	b480      	push	{r7}
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ade:	bf00      	nop
 8001ae0:	e7fd      	b.n	8001ade <HardFault_Handler+0x4>

08001ae2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae6:	bf00      	nop
 8001ae8:	e7fd      	b.n	8001ae6 <MemManage_Handler+0x4>

08001aea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aee:	bf00      	nop
 8001af0:	e7fd      	b.n	8001aee <BusFault_Handler+0x4>

08001af2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af6:	bf00      	nop
 8001af8:	e7fd      	b.n	8001af6 <UsageFault_Handler+0x4>

08001afa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b28:	f003 fd54 	bl	80055d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b34:	4802      	ldr	r0, [pc, #8]	@ (8001b40 <TIM6_IRQHandler+0x10>)
 8001b36:	f009 f905 	bl	800ad44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200006dc 	.word	0x200006dc

08001b44 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001b48:	4802      	ldr	r0, [pc, #8]	@ (8001b54 <TIM7_IRQHandler+0x10>)
 8001b4a:	f009 f8fb 	bl	800ad44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000728 	.word	0x20000728

08001b58 <TIM12_IRQHandler>:

/**
  * @brief This function handles TIM12 global interrupt.
  */
void TIM12_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM12_IRQn 0 */

  /* USER CODE END TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8001b5c:	4802      	ldr	r0, [pc, #8]	@ (8001b68 <TIM12_IRQHandler+0x10>)
 8001b5e:	f009 f8f1 	bl	800ad44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM12_IRQn 1 */

  /* USER CODE END TIM12_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200007c0 	.word	0x200007c0

08001b6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return 1;
 8001b70:	2301      	movs	r3, #1
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <_kill>:

int _kill(int pid, int sig)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b86:	f00b fd3b 	bl	800d600 <__errno>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2216      	movs	r2, #22
 8001b8e:	601a      	str	r2, [r3, #0]
  return -1;
 8001b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <_exit>:

void _exit (int status)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ffe7 	bl	8001b7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bae:	bf00      	nop
 8001bb0:	e7fd      	b.n	8001bae <_exit+0x12>

08001bb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	60f8      	str	r0, [r7, #12]
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	e00a      	b.n	8001bda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bc4:	f3af 8000 	nop.w
 8001bc8:	4601      	mov	r1, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	60ba      	str	r2, [r7, #8]
 8001bd0:	b2ca      	uxtb	r2, r1
 8001bd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	dbf0      	blt.n	8001bc4 <_read+0x12>
  }

  return len;
 8001be2:	687b      	ldr	r3, [r7, #4]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	e009      	b.n	8001c12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	60ba      	str	r2, [r7, #8]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	697a      	ldr	r2, [r7, #20]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	dbf1      	blt.n	8001bfe <_write+0x12>
  }
  return len;
 8001c1a:	687b      	ldr	r3, [r7, #4]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <_close>:

int _close(int file)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c4c:	605a      	str	r2, [r3, #4]
  return 0;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <_isatty>:

int _isatty(int file)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c64:	2301      	movs	r3, #1
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b085      	sub	sp, #20
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c94:	4a14      	ldr	r2, [pc, #80]	@ (8001ce8 <_sbrk+0x5c>)
 8001c96:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <_sbrk+0x60>)
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ca0:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d102      	bne.n	8001cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <_sbrk+0x64>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	@ (8001cf4 <_sbrk+0x68>)
 8001cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <_sbrk+0x64>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d207      	bcs.n	8001ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cbc:	f00b fca0 	bl	800d600 <__errno>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cca:	e009      	b.n	8001ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ccc:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <_sbrk+0x64>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cd2:	4b07      	ldr	r3, [pc, #28]	@ (8001cf0 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	4a05      	ldr	r2, [pc, #20]	@ (8001cf0 <_sbrk+0x64>)
 8001cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cde:	68fb      	ldr	r3, [r7, #12]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20044000 	.word	0x20044000
 8001cec:	00000400 	.word	0x00000400
 8001cf0:	200005a8 	.word	0x200005a8
 8001cf4:	20000f50 	.word	0x20000f50

08001cf8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cfe:	4b35      	ldr	r3, [pc, #212]	@ (8001dd4 <SystemInit+0xdc>)
 8001d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d04:	4a33      	ldr	r2, [pc, #204]	@ (8001dd4 <SystemInit+0xdc>)
 8001d06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d0a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001d0e:	4b32      	ldr	r3, [pc, #200]	@ (8001dd8 <SystemInit+0xe0>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001d14:	4b30      	ldr	r3, [pc, #192]	@ (8001dd8 <SystemInit+0xe0>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001d1a:	4b2f      	ldr	r3, [pc, #188]	@ (8001dd8 <SystemInit+0xe0>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001d20:	4b2d      	ldr	r3, [pc, #180]	@ (8001dd8 <SystemInit+0xe0>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	492c      	ldr	r1, [pc, #176]	@ (8001dd8 <SystemInit+0xe0>)
 8001d26:	4b2d      	ldr	r3, [pc, #180]	@ (8001ddc <SystemInit+0xe4>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001d2c:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd8 <SystemInit+0xe0>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001d32:	4b29      	ldr	r3, [pc, #164]	@ (8001dd8 <SystemInit+0xe0>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001d38:	4b27      	ldr	r3, [pc, #156]	@ (8001dd8 <SystemInit+0xe0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001d3e:	4b26      	ldr	r3, [pc, #152]	@ (8001dd8 <SystemInit+0xe0>)
 8001d40:	4a27      	ldr	r2, [pc, #156]	@ (8001de0 <SystemInit+0xe8>)
 8001d42:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001d44:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <SystemInit+0xe0>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001d4a:	4b23      	ldr	r3, [pc, #140]	@ (8001dd8 <SystemInit+0xe0>)
 8001d4c:	4a24      	ldr	r2, [pc, #144]	@ (8001de0 <SystemInit+0xe8>)
 8001d4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001d50:	4b21      	ldr	r3, [pc, #132]	@ (8001dd8 <SystemInit+0xe0>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001d56:	4b20      	ldr	r3, [pc, #128]	@ (8001dd8 <SystemInit+0xe0>)
 8001d58:	4a21      	ldr	r2, [pc, #132]	@ (8001de0 <SystemInit+0xe8>)
 8001d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <SystemInit+0xe0>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001d62:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <SystemInit+0xe0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd8 <SystemInit+0xe0>)
 8001d68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d6c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <SystemInit+0xe0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d74:	4b17      	ldr	r3, [pc, #92]	@ (8001dd4 <SystemInit+0xdc>)
 8001d76:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d7a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001d7c:	4b19      	ldr	r3, [pc, #100]	@ (8001de4 <SystemInit+0xec>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001d84:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001d8c:	d003      	beq.n	8001d96 <SystemInit+0x9e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001d94:	d117      	bne.n	8001dc6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001d96:	4b13      	ldr	r3, [pc, #76]	@ (8001de4 <SystemInit+0xec>)
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d005      	beq.n	8001dae <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001da2:	4b10      	ldr	r3, [pc, #64]	@ (8001de4 <SystemInit+0xec>)
 8001da4:	4a10      	ldr	r2, [pc, #64]	@ (8001de8 <SystemInit+0xf0>)
 8001da6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001da8:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <SystemInit+0xec>)
 8001daa:	4a10      	ldr	r2, [pc, #64]	@ (8001dec <SystemInit+0xf4>)
 8001dac:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001dae:	4b0d      	ldr	r3, [pc, #52]	@ (8001de4 <SystemInit+0xec>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	4a0c      	ldr	r2, [pc, #48]	@ (8001de4 <SystemInit+0xec>)
 8001db4:	f043 0302 	orr.w	r3, r3, #2
 8001db8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <SystemInit+0xec>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	4a09      	ldr	r2, [pc, #36]	@ (8001de4 <SystemInit+0xec>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	61d3      	str	r3, [r2, #28]
  }
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	e000ed00 	.word	0xe000ed00
 8001dd8:	44020c00 	.word	0x44020c00
 8001ddc:	eae2eae3 	.word	0xeae2eae3
 8001de0:	01010280 	.word	0x01010280
 8001de4:	40022000 	.word	0x40022000
 8001de8:	08192a3b 	.word	0x08192a3b
 8001dec:	4c5d6e7f 	.word	0x4c5d6e7f

08001df0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b098      	sub	sp, #96	@ 0x60
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e02:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	611a      	str	r2, [r3, #16]
 8001e12:	615a      	str	r2, [r3, #20]
 8001e14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2234      	movs	r2, #52	@ 0x34
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f00b fb8d 	bl	800d53c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e22:	4b47      	ldr	r3, [pc, #284]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e24:	4a47      	ldr	r2, [pc, #284]	@ (8001f44 <MX_TIM1_Init+0x154>)
 8001e26:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e28:	4b45      	ldr	r3, [pc, #276]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2e:	4b44      	ldr	r3, [pc, #272]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001e34:	4b42      	ldr	r3, [pc, #264]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e36:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e3a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3c:	4b40      	ldr	r3, [pc, #256]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e42:	4b3f      	ldr	r3, [pc, #252]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e48:	4b3d      	ldr	r3, [pc, #244]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e4a:	2280      	movs	r2, #128	@ 0x80
 8001e4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e4e:	483c      	ldr	r0, [pc, #240]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e50:	f008 fd36 	bl	800a8c0 <HAL_TIM_PWM_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001e5a:	f7ff fbdf 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e62:	2300      	movs	r3, #0
 8001e64:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e6a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4833      	ldr	r0, [pc, #204]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001e72:	f00a f8eb 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001e7c:	f7ff fbce 	bl	800161c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e80:	2360      	movs	r3, #96	@ 0x60
 8001e82:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e94:	2300      	movs	r3, #0
 8001e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e9c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4826      	ldr	r0, [pc, #152]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001ea6:	f009 f89d 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001eb0:	f7ff fbb4 	bl	800161c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eb4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001eb8:	2204      	movs	r2, #4
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4820      	ldr	r0, [pc, #128]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001ebe:	f009 f891 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001ec8:	f7ff fba8 	bl	800161c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ecc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ed0:	2208      	movs	r2, #8
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	481a      	ldr	r0, [pc, #104]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001ed6:	f009 f885 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001ee0:	f7ff fb9c 	bl	800161c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ef8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001efc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001f02:	2300      	movs	r3, #0
 8001f04:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f06:	2300      	movs	r3, #0
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001f14:	2300      	movs	r3, #0
 8001f16:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f1c:	1d3b      	adds	r3, r7, #4
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4807      	ldr	r0, [pc, #28]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001f22:	f00a f963 	bl	800c1ec <HAL_TIMEx_ConfigBreakDeadTime>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001f2c:	f7ff fb76 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f30:	4803      	ldr	r0, [pc, #12]	@ (8001f40 <MX_TIM1_Init+0x150>)
 8001f32:	f000 fc33 	bl	800279c <HAL_TIM_MspPostInit>

}
 8001f36:	bf00      	nop
 8001f38:	3760      	adds	r7, #96	@ 0x60
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200005ac 	.word	0x200005ac
 8001f44:	40012c00 	.word	0x40012c00

08001f48 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	@ 0x28
 8001f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f4e:	f107 031c 	add.w	r3, r7, #28
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]
 8001f58:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f5a:	463b      	mov	r3, r7
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
 8001f68:	615a      	str	r2, [r3, #20]
 8001f6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f6c:	4b21      	ldr	r3, [pc, #132]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001f6e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f74:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001f80:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001f82:	2263      	movs	r2, #99	@ 0x63
 8001f84:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f86:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f92:	4818      	ldr	r0, [pc, #96]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001f94:	f008 fc94 	bl	800a8c0 <HAL_TIM_PWM_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001f9e:	f7ff fb3d 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001faa:	f107 031c 	add.w	r3, r7, #28
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4810      	ldr	r0, [pc, #64]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001fb2:	f00a f84b 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001fbc:	f7ff fb2e 	bl	800161c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fc0:	2360      	movs	r3, #96	@ 0x60
 8001fc2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fd0:	463b      	mov	r3, r7
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4807      	ldr	r0, [pc, #28]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001fd8:	f009 f804 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001fe2:	f7ff fb1b 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fe6:	4803      	ldr	r0, [pc, #12]	@ (8001ff4 <MX_TIM2_Init+0xac>)
 8001fe8:	f000 fbd8 	bl	800279c <HAL_TIM_MspPostInit>

}
 8001fec:	bf00      	nop
 8001fee:	3728      	adds	r7, #40	@ 0x28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	200005f8 	.word	0x200005f8

08001ff8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08c      	sub	sp, #48	@ 0x30
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ffe:	f107 030c 	add.w	r3, r7, #12
 8002002:	2224      	movs	r2, #36	@ 0x24
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f00b fa98 	bl	800d53c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200c:	463b      	mov	r3, r7
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002016:	4b21      	ldr	r3, [pc, #132]	@ (800209c <MX_TIM3_Init+0xa4>)
 8002018:	4a21      	ldr	r2, [pc, #132]	@ (80020a0 <MX_TIM3_Init+0xa8>)
 800201a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800201c:	4b1f      	ldr	r3, [pc, #124]	@ (800209c <MX_TIM3_Init+0xa4>)
 800201e:	2200      	movs	r2, #0
 8002020:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002022:	4b1e      	ldr	r3, [pc, #120]	@ (800209c <MX_TIM3_Init+0xa4>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002028:	4b1c      	ldr	r3, [pc, #112]	@ (800209c <MX_TIM3_Init+0xa4>)
 800202a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800202e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002030:	4b1a      	ldr	r3, [pc, #104]	@ (800209c <MX_TIM3_Init+0xa4>)
 8002032:	2200      	movs	r2, #0
 8002034:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002036:	4b19      	ldr	r3, [pc, #100]	@ (800209c <MX_TIM3_Init+0xa4>)
 8002038:	2200      	movs	r2, #0
 800203a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800203c:	2301      	movs	r3, #1
 800203e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002040:	2300      	movs	r3, #0
 8002042:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002044:	2301      	movs	r3, #1
 8002046:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002048:	2300      	movs	r3, #0
 800204a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800204c:	2300      	movs	r3, #0
 800204e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002054:	2301      	movs	r3, #1
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002058:	2300      	movs	r3, #0
 800205a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	4619      	mov	r1, r3
 8002066:	480d      	ldr	r0, [pc, #52]	@ (800209c <MX_TIM3_Init+0xa4>)
 8002068:	f008 fdc6 	bl	800abf8 <HAL_TIM_Encoder_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002072:	f7ff fad3 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002076:	2300      	movs	r3, #0
 8002078:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800207e:	463b      	mov	r3, r7
 8002080:	4619      	mov	r1, r3
 8002082:	4806      	ldr	r0, [pc, #24]	@ (800209c <MX_TIM3_Init+0xa4>)
 8002084:	f009 ffe2 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800208e:	f7ff fac5 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002092:	bf00      	nop
 8002094:	3730      	adds	r7, #48	@ 0x30
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000644 	.word	0x20000644
 80020a0:	40000400 	.word	0x40000400

080020a4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	@ 0x30
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020aa:	f107 030c 	add.w	r3, r7, #12
 80020ae:	2224      	movs	r2, #36	@ 0x24
 80020b0:	2100      	movs	r1, #0
 80020b2:	4618      	mov	r0, r3
 80020b4:	f00b fa42 	bl	800d53c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b8:	463b      	mov	r3, r7
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020c2:	4b21      	ldr	r3, [pc, #132]	@ (8002148 <MX_TIM4_Init+0xa4>)
 80020c4:	4a21      	ldr	r2, [pc, #132]	@ (800214c <MX_TIM4_Init+0xa8>)
 80020c6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80020c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002148 <MX_TIM4_Init+0xa4>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002148 <MX_TIM4_Init+0xa4>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80020d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002148 <MX_TIM4_Init+0xa4>)
 80020d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020da:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002148 <MX_TIM4_Init+0xa4>)
 80020de:	2200      	movs	r2, #0
 80020e0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e2:	4b19      	ldr	r3, [pc, #100]	@ (8002148 <MX_TIM4_Init+0xa4>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80020e8:	2301      	movs	r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020f0:	2301      	movs	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020fc:	2300      	movs	r3, #0
 80020fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002100:	2301      	movs	r3, #1
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002104:	2300      	movs	r3, #0
 8002106:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800210c:	f107 030c 	add.w	r3, r7, #12
 8002110:	4619      	mov	r1, r3
 8002112:	480d      	ldr	r0, [pc, #52]	@ (8002148 <MX_TIM4_Init+0xa4>)
 8002114:	f008 fd70 	bl	800abf8 <HAL_TIM_Encoder_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800211e:	f7ff fa7d 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002126:	2300      	movs	r3, #0
 8002128:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800212a:	463b      	mov	r3, r7
 800212c:	4619      	mov	r1, r3
 800212e:	4806      	ldr	r0, [pc, #24]	@ (8002148 <MX_TIM4_Init+0xa4>)
 8002130:	f009 ff8c 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800213a:	f7ff fa6f 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800213e:	bf00      	nop
 8002140:	3730      	adds	r7, #48	@ 0x30
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000690 	.word	0x20000690
 800214c:	40000800 	.word	0x40000800

08002150 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002156:	1d3b      	adds	r3, r7, #4
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002160:	4b14      	ldr	r3, [pc, #80]	@ (80021b4 <MX_TIM6_Init+0x64>)
 8002162:	4a15      	ldr	r2, [pc, #84]	@ (80021b8 <MX_TIM6_Init+0x68>)
 8002164:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 249;
 8002166:	4b13      	ldr	r3, [pc, #76]	@ (80021b4 <MX_TIM6_Init+0x64>)
 8002168:	22f9      	movs	r2, #249	@ 0xf9
 800216a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216c:	4b11      	ldr	r3, [pc, #68]	@ (80021b4 <MX_TIM6_Init+0x64>)
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 499;
 8002172:	4b10      	ldr	r3, [pc, #64]	@ (80021b4 <MX_TIM6_Init+0x64>)
 8002174:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002178:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800217a:	4b0e      	ldr	r3, [pc, #56]	@ (80021b4 <MX_TIM6_Init+0x64>)
 800217c:	2200      	movs	r2, #0
 800217e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002180:	480c      	ldr	r0, [pc, #48]	@ (80021b4 <MX_TIM6_Init+0x64>)
 8002182:	f008 fa98 	bl	800a6b6 <HAL_TIM_Base_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800218c:	f7ff fa46 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002190:	2300      	movs	r3, #0
 8002192:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002194:	2300      	movs	r3, #0
 8002196:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	4619      	mov	r1, r3
 800219c:	4805      	ldr	r0, [pc, #20]	@ (80021b4 <MX_TIM6_Init+0x64>)
 800219e:	f009 ff55 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80021a8:	f7ff fa38 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	200006dc 	.word	0x200006dc
 80021b8:	40001000 	.word	0x40001000

080021bc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80021cc:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <MX_TIM7_Init+0x64>)
 80021ce:	4a15      	ldr	r2, [pc, #84]	@ (8002224 <MX_TIM7_Init+0x68>)
 80021d0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 249;
 80021d2:	4b13      	ldr	r3, [pc, #76]	@ (8002220 <MX_TIM7_Init+0x64>)
 80021d4:	22f9      	movs	r2, #249	@ 0xf9
 80021d6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d8:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <MX_TIM7_Init+0x64>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 499;
 80021de:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <MX_TIM7_Init+0x64>)
 80021e0:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80021e4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <MX_TIM7_Init+0x64>)
 80021e8:	2280      	movs	r2, #128	@ 0x80
 80021ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80021ec:	480c      	ldr	r0, [pc, #48]	@ (8002220 <MX_TIM7_Init+0x64>)
 80021ee:	f008 fa62 	bl	800a6b6 <HAL_TIM_Base_Init>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80021f8:	f7ff fa10 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021fc:	2300      	movs	r3, #0
 80021fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002200:	2300      	movs	r3, #0
 8002202:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002204:	1d3b      	adds	r3, r7, #4
 8002206:	4619      	mov	r1, r3
 8002208:	4805      	ldr	r0, [pc, #20]	@ (8002220 <MX_TIM7_Init+0x64>)
 800220a:	f009 ff1f 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002214:	f7ff fa02 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002218:	bf00      	nop
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000728 	.word	0x20000728
 8002224:	40001400 	.word	0x40001400

08002228 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b098      	sub	sp, #96	@ 0x60
 800222c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800222e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]
 8002238:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800223a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
 8002242:	605a      	str	r2, [r3, #4]
 8002244:	609a      	str	r2, [r3, #8]
 8002246:	60da      	str	r2, [r3, #12]
 8002248:	611a      	str	r2, [r3, #16]
 800224a:	615a      	str	r2, [r3, #20]
 800224c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800224e:	1d3b      	adds	r3, r7, #4
 8002250:	2234      	movs	r2, #52	@ 0x34
 8002252:	2100      	movs	r1, #0
 8002254:	4618      	mov	r0, r3
 8002256:	f00b f971 	bl	800d53c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800225a:	4b47      	ldr	r3, [pc, #284]	@ (8002378 <MX_TIM8_Init+0x150>)
 800225c:	4a47      	ldr	r2, [pc, #284]	@ (800237c <MX_TIM8_Init+0x154>)
 800225e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002260:	4b45      	ldr	r3, [pc, #276]	@ (8002378 <MX_TIM8_Init+0x150>)
 8002262:	2200      	movs	r2, #0
 8002264:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002266:	4b44      	ldr	r3, [pc, #272]	@ (8002378 <MX_TIM8_Init+0x150>)
 8002268:	2200      	movs	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 9999;
 800226c:	4b42      	ldr	r3, [pc, #264]	@ (8002378 <MX_TIM8_Init+0x150>)
 800226e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002272:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002274:	4b40      	ldr	r3, [pc, #256]	@ (8002378 <MX_TIM8_Init+0x150>)
 8002276:	2200      	movs	r2, #0
 8002278:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800227a:	4b3f      	ldr	r3, [pc, #252]	@ (8002378 <MX_TIM8_Init+0x150>)
 800227c:	2200      	movs	r2, #0
 800227e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002280:	4b3d      	ldr	r3, [pc, #244]	@ (8002378 <MX_TIM8_Init+0x150>)
 8002282:	2280      	movs	r2, #128	@ 0x80
 8002284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002286:	483c      	ldr	r0, [pc, #240]	@ (8002378 <MX_TIM8_Init+0x150>)
 8002288:	f008 fb1a 	bl	800a8c0 <HAL_TIM_PWM_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8002292:	f7ff f9c3 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002296:	2300      	movs	r3, #0
 8002298:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800229a:	2300      	movs	r3, #0
 800229c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229e:	2300      	movs	r3, #0
 80022a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80022a2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022a6:	4619      	mov	r1, r3
 80022a8:	4833      	ldr	r0, [pc, #204]	@ (8002378 <MX_TIM8_Init+0x150>)
 80022aa:	f009 fecf 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 80022b4:	f7ff f9b2 	bl	800161c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022b8:	2360      	movs	r3, #96	@ 0x60
 80022ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022c0:	2300      	movs	r3, #0
 80022c2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80022c4:	2300      	movs	r3, #0
 80022c6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022c8:	2300      	movs	r3, #0
 80022ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022cc:	2300      	movs	r3, #0
 80022ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022d0:	2300      	movs	r3, #0
 80022d2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022d8:	2200      	movs	r2, #0
 80022da:	4619      	mov	r1, r3
 80022dc:	4826      	ldr	r0, [pc, #152]	@ (8002378 <MX_TIM8_Init+0x150>)
 80022de:	f008 fe81 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80022e8:	f7ff f998 	bl	800161c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022ec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022f0:	2204      	movs	r2, #4
 80022f2:	4619      	mov	r1, r3
 80022f4:	4820      	ldr	r0, [pc, #128]	@ (8002378 <MX_TIM8_Init+0x150>)
 80022f6:	f008 fe75 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8002300:	f7ff f98c 	bl	800161c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002304:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002308:	2208      	movs	r2, #8
 800230a:	4619      	mov	r1, r3
 800230c:	481a      	ldr	r0, [pc, #104]	@ (8002378 <MX_TIM8_Init+0x150>)
 800230e:	f008 fe69 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM8_Init+0xf4>
  {
    Error_Handler();
 8002318:	f7ff f980 	bl	800161c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800231c:	2300      	movs	r3, #0
 800231e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002320:	2300      	movs	r3, #0
 8002322:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002324:	2300      	movs	r3, #0
 8002326:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002330:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002334:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800233a:	2300      	movs	r3, #0
 800233c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800233e:	2300      	movs	r3, #0
 8002340:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002342:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002346:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800234c:	2300      	movs	r3, #0
 800234e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002350:	2300      	movs	r3, #0
 8002352:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	4619      	mov	r1, r3
 8002358:	4807      	ldr	r0, [pc, #28]	@ (8002378 <MX_TIM8_Init+0x150>)
 800235a:	f009 ff47 	bl	800c1ec <HAL_TIMEx_ConfigBreakDeadTime>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8002364:	f7ff f95a 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002368:	4803      	ldr	r0, [pc, #12]	@ (8002378 <MX_TIM8_Init+0x150>)
 800236a:	f000 fa17 	bl	800279c <HAL_TIM_MspPostInit>

}
 800236e:	bf00      	nop
 8002370:	3760      	adds	r7, #96	@ 0x60
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000774 	.word	0x20000774
 800237c:	40013400 	.word	0x40013400

08002380 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002386:	463b      	mov	r3, r7
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002392:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <MX_TIM12_Init+0x6c>)
 8002394:	4a16      	ldr	r2, [pc, #88]	@ (80023f0 <MX_TIM12_Init+0x70>)
 8002396:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8002398:	4b14      	ldr	r3, [pc, #80]	@ (80023ec <MX_TIM12_Init+0x6c>)
 800239a:	2200      	movs	r2, #0
 800239c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800239e:	4b13      	ldr	r3, [pc, #76]	@ (80023ec <MX_TIM12_Init+0x6c>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80023a4:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <MX_TIM12_Init+0x6c>)
 80023a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023aa:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ac:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <MX_TIM12_Init+0x6c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b2:	4b0e      	ldr	r3, [pc, #56]	@ (80023ec <MX_TIM12_Init+0x6c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80023b8:	480c      	ldr	r0, [pc, #48]	@ (80023ec <MX_TIM12_Init+0x6c>)
 80023ba:	f008 f97c 	bl	800a6b6 <HAL_TIM_Base_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 80023c4:	f7ff f92a 	bl	800161c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023cc:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80023ce:	463b      	mov	r3, r7
 80023d0:	4619      	mov	r1, r3
 80023d2:	4806      	ldr	r0, [pc, #24]	@ (80023ec <MX_TIM12_Init+0x6c>)
 80023d4:	f008 ff1a 	bl	800b20c <HAL_TIM_ConfigClockSource>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 80023de:	f7ff f91d 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200007c0 	.word	0x200007c0
 80023f0:	40001800 	.word	0x40001800

080023f4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b098      	sub	sp, #96	@ 0x60
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002406:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	605a      	str	r2, [r3, #4]
 8002410:	609a      	str	r2, [r3, #8]
 8002412:	60da      	str	r2, [r3, #12]
 8002414:	611a      	str	r2, [r3, #16]
 8002416:	615a      	str	r2, [r3, #20]
 8002418:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800241a:	1d3b      	adds	r3, r7, #4
 800241c:	2234      	movs	r2, #52	@ 0x34
 800241e:	2100      	movs	r1, #0
 8002420:	4618      	mov	r0, r3
 8002422:	f00b f88b 	bl	800d53c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002426:	4b34      	ldr	r3, [pc, #208]	@ (80024f8 <MX_TIM15_Init+0x104>)
 8002428:	4a34      	ldr	r2, [pc, #208]	@ (80024fc <MX_TIM15_Init+0x108>)
 800242a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 249;
 800242c:	4b32      	ldr	r3, [pc, #200]	@ (80024f8 <MX_TIM15_Init+0x104>)
 800242e:	22f9      	movs	r2, #249	@ 0xf9
 8002430:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002432:	4b31      	ldr	r3, [pc, #196]	@ (80024f8 <MX_TIM15_Init+0x104>)
 8002434:	2200      	movs	r2, #0
 8002436:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 8002438:	4b2f      	ldr	r3, [pc, #188]	@ (80024f8 <MX_TIM15_Init+0x104>)
 800243a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800243e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002440:	4b2d      	ldr	r3, [pc, #180]	@ (80024f8 <MX_TIM15_Init+0x104>)
 8002442:	2200      	movs	r2, #0
 8002444:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002446:	4b2c      	ldr	r3, [pc, #176]	@ (80024f8 <MX_TIM15_Init+0x104>)
 8002448:	2200      	movs	r2, #0
 800244a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800244c:	4b2a      	ldr	r3, [pc, #168]	@ (80024f8 <MX_TIM15_Init+0x104>)
 800244e:	2280      	movs	r2, #128	@ 0x80
 8002450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002452:	4829      	ldr	r0, [pc, #164]	@ (80024f8 <MX_TIM15_Init+0x104>)
 8002454:	f008 fa34 	bl	800a8c0 <HAL_TIM_PWM_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800245e:	f7ff f8dd 	bl	800161c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002462:	2300      	movs	r3, #0
 8002464:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002466:	2300      	movs	r3, #0
 8002468:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800246a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800246e:	4619      	mov	r1, r3
 8002470:	4821      	ldr	r0, [pc, #132]	@ (80024f8 <MX_TIM15_Init+0x104>)
 8002472:	f009 fdeb 	bl	800c04c <HAL_TIMEx_MasterConfigSynchronization>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 800247c:	f7ff f8ce 	bl	800161c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002480:	2360      	movs	r3, #96	@ 0x60
 8002482:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002488:	2300      	movs	r3, #0
 800248a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800248c:	2300      	movs	r3, #0
 800248e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002490:	2300      	movs	r3, #0
 8002492:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002494:	2300      	movs	r3, #0
 8002496:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002498:	2300      	movs	r3, #0
 800249a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800249c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80024a0:	2200      	movs	r2, #0
 80024a2:	4619      	mov	r1, r3
 80024a4:	4814      	ldr	r0, [pc, #80]	@ (80024f8 <MX_TIM15_Init+0x104>)
 80024a6:	f008 fd9d 	bl	800afe4 <HAL_TIM_PWM_ConfigChannel>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80024b0:	f7ff f8b4 	bl	800161c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024bc:	2300      	movs	r3, #0
 80024be:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024cc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80024d6:	1d3b      	adds	r3, r7, #4
 80024d8:	4619      	mov	r1, r3
 80024da:	4807      	ldr	r0, [pc, #28]	@ (80024f8 <MX_TIM15_Init+0x104>)
 80024dc:	f009 fe86 	bl	800c1ec <HAL_TIMEx_ConfigBreakDeadTime>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 80024e6:	f7ff f899 	bl	800161c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80024ea:	4803      	ldr	r0, [pc, #12]	@ (80024f8 <MX_TIM15_Init+0x104>)
 80024ec:	f000 f956 	bl	800279c <HAL_TIM_MspPostInit>

}
 80024f0:	bf00      	nop
 80024f2:	3760      	adds	r7, #96	@ 0x60
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	2000080c 	.word	0x2000080c
 80024fc:	40014000 	.word	0x40014000

08002500 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002500:	b480      	push	{r7}
 8002502:	b087      	sub	sp, #28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a2b      	ldr	r2, [pc, #172]	@ (80025bc <HAL_TIM_PWM_MspInit+0xbc>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10f      	bne.n	8002532 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002512:	4b2b      	ldr	r3, [pc, #172]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 8002514:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002518:	4a29      	ldr	r2, [pc, #164]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 800251a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800251e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002522:	4b27      	ldr	r3, [pc, #156]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 8002524:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002528:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002530:	e03d      	b.n	80025ae <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM2)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800253a:	d10f      	bne.n	800255c <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800253c:	4b20      	ldr	r3, [pc, #128]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 800253e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002542:	4a1f      	ldr	r2, [pc, #124]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 8002544:	f043 0301 	orr.w	r3, r3, #1
 8002548:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800254c:	4b1c      	ldr	r3, [pc, #112]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 800254e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	693b      	ldr	r3, [r7, #16]
}
 800255a:	e028      	b.n	80025ae <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM8)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a18      	ldr	r2, [pc, #96]	@ (80025c4 <HAL_TIM_PWM_MspInit+0xc4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d10f      	bne.n	8002586 <HAL_TIM_PWM_MspInit+0x86>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002566:	4b16      	ldr	r3, [pc, #88]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 8002568:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800256c:	4a14      	ldr	r2, [pc, #80]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 800256e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002572:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002576:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 8002578:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800257c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]
}
 8002584:	e013      	b.n	80025ae <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM15)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a0f      	ldr	r2, [pc, #60]	@ (80025c8 <HAL_TIM_PWM_MspInit+0xc8>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d10e      	bne.n	80025ae <HAL_TIM_PWM_MspInit+0xae>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002590:	4b0b      	ldr	r3, [pc, #44]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 8002592:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002596:	4a0a      	ldr	r2, [pc, #40]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 8002598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800259c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80025a0:	4b07      	ldr	r3, [pc, #28]	@ (80025c0 <HAL_TIM_PWM_MspInit+0xc0>)
 80025a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80025a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]
}
 80025ae:	bf00      	nop
 80025b0:	371c      	adds	r7, #28
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40012c00 	.word	0x40012c00
 80025c0:	44020c00 	.word	0x44020c00
 80025c4:	40013400 	.word	0x40013400
 80025c8:	40014000 	.word	0x40014000

080025cc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08c      	sub	sp, #48	@ 0x30
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 031c 	add.w	r3, r7, #28
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
 80025e2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a34      	ldr	r2, [pc, #208]	@ (80026bc <HAL_TIM_Encoder_MspInit+0xf0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d12e      	bne.n	800264c <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025ee:	4b34      	ldr	r3, [pc, #208]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 80025f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025f4:	4a32      	ldr	r2, [pc, #200]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 80025f6:	f043 0302 	orr.w	r3, r3, #2
 80025fa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80025fe:	4b30      	ldr	r3, [pc, #192]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002600:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	61bb      	str	r3, [r7, #24]
 800260a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260c:	4b2c      	ldr	r3, [pc, #176]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800260e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002612:	4a2b      	ldr	r2, [pc, #172]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800261c:	4b28      	ldr	r3, [pc, #160]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800261e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_R1_Pin|ENC_R2_Pin;
 800262a:	23c0      	movs	r3, #192	@ 0xc0
 800262c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262e:	2302      	movs	r3, #2
 8002630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	2300      	movs	r3, #0
 8002634:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002636:	2300      	movs	r3, #0
 8002638:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800263a:	2302      	movs	r3, #2
 800263c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263e:	f107 031c 	add.w	r3, r7, #28
 8002642:	4619      	mov	r1, r3
 8002644:	481f      	ldr	r0, [pc, #124]	@ (80026c4 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002646:	f004 f8f9 	bl	800683c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800264a:	e032      	b.n	80026b2 <HAL_TIM_Encoder_MspInit+0xe6>
  else if(tim_encoderHandle->Instance==TIM4)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a1d      	ldr	r2, [pc, #116]	@ (80026c8 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d12d      	bne.n	80026b2 <HAL_TIM_Encoder_MspInit+0xe6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002656:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002658:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800265c:	4a18      	ldr	r2, [pc, #96]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800265e:	f043 0304 	orr.w	r3, r3, #4
 8002662:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002666:	4b16      	ldr	r3, [pc, #88]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002668:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002674:	4b12      	ldr	r3, [pc, #72]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002676:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800267a:	4a11      	ldr	r2, [pc, #68]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800267c:	f043 0302 	orr.w	r3, r3, #2
 8002680:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002684:	4b0e      	ldr	r3, [pc, #56]	@ (80026c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002686:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC_L1_Pin|ENC_L2_Pin;
 8002692:	23c0      	movs	r3, #192	@ 0xc0
 8002694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002696:	2302      	movs	r3, #2
 8002698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269e:	2300      	movs	r3, #0
 80026a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80026a2:	2302      	movs	r3, #2
 80026a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a6:	f107 031c 	add.w	r3, r7, #28
 80026aa:	4619      	mov	r1, r3
 80026ac:	4807      	ldr	r0, [pc, #28]	@ (80026cc <HAL_TIM_Encoder_MspInit+0x100>)
 80026ae:	f004 f8c5 	bl	800683c <HAL_GPIO_Init>
}
 80026b2:	bf00      	nop
 80026b4:	3730      	adds	r7, #48	@ 0x30
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40000400 	.word	0x40000400
 80026c0:	44020c00 	.word	0x44020c00
 80026c4:	42020000 	.word	0x42020000
 80026c8:	40000800 	.word	0x40000800
 80026cc:	42020400 	.word	0x42020400

080026d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a2b      	ldr	r2, [pc, #172]	@ (800278c <HAL_TIM_Base_MspInit+0xbc>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d117      	bne.n	8002712 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80026e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 80026e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026e8:	4a29      	ldr	r2, [pc, #164]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 80026ea:	f043 0310 	orr.w	r3, r3, #16
 80026ee:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80026f2:	4b27      	ldr	r3, [pc, #156]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 80026f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026f8:	f003 0310 	and.w	r3, r3, #16
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 8002700:	2200      	movs	r2, #0
 8002702:	2101      	movs	r1, #1
 8002704:	2031      	movs	r0, #49	@ 0x31
 8002706:	f003 ffc1 	bl	800668c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800270a:	2031      	movs	r0, #49	@ 0x31
 800270c:	f003 ffd8 	bl	80066c0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002710:	e038      	b.n	8002784 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM7)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a1f      	ldr	r2, [pc, #124]	@ (8002794 <HAL_TIM_Base_MspInit+0xc4>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d117      	bne.n	800274c <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800271c:	4b1c      	ldr	r3, [pc, #112]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 800271e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002722:	4a1b      	ldr	r2, [pc, #108]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 8002724:	f043 0320 	orr.w	r3, r3, #32
 8002728:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800272c:	4b18      	ldr	r3, [pc, #96]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 800272e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002732:	f003 0320 	and.w	r3, r3, #32
 8002736:	613b      	str	r3, [r7, #16]
 8002738:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800273a:	2200      	movs	r2, #0
 800273c:	2101      	movs	r1, #1
 800273e:	2032      	movs	r0, #50	@ 0x32
 8002740:	f003 ffa4 	bl	800668c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002744:	2032      	movs	r0, #50	@ 0x32
 8002746:	f003 ffbb 	bl	80066c0 <HAL_NVIC_EnableIRQ>
}
 800274a:	e01b      	b.n	8002784 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM12)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a11      	ldr	r2, [pc, #68]	@ (8002798 <HAL_TIM_Base_MspInit+0xc8>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d116      	bne.n	8002784 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002756:	4b0e      	ldr	r3, [pc, #56]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 8002758:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800275c:	4a0c      	ldr	r2, [pc, #48]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 800275e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002762:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002766:	4b0a      	ldr	r3, [pc, #40]	@ (8002790 <HAL_TIM_Base_MspInit+0xc0>)
 8002768:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800276c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM12_IRQn, 0, 0);
 8002774:	2200      	movs	r2, #0
 8002776:	2100      	movs	r1, #0
 8002778:	2078      	movs	r0, #120	@ 0x78
 800277a:	f003 ff87 	bl	800668c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM12_IRQn);
 800277e:	2078      	movs	r0, #120	@ 0x78
 8002780:	f003 ff9e 	bl	80066c0 <HAL_NVIC_EnableIRQ>
}
 8002784:	bf00      	nop
 8002786:	3718      	adds	r7, #24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40001000 	.word	0x40001000
 8002790:	44020c00 	.word	0x44020c00
 8002794:	40001400 	.word	0x40001400
 8002798:	40001800 	.word	0x40001800

0800279c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08c      	sub	sp, #48	@ 0x30
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a4:	f107 031c 	add.w	r3, r7, #28
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	60da      	str	r2, [r3, #12]
 80027b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a4b      	ldr	r2, [pc, #300]	@ (80028e8 <HAL_TIM_MspPostInit+0x14c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d120      	bne.n	8002800 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027be:	4b4b      	ldr	r3, [pc, #300]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 80027c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027c4:	4a49      	ldr	r2, [pc, #292]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 80027c6:	f043 0301 	orr.w	r3, r3, #1
 80027ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80027ce:	4b47      	ldr	r3, [pc, #284]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 80027d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027d4:	f003 0301 	and.w	r3, r3, #1
 80027d8:	61bb      	str	r3, [r7, #24]
 80027da:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = MTR_U_L_Pin|MTR_V_L_Pin|MTR_W_L_Pin;
 80027dc:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80027e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e2:	2302      	movs	r3, #2
 80027e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ea:	2300      	movs	r3, #0
 80027ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027ee:	2301      	movs	r3, #1
 80027f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f2:	f107 031c 	add.w	r3, r7, #28
 80027f6:	4619      	mov	r1, r3
 80027f8:	483d      	ldr	r0, [pc, #244]	@ (80028f0 <HAL_TIM_MspPostInit+0x154>)
 80027fa:	f004 f81f 	bl	800683c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80027fe:	e06f      	b.n	80028e0 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM2)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002808:	d11f      	bne.n	800284a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280a:	4b38      	ldr	r3, [pc, #224]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 800280c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002810:	4a36      	ldr	r2, [pc, #216]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800281a:	4b34      	ldr	r3, [pc, #208]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 800281c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	617b      	str	r3, [r7, #20]
 8002826:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8002828:	2320      	movs	r3, #32
 800282a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282c:	2302      	movs	r3, #2
 800282e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002830:	2300      	movs	r3, #0
 8002832:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002834:	2300      	movs	r3, #0
 8002836:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002838:	2301      	movs	r3, #1
 800283a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 800283c:	f107 031c 	add.w	r3, r7, #28
 8002840:	4619      	mov	r1, r3
 8002842:	482b      	ldr	r0, [pc, #172]	@ (80028f0 <HAL_TIM_MspPostInit+0x154>)
 8002844:	f003 fffa 	bl	800683c <HAL_GPIO_Init>
}
 8002848:	e04a      	b.n	80028e0 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM8)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a29      	ldr	r2, [pc, #164]	@ (80028f4 <HAL_TIM_MspPostInit+0x158>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d120      	bne.n	8002896 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002854:	4b25      	ldr	r3, [pc, #148]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 8002856:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800285a:	4a24      	ldr	r2, [pc, #144]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 800285c:	f043 0304 	orr.w	r3, r3, #4
 8002860:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002864:	4b21      	ldr	r3, [pc, #132]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 8002866:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	613b      	str	r3, [r7, #16]
 8002870:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MTR_U_R_Pin|MTR_V_R_Pin|MTR_W_R_Pin;
 8002872:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002880:	2300      	movs	r3, #0
 8002882:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002884:	2303      	movs	r3, #3
 8002886:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	481a      	ldr	r0, [pc, #104]	@ (80028f8 <HAL_TIM_MspPostInit+0x15c>)
 8002890:	f003 ffd4 	bl	800683c <HAL_GPIO_Init>
}
 8002894:	e024      	b.n	80028e0 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM15)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a18      	ldr	r2, [pc, #96]	@ (80028fc <HAL_TIM_MspPostInit+0x160>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d11f      	bne.n	80028e0 <HAL_TIM_MspPostInit+0x144>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028a0:	4b12      	ldr	r3, [pc, #72]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 80028a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028a6:	4a11      	ldr	r2, [pc, #68]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 80028a8:	f043 0304 	orr.w	r3, r3, #4
 80028ac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028b0:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <HAL_TIM_MspPostInit+0x150>)
 80028b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028b6:	f003 0304 	and.w	r3, r3, #4
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_BK_Pin;
 80028be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 80028d0:	2302      	movs	r3, #2
 80028d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LCD_BK_GPIO_Port, &GPIO_InitStruct);
 80028d4:	f107 031c 	add.w	r3, r7, #28
 80028d8:	4619      	mov	r1, r3
 80028da:	4807      	ldr	r0, [pc, #28]	@ (80028f8 <HAL_TIM_MspPostInit+0x15c>)
 80028dc:	f003 ffae 	bl	800683c <HAL_GPIO_Init>
}
 80028e0:	bf00      	nop
 80028e2:	3730      	adds	r7, #48	@ 0x30
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40012c00 	.word	0x40012c00
 80028ec:	44020c00 	.word	0x44020c00
 80028f0:	42020000 	.word	0x42020000
 80028f4:	40013400 	.word	0x40013400
 80028f8:	42020800 	.word	0x42020800
 80028fc:	40014000 	.word	0x40014000

08002900 <Reset_Handler>:
 8002900:	480d      	ldr	r0, [pc, #52]	@ (8002938 <LoopForever+0x2>)
 8002902:	4685      	mov	sp, r0
 8002904:	f7ff f9f8 	bl	8001cf8 <SystemInit>
 8002908:	480c      	ldr	r0, [pc, #48]	@ (800293c <LoopForever+0x6>)
 800290a:	490d      	ldr	r1, [pc, #52]	@ (8002940 <LoopForever+0xa>)
 800290c:	4a0d      	ldr	r2, [pc, #52]	@ (8002944 <LoopForever+0xe>)
 800290e:	2300      	movs	r3, #0
 8002910:	e002      	b.n	8002918 <LoopCopyDataInit>

08002912 <CopyDataInit>:
 8002912:	58d4      	ldr	r4, [r2, r3]
 8002914:	50c4      	str	r4, [r0, r3]
 8002916:	3304      	adds	r3, #4

08002918 <LoopCopyDataInit>:
 8002918:	18c4      	adds	r4, r0, r3
 800291a:	428c      	cmp	r4, r1
 800291c:	d3f9      	bcc.n	8002912 <CopyDataInit>
 800291e:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <LoopForever+0x12>)
 8002920:	4c0a      	ldr	r4, [pc, #40]	@ (800294c <LoopForever+0x16>)
 8002922:	2300      	movs	r3, #0
 8002924:	e001      	b.n	800292a <LoopFillZerobss>

08002926 <FillZerobss>:
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	3204      	adds	r2, #4

0800292a <LoopFillZerobss>:
 800292a:	42a2      	cmp	r2, r4
 800292c:	d3fb      	bcc.n	8002926 <FillZerobss>
 800292e:	f00a fe6d 	bl	800d60c <__libc_init_array>
 8002932:	f7fe fd39 	bl	80013a8 <main>

08002936 <LoopForever>:
 8002936:	e7fe      	b.n	8002936 <LoopForever>
 8002938:	20044000 	.word	0x20044000
 800293c:	20000000 	.word	0x20000000
 8002940:	200002b0 	.word	0x200002b0
 8002944:	08017794 	.word	0x08017794
 8002948:	200002b0 	.word	0x200002b0
 800294c:	20000f50 	.word	0x20000f50

08002950 <ADC1_IRQHandler>:
 8002950:	e7fe      	b.n	8002950 <ADC1_IRQHandler>

08002952 <DRV8316C_CalculateEvenParity>:
 * @note   Datasheet 8.5.1.1: "Parity bit is set such that the SDI input data word has even number of 1s"
 * @param  data: 16-bit SPI frame with parity bit (B8) cleared to 0.
 * @return 1 (if 1s count is odd), 0 (if 1s count is even)
 */
static uint8_t DRV8316C_CalculateEvenParity(uint16_t data)
{
 8002952:	b480      	push	{r7}
 8002954:	b085      	sub	sp, #20
 8002956:	af00      	add	r7, sp, #0
 8002958:	4603      	mov	r3, r0
 800295a:	80fb      	strh	r3, [r7, #6]
    uint8_t one_count = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	73fb      	strb	r3, [r7, #15]
    // Clear the parity bit (B8) just in case, to count the other 15 bits
    data &= ~DRV_SPI_PARITY_BIT;
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002966:	80fb      	strh	r3, [r7, #6]

    for (int i = 0; i < 16; i++)
 8002968:	2300      	movs	r3, #0
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	e00d      	b.n	800298a <DRV8316C_CalculateEvenParity+0x38>
    {
        if ((data >> i) & 0x01)
 800296e:	88fa      	ldrh	r2, [r7, #6]
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	fa42 f303 	asr.w	r3, r2, r3
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b00      	cmp	r3, #0
 800297c:	d002      	beq.n	8002984 <DRV8316C_CalculateEvenParity+0x32>
        {
            one_count++;
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	3301      	adds	r3, #1
 8002982:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 16; i++)
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	3301      	adds	r3, #1
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b0f      	cmp	r3, #15
 800298e:	ddee      	ble.n	800296e <DRV8316C_CalculateEvenParity+0x1c>
        }
    }

    // If the count of 1s is odd, return 1 to make the total count even.
    return (one_count % 2);
 8002990:	7bfb      	ldrb	r3, [r7, #15]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	b2db      	uxtb	r3, r3
}
 8002998:	4618      	mov	r0, r3
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <DRV8316C_SPI_TxRx>:

/**
 * @brief  Internal helper function to perform SPI transmit/receive
 */
static HAL_StatusTypeDef DRV8316C_SPI_TxRx(DRV8316C_Handle_t* hdrv, uint16_t* pTxData, uint16_t* pRxData)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b088      	sub	sp, #32
 80029a8:	af02      	add	r7, sp, #8
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef status;

    DRV8316C_CS_LOW(hdrv); // Activate Chip Select (LOW)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6858      	ldr	r0, [r3, #4]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	891b      	ldrh	r3, [r3, #8]
 80029b8:	2200      	movs	r2, #0
 80029ba:	4619      	mov	r1, r3
 80029bc:	f004 f89c 	bl	8006af8 <HAL_GPIO_WritePin>

    // Transmit 1 frame of 16 bits (size=1) and receive 1 frame simultaneously
    status = HAL_SPI_TransmitReceive(hdrv->hspi, (uint8_t*)pTxData, (uint8_t*)pRxData, 1, HAL_MAX_DELAY);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6818      	ldr	r0, [r3, #0]
 80029c4:	f04f 33ff 	mov.w	r3, #4294967295
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	2301      	movs	r3, #1
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	68b9      	ldr	r1, [r7, #8]
 80029d0:	f007 fa16 	bl	8009e00 <HAL_SPI_TransmitReceive>
 80029d4:	4603      	mov	r3, r0
 80029d6:	75fb      	strb	r3, [r7, #23]

    DRV8316C_CS_HIGH(hdrv); // Deactivate Chip Select (HIGH)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6858      	ldr	r0, [r3, #4]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	891b      	ldrh	r3, [r3, #8]
 80029e0:	2201      	movs	r2, #1
 80029e2:	4619      	mov	r1, r3
 80029e4:	f004 f888 	bl	8006af8 <HAL_GPIO_WritePin>

    return status;
 80029e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3718      	adds	r7, #24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <DRV8316C_Init>:
/**
 * @brief  Initializes the DRV8316C handle.
 */
void DRV8316C_Init(DRV8316C_Handle_t* hdrv, SPI_HandleTypeDef* hspi,
                   GPIO_TypeDef* nCS_Port, uint16_t nCS_Pin)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b084      	sub	sp, #16
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
 80029fe:	807b      	strh	r3, [r7, #2]
    hdrv->hspi = hspi;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	601a      	str	r2, [r3, #0]
    hdrv->nCS_Port = nCS_Port;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	605a      	str	r2, [r3, #4]
    hdrv->nCS_Pin = nCS_Pin;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	887a      	ldrh	r2, [r7, #2]
 8002a10:	811a      	strh	r2, [r3, #8]

    // Set initial pin states
    DRV8316C_CS_HIGH(hdrv);  // nCS starts inactive (HIGH)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6858      	ldr	r0, [r3, #4]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	891b      	ldrh	r3, [r3, #8]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f004 f86b 	bl	8006af8 <HAL_GPIO_WritePin>
}
 8002a22:	bf00      	nop
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <DRV8316C_WriteRegister>:

/**
 * @brief  Writes 8 bits of data to a specific DRV8316C register.
 */
HAL_StatusTypeDef DRV8316C_WriteRegister(DRV8316C_Handle_t* hdrv, uint8_t regAddr, uint8_t data)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b084      	sub	sp, #16
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	460b      	mov	r3, r1
 8002a34:	70fb      	strb	r3, [r7, #3]
 8002a36:	4613      	mov	r3, r2
 8002a38:	70bb      	strb	r3, [r7, #2]
    uint16_t tx_frame = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	81fb      	strh	r3, [r7, #14]
    uint16_t rx_frame = 0; // SDO returns the *previous* value of the register being written
 8002a3e:	2300      	movs	r3, #0
 8002a40:	81bb      	strh	r3, [r7, #12]

    // 1. Construct the basic frame with R/W=0, address, and data
    tx_frame = DRV_SPI_WRITE_MASK |
 8002a42:	78fb      	ldrb	r3, [r7, #3]
 8002a44:	b21b      	sxth	r3, r3
 8002a46:	025b      	lsls	r3, r3, #9
 8002a48:	b21b      	sxth	r3, r3
 8002a4a:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8002a4e:	b21a      	sxth	r2, r3
               ((regAddr << DRV_SPI_ADDR_SHIFT) & DRV_SPI_ADDR_MASK) |
 8002a50:	78bb      	ldrb	r3, [r7, #2]
 8002a52:	b21b      	sxth	r3, r3
 8002a54:	4313      	orrs	r3, r2
 8002a56:	b21b      	sxth	r3, r3
 8002a58:	b29b      	uxth	r3, r3
    tx_frame = DRV_SPI_WRITE_MASK |
 8002a5a:	81fb      	strh	r3, [r7, #14]
               (data & DRV_SPI_DATA_MASK);

    // 2. Calculate and set the even parity bit
    if (DRV8316C_CalculateEvenParity(tx_frame))
 8002a5c:	89fb      	ldrh	r3, [r7, #14]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff ff77 	bl	8002952 <DRV8316C_CalculateEvenParity>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d004      	beq.n	8002a74 <DRV8316C_WriteRegister+0x4a>
    {
        tx_frame |= DRV_SPI_PARITY_BIT;
 8002a6a:	89fb      	ldrh	r3, [r7, #14]
 8002a6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	81fb      	strh	r3, [r7, #14]
    }

    // 3. Transmit the frame
    return DRV8316C_SPI_TxRx(hdrv, &tx_frame, &rx_frame);
 8002a74:	f107 020c 	add.w	r2, r7, #12
 8002a78:	f107 030e 	add.w	r3, r7, #14
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7ff ff90 	bl	80029a4 <DRV8316C_SPI_TxRx>
 8002a84:	4603      	mov	r3, r0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <DRV8316C_UnlockRegister>:
/**
 * @brief  Unlock DRV8316C register.
 */

HAL_StatusTypeDef DRV8316C_UnlockRegister(DRV8316C_Handle_t* hdrv)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b084      	sub	sp, #16
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
    status = DRV8316C_WriteRegister(hdrv, 0x3, 0x3);
 8002a96:	2203      	movs	r2, #3
 8002a98:	2103      	movs	r1, #3
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff ffc5 	bl	8002a2a <DRV8316C_WriteRegister>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	73fb      	strb	r3, [r7, #15]
    return status;
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <DRV8316C_LockRegister>:
/**
 * @brief  Lock DRV8316C register.
 */

HAL_StatusTypeDef DRV8316C_LockRegister(DRV8316C_Handle_t* hdrv)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
    status = DRV8316C_WriteRegister(hdrv, 0x3, 0x6);
 8002ab6:	2206      	movs	r2, #6
 8002ab8:	2103      	movs	r1, #3
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff ffb5 	bl	8002a2a <DRV8316C_WriteRegister>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	73fb      	strb	r3, [r7, #15]
    return status;
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <DRV8316C_ApplyDefaultConfig>:
/**
 * @brief  Applies a common default configuration to the DRV8316C.
 * (For FOC: 6x PWM, 0.6V/V Gain, OCP Auto-Retry, 125V/us Slew)
 */
HAL_StatusTypeDef DRV8316C_ApplyDefaultConfig(DRV8316C_Handle_t* hdrv)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t reg_val;

    // --- CTRL_2 (0x04): 3x PWM Mode, Slew Rate 125V/us, SDO Push-Pull ---
    reg_val = DRV_CTRL2_SDO_MODE_PP |
 8002ad6:	2334      	movs	r3, #52	@ 0x34
 8002ad8:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL2_SLEW_125V_us |
              DRV_CTRL2_PWM_MODE_3X;
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_2, reg_val);
 8002ada:	7bfb      	ldrb	r3, [r7, #15]
 8002adc:	461a      	mov	r2, r3
 8002ade:	2104      	movs	r1, #4
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff ffa2 	bl	8002a2a <DRV8316C_WriteRegister>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002aea:	7bbb      	ldrb	r3, [r7, #14]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <DRV8316C_ApplyDefaultConfig+0x26>
 8002af0:	7bbb      	ldrb	r3, [r7, #14]
 8002af2:	e03c      	b.n	8002b6e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_3 (0x05): Enable OVP, Enable OTW reporting on nFAULT ---
    reg_val = (1 << 2) | // OVP_EN = 1
 8002af4:	2305      	movs	r3, #5
 8002af6:	73fb      	strb	r3, [r7, #15]
              (1 << 0);  // OTW_REP = 1
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_3, reg_val);
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	461a      	mov	r2, r3
 8002afc:	2105      	movs	r1, #5
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff ff93 	bl	8002a2a <DRV8316C_WriteRegister>
 8002b04:	4603      	mov	r3, r0
 8002b06:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002b08:	7bbb      	ldrb	r3, [r7, #14]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <DRV8316C_ApplyDefaultConfig+0x44>
 8002b0e:	7bbb      	ldrb	r3, [r7, #14]
 8002b10:	e02d      	b.n	8002b6e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_4 (0x06): OCP Mode = Auto-Retry, OCP Level = 16A ---
    reg_val = DRV_CTRL4_OCP_MODE_RETRY |
 8002b12:	2311      	movs	r3, #17
 8002b14:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL4_OCP_LVL_16A |
              (1 << 4); // OCP_DEG 0.6us (default 1h)
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_4, reg_val);
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	2106      	movs	r1, #6
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff ff84 	bl	8002a2a <DRV8316C_WriteRegister>
 8002b22:	4603      	mov	r3, r0
 8002b24:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002b26:	7bbb      	ldrb	r3, [r7, #14]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <DRV8316C_ApplyDefaultConfig+0x62>
 8002b2c:	7bbb      	ldrb	r3, [r7, #14]
 8002b2e:	e01e      	b.n	8002b6e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_5 (0x07): CSA Gain = 0.6 V/A (good for FOC), Enable Active Demag ---
    reg_val = DRV_CTRL5_CSA_GAIN_0_6 |
 8002b30:	230e      	movs	r3, #14
 8002b32:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL5_EN_ASR_BIT |
              DRV_CTRL5_EN_AAR_BIT;
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_5, reg_val);
 8002b34:	7bfb      	ldrb	r3, [r7, #15]
 8002b36:	461a      	mov	r2, r3
 8002b38:	2107      	movs	r1, #7
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff ff75 	bl	8002a2a <DRV8316C_WriteRegister>
 8002b40:	4603      	mov	r3, r0
 8002b42:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002b44:	7bbb      	ldrb	r3, [r7, #14]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <DRV8316C_ApplyDefaultConfig+0x80>
 8002b4a:	7bbb      	ldrb	r3, [r7, #14]
 8002b4c:	e00f      	b.n	8002b6e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_6 (0x08): Buck converter disable, 3.3V output ---
    reg_val = 1; // BUCK_DIS = 	1b
 8002b4e:	2301      	movs	r3, #1
 8002b50:	73fb      	strb	r3, [r7, #15]
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_6, reg_val);
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	461a      	mov	r2, r3
 8002b56:	2108      	movs	r1, #8
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff ff66 	bl	8002a2a <DRV8316C_WriteRegister>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002b62:	7bbb      	ldrb	r3, [r7, #14]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <DRV8316C_ApplyDefaultConfig+0x9e>
 8002b68:	7bbb      	ldrb	r3, [r7, #14]
 8002b6a:	e000      	b.n	8002b6e <DRV8316C_ApplyDefaultConfig+0xa0>

    return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <LSM6DS3TR_C_ReadReg>:
#include <stdlib.h>

// ----------------------  Read/Write ----------------------

__STATIC_INLINE void LSM6DS3TR_C_ReadReg(uint8_t reg_addr, uint8_t *rx_byte,
		uint8_t size) {
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	6039      	str	r1, [r7, #0]
 8002b82:	71fb      	strb	r3, [r7, #7]
 8002b84:	4613      	mov	r3, r2
 8002b86:	71bb      	strb	r3, [r7, #6]
	uint8_t tx_byte = reg_addr | 0x80; //  (MSB=1)
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_RESET);
 8002b92:	2200      	movs	r2, #0
 8002b94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002b98:	480e      	ldr	r0, [pc, #56]	@ (8002bd4 <LSM6DS3TR_C_ReadReg+0x5c>)
 8002b9a:	f003 ffad 	bl	8006af8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(LSM6DS3TR_SPI_PORT, &tx_byte, 1, HAL_MAX_DELAY);   //  
 8002b9e:	f107 010f 	add.w	r1, r7, #15
 8002ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	480b      	ldr	r0, [pc, #44]	@ (8002bd8 <LSM6DS3TR_C_ReadReg+0x60>)
 8002baa:	f006 fc6b 	bl	8009484 <HAL_SPI_Transmit>
	HAL_SPI_Receive(LSM6DS3TR_SPI_PORT, rx_byte, size, HAL_MAX_DELAY); //  
 8002bae:	79bb      	ldrb	r3, [r7, #6]
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb6:	6839      	ldr	r1, [r7, #0]
 8002bb8:	4807      	ldr	r0, [pc, #28]	@ (8002bd8 <LSM6DS3TR_C_ReadReg+0x60>)
 8002bba:	f006 fe7f 	bl	80098bc <HAL_SPI_Receive>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_SET);
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002bc4:	4803      	ldr	r0, [pc, #12]	@ (8002bd4 <LSM6DS3TR_C_ReadReg+0x5c>)
 8002bc6:	f003 ff97 	bl	8006af8 <HAL_GPIO_WritePin>
}
 8002bca:	bf00      	nop
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	42020800 	.word	0x42020800
 8002bd8:	20000488 	.word	0x20000488

08002bdc <LSM6DS3TR_C_WriteReg>:

__STATIC_INLINE void LSM6DS3TR_C_WriteReg(uint8_t reg_addr, uint8_t *setting,
		uint8_t size) {
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	6039      	str	r1, [r7, #0]
 8002be6:	71fb      	strb	r3, [r7, #7]
 8002be8:	4613      	mov	r3, r2
 8002bea:	71bb      	strb	r3, [r7, #6]
	uint8_t *tx_byte = (uint8_t*) malloc(size + 1);
 8002bec:	79bb      	ldrb	r3, [r7, #6]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f009 fe45 	bl	800c880 <malloc>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	60bb      	str	r3, [r7, #8]
	tx_byte[0] = reg_addr;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	79fa      	ldrb	r2, [r7, #7]
 8002bfe:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < size; i++) {
 8002c00:	2300      	movs	r3, #0
 8002c02:	73fb      	strb	r3, [r7, #15]
 8002c04:	e00b      	b.n	8002c1e <LSM6DS3TR_C_WriteReg+0x42>
		tx_byte[i + 1] = setting[i];
 8002c06:	7bfb      	ldrb	r3, [r7, #15]
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	441a      	add	r2, r3
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	68b9      	ldr	r1, [r7, #8]
 8002c12:	440b      	add	r3, r1
 8002c14:	7812      	ldrb	r2, [r2, #0]
 8002c16:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < size; i++) {
 8002c18:	7bfb      	ldrb	r3, [r7, #15]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
 8002c1e:	7bfa      	ldrb	r2, [r7, #15]
 8002c20:	79bb      	ldrb	r3, [r7, #6]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d3ef      	bcc.n	8002c06 <LSM6DS3TR_C_WriteReg+0x2a>
	}

	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_RESET);
 8002c26:	2200      	movs	r2, #0
 8002c28:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c2c:	480c      	ldr	r0, [pc, #48]	@ (8002c60 <LSM6DS3TR_C_WriteReg+0x84>)
 8002c2e:	f003 ff63 	bl	8006af8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(LSM6DS3TR_SPI_PORT, tx_byte, size + 1, HAL_MAX_DELAY);
 8002c32:	79bb      	ldrb	r3, [r7, #6]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	3301      	adds	r3, #1
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3e:	68b9      	ldr	r1, [r7, #8]
 8002c40:	4808      	ldr	r0, [pc, #32]	@ (8002c64 <LSM6DS3TR_C_WriteReg+0x88>)
 8002c42:	f006 fc1f 	bl	8009484 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_SET);
 8002c46:	2201      	movs	r2, #1
 8002c48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c4c:	4804      	ldr	r0, [pc, #16]	@ (8002c60 <LSM6DS3TR_C_WriteReg+0x84>)
 8002c4e:	f003 ff53 	bl	8006af8 <HAL_GPIO_WritePin>

	free(tx_byte);
 8002c52:	68b8      	ldr	r0, [r7, #8]
 8002c54:	f009 fe1c 	bl	800c890 <free>
}
 8002c58:	bf00      	nop
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	42020800 	.word	0x42020800
 8002c64:	20000488 	.word	0x20000488

08002c68 <wrap_deg_0_360>:

// ---------------------- 360 ----------------------
static inline float wrap_deg_0_360(float deg) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	ed87 0a01 	vstr	s0, [r7, #4]
	// fmodf 360  ,  360  
	deg = fmodf(deg, 360.0f);
 8002c72:	eddf 0a15 	vldr	s1, [pc, #84]	@ 8002cc8 <wrap_deg_0_360+0x60>
 8002c76:	ed97 0a01 	vldr	s0, [r7, #4]
 8002c7a:	f00c fc93 	bl	800f5a4 <fmodf>
 8002c7e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (deg < 0.0f)
 8002c82:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8e:	d507      	bpl.n	8002ca0 <wrap_deg_0_360+0x38>
		deg += 360.0f;
 8002c90:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c94:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002cc8 <wrap_deg_0_360+0x60>
 8002c98:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c9c:	edc7 7a01 	vstr	s15, [r7, #4]

	// 360.0000    0 ()
	if (deg >= 359.999f)
 8002ca0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ca4:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002ccc <wrap_deg_0_360+0x64>
 8002ca8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb0:	db02      	blt.n	8002cb8 <wrap_deg_0_360+0x50>
		deg = 0.0f;
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	607b      	str	r3, [r7, #4]

	return deg; // 0.0f <= deg < 360.0f
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	ee07 3a90 	vmov	s15, r3
}
 8002cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	43b40000 	.word	0x43b40000
 8002ccc:	43b3ffdf 	.word	0x43b3ffdf

08002cd0 <LSM6DS3TR_C_ReadU8>:

// ----------------------   ----------------------
//   
uint8_t LSM6DS3TR_C_ReadU8(uint8_t reg_addr) {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
	uint8_t v;
	LSM6DS3TR_C_ReadReg(reg_addr, &v, 1);
 8002cda:	f107 010f 	add.w	r1, r7, #15
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff ff48 	bl	8002b78 <LSM6DS3TR_C_ReadReg>
	return v;
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <LSM6DS3TR_C_WriteU8>:

//   
void LSM6DS3TR_C_WriteU8(uint8_t reg_addr, uint8_t value) {
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b082      	sub	sp, #8
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	460a      	mov	r2, r1
 8002cfc:	71fb      	strb	r3, [r7, #7]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	71bb      	strb	r3, [r7, #6]
	LSM6DS3TR_C_WriteReg(reg_addr, &value, 1);
 8002d02:	1db9      	adds	r1, r7, #6
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	2201      	movs	r2, #1
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff ff67 	bl	8002bdc <LSM6DS3TR_C_WriteReg>
}
 8002d0e:	bf00      	nop
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <LSM6DS3TR_C_ConfigCTRL>:
	v &= ~BIT(CTRL3_BLE_Pos);        // BLE=0

	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL3_C, v);
}

void LSM6DS3TR_C_ConfigCTRL(void) {
 8002d16:	b580      	push	{r7, lr}
 8002d18:	af00      	add	r7, sp, #0
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL3_C, CTRL3_C);
 8002d1a:	2144      	movs	r1, #68	@ 0x44
 8002d1c:	2012      	movs	r0, #18
 8002d1e:	f7ff ffe8 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL1_XL, CTRL1_XL);
 8002d22:	2143      	movs	r1, #67	@ 0x43
 8002d24:	2010      	movs	r0, #16
 8002d26:	f7ff ffe4 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL2_G, CTRL2_G);
 8002d2a:	2144      	movs	r1, #68	@ 0x44
 8002d2c:	2011      	movs	r0, #17
 8002d2e:	f7ff ffe0 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
//312
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL4_C, CTRL4_C);
 8002d32:	2106      	movs	r1, #6
 8002d34:	2013      	movs	r0, #19
 8002d36:	f7ff ffdc 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL5_C, CTRL5_C);
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	2014      	movs	r0, #20
 8002d3e:	f7ff ffd8 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL6_C, CTRL6_C);
 8002d42:	2100      	movs	r1, #0
 8002d44:	2015      	movs	r0, #21
 8002d46:	f7ff ffd4 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL7_G, CTRL7_G);
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	2016      	movs	r0, #22
 8002d4e:	f7ff ffd0 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL8_XL, CTRL8_XL);
 8002d52:	2180      	movs	r1, #128	@ 0x80
 8002d54:	2017      	movs	r0, #23
 8002d56:	f7ff ffcc 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL9_XL, CTRL9_XL);
 8002d5a:	21e0      	movs	r1, #224	@ 0xe0
 8002d5c:	2018      	movs	r0, #24
 8002d5e:	f7ff ffc8 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL10_C, CTRL10_C);
 8002d62:	2100      	movs	r1, #0
 8002d64:	2019      	movs	r0, #25
 8002d66:	f7ff ffc4 	bl	8002cf2 <LSM6DS3TR_C_WriteU8>
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}

08002d6e <LSM6DS3TR_data_ready>:
	}
	HAL_Delay(2000);
	Custom_LCD_Clear();
}

uint8_t LSM6DS3TR_data_ready() {
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b082      	sub	sp, #8
 8002d72:	af00      	add	r7, sp, #0
	uint8_t s = LSM6DS3TR_C_ReadU8(LSM6DS3_STATUS_REG);
 8002d74:	201e      	movs	r0, #30
 8002d76:	f7ff ffab 	bl	8002cd0 <LSM6DS3TR_C_ReadU8>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	71fb      	strb	r3, [r7, #7]
	return (s & 0x03) != 0;
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	f003 0303 	and.w	r3, r3, #3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	bf14      	ite	ne
 8002d88:	2301      	movne	r3, #1
 8002d8a:	2300      	moveq	r3, #0
 8002d8c:	b2db      	uxtb	r3, r3
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <LSM6_ReadGyroRaw>:

/*   */
HAL_StatusTypeDef LSM6_ReadGyroRaw(int16_t g[3]) {
 8002d96:	b590      	push	{r4, r7, lr}
 8002d98:	b085      	sub	sp, #20
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
	uint8_t b[6];

	//     
	LSM6DS3TR_C_ReadReg(LSM6DS3_OUTX_L_G, b, 6);
 8002d9e:	f107 0308 	add.w	r3, r7, #8
 8002da2:	2206      	movs	r2, #6
 8002da4:	4619      	mov	r1, r3
 8002da6:	2022      	movs	r0, #34	@ 0x22
 8002da8:	f7ff fee6 	bl	8002b78 <LSM6DS3TR_C_ReadReg>

	g[0] = LSM6_Merge16(b[0], b[1]);
 8002dac:	7a3b      	ldrb	r3, [r7, #8]
 8002dae:	7a7a      	ldrb	r2, [r7, #9]
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 f847 	bl	8002e46 <LSM6_Merge16>
 8002db8:	4603      	mov	r3, r0
 8002dba:	461a      	mov	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	801a      	strh	r2, [r3, #0]
	g[1] = LSM6_Merge16(b[2], b[3]);
 8002dc0:	7aba      	ldrb	r2, [r7, #10]
 8002dc2:	7af9      	ldrb	r1, [r7, #11]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	1c9c      	adds	r4, r3, #2
 8002dc8:	4610      	mov	r0, r2
 8002dca:	f000 f83c 	bl	8002e46 <LSM6_Merge16>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	8023      	strh	r3, [r4, #0]
	g[2] = LSM6_Merge16(b[4], b[5]);
 8002dd2:	7b3a      	ldrb	r2, [r7, #12]
 8002dd4:	7b79      	ldrb	r1, [r7, #13]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	1d1c      	adds	r4, r3, #4
 8002dda:	4610      	mov	r0, r2
 8002ddc:	f000 f833 	bl	8002e46 <LSM6_Merge16>
 8002de0:	4603      	mov	r3, r0
 8002de2:	8023      	strh	r3, [r4, #0]
	return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3714      	adds	r7, #20
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd90      	pop	{r4, r7, pc}

08002dee <LSM6_ReadAccelRaw>:

HAL_StatusTypeDef LSM6_ReadAccelRaw(int16_t a[3]) {
 8002dee:	b590      	push	{r4, r7, lr}
 8002df0:	b085      	sub	sp, #20
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
	uint8_t b[6];

	LSM6DS3TR_C_ReadReg(LSM6DS3_OUTX_L_XL, b, 6);
 8002df6:	f107 0308 	add.w	r3, r7, #8
 8002dfa:	2206      	movs	r2, #6
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	2028      	movs	r0, #40	@ 0x28
 8002e00:	f7ff feba 	bl	8002b78 <LSM6DS3TR_C_ReadReg>

	a[0] = LSM6_Merge16(b[0], b[1]);
 8002e04:	7a3b      	ldrb	r3, [r7, #8]
 8002e06:	7a7a      	ldrb	r2, [r7, #9]
 8002e08:	4611      	mov	r1, r2
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 f81b 	bl	8002e46 <LSM6_Merge16>
 8002e10:	4603      	mov	r3, r0
 8002e12:	461a      	mov	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	801a      	strh	r2, [r3, #0]
	a[1] = LSM6_Merge16(b[2], b[3]);
 8002e18:	7aba      	ldrb	r2, [r7, #10]
 8002e1a:	7af9      	ldrb	r1, [r7, #11]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	1c9c      	adds	r4, r3, #2
 8002e20:	4610      	mov	r0, r2
 8002e22:	f000 f810 	bl	8002e46 <LSM6_Merge16>
 8002e26:	4603      	mov	r3, r0
 8002e28:	8023      	strh	r3, [r4, #0]
	a[2] = LSM6_Merge16(b[4], b[5]);
 8002e2a:	7b3a      	ldrb	r2, [r7, #12]
 8002e2c:	7b79      	ldrb	r1, [r7, #13]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	1d1c      	adds	r4, r3, #4
 8002e32:	4610      	mov	r0, r2
 8002e34:	f000 f807 	bl	8002e46 <LSM6_Merge16>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	8023      	strh	r3, [r4, #0]
	return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd90      	pop	{r4, r7, pc}

08002e46 <LSM6_Merge16>:
	a[2] = LSM6_Merge16(b[10], b[11]);
	return HAL_OK;
}

// LSM6DS3TR.c
int16_t LSM6_Merge16(uint8_t lo, uint8_t hi) {
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	460a      	mov	r2, r1
 8002e50:	71fb      	strb	r3, [r7, #7]
 8002e52:	4613      	mov	r3, r2
 8002e54:	71bb      	strb	r3, [r7, #6]
	return (int16_t) (((uint16_t) hi << 8) | (uint16_t) lo); // BLE=0 
 8002e56:	79bb      	ldrb	r3, [r7, #6]
 8002e58:	b21b      	sxth	r3, r3
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	b21a      	sxth	r2, r3
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	b21b      	sxth	r3, r3
 8002e62:	4313      	orrs	r3, r2
 8002e64:	b21b      	sxth	r3, r3
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
	...

08002e74 <LSM6DS3TR_C_Init>:

volatile float yaw_deg = 0.f;
volatile float pitch_deg = 0.f;
volatile float roll_deg = 0.f;

void LSM6DS3TR_C_Init() {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
//	Custom_LCD_Printf(0, 1, "WHO_AM_I: 0x%02X", who_am_i);
//	HAL_Delay(500);
	// 2. CTRL 
//	LSM6DS3TR_C_ConfigCTRL3C();
//	Custom_LCD_Clear();
	LSM6DS3TR_C_ConfigCTRL();
 8002e78:	f7ff ff4d 	bl	8002d16 <LSM6DS3TR_C_ConfigCTRL>
	LSM6_update_gyro_sens_from_device();   //  
 8002e7c:	f000 fa44 	bl	8003308 <LSM6_update_gyro_sens_from_device>
//	// 3. CTRL3_C 
//	LSM6DS3TR_C_CheckCTRL3C();
//	LSM6DS3TR_C_CheckCTRL();

//data 
	if (LSM6DS3TR_data_ready()) {
 8002e80:	f7ff ff75 	bl	8002d6e <LSM6DS3TR_data_ready>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <LSM6DS3TR_C_Init+0x22>
		//
		LSM6_ReadGyroRaw(GyroRaw);
 8002e8a:	4804      	ldr	r0, [pc, #16]	@ (8002e9c <LSM6DS3TR_C_Init+0x28>)
 8002e8c:	f7ff ff83 	bl	8002d96 <LSM6_ReadGyroRaw>
		LSM6_ReadAccelRaw(ACCRaw);
 8002e90:	4803      	ldr	r0, [pc, #12]	@ (8002ea0 <LSM6DS3TR_C_Init+0x2c>)
 8002e92:	f7ff ffac 	bl	8002dee <LSM6_ReadAccelRaw>
	}
}
 8002e96:	bf00      	nop
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	20000880 	.word	0x20000880
 8002ea0:	20000888 	.word	0x20000888

08002ea4 <IMU_Start>:

void IMU_Start(){
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
	IMU_CalcGyroBias_All_rad(300, 1);
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002eae:	f000 f873 	bl	8002f98 <IMU_CalcGyroBias_All_rad>
	HAL_TIM_Base_Start_IT(LSM6DS3TR_TIM);
 8002eb2:	4805      	ldr	r0, [pc, #20]	@ (8002ec8 <IMU_Start+0x24>)
 8002eb4:	f007 fc56 	bl	800a764 <HAL_TIM_Base_Start_IT>
	prevTick = HAL_GetTick();
 8002eb8:	f002 fba0 	bl	80055fc <HAL_GetTick>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	4a03      	ldr	r2, [pc, #12]	@ (8002ecc <IMU_Start+0x28>)
 8002ec0:	6013      	str	r3, [r2, #0]
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	200006dc 	.word	0x200006dc
 8002ecc:	20000894 	.word	0x20000894

08002ed0 <LSM6DS3TR_C_IRQ>:

volatile uint32_t prevTick;

void LSM6DS3TR_C_IRQ() {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
	static float g_dps[3];

	if (!LSM6DS3TR_data_ready()) {
 8002ed6:	f7ff ff4a 	bl	8002d6e <LSM6DS3TR_data_ready>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d047      	beq.n	8002f70 <LSM6DS3TR_C_IRQ+0xa0>
		return;
	}
	LSM6_ReadGyroRaw(GyroRaw);
 8002ee0:	4825      	ldr	r0, [pc, #148]	@ (8002f78 <LSM6DS3TR_C_IRQ+0xa8>)
 8002ee2:	f7ff ff58 	bl	8002d96 <LSM6_ReadGyroRaw>
	LSM6_ReadAccelRaw(ACCRaw);
 8002ee6:	4825      	ldr	r0, [pc, #148]	@ (8002f7c <LSM6DS3TR_C_IRQ+0xac>)
 8002ee8:	f7ff ff81 	bl	8002dee <LSM6_ReadAccelRaw>
	IMU_GetGyroDps_Corrected(g_dps);
 8002eec:	4824      	ldr	r0, [pc, #144]	@ (8002f80 <LSM6DS3TR_C_IRQ+0xb0>)
 8002eee:	f000 f97f 	bl	80031f0 <IMU_GetGyroDps_Corrected>

	uint32_t nowTick = HAL_GetTick();
 8002ef2:	f002 fb83 	bl	80055fc <HAL_GetTick>
 8002ef6:	60b8      	str	r0, [r7, #8]
	uint32_t dt_ms = nowTick - prevTick;
 8002ef8:	4b22      	ldr	r3, [pc, #136]	@ (8002f84 <LSM6DS3TR_C_IRQ+0xb4>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	607b      	str	r3, [r7, #4]
	prevTick = nowTick;
 8002f02:	4a20      	ldr	r2, [pc, #128]	@ (8002f84 <LSM6DS3TR_C_IRQ+0xb4>)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	6013      	str	r3, [r2, #0]
	float dt_sec = dt_ms * 0.001f;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f12:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002f88 <LSM6DS3TR_C_IRQ+0xb8>
 8002f16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f1a:	edc7 7a03 	vstr	s15, [r7, #12]

	if (dt_sec > 0.05f)
 8002f1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f22:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002f8c <LSM6DS3TR_C_IRQ+0xbc>
 8002f26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f2e:	dd01      	ble.n	8002f34 <LSM6DS3TR_C_IRQ+0x64>
		dt_sec = 0.05f;
 8002f30:	4b17      	ldr	r3, [pc, #92]	@ (8002f90 <LSM6DS3TR_C_IRQ+0xc0>)
 8002f32:	60fb      	str	r3, [r7, #12]

	yaw_deg += YAW_DIR * (g_dps[2]) * dt_sec;
 8002f34:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <LSM6DS3TR_C_IRQ+0xb0>)
 8002f36:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f3a:	eeb1 7a67 	vneg.f32	s14, s15
 8002f3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f46:	4b13      	ldr	r3, [pc, #76]	@ (8002f94 <LSM6DS3TR_C_IRQ+0xc4>)
 8002f48:	edd3 7a00 	vldr	s15, [r3]
 8002f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f50:	4b10      	ldr	r3, [pc, #64]	@ (8002f94 <LSM6DS3TR_C_IRQ+0xc4>)
 8002f52:	edc3 7a00 	vstr	s15, [r3]
	yaw_deg = wrap_deg_0_360(yaw_deg);
 8002f56:	4b0f      	ldr	r3, [pc, #60]	@ (8002f94 <LSM6DS3TR_C_IRQ+0xc4>)
 8002f58:	edd3 7a00 	vldr	s15, [r3]
 8002f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f60:	f7ff fe82 	bl	8002c68 <wrap_deg_0_360>
 8002f64:	eef0 7a40 	vmov.f32	s15, s0
 8002f68:	4b0a      	ldr	r3, [pc, #40]	@ (8002f94 <LSM6DS3TR_C_IRQ+0xc4>)
 8002f6a:	edc3 7a00 	vstr	s15, [r3]
 8002f6e:	e000      	b.n	8002f72 <LSM6DS3TR_C_IRQ+0xa2>
		return;
 8002f70:	bf00      	nop
}
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	20000880 	.word	0x20000880
 8002f7c:	20000888 	.word	0x20000888
 8002f80:	200008a4 	.word	0x200008a4
 8002f84:	20000894 	.word	0x20000894
 8002f88:	3a83126f 	.word	0x3a83126f
 8002f8c:	3d4ccccd 	.word	0x3d4ccccd
 8002f90:	3d4ccccd 	.word	0x3d4ccccd
 8002f94:	20000890 	.word	0x20000890

08002f98 <IMU_CalcGyroBias_All_rad>:
//// raw  rad/s
//float gyro_raw_to_rads(int16_t raw) {
//	return gyro_raw_to_dps(raw) * DEG2RAD;
//}

void IMU_CalcGyroBias_All_rad(uint16_t samples, uint16_t delay_ms_each) {
 8002f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f9c:	b092      	sub	sp, #72	@ 0x48
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	460a      	mov	r2, r1
 8002fa4:	83fb      	strh	r3, [r7, #30]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	83bb      	strh	r3, [r7, #28]
	int64_t sx = 0, sy = 0, sz = 0;
 8002faa:	f04f 0200 	mov.w	r2, #0
 8002fae:	f04f 0300 	mov.w	r3, #0
 8002fb2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8002fb6:	f04f 0200 	mov.w	r2, #0
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8002fc2:	f04f 0200 	mov.w	r2, #0
 8002fc6:	f04f 0300 	mov.w	r3, #0
 8002fca:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	// ()
	LSM6_ReadGyroRaw(GyroRaw);
 8002fce:	4862      	ldr	r0, [pc, #392]	@ (8003158 <IMU_CalcGyroBias_All_rad+0x1c0>)
 8002fd0:	f7ff fee1 	bl	8002d96 <LSM6_ReadGyroRaw>

	for (uint16_t i = 0; i < samples; i++) {     //samples   
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8002fd8:	e040      	b.n	800305c <IMU_CalcGyroBias_All_rad+0xc4>
		LSM6_ReadGyroRaw(GyroRaw);
 8002fda:	485f      	ldr	r0, [pc, #380]	@ (8003158 <IMU_CalcGyroBias_All_rad+0x1c0>)
 8002fdc:	f7ff fedb 	bl	8002d96 <LSM6_ReadGyroRaw>
		sx += GyroRaw[0];
 8002fe0:	4b5d      	ldr	r3, [pc, #372]	@ (8003158 <IMU_CalcGyroBias_All_rad+0x1c0>)
 8002fe2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fe6:	b21b      	sxth	r3, r3
 8002fe8:	17da      	asrs	r2, r3, #31
 8002fea:	461c      	mov	r4, r3
 8002fec:	4615      	mov	r5, r2
 8002fee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002ff2:	1911      	adds	r1, r2, r4
 8002ff4:	6139      	str	r1, [r7, #16]
 8002ff6:	416b      	adcs	r3, r5
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ffe:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		sy += GyroRaw[1];
 8003002:	4b55      	ldr	r3, [pc, #340]	@ (8003158 <IMU_CalcGyroBias_All_rad+0x1c0>)
 8003004:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003008:	b21b      	sxth	r3, r3
 800300a:	17da      	asrs	r2, r3, #31
 800300c:	4698      	mov	r8, r3
 800300e:	4691      	mov	r9, r2
 8003010:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003014:	eb12 0108 	adds.w	r1, r2, r8
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	eb43 0309 	adc.w	r3, r3, r9
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003024:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		sz += GyroRaw[2];
 8003028:	4b4b      	ldr	r3, [pc, #300]	@ (8003158 <IMU_CalcGyroBias_All_rad+0x1c0>)
 800302a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800302e:	b21b      	sxth	r3, r3
 8003030:	17da      	asrs	r2, r3, #31
 8003032:	469a      	mov	sl, r3
 8003034:	4693      	mov	fp, r2
 8003036:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800303a:	eb12 010a 	adds.w	r1, r2, sl
 800303e:	6039      	str	r1, [r7, #0]
 8003040:	eb43 030b 	adc.w	r3, r3, fp
 8003044:	607b      	str	r3, [r7, #4]
 8003046:	e9d7 2300 	ldrd	r2, r3, [r7]
 800304a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		HAL_Delay(delay_ms_each);
 800304e:	8bbb      	ldrh	r3, [r7, #28]
 8003050:	4618      	mov	r0, r3
 8003052:	f002 fadf 	bl	8005614 <HAL_Delay>
	for (uint16_t i = 0; i < samples; i++) {     //samples   
 8003056:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003058:	3301      	adds	r3, #1
 800305a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800305c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800305e:	8bfb      	ldrh	r3, [r7, #30]
 8003060:	429a      	cmp	r2, r3
 8003062:	d3ba      	bcc.n	8002fda <IMU_CalcGyroBias_All_rad+0x42>
	}

	float mx = (float) (sx / (double) samples);
 8003064:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8003068:	f7fd faac 	bl	80005c4 <__aeabi_l2d>
 800306c:	4604      	mov	r4, r0
 800306e:	460d      	mov	r5, r1
 8003070:	8bfb      	ldrh	r3, [r7, #30]
 8003072:	4618      	mov	r0, r3
 8003074:	f7fd fa5a 	bl	800052c <__aeabi_ui2d>
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	4620      	mov	r0, r4
 800307e:	4629      	mov	r1, r5
 8003080:	f7fd fbf8 	bl	8000874 <__aeabi_ddiv>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	f7fd fda0 	bl	8000bd0 <__aeabi_d2f>
 8003090:	4603      	mov	r3, r0
 8003092:	62bb      	str	r3, [r7, #40]	@ 0x28
	float my = (float) (sy / (double) samples);
 8003094:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003098:	f7fd fa94 	bl	80005c4 <__aeabi_l2d>
 800309c:	4604      	mov	r4, r0
 800309e:	460d      	mov	r5, r1
 80030a0:	8bfb      	ldrh	r3, [r7, #30]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fd fa42 	bl	800052c <__aeabi_ui2d>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	4620      	mov	r0, r4
 80030ae:	4629      	mov	r1, r5
 80030b0:	f7fd fbe0 	bl	8000874 <__aeabi_ddiv>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4610      	mov	r0, r2
 80030ba:	4619      	mov	r1, r3
 80030bc:	f7fd fd88 	bl	8000bd0 <__aeabi_d2f>
 80030c0:	4603      	mov	r3, r0
 80030c2:	627b      	str	r3, [r7, #36]	@ 0x24
	float mz = (float) (sz / (double) samples);
 80030c4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80030c8:	f7fd fa7c 	bl	80005c4 <__aeabi_l2d>
 80030cc:	4604      	mov	r4, r0
 80030ce:	460d      	mov	r5, r1
 80030d0:	8bfb      	ldrh	r3, [r7, #30]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fa2a 	bl	800052c <__aeabi_ui2d>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4620      	mov	r0, r4
 80030de:	4629      	mov	r1, r5
 80030e0:	f7fd fbc8 	bl	8000874 <__aeabi_ddiv>
 80030e4:	4602      	mov	r2, r0
 80030e6:	460b      	mov	r3, r1
 80030e8:	4610      	mov	r0, r2
 80030ea:	4619      	mov	r1, r3
 80030ec:	f7fd fd70 	bl	8000bd0 <__aeabi_d2f>
 80030f0:	4603      	mov	r3, r0
 80030f2:	623b      	str	r3, [r7, #32]

	//  raw  rad/s  
	bias_gx_rad = gyro_raw_to_rads(mx);
 80030f4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80030f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030fc:	ee17 3a90 	vmov	r3, s15
 8003100:	b21b      	sxth	r3, r3
 8003102:	4618      	mov	r0, r3
 8003104:	f000 f934 	bl	8003370 <gyro_raw_to_rads>
 8003108:	eef0 7a40 	vmov.f32	s15, s0
 800310c:	4b13      	ldr	r3, [pc, #76]	@ (800315c <IMU_CalcGyroBias_All_rad+0x1c4>)
 800310e:	edc3 7a00 	vstr	s15, [r3]
	bias_gy_rad = gyro_raw_to_rads(my);
 8003112:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003116:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800311a:	ee17 3a90 	vmov	r3, s15
 800311e:	b21b      	sxth	r3, r3
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f925 	bl	8003370 <gyro_raw_to_rads>
 8003126:	eef0 7a40 	vmov.f32	s15, s0
 800312a:	4b0d      	ldr	r3, [pc, #52]	@ (8003160 <IMU_CalcGyroBias_All_rad+0x1c8>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
	bias_gz_rad = gyro_raw_to_rads(mz);
 8003130:	edd7 7a08 	vldr	s15, [r7, #32]
 8003134:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003138:	ee17 3a90 	vmov	r3, s15
 800313c:	b21b      	sxth	r3, r3
 800313e:	4618      	mov	r0, r3
 8003140:	f000 f916 	bl	8003370 <gyro_raw_to_rads>
 8003144:	eef0 7a40 	vmov.f32	s15, s0
 8003148:	4b06      	ldr	r3, [pc, #24]	@ (8003164 <IMU_CalcGyroBias_All_rad+0x1cc>)
 800314a:	edc3 7a00 	vstr	s15, [r3]
}
 800314e:	bf00      	nop
 8003150:	3748      	adds	r7, #72	@ 0x48
 8003152:	46bd      	mov	sp, r7
 8003154:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003158:	20000880 	.word	0x20000880
 800315c:	20000898 	.word	0x20000898
 8003160:	2000089c 	.word	0x2000089c
 8003164:	200008a0 	.word	0x200008a0

08003168 <IMU_GetGyroRadPS_Corrected>:

//  (rad/s) 3
void IMU_GetGyroRadPS_Corrected(float g_radps[3]) {
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
	g_radps[0] = gyro_raw_to_rads(GyroRaw[0]) - bias_gx_rad;
 8003170:	4b1a      	ldr	r3, [pc, #104]	@ (80031dc <IMU_GetGyroRadPS_Corrected+0x74>)
 8003172:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003176:	4618      	mov	r0, r3
 8003178:	f000 f8fa 	bl	8003370 <gyro_raw_to_rads>
 800317c:	eeb0 7a40 	vmov.f32	s14, s0
 8003180:	4b17      	ldr	r3, [pc, #92]	@ (80031e0 <IMU_GetGyroRadPS_Corrected+0x78>)
 8003182:	edd3 7a00 	vldr	s15, [r3]
 8003186:	ee77 7a67 	vsub.f32	s15, s14, s15
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	edc3 7a00 	vstr	s15, [r3]
	g_radps[1] = gyro_raw_to_rads(GyroRaw[1]) - bias_gy_rad;
 8003190:	4b12      	ldr	r3, [pc, #72]	@ (80031dc <IMU_GetGyroRadPS_Corrected+0x74>)
 8003192:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f8ea 	bl	8003370 <gyro_raw_to_rads>
 800319c:	eeb0 7a40 	vmov.f32	s14, s0
 80031a0:	4b10      	ldr	r3, [pc, #64]	@ (80031e4 <IMU_GetGyroRadPS_Corrected+0x7c>)
 80031a2:	edd3 7a00 	vldr	s15, [r3]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	3304      	adds	r3, #4
 80031aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ae:	edc3 7a00 	vstr	s15, [r3]
	g_radps[2] = gyro_raw_to_rads(GyroRaw[2]) - bias_gz_rad;
 80031b2:	4b0a      	ldr	r3, [pc, #40]	@ (80031dc <IMU_GetGyroRadPS_Corrected+0x74>)
 80031b4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f000 f8d9 	bl	8003370 <gyro_raw_to_rads>
 80031be:	eeb0 7a40 	vmov.f32	s14, s0
 80031c2:	4b09      	ldr	r3, [pc, #36]	@ (80031e8 <IMU_GetGyroRadPS_Corrected+0x80>)
 80031c4:	edd3 7a00 	vldr	s15, [r3]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3308      	adds	r3, #8
 80031cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d0:	edc3 7a00 	vstr	s15, [r3]
}
 80031d4:	bf00      	nop
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	20000880 	.word	0x20000880
 80031e0:	20000898 	.word	0x20000898
 80031e4:	2000089c 	.word	0x2000089c
 80031e8:	200008a0 	.word	0x200008a0
 80031ec:	00000000 	.word	0x00000000

080031f0 <IMU_GetGyroDps_Corrected>:

//  (dps) 3 (  )
void IMU_GetGyroDps_Corrected(float *g_dps) {
 80031f0:	b590      	push	{r4, r7, lr}
 80031f2:	b087      	sub	sp, #28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
	float g_radps[3];
	IMU_GetGyroRadPS_Corrected(g_radps);
 80031f8:	f107 030c 	add.w	r3, r7, #12
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff ffb3 	bl	8003168 <IMU_GetGyroRadPS_Corrected>
	*(g_dps + 0) = g_radps[0] * RAD2DEG;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4618      	mov	r0, r3
 8003206:	f7fd f9b3 	bl	8000570 <__aeabi_f2d>
 800320a:	a31d      	add	r3, pc, #116	@ (adr r3, 8003280 <IMU_GetGyroDps_Corrected+0x90>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	f7fd fa06 	bl	8000620 <__aeabi_dmul>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	f7fd fcd8 	bl	8000bd0 <__aeabi_d2f>
 8003220:	4602      	mov	r2, r0
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	601a      	str	r2, [r3, #0]
	*(g_dps + 1) = g_radps[1] * RAD2DEG;
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	4618      	mov	r0, r3
 800322a:	f7fd f9a1 	bl	8000570 <__aeabi_f2d>
 800322e:	a314      	add	r3, pc, #80	@ (adr r3, 8003280 <IMU_GetGyroDps_Corrected+0x90>)
 8003230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003234:	f7fd f9f4 	bl	8000620 <__aeabi_dmul>
 8003238:	4602      	mov	r2, r0
 800323a:	460b      	mov	r3, r1
 800323c:	4610      	mov	r0, r2
 800323e:	4619      	mov	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	1d1c      	adds	r4, r3, #4
 8003244:	f7fd fcc4 	bl	8000bd0 <__aeabi_d2f>
 8003248:	4603      	mov	r3, r0
 800324a:	6023      	str	r3, [r4, #0]
	*(g_dps + 2) = g_radps[2] * RAD2DEG;
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	4618      	mov	r0, r3
 8003250:	f7fd f98e 	bl	8000570 <__aeabi_f2d>
 8003254:	a30a      	add	r3, pc, #40	@ (adr r3, 8003280 <IMU_GetGyroDps_Corrected+0x90>)
 8003256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325a:	f7fd f9e1 	bl	8000620 <__aeabi_dmul>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f103 0408 	add.w	r4, r3, #8
 800326c:	f7fd fcb0 	bl	8000bd0 <__aeabi_d2f>
 8003270:	4603      	mov	r3, r0
 8003272:	6023      	str	r3, [r4, #0]
}
 8003274:	bf00      	nop
 8003276:	371c      	adds	r7, #28
 8003278:	46bd      	mov	sp, r7
 800327a:	bd90      	pop	{r4, r7, pc}
 800327c:	f3af 8000 	nop.w
 8003280:	1a63c1f8 	.word	0x1a63c1f8
 8003284:	404ca5dc 	.word	0x404ca5dc

08003288 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2>:

//   
float gyro_sens_dps_per_lsb = 0.0175f; // (500 dps )

// CTRL2_G     (FS_125 )
float LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2(uint8_t ctrl2) {
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	4603      	mov	r3, r0
 8003290:	71fb      	strb	r3, [r7, #7]
	// : ODR_G(7:4) | FS_G(3:2) | FS_125(1) | (0)
	uint8_t fs125 = (ctrl2 >> 1) & 0x1;
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	085b      	lsrs	r3, r3, #1
 8003296:	b2db      	uxtb	r3, r3
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	73fb      	strb	r3, [r7, #15]
	if (fs125) {
 800329e:	7bfb      	ldrb	r3, [r7, #15]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x20>
		// FS_125 = 125 dps 
		return 0.004375f;  // 4.375 mdps/LSB
 80032a4:	4b13      	ldr	r3, [pc, #76]	@ (80032f4 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x6c>)
 80032a6:	e01c      	b.n	80032e2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	}
	uint8_t fs = (ctrl2 >> 2) & 0x3; // 00,01,10,11
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	089b      	lsrs	r3, r3, #2
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	73bb      	strb	r3, [r7, #14]
	switch (fs) {
 80032b4:	7bbb      	ldrb	r3, [r7, #14]
 80032b6:	2b03      	cmp	r3, #3
 80032b8:	d812      	bhi.n	80032e0 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x58>
 80032ba:	a201      	add	r2, pc, #4	@ (adr r2, 80032c0 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x38>)
 80032bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c0:	080032d1 	.word	0x080032d1
 80032c4:	080032d5 	.word	0x080032d5
 80032c8:	080032d9 	.word	0x080032d9
 80032cc:	080032dd 	.word	0x080032dd
	case 0:
		return 0.00875f;  // 245 dps -> 8.75 mdps/LSB
 80032d0:	4b09      	ldr	r3, [pc, #36]	@ (80032f8 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x70>)
 80032d2:	e006      	b.n	80032e2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	case 1:
		return 0.0175f;   // 500 dps -> 17.5 mdps/LSB
 80032d4:	4b09      	ldr	r3, [pc, #36]	@ (80032fc <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x74>)
 80032d6:	e004      	b.n	80032e2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	case 2:
		return 0.035f;    // 1000 dps -> 35 mdps/LSB
 80032d8:	4b09      	ldr	r3, [pc, #36]	@ (8003300 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x78>)
 80032da:	e002      	b.n	80032e2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	case 3:
		return 0.07f;     // 2000 dps -> 70 mdps/LSB
 80032dc:	4b09      	ldr	r3, [pc, #36]	@ (8003304 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x7c>)
 80032de:	e000      	b.n	80032e2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	}
	return 0.0175f; // fallback
 80032e0:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x74>)
}
 80032e2:	ee07 3a90 	vmov	s15, r3
 80032e6:	eeb0 0a67 	vmov.f32	s0, s15
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	3b8f5c29 	.word	0x3b8f5c29
 80032f8:	3c0f5c29 	.word	0x3c0f5c29
 80032fc:	3c8f5c29 	.word	0x3c8f5c29
 8003300:	3d0f5c29 	.word	0x3d0f5c29
 8003304:	3d8f5c29 	.word	0x3d8f5c29

08003308 <LSM6_update_gyro_sens_from_device>:

//     
void LSM6_update_gyro_sens_from_device(void) {
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
	uint8_t ctrl2 = LSM6DS3TR_C_ReadU8(LSM6DS3_CTRL2_G);
 800330e:	2011      	movs	r0, #17
 8003310:	f7ff fcde 	bl	8002cd0 <LSM6DS3TR_C_ReadU8>
 8003314:	4603      	mov	r3, r0
 8003316:	71fb      	strb	r3, [r7, #7]
	gyro_sens_dps_per_lsb = LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2(ctrl2);
 8003318:	79fb      	ldrb	r3, [r7, #7]
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff ffb4 	bl	8003288 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2>
 8003320:	eef0 7a40 	vmov.f32	s15, s0
 8003324:	4b03      	ldr	r3, [pc, #12]	@ (8003334 <LSM6_update_gyro_sens_from_device+0x2c>)
 8003326:	edc3 7a00 	vstr	s15, [r3]
}
 800332a:	bf00      	nop
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	20000004 	.word	0x20000004

08003338 <gyro_raw_to_dps>:

//     
float gyro_raw_to_dps(int16_t raw) {
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	4603      	mov	r3, r0
 8003340:	80fb      	strh	r3, [r7, #6]
	return raw * gyro_sens_dps_per_lsb;
 8003342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003346:	ee07 3a90 	vmov	s15, r3
 800334a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800334e:	4b06      	ldr	r3, [pc, #24]	@ (8003368 <gyro_raw_to_dps+0x30>)
 8003350:	edd3 7a00 	vldr	s15, [r3]
 8003354:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8003358:	eeb0 0a67 	vmov.f32	s0, s15
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	20000004 	.word	0x20000004
 800336c:	00000000 	.word	0x00000000

08003370 <gyro_raw_to_rads>:
float gyro_raw_to_rads(int16_t raw) {
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	4603      	mov	r3, r0
 8003378:	80fb      	strh	r3, [r7, #6]
	return gyro_raw_to_dps(raw) * DEG2RAD;
 800337a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff ffda 	bl	8003338 <gyro_raw_to_dps>
 8003384:	ee10 3a10 	vmov	r3, s0
 8003388:	4618      	mov	r0, r3
 800338a:	f7fd f8f1 	bl	8000570 <__aeabi_f2d>
 800338e:	a30a      	add	r3, pc, #40	@ (adr r3, 80033b8 <gyro_raw_to_rads+0x48>)
 8003390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003394:	f7fd f944 	bl	8000620 <__aeabi_dmul>
 8003398:	4602      	mov	r2, r0
 800339a:	460b      	mov	r3, r1
 800339c:	4610      	mov	r0, r2
 800339e:	4619      	mov	r1, r3
 80033a0:	f7fd fc16 	bl	8000bd0 <__aeabi_d2f>
 80033a4:	4603      	mov	r3, r0
 80033a6:	ee07 3a90 	vmov	s15, r3
}
 80033aa:	eeb0 0a67 	vmov.f32	s0, s15
 80033ae:	3708      	adds	r7, #8
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	f3af 8000 	nop.w
 80033b8:	a2529d39 	.word	0xa2529d39
 80033bc:	3f91df46 	.word	0x3f91df46

080033c0 <LCD_Test>:
0, lcd_writereg, lcd_readreg, lcd_senddata, lcd_recvdata, lcd_gettick };

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void) {
 80033c0:	b5b0      	push	{r4, r5, r7, lr}
 80033c2:	b088      	sub	sp, #32
 80033c4:	af02      	add	r7, sp, #8
	uint8_t text[20];
#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE;
 80033c6:	4b56      	ldr	r3, [pc, #344]	@ (8003520 <LCD_Test+0x160>)
 80033c8:	2202      	movs	r2, #2
 80033ca:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 80033cc:	4b54      	ldr	r3, [pc, #336]	@ (8003520 <LCD_Test+0x160>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 80033d2:	4b53      	ldr	r3, [pc, #332]	@ (8003520 <LCD_Test+0x160>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	735a      	strb	r2, [r3, #13]
	#else
	error "Unknown Screen"
	
	#endif

	ST7735_RegisterBusIO(&st7735_pObj, &st7735_pIO);
 80033d8:	4952      	ldr	r1, [pc, #328]	@ (8003524 <LCD_Test+0x164>)
 80033da:	4853      	ldr	r0, [pc, #332]	@ (8003528 <LCD_Test+0x168>)
 80033dc:	f000 fd16 	bl	8003e0c <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj, ST7735_FORMAT_RBG565, &ST7735Ctx);
 80033e0:	4b52      	ldr	r3, [pc, #328]	@ (800352c <LCD_Test+0x16c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a4e      	ldr	r2, [pc, #312]	@ (8003520 <LCD_Test+0x160>)
 80033e6:	2105      	movs	r1, #5
 80033e8:	484f      	ldr	r0, [pc, #316]	@ (8003528 <LCD_Test+0x168>)
 80033ea:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj, &st7735_id);
 80033ec:	4b4f      	ldr	r3, [pc, #316]	@ (800352c <LCD_Test+0x16c>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	494f      	ldr	r1, [pc, #316]	@ (8003530 <LCD_Test+0x170>)
 80033f2:	484d      	ldr	r0, [pc, #308]	@ (8003528 <LCD_Test+0x168>)
 80033f4:	4798      	blx	r3

	LCD_SetBrightness(0);
 80033f6:	2000      	movs	r0, #0
 80033f8:	f000 f8a4 	bl	8003544 <LCD_SetBrightness>

#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj, 0, 0, WeActStudiologo_160_80);
 80033fc:	4b4b      	ldr	r3, [pc, #300]	@ (800352c <LCD_Test+0x16c>)
 80033fe:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8003400:	4b4c      	ldr	r3, [pc, #304]	@ (8003534 <LCD_Test+0x174>)
 8003402:	2200      	movs	r2, #0
 8003404:	2100      	movs	r1, #0
 8003406:	4848      	ldr	r0, [pc, #288]	@ (8003528 <LCD_Test+0x168>)
 8003408:	47a0      	blx	r4
#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif

	uint32_t tick = get_tick();
 800340a:	f002 f8f7 	bl	80055fc <HAL_GetTick>
 800340e:	6178      	str	r0, [r7, #20]
	while(1){
		delay_ms(10);
 8003410:	200a      	movs	r0, #10
 8003412:	f002 f8ff 	bl	8005614 <HAL_Delay>
		if (get_tick() - tick <= 1000)
 8003416:	f002 f8f1 	bl	80055fc <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003424:	d810      	bhi.n	8003448 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 500 / 1000);
 8003426:	f002 f8e9 	bl	80055fc <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003434:	fb02 f303 	mul.w	r3, r2, r3
 8003438:	4a3f      	ldr	r2, [pc, #252]	@ (8003538 <LCD_Test+0x178>)
 800343a:	fba2 2303 	umull	r2, r3, r2, r3
 800343e:	099b      	lsrs	r3, r3, #6
 8003440:	4618      	mov	r0, r3
 8003442:	f000 f87f 	bl	8003544 <LCD_SetBrightness>
 8003446:	e7e3      	b.n	8003410 <LCD_Test+0x50>
		else if (get_tick() - tick <= 2000) {
 8003448:	f002 f8d8 	bl	80055fc <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003456:	d83e      	bhi.n	80034d6 <LCD_Test+0x116>
			sprintf((char*) &text, "%03d", (int)(((get_tick()) - tick - 1000) / 10));
 8003458:	f002 f8d0 	bl	80055fc <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8003466:	4a35      	ldr	r2, [pc, #212]	@ (800353c <LCD_Test+0x17c>)
 8003468:	fba2 2303 	umull	r2, r3, r2, r3
 800346c:	08db      	lsrs	r3, r3, #3
 800346e:	461a      	mov	r2, r3
 8003470:	463b      	mov	r3, r7
 8003472:	4933      	ldr	r1, [pc, #204]	@ (8003540 <LCD_Test+0x180>)
 8003474:	4618      	mov	r0, r3
 8003476:	f009 ffdb 	bl	800d430 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16,
 800347a:	4b29      	ldr	r3, [pc, #164]	@ (8003520 <LCD_Test+0x160>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b1e      	subs	r3, #30
 8003482:	b298      	uxth	r0, r3
 8003484:	4b26      	ldr	r3, [pc, #152]	@ (8003520 <LCD_Test+0x160>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	b29a      	uxth	r2, r3
 800348a:	463b      	mov	r3, r7
 800348c:	9301      	str	r3, [sp, #4]
 800348e:	2310      	movs	r3, #16
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	2310      	movs	r3, #16
 8003494:	2101      	movs	r1, #1
 8003496:	f000 fafd 	bl	8003a94 <LCD_ShowString>
					text);
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 800349a:	4b24      	ldr	r3, [pc, #144]	@ (800352c <LCD_Test+0x16c>)
 800349c:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800349e:	4b20      	ldr	r3, [pc, #128]	@ (8003520 <LCD_Test+0x160>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	1edd      	subs	r5, r3, #3
					(get_tick() - tick - 1000) * ST7735Ctx.Width / 1000, 3,
 80034a4:	f002 f8aa 	bl	80055fc <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80034b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003520 <LCD_Test+0x160>)
 80034b4:	6812      	ldr	r2, [r2, #0]
 80034b6:	fb02 f303 	mul.w	r3, r2, r3
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 80034ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003538 <LCD_Test+0x178>)
 80034bc:	fba2 2303 	umull	r2, r3, r2, r3
 80034c0:	099b      	lsrs	r3, r3, #6
 80034c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80034c6:	9201      	str	r2, [sp, #4]
 80034c8:	2203      	movs	r2, #3
 80034ca:	9200      	str	r2, [sp, #0]
 80034cc:	462a      	mov	r2, r5
 80034ce:	2100      	movs	r1, #0
 80034d0:	4815      	ldr	r0, [pc, #84]	@ (8003528 <LCD_Test+0x168>)
 80034d2:	47a0      	blx	r4
 80034d4:	e79c      	b.n	8003410 <LCD_Test+0x50>
					0xFFFF);
		} else if (get_tick() - tick > 2000)
 80034d6:	f002 f891 	bl	80055fc <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80034e4:	d800      	bhi.n	80034e8 <LCD_Test+0x128>
		delay_ms(10);
 80034e6:	e793      	b.n	8003410 <LCD_Test+0x50>
			break;
 80034e8:	bf00      	nop
	}
	LCD_Light(0, 200);
 80034ea:	21c8      	movs	r1, #200	@ 0xc8
 80034ec:	2000      	movs	r0, #0
 80034ee:	f000 f845 	bl	800357c <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 80034f2:	4b0e      	ldr	r3, [pc, #56]	@ (800352c <LCD_Test+0x16c>)
 80034f4:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80034f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003520 <LCD_Test+0x160>)
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	4b09      	ldr	r3, [pc, #36]	@ (8003520 <LCD_Test+0x160>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2100      	movs	r1, #0
 8003500:	9101      	str	r1, [sp, #4]
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	4613      	mov	r3, r2
 8003506:	2200      	movs	r2, #0
 8003508:	2100      	movs	r1, #0
 800350a:	4807      	ldr	r0, [pc, #28]	@ (8003528 <LCD_Test+0x168>)
 800350c:	47a0      	blx	r4
//	sprintf((char *)&text, "STM32H7xx 0x%x", HAL_GetDEVID());
//	LCD_ShowString(4, 20, ST7735Ctx.Width, 16, 16, text);
//	sprintf((char *)&text, "LCD ID:0x%x", st7735_id);
//	LCD_ShowString(4, 36, ST7735Ctx.Width, 16, 16, text);

	LCD_Light(500, 200);
 800350e:	21c8      	movs	r1, #200	@ 0xc8
 8003510:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003514:	f000 f832 	bl	800357c <LCD_Light>
}
 8003518:	bf00      	nop
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bdb0      	pop	{r4, r5, r7, pc}
 8003520:	200008f0 	.word	0x200008f0
 8003524:	20000008 	.word	0x20000008
 8003528:	200008b0 	.word	0x200008b0
 800352c:	2000002c 	.word	0x2000002c
 8003530:	200008e8 	.word	0x200008e8
 8003534:	08010bf0 	.word	0x08010bf0
 8003538:	10624dd3 	.word	0x10624dd3
 800353c:	cccccccd 	.word	0xcccccccd
 8003540:	08010174 	.word	0x08010174

08003544 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness) {
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 800354c:	4b04      	ldr	r3, [pc, #16]	@ (8003560 <LCD_SetBrightness+0x1c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	2000080c 	.word	0x2000080c

08003564 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void) {
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
	return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 8003568:	4b03      	ldr	r3, [pc, #12]	@ (8003578 <LCD_GetBrightness+0x14>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 800356e:	4618      	mov	r0, r3
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	2000080c 	.word	0x2000080c

0800357c <LCD_Light>:

// 
// Brightness_Dis: 
// time: ,: ms
void LCD_Light(uint32_t Brightness_Dis, uint32_t time) {
 800357c:	b580      	push	{r7, lr}
 800357e:	b08a      	sub	sp, #40	@ 0x28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1, temp2;
	float k, set;

	Brightness_Now = LCD_GetBrightness();
 8003586:	f7ff ffed 	bl	8003564 <LCD_GetBrightness>
 800358a:	6278      	str	r0, [r7, #36]	@ 0x24
	time_now = 0;
 800358c:	2300      	movs	r3, #0
 800358e:	623b      	str	r3, [r7, #32]
	if (Brightness_Now == Brightness_Dis)
 8003590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	429a      	cmp	r2, r3
 8003596:	d05e      	beq.n	8003656 <LCD_Light+0xda>
		return;

	if (time == time_now)
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	6a3b      	ldr	r3, [r7, #32]
 800359c:	429a      	cmp	r2, r3
 800359e:	d05c      	beq.n	800365a <LCD_Light+0xde>
		return;

	temp1 = Brightness_Now;
 80035a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a2:	ee07 3a90 	vmov	s15, r3
 80035a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035aa:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	ee07 3a90 	vmov	s15, r3
 80035b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035b8:	ed97 7a07 	vldr	s14, [r7, #28]
 80035bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035c0:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 80035c4:	6a3b      	ldr	r3, [r7, #32]
 80035c6:	ee07 3a90 	vmov	s15, r3
 80035ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ce:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	ee07 3a90 	vmov	s15, r3
 80035d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035dc:	ed97 7a06 	vldr	s14, [r7, #24]
 80035e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035e4:	edc7 7a06 	vstr	s15, [r7, #24]

	k = temp1 / temp2;
 80035e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80035ec:	ed97 7a06 	vldr	s14, [r7, #24]
 80035f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035f4:	edc7 7a05 	vstr	s15, [r7, #20]

	uint32_t tick = get_tick();
 80035f8:	f002 f800 	bl	80055fc <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]
	while (1) {
		delay_ms(1);
 80035fe:	2001      	movs	r0, #1
 8003600:	f002 f808 	bl	8005614 <HAL_Delay>

		time_now = get_tick() - tick;
 8003604:	f001 fffa 	bl	80055fc <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	623b      	str	r3, [r7, #32]

		temp2 = time_now - 0;
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	ee07 3a90 	vmov	s15, r3
 8003616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800361a:	edc7 7a06 	vstr	s15, [r7, #24]

		set = Brightness_Now + temp2 * k;
 800361e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003620:	ee07 3a90 	vmov	s15, r3
 8003624:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003628:	edd7 6a06 	vldr	s13, [r7, #24]
 800362c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003630:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003634:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003638:	edc7 7a03 	vstr	s15, [r7, #12]

		LCD_SetBrightness((uint32_t) set);
 800363c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003640:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003644:	ee17 0a90 	vmov	r0, s15
 8003648:	f7ff ff7c 	bl	8003544 <LCD_SetBrightness>

		if (time_now >= time)
 800364c:	6a3a      	ldr	r2, [r7, #32]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d204      	bcs.n	800365e <LCD_Light+0xe2>
		delay_ms(1);
 8003654:	e7d3      	b.n	80035fe <LCD_Light+0x82>
		return;
 8003656:	bf00      	nop
 8003658:	e002      	b.n	8003660 <LCD_Light+0xe4>
		return;
 800365a:	bf00      	nop
 800365c:	e000      	b.n	8003660 <LCD_Light+0xe4>
			break;
 800365e:	bf00      	nop

	}
}
 8003660:	3728      	adds	r7, #40	@ 0x28
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
	...

08003668 <LCD_ShowChar>:
//num::" "--->"~"
//size: 12/16
//mode:(1)(0)  

void LCD_ShowChar(uint16_t x, uint16_t y, uint8_t num, uint8_t size,
		uint8_t mode) {
 8003668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800366c:	b097      	sub	sp, #92	@ 0x5c
 800366e:	af02      	add	r7, sp, #8
 8003670:	461e      	mov	r6, r3
 8003672:	4603      	mov	r3, r0
 8003674:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003676:	460b      	mov	r3, r1
 8003678:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800367a:	4613      	mov	r3, r2
 800367c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003680:	4633      	mov	r3, r6
 8003682:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003686:	466b      	mov	r3, sp
 8003688:	607b      	str	r3, [r7, #4]
	uint8_t temp, t1, t;
	uint16_t y0 = y;
 800368a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800368c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	uint16_t x0 = x;
 8003690:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003692:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint16_t colortemp = POINT_COLOR;
 8003696:	4bb0      	ldr	r3, [pc, #704]	@ (8003958 <LCD_ShowChar+0x2f0>)
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint32_t h, w;

	uint16_t write[size][size == 12 ? 6 : 8];
 800369e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80036a2:	2b0c      	cmp	r3, #12
 80036a4:	d101      	bne.n	80036aa <LCD_ShowChar+0x42>
 80036a6:	2106      	movs	r1, #6
 80036a8:	e000      	b.n	80036ac <LCD_ShowChar+0x44>
 80036aa:	2108      	movs	r1, #8
 80036ac:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 80036b0:	1e4b      	subs	r3, r1, #1
 80036b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80036b4:	460a      	mov	r2, r1
 80036b6:	2300      	movs	r3, #0
 80036b8:	4692      	mov	sl, r2
 80036ba:	469b      	mov	fp, r3
 80036bc:	f04f 0200 	mov.w	r2, #0
 80036c0:	f04f 0300 	mov.w	r3, #0
 80036c4:	ea4f 130b 	mov.w	r3, fp, lsl #4
 80036c8:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 80036cc:	ea4f 120a 	mov.w	r2, sl, lsl #4
 80036d0:	460b      	mov	r3, r1
 80036d2:	005e      	lsls	r6, r3, #1
 80036d4:	4603      	mov	r3, r0
 80036d6:	3b01      	subs	r3, #1
 80036d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036da:	460a      	mov	r2, r1
 80036dc:	2300      	movs	r3, #0
 80036de:	61ba      	str	r2, [r7, #24]
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	b2c3      	uxtb	r3, r0
 80036e4:	2200      	movs	r2, #0
 80036e6:	623b      	str	r3, [r7, #32]
 80036e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80036ea:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80036ee:	465b      	mov	r3, fp
 80036f0:	6a3a      	ldr	r2, [r7, #32]
 80036f2:	fb02 fc03 	mul.w	ip, r2, r3
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	4652      	mov	r2, sl
 80036fa:	fb02 f303 	mul.w	r3, r2, r3
 80036fe:	449c      	add	ip, r3
 8003700:	4652      	mov	r2, sl
 8003702:	6a3b      	ldr	r3, [r7, #32]
 8003704:	fba2 8903 	umull	r8, r9, r2, r3
 8003708:	eb0c 0309 	add.w	r3, ip, r9
 800370c:	4699      	mov	r9, r3
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800371a:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800371e:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8003722:	460a      	mov	r2, r1
 8003724:	2300      	movs	r3, #0
 8003726:	613a      	str	r2, [r7, #16]
 8003728:	617b      	str	r3, [r7, #20]
 800372a:	b2c3      	uxtb	r3, r0
 800372c:	2200      	movs	r2, #0
 800372e:	60bb      	str	r3, [r7, #8]
 8003730:	60fa      	str	r2, [r7, #12]
 8003732:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003736:	464b      	mov	r3, r9
 8003738:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800373c:	4652      	mov	r2, sl
 800373e:	fb02 fc03 	mul.w	ip, r2, r3
 8003742:	465b      	mov	r3, fp
 8003744:	4642      	mov	r2, r8
 8003746:	fb02 f303 	mul.w	r3, r2, r3
 800374a:	449c      	add	ip, r3
 800374c:	4642      	mov	r2, r8
 800374e:	4653      	mov	r3, sl
 8003750:	fba2 4503 	umull	r4, r5, r2, r3
 8003754:	eb0c 0305 	add.w	r3, ip, r5
 8003758:	461d      	mov	r5, r3
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	f04f 0300 	mov.w	r3, #0
 8003762:	012b      	lsls	r3, r5, #4
 8003764:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8003768:	0122      	lsls	r2, r4, #4
 800376a:	460b      	mov	r3, r1
 800376c:	4602      	mov	r2, r0
 800376e:	fb02 f303 	mul.w	r3, r2, r3
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	3307      	adds	r3, #7
 8003776:	08db      	lsrs	r3, r3, #3
 8003778:	00db      	lsls	r3, r3, #3
 800377a:	ebad 0d03 	sub.w	sp, sp, r3
 800377e:	ab02      	add	r3, sp, #8
 8003780:	3301      	adds	r3, #1
 8003782:	085b      	lsrs	r3, r3, #1
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t count;

	ST7735_GetXSize(&st7735_pObj, &w);
 8003788:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800378c:	4619      	mov	r1, r3
 800378e:	4873      	ldr	r0, [pc, #460]	@ (800395c <LCD_ShowChar+0x2f4>)
 8003790:	f001 fca6 	bl	80050e0 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj, &h);
 8003794:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003798:	4619      	mov	r1, r3
 800379a:	4870      	ldr	r0, [pc, #448]	@ (800395c <LCD_ShowChar+0x2f4>)
 800379c:	f001 fcb2 	bl	8005104 <ST7735_GetYSize>

	//		   
	num = num - ' ';  //
 80037a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80037a4:	3b20      	subs	r3, #32
 80037a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	count = 0;
 80037aa:	2300      	movs	r3, #0
 80037ac:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	if (!mode) //
 80037b0:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f040 80a8 	bne.w	800390a <LCD_ShowChar+0x2a2>
	{
		for (t = 0; t < size; t++) {
 80037ba:	2300      	movs	r3, #0
 80037bc:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80037c0:	e09b      	b.n	80038fa <LCD_ShowChar+0x292>
			if (size == 12)
 80037c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80037c6:	2b0c      	cmp	r3, #12
 80037c8:	d10e      	bne.n	80037e8 <LCD_ShowChar+0x180>
				temp = asc2_1206[num][t];  //1206
 80037ca:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80037ce:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 80037d2:	4863      	ldr	r0, [pc, #396]	@ (8003960 <LCD_ShowChar+0x2f8>)
 80037d4:	4613      	mov	r3, r2
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	4413      	add	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4403      	add	r3, r0
 80037de:	440b      	add	r3, r1
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80037e6:	e00a      	b.n	80037fe <LCD_ShowChar+0x196>
			else
				temp = asc2_1608[num][t];		 //1608
 80037e8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80037ec:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80037f0:	495c      	ldr	r1, [pc, #368]	@ (8003964 <LCD_ShowChar+0x2fc>)
 80037f2:	0112      	lsls	r2, r2, #4
 80037f4:	440a      	add	r2, r1
 80037f6:	4413      	add	r3, r2
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

			for (t1 = 0; t1 < 8; t1++) {
 80037fe:	2300      	movs	r3, #0
 8003800:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8003804:	e06e      	b.n	80038e4 <LCD_ShowChar+0x27c>
				if (temp & 0x80)
 8003806:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800380a:	2b00      	cmp	r3, #0
 800380c:	da0e      	bge.n	800382c <LCD_ShowChar+0x1c4>
					POINT_COLOR = (colortemp & 0xFF) << 8 | colortemp >> 8;
 800380e:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8003812:	021b      	lsls	r3, r3, #8
 8003814:	b21a      	sxth	r2, r3
 8003816:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800381a:	0a1b      	lsrs	r3, r3, #8
 800381c:	b29b      	uxth	r3, r3
 800381e:	b21b      	sxth	r3, r3
 8003820:	4313      	orrs	r3, r2
 8003822:	b21b      	sxth	r3, r3
 8003824:	b29a      	uxth	r2, r3
 8003826:	4b4c      	ldr	r3, [pc, #304]	@ (8003958 <LCD_ShowChar+0x2f0>)
 8003828:	801a      	strh	r2, [r3, #0]
 800382a:	e00e      	b.n	800384a <LCD_ShowChar+0x1e2>
				else
					POINT_COLOR = (BACK_COLOR & 0xFF) << 8 | BACK_COLOR >> 8;
 800382c:	4b4e      	ldr	r3, [pc, #312]	@ (8003968 <LCD_ShowChar+0x300>)
 800382e:	881b      	ldrh	r3, [r3, #0]
 8003830:	b21b      	sxth	r3, r3
 8003832:	021b      	lsls	r3, r3, #8
 8003834:	b21a      	sxth	r2, r3
 8003836:	4b4c      	ldr	r3, [pc, #304]	@ (8003968 <LCD_ShowChar+0x300>)
 8003838:	881b      	ldrh	r3, [r3, #0]
 800383a:	0a1b      	lsrs	r3, r3, #8
 800383c:	b29b      	uxth	r3, r3
 800383e:	b21b      	sxth	r3, r3
 8003840:	4313      	orrs	r3, r2
 8003842:	b21b      	sxth	r3, r3
 8003844:	b29a      	uxth	r2, r3
 8003846:	4b44      	ldr	r3, [pc, #272]	@ (8003958 <LCD_ShowChar+0x2f0>)
 8003848:	801a      	strh	r2, [r3, #0]

				write[count][t / 2] = POINT_COLOR;
 800384a:	0872      	lsrs	r2, r6, #1
 800384c:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8003850:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003854:	085b      	lsrs	r3, r3, #1
 8003856:	b2db      	uxtb	r3, r3
 8003858:	461c      	mov	r4, r3
 800385a:	4b3f      	ldr	r3, [pc, #252]	@ (8003958 <LCD_ShowChar+0x2f0>)
 800385c:	8818      	ldrh	r0, [r3, #0]
 800385e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003860:	fb01 f202 	mul.w	r2, r1, r2
 8003864:	4422      	add	r2, r4
 8003866:	4601      	mov	r1, r0
 8003868:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count++;
 800386c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003870:	3301      	adds	r3, #1
 8003872:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if (count >= size)
 8003876:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8003880:	429a      	cmp	r2, r3
 8003882:	d302      	bcc.n	800388a <LCD_ShowChar+0x222>
					count = 0;
 8003884:	2300      	movs	r3, #0
 8003886:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

				temp <<= 1;
 800388a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8003894:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003896:	3301      	adds	r3, #1
 8003898:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if (y > h) {
 800389a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800389c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800389e:	429a      	cmp	r2, r3
 80038a0:	d904      	bls.n	80038ac <LCD_ShowChar+0x244>
					POINT_COLOR = colortemp;
 80038a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003958 <LCD_ShowChar+0x2f0>)
 80038a4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80038a8:	8013      	strh	r3, [r2, #0]
					return;
 80038aa:	e0e8      	b.n	8003a7e <LCD_ShowChar+0x416>
				}		 //
				if ((y - y0) == size) {
 80038ac:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80038ae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80038b2:	1ad2      	subs	r2, r2, r3
 80038b4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d10e      	bne.n	80038da <LCD_ShowChar+0x272>
					y = y0;
 80038bc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80038c0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 80038c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038c4:	3301      	adds	r3, #1
 80038c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if (x > w) {
 80038c8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80038ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d90e      	bls.n	80038ee <LCD_ShowChar+0x286>
						POINT_COLOR = colortemp;
 80038d0:	4a21      	ldr	r2, [pc, #132]	@ (8003958 <LCD_ShowChar+0x2f0>)
 80038d2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80038d6:	8013      	strh	r3, [r2, #0]
						return;
 80038d8:	e0d1      	b.n	8003a7e <LCD_ShowChar+0x416>
			for (t1 = 0; t1 < 8; t1++) {
 80038da:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80038de:	3301      	adds	r3, #1
 80038e0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80038e4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80038e8:	2b07      	cmp	r3, #7
 80038ea:	d98c      	bls.n	8003806 <LCD_ShowChar+0x19e>
 80038ec:	e000      	b.n	80038f0 <LCD_ShowChar+0x288>
					}		 //
					break;
 80038ee:	bf00      	nop
		for (t = 0; t < size; t++) {
 80038f0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80038f4:	3301      	adds	r3, #1
 80038f6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80038fa:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80038fe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003902:	429a      	cmp	r2, r3
 8003904:	f4ff af5d 	bcc.w	80037c2 <LCD_ShowChar+0x15a>
 8003908:	e09e      	b.n	8003a48 <LCD_ShowChar+0x3e0>
				}
			}
		}
	} else		 //
	{
		for (t = 0; t < size; t++) {
 800390a:	2300      	movs	r3, #0
 800390c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8003910:	e093      	b.n	8003a3a <LCD_ShowChar+0x3d2>
			if (size == 12)
 8003912:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003916:	2b0c      	cmp	r3, #12
 8003918:	d10e      	bne.n	8003938 <LCD_ShowChar+0x2d0>
				temp = asc2_1206[num][t];  //1206
 800391a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800391e:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8003922:	480f      	ldr	r0, [pc, #60]	@ (8003960 <LCD_ShowChar+0x2f8>)
 8003924:	4613      	mov	r3, r2
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	4413      	add	r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	4403      	add	r3, r0
 800392e:	440b      	add	r3, r1
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003936:	e00a      	b.n	800394e <LCD_ShowChar+0x2e6>
			else
				temp = asc2_1608[num][t];		 //1608
 8003938:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800393c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003940:	4908      	ldr	r1, [pc, #32]	@ (8003964 <LCD_ShowChar+0x2fc>)
 8003942:	0112      	lsls	r2, r2, #4
 8003944:	440a      	add	r2, r1
 8003946:	4413      	add	r3, r2
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			for (t1 = 0; t1 < 8; t1++) {
 800394e:	2300      	movs	r3, #0
 8003950:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8003954:	e066      	b.n	8003a24 <LCD_ShowChar+0x3bc>
 8003956:	bf00      	nop
 8003958:	20000028 	.word	0x20000028
 800395c:	200008b0 	.word	0x200008b0
 8003960:	0801018c 	.word	0x0801018c
 8003964:	08010600 	.word	0x08010600
 8003968:	200008ec 	.word	0x200008ec
				if (temp & 0x80)
 800396c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003970:	2b00      	cmp	r3, #0
 8003972:	da1b      	bge.n	80039ac <LCD_ShowChar+0x344>
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
							| POINT_COLOR >> 8;
 8003974:	4b45      	ldr	r3, [pc, #276]	@ (8003a8c <LCD_ShowChar+0x424>)
 8003976:	881b      	ldrh	r3, [r3, #0]
 8003978:	b21b      	sxth	r3, r3
 800397a:	021b      	lsls	r3, r3, #8
 800397c:	b21a      	sxth	r2, r3
 800397e:	4b43      	ldr	r3, [pc, #268]	@ (8003a8c <LCD_ShowChar+0x424>)
 8003980:	881b      	ldrh	r3, [r3, #0]
 8003982:	0a1b      	lsrs	r3, r3, #8
 8003984:	b29b      	uxth	r3, r3
 8003986:	b21b      	sxth	r3, r3
 8003988:	4313      	orrs	r3, r2
 800398a:	b218      	sxth	r0, r3
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 800398c:	0872      	lsrs	r2, r6, #1
 800398e:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8003992:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003996:	085b      	lsrs	r3, r3, #1
 8003998:	b2db      	uxtb	r3, r3
 800399a:	461c      	mov	r4, r3
							| POINT_COLOR >> 8;
 800399c:	b280      	uxth	r0, r0
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 800399e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a0:	fb01 f202 	mul.w	r2, r1, r2
 80039a4:	4422      	add	r2, r4
 80039a6:	4601      	mov	r1, r0
 80039a8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count++;
 80039ac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80039b0:	3301      	adds	r3, #1
 80039b2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if (count >= size)
 80039b6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d302      	bcc.n	80039ca <LCD_ShowChar+0x362>
					count = 0;
 80039c4:	2300      	movs	r3, #0
 80039c6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

				temp <<= 1;
 80039ca:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 80039d4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80039d6:	3301      	adds	r3, #1
 80039d8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if (y >= h) {
 80039da:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80039dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039de:	429a      	cmp	r2, r3
 80039e0:	d304      	bcc.n	80039ec <LCD_ShowChar+0x384>
					POINT_COLOR = colortemp;
 80039e2:	4a2a      	ldr	r2, [pc, #168]	@ (8003a8c <LCD_ShowChar+0x424>)
 80039e4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80039e8:	8013      	strh	r3, [r2, #0]
					return;
 80039ea:	e048      	b.n	8003a7e <LCD_ShowChar+0x416>
				}		 //
				if ((y - y0) == size) {
 80039ec:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80039ee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80039f2:	1ad2      	subs	r2, r2, r3
 80039f4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d10e      	bne.n	8003a1a <LCD_ShowChar+0x3b2>
					y = y0;
 80039fc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003a00:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 8003a02:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003a04:	3301      	adds	r3, #1
 8003a06:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if (x >= w) {
 8003a08:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d30e      	bcc.n	8003a2e <LCD_ShowChar+0x3c6>
						POINT_COLOR = colortemp;
 8003a10:	4a1e      	ldr	r2, [pc, #120]	@ (8003a8c <LCD_ShowChar+0x424>)
 8003a12:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003a16:	8013      	strh	r3, [r2, #0]
						return;
 8003a18:	e031      	b.n	8003a7e <LCD_ShowChar+0x416>
			for (t1 = 0; t1 < 8; t1++) {
 8003a1a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a1e:	3301      	adds	r3, #1
 8003a20:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8003a24:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a28:	2b07      	cmp	r3, #7
 8003a2a:	d99f      	bls.n	800396c <LCD_ShowChar+0x304>
 8003a2c:	e000      	b.n	8003a30 <LCD_ShowChar+0x3c8>
					}		 //
					break;
 8003a2e:	bf00      	nop
		for (t = 0; t < size; t++) {
 8003a30:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003a34:	3301      	adds	r3, #1
 8003a36:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8003a3a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003a3e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003a42:	429a      	cmp	r2, r3
 8003a44:	f4ff af65 	bcc.w	8003912 <LCD_ShowChar+0x2aa>
				}
			}
		}
	}
	ST7735_FillRGBRect(&st7735_pObj, x0, y0, (uint8_t*) &write,
 8003a48:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8003a4c:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 8003a50:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003a54:	2b0c      	cmp	r3, #12
 8003a56:	d101      	bne.n	8003a5c <LCD_ShowChar+0x3f4>
 8003a58:	2306      	movs	r3, #6
 8003a5a:	e000      	b.n	8003a5e <LCD_ShowChar+0x3f6>
 8003a5c:	2308      	movs	r3, #8
 8003a5e:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8003a62:	9201      	str	r2, [sp, #4]
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4809      	ldr	r0, [pc, #36]	@ (8003a90 <LCD_ShowChar+0x428>)
 8003a6c:	f001 f98a 	bl	8004d84 <ST7735_FillRGBRect>
			size == 12 ? 6 : 8, size);
	POINT_COLOR = colortemp;
 8003a70:	4a06      	ldr	r2, [pc, #24]	@ (8003a8c <LCD_ShowChar+0x424>)
 8003a72:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003a76:	8013      	strh	r3, [r2, #0]
 8003a78:	f8d7 d004 	ldr.w	sp, [r7, #4]
 8003a7c:	e001      	b.n	8003a82 <LCD_ShowChar+0x41a>
					return;
 8003a7e:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 8003a82:	3754      	adds	r7, #84	@ 0x54
 8003a84:	46bd      	mov	sp, r7
 8003a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000028 	.word	0x20000028
 8003a90:	200008b0 	.word	0x200008b0

08003a94 <LCD_ShowString>:
//x,y:
//width,height:  
//size:
//*p:
void LCD_ShowString(uint16_t x, uint16_t y, uint16_t width, uint16_t height,
		uint8_t size, uint8_t *p) {
 8003a94:	b590      	push	{r4, r7, lr}
 8003a96:	b087      	sub	sp, #28
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	4604      	mov	r4, r0
 8003a9c:	4608      	mov	r0, r1
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	4623      	mov	r3, r4
 8003aa4:	80fb      	strh	r3, [r7, #6]
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	80bb      	strh	r3, [r7, #4]
 8003aaa:	460b      	mov	r3, r1
 8003aac:	807b      	strh	r3, [r7, #2]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	803b      	strh	r3, [r7, #0]
	uint8_t x0 = x;
 8003ab2:	88fb      	ldrh	r3, [r7, #6]
 8003ab4:	73fb      	strb	r3, [r7, #15]
	width += x;
 8003ab6:	887a      	ldrh	r2, [r7, #2]
 8003ab8:	88fb      	ldrh	r3, [r7, #6]
 8003aba:	4413      	add	r3, r2
 8003abc:	807b      	strh	r3, [r7, #2]
	height += y;
 8003abe:	883a      	ldrh	r2, [r7, #0]
 8003ac0:	88bb      	ldrh	r3, [r7, #4]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	803b      	strh	r3, [r7, #0]
	while ((*p <= '~') && (*p >= ' '))		 //!
 8003ac6:	e024      	b.n	8003b12 <LCD_ShowString+0x7e>
	{
		if (x > width) {
 8003ac8:	88fa      	ldrh	r2, [r7, #6]
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d907      	bls.n	8003ae0 <LCD_ShowString+0x4c>
			x = x0;
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	80fb      	strh	r3, [r7, #6]
			y += size;
 8003ad4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	88bb      	ldrh	r3, [r7, #4]
 8003adc:	4413      	add	r3, r2
 8003ade:	80bb      	strh	r3, [r7, #4]
		}
		if (y > height)
 8003ae0:	88ba      	ldrh	r2, [r7, #4]
 8003ae2:	883b      	ldrh	r3, [r7, #0]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d81d      	bhi.n	8003b24 <LCD_ShowString+0x90>
			break;		 //
		LCD_ShowChar(x, y, *p, size, 0);
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aea:	781a      	ldrb	r2, [r3, #0]
 8003aec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003af0:	88b9      	ldrh	r1, [r7, #4]
 8003af2:	88f8      	ldrh	r0, [r7, #6]
 8003af4:	2400      	movs	r4, #0
 8003af6:	9400      	str	r4, [sp, #0]
 8003af8:	f7ff fdb6 	bl	8003668 <LCD_ShowChar>
		x += size / 2;
 8003afc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003b00:	085b      	lsrs	r3, r3, #1
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	461a      	mov	r2, r3
 8003b06:	88fb      	ldrh	r3, [r7, #6]
 8003b08:	4413      	add	r3, r2
 8003b0a:	80fb      	strh	r3, [r7, #6]
		p++;
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0e:	3301      	adds	r3, #1
 8003b10:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((*p <= '~') && (*p >= ' '))		 //!
 8003b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b7e      	cmp	r3, #126	@ 0x7e
 8003b18:	d805      	bhi.n	8003b26 <LCD_ShowString+0x92>
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	2b1f      	cmp	r3, #31
 8003b20:	d8d2      	bhi.n	8003ac8 <LCD_ShowString+0x34>
	}
}
 8003b22:	e000      	b.n	8003b26 <LCD_ShowString+0x92>
			break;		 //
 8003b24:	bf00      	nop
}
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd90      	pop	{r4, r7, pc}
	...

08003b30 <lcd_init>:

static int32_t lcd_init(void) {
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 8003b36:	2300      	movs	r3, #0
 8003b38:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer, LCD_Brightness_channel);
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	4803      	ldr	r0, [pc, #12]	@ (8003b4c <lcd_init+0x1c>)
 8003b3e:	f008 f98d 	bl	800be5c <HAL_TIMEx_PWMN_Start>
	return result;
 8003b42:	687b      	ldr	r3, [r7, #4]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3708      	adds	r7, #8
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	2000080c 	.word	0x2000080c

08003b50 <lcd_gettick>:

static int32_t lcd_gettick(void) {
 8003b50:	b580      	push	{r7, lr}
 8003b52:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8003b54:	f001 fd52 	bl	80055fc <HAL_GetTick>
 8003b58:	4603      	mov	r3, r0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	bd80      	pop	{r7, pc}
	...

08003b60 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg, uint8_t *pdata, uint32_t length) {
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	4603      	mov	r3, r0
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
 8003b6c:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 8003b6e:	2200      	movs	r2, #0
 8003b70:	2104      	movs	r1, #4
 8003b72:	481c      	ldr	r0, [pc, #112]	@ (8003be4 <lcd_writereg+0x84>)
 8003b74:	f002 ffc0 	bl	8006af8 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8003b78:	2200      	movs	r2, #0
 8003b7a:	2110      	movs	r1, #16
 8003b7c:	481a      	ldr	r0, [pc, #104]	@ (8003be8 <lcd_writereg+0x88>)
 8003b7e:	f002 ffbb 	bl	8006af8 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 8003b82:	f107 010f 	add.w	r1, r7, #15
 8003b86:	2364      	movs	r3, #100	@ 0x64
 8003b88:	2201      	movs	r2, #1
 8003b8a:	4818      	ldr	r0, [pc, #96]	@ (8003bec <lcd_writereg+0x8c>)
 8003b8c:	f005 fc7a 	bl	8009484 <HAL_SPI_Transmit>
 8003b90:	4603      	mov	r3, r0
 8003b92:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8003b94:	2201      	movs	r2, #1
 8003b96:	2110      	movs	r1, #16
 8003b98:	4813      	ldr	r0, [pc, #76]	@ (8003be8 <lcd_writereg+0x88>)
 8003b9a:	f002 ffad 	bl	8006af8 <HAL_GPIO_WritePin>
	if (length > 0)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00c      	beq.n	8003bbe <lcd_writereg+0x5e>
		result += HAL_SPI_Transmit(SPI_Drv, pdata, length, 500);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	b29a      	uxth	r2, r3
 8003ba8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003bac:	68b9      	ldr	r1, [r7, #8]
 8003bae:	480f      	ldr	r0, [pc, #60]	@ (8003bec <lcd_writereg+0x8c>)
 8003bb0:	f005 fc68 	bl	8009484 <HAL_SPI_Transmit>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	4413      	add	r3, r2
 8003bbc:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	2104      	movs	r1, #4
 8003bc2:	4808      	ldr	r0, [pc, #32]	@ (8003be4 <lcd_writereg+0x84>)
 8003bc4:	f002 ff98 	bl	8006af8 <HAL_GPIO_WritePin>
	if (result > 0) {
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	dd03      	ble.n	8003bd6 <lcd_writereg+0x76>
		result = -1;
 8003bce:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd2:	617b      	str	r3, [r7, #20]
 8003bd4:	e001      	b.n	8003bda <lcd_writereg+0x7a>
	} else {
		result = 0;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	617b      	str	r3, [r7, #20]
	}
	return result;
 8003bda:	697b      	ldr	r3, [r7, #20]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3718      	adds	r7, #24
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	42020c00 	.word	0x42020c00
 8003be8:	42020400 	.word	0x42020400
 8003bec:	200003f8 	.word	0x200003f8

08003bf0 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg, uint8_t *pdata) {
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	6039      	str	r1, [r7, #0]
 8003bfa:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	2104      	movs	r1, #4
 8003c00:	4819      	ldr	r0, [pc, #100]	@ (8003c68 <lcd_readreg+0x78>)
 8003c02:	f002 ff79 	bl	8006af8 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8003c06:	2200      	movs	r2, #0
 8003c08:	2110      	movs	r1, #16
 8003c0a:	4818      	ldr	r0, [pc, #96]	@ (8003c6c <lcd_readreg+0x7c>)
 8003c0c:	f002 ff74 	bl	8006af8 <HAL_GPIO_WritePin>

	result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 8003c10:	1df9      	adds	r1, r7, #7
 8003c12:	2364      	movs	r3, #100	@ 0x64
 8003c14:	2201      	movs	r2, #1
 8003c16:	4816      	ldr	r0, [pc, #88]	@ (8003c70 <lcd_readreg+0x80>)
 8003c18:	f005 fc34 	bl	8009484 <HAL_SPI_Transmit>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 8003c20:	2201      	movs	r2, #1
 8003c22:	2110      	movs	r1, #16
 8003c24:	4811      	ldr	r0, [pc, #68]	@ (8003c6c <lcd_readreg+0x7c>)
 8003c26:	f002 ff67 	bl	8006af8 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv, pdata, 1, 500);
 8003c2a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003c2e:	2201      	movs	r2, #1
 8003c30:	6839      	ldr	r1, [r7, #0]
 8003c32:	480f      	ldr	r0, [pc, #60]	@ (8003c70 <lcd_readreg+0x80>)
 8003c34:	f005 fe42 	bl	80098bc <HAL_SPI_Receive>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4413      	add	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8003c42:	2201      	movs	r2, #1
 8003c44:	2104      	movs	r1, #4
 8003c46:	4808      	ldr	r0, [pc, #32]	@ (8003c68 <lcd_readreg+0x78>)
 8003c48:	f002 ff56 	bl	8006af8 <HAL_GPIO_WritePin>
	if (result > 0) {
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	dd03      	ble.n	8003c5a <lcd_readreg+0x6a>
		result = -1;
 8003c52:	f04f 33ff 	mov.w	r3, #4294967295
 8003c56:	60fb      	str	r3, [r7, #12]
 8003c58:	e001      	b.n	8003c5e <lcd_readreg+0x6e>
	} else {
		result = 0;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60fb      	str	r3, [r7, #12]
	}
	return result;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3710      	adds	r7, #16
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	42020c00 	.word	0x42020c00
 8003c6c:	42020400 	.word	0x42020400
 8003c70:	200003f8 	.word	0x200003f8

08003c74 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t *pdata, uint32_t length) {
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8003c7e:	2200      	movs	r2, #0
 8003c80:	2104      	movs	r1, #4
 8003c82:	480f      	ldr	r0, [pc, #60]	@ (8003cc0 <lcd_senddata+0x4c>)
 8003c84:	f002 ff38 	bl	8006af8 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Transmit(SPI_Drv, pdata, length, 100);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	2364      	movs	r3, #100	@ 0x64
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	480c      	ldr	r0, [pc, #48]	@ (8003cc4 <lcd_senddata+0x50>)
 8003c92:	f005 fbf7 	bl	8009484 <HAL_SPI_Transmit>
 8003c96:	4603      	mov	r3, r0
 8003c98:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	2104      	movs	r1, #4
 8003c9e:	4808      	ldr	r0, [pc, #32]	@ (8003cc0 <lcd_senddata+0x4c>)
 8003ca0:	f002 ff2a 	bl	8006af8 <HAL_GPIO_WritePin>
	if (result > 0) {
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	dd03      	ble.n	8003cb2 <lcd_senddata+0x3e>
		result = -1;
 8003caa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cae:	60fb      	str	r3, [r7, #12]
 8003cb0:	e001      	b.n	8003cb6 <lcd_senddata+0x42>
	} else {
		result = 0;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	60fb      	str	r3, [r7, #12]
	}
	return result;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	42020c00 	.word	0x42020c00
 8003cc4:	200003f8 	.word	0x200003f8

08003cc8 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t *pdata, uint32_t length) {
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2104      	movs	r1, #4
 8003cd6:	4810      	ldr	r0, [pc, #64]	@ (8003d18 <lcd_recvdata+0x50>)
 8003cd8:	f002 ff0e 	bl	8006af8 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv, pdata, length, 500);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	480d      	ldr	r0, [pc, #52]	@ (8003d1c <lcd_recvdata+0x54>)
 8003ce8:	f005 fde8 	bl	80098bc <HAL_SPI_Receive>
 8003cec:	4603      	mov	r3, r0
 8003cee:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	2104      	movs	r1, #4
 8003cf4:	4808      	ldr	r0, [pc, #32]	@ (8003d18 <lcd_recvdata+0x50>)
 8003cf6:	f002 feff 	bl	8006af8 <HAL_GPIO_WritePin>
	if (result > 0) {
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	dd03      	ble.n	8003d08 <lcd_recvdata+0x40>
		result = -1;
 8003d00:	f04f 33ff 	mov.w	r3, #4294967295
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	e001      	b.n	8003d0c <lcd_recvdata+0x44>
	} else {
		result = 0;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	60fb      	str	r3, [r7, #12]
	}
	return result;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	42020c00 	.word	0x42020c00
 8003d1c:	200003f8 	.word	0x200003f8

08003d20 <Custom_LCD_Printf>:

void Custom_LCD_Printf(int x, int y, const char *text, ...) {
 8003d20:	b40c      	push	{r2, r3}
 8003d22:	b580      	push	{r7, lr}
 8003d24:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8003d28:	af02      	add	r7, sp, #8
 8003d2a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d2e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003d32:	6018      	str	r0, [r3, #0]
 8003d34:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d38:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8003d3c:	6019      	str	r1, [r3, #0]
	char txt[512] = { 0 };
 8003d3e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d42:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8003d46:	4618      	mov	r0, r3
 8003d48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	2100      	movs	r1, #0
 8003d50:	f009 fbf4 	bl	800d53c <memset>
	va_list args;
	va_start(args, text);
 8003d54:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 8003d58:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d60:	601a      	str	r2, [r3, #0]
	vsprintf(txt, text, args);
 8003d62:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d6a:	f107 0010 	add.w	r0, r7, #16
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	f8d7 1218 	ldr.w	r1, [r7, #536]	@ 0x218
 8003d74:	f009 fbd8 	bl	800d528 <vsiprintf>
	va_end(args);

	LCD_ShowString(8 * x, 16 * y, ST7735Ctx.Width, 8, 16, (uint8_t*) (txt));
 8003d78:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d7c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	00db      	lsls	r3, r3, #3
 8003d86:	b298      	uxth	r0, r3
 8003d88:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d8c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	b299      	uxth	r1, r3
 8003d98:	4b09      	ldr	r3, [pc, #36]	@ (8003dc0 <Custom_LCD_Printf+0xa0>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	f107 0310 	add.w	r3, r7, #16
 8003da2:	9301      	str	r3, [sp, #4]
 8003da4:	2310      	movs	r3, #16
 8003da6:	9300      	str	r3, [sp, #0]
 8003da8:	2308      	movs	r3, #8
 8003daa:	f7ff fe73 	bl	8003a94 <LCD_ShowString>
}
 8003dae:	bf00      	nop
 8003db0:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8003db4:	46bd      	mov	sp, r7
 8003db6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003dba:	b002      	add	sp, #8
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	200008f0 	.word	0x200008f0

08003dc4 <Custom_LCD_Clear>:

void Custom_LCD_Clear() {
 8003dc4:	b590      	push	{r4, r7, lr}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af02      	add	r7, sp, #8
	LCD_Light(0, 250);
 8003dca:	21fa      	movs	r1, #250	@ 0xfa
 8003dcc:	2000      	movs	r0, #0
 8003dce:	f7ff fbd5 	bl	800357c <LCD_Light>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 8003dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003e00 <Custom_LCD_Clear+0x3c>)
 8003dd4:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8003dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e04 <Custom_LCD_Clear+0x40>)
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	4b0a      	ldr	r3, [pc, #40]	@ (8003e04 <Custom_LCD_Clear+0x40>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2100      	movs	r1, #0
 8003de0:	9101      	str	r1, [sp, #4]
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	4613      	mov	r3, r2
 8003de6:	2200      	movs	r2, #0
 8003de8:	2100      	movs	r1, #0
 8003dea:	4807      	ldr	r0, [pc, #28]	@ (8003e08 <Custom_LCD_Clear+0x44>)
 8003dec:	47a0      	blx	r4
			ST7735Ctx.Height, BLACK);
	LCD_Light(500, 250);
 8003dee:	21fa      	movs	r1, #250	@ 0xfa
 8003df0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003df4:	f7ff fbc2 	bl	800357c <LCD_Light>
}
 8003df8:	bf00      	nop
 8003dfa:	3704      	adds	r7, #4
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd90      	pop	{r4, r7, pc}
 8003e00:	2000002c 	.word	0x2000002c
 8003e04:	200008f0 	.word	0x200008f0
 8003e08:	200008b0 	.word	0x200008b0

08003e0c <ST7735_RegisterBusIO>:
 * @brief  Register component IO bus
 * @param  pObj Component object pointer
 * @param  pIO  Component IO structure pointer
 * @retval Component status
 */
int32_t ST7735_RegisterBusIO(ST7735_Object_t *pObj, ST7735_IO_t *pIO) {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (pObj == NULL) {
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d103      	bne.n	8003e24 <ST7735_RegisterBusIO+0x18>
		ret = ST7735_ERROR;
 8003e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	e03a      	b.n	8003e9a <ST7735_RegisterBusIO+0x8e>
	} else {
		pObj->IO.Init = pIO->Init;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	601a      	str	r2, [r3, #0]
		pObj->IO.DeInit = pIO->DeInit;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685a      	ldr	r2, [r3, #4]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	605a      	str	r2, [r3, #4]
		pObj->IO.Address = pIO->Address;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	891a      	ldrh	r2, [r3, #8]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	811a      	strh	r2, [r3, #8]
		pObj->IO.WriteReg = pIO->WriteReg;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	60da      	str	r2, [r3, #12]
		pObj->IO.ReadReg = pIO->ReadReg;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	611a      	str	r2, [r3, #16]
		pObj->IO.SendData = pIO->SendData;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	695a      	ldr	r2, [r3, #20]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	615a      	str	r2, [r3, #20]
		pObj->IO.RecvData = pIO->RecvData;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	699a      	ldr	r2, [r3, #24]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	619a      	str	r2, [r3, #24]
		pObj->IO.GetTick = pIO->GetTick;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	69da      	ldr	r2, [r3, #28]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	61da      	str	r2, [r3, #28]

		pObj->Ctx.ReadReg = ST7735_ReadRegWrap;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a0f      	ldr	r2, [pc, #60]	@ (8003ea4 <ST7735_RegisterBusIO+0x98>)
 8003e68:	625a      	str	r2, [r3, #36]	@ 0x24
		pObj->Ctx.WriteReg = ST7735_WriteRegWrap;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a0e      	ldr	r2, [pc, #56]	@ (8003ea8 <ST7735_RegisterBusIO+0x9c>)
 8003e6e:	621a      	str	r2, [r3, #32]
		pObj->Ctx.SendData = ST7735_SendDataWrap;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a0e      	ldr	r2, [pc, #56]	@ (8003eac <ST7735_RegisterBusIO+0xa0>)
 8003e74:	629a      	str	r2, [r3, #40]	@ 0x28
		pObj->Ctx.RecvData = ST7735_RecvDataWrap;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a0d      	ldr	r2, [pc, #52]	@ (8003eb0 <ST7735_RegisterBusIO+0xa4>)
 8003e7a:	62da      	str	r2, [r3, #44]	@ 0x2c
		pObj->Ctx.handle = pObj;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	631a      	str	r2, [r3, #48]	@ 0x30

		if (pObj->IO.Init != NULL) {
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d004      	beq.n	8003e94 <ST7735_RegisterBusIO+0x88>
			ret = pObj->IO.Init();
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4798      	blx	r3
 8003e90:	60f8      	str	r0, [r7, #12]
 8003e92:	e002      	b.n	8003e9a <ST7735_RegisterBusIO+0x8e>
		} else {
			ret = ST7735_ERROR;
 8003e94:	f04f 33ff 	mov.w	r3, #4294967295
 8003e98:	60fb      	str	r3, [r7, #12]
		}
	}

	return ret;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	08005331 	.word	0x08005331
 8003ea8:	08005359 	.word	0x08005359
 8003eac:	08005383 	.word	0x08005383
 8003eb0:	080053a7 	.word	0x080053a7

08003eb4 <ST7735_Init>:
 * @param  ColorCoding RGB mode
 * @param  Orientation Display orientation
 * @retval Component status
 */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding,
		ST7735_Ctx_t *pDriver) {
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
	uint8_t tmp;
	int32_t ret;

	if (pObj == NULL) {
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d103      	bne.n	8003ece <ST7735_Init+0x1a>
		ret = ST7735_ERROR;
 8003ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	e3a6      	b.n	800461c <ST7735_Init+0x768>
	} else {
		/* Out of sleep mode, 0 args, delay 120ms */
		tmp = 0x00U;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f103 0020 	add.w	r0, r3, #32
 8003ed8:	f107 0213 	add.w	r2, r7, #19
 8003edc:	2300      	movs	r3, #0
 8003ede:	2101      	movs	r1, #1
 8003ee0:	f001 faa0 	bl	8005424 <st7735_write_reg>
 8003ee4:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 8003ee6:	2178      	movs	r1, #120	@ 0x78
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f001 fa6e 	bl	80053ca <ST7735_IO_Delay>

		tmp = 0x00U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f103 0020 	add.w	r0, r3, #32
 8003ef8:	f107 0213 	add.w	r2, r7, #19
 8003efc:	2300      	movs	r3, #0
 8003efe:	2101      	movs	r1, #1
 8003f00:	f001 fa90 	bl	8005424 <st7735_write_reg>
 8003f04:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 8003f06:	2178      	movs	r1, #120	@ 0x78
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f001 fa5e 	bl	80053ca <ST7735_IO_Delay>

		/* Out of sleep mode, 0 args, no delay */
		tmp = 0x00U;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f103 0020 	add.w	r0, r3, #32
 8003f18:	f107 0213 	add.w	r2, r7, #19
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	2111      	movs	r1, #17
 8003f20:	f001 fa80 	bl	8005424 <st7735_write_reg>
 8003f24:	4602      	mov	r2, r0
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	4413      	add	r3, r2
 8003f2a:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f103 0020 	add.w	r0, r3, #32
 8003f32:	f107 0213 	add.w	r2, r7, #19
 8003f36:	2300      	movs	r3, #0
 8003f38:	21b1      	movs	r1, #177	@ 0xb1
 8003f3a:	f001 fa73 	bl	8005424 <st7735_write_reg>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	4413      	add	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 8003f46:	2301      	movs	r3, #1
 8003f48:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	3320      	adds	r3, #32
 8003f4e:	f107 0113 	add.w	r1, r7, #19
 8003f52:	2201      	movs	r2, #1
 8003f54:	4618      	mov	r0, r3
 8003f56:	f001 fa7a 	bl	800544e <st7735_send_data>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	4413      	add	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8003f62:	232c      	movs	r3, #44	@ 0x2c
 8003f64:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	3320      	adds	r3, #32
 8003f6a:	f107 0113 	add.w	r1, r7, #19
 8003f6e:	2201      	movs	r2, #1
 8003f70:	4618      	mov	r0, r3
 8003f72:	f001 fa6c 	bl	800544e <st7735_send_data>
 8003f76:	4602      	mov	r2, r0
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8003f7e:	232d      	movs	r3, #45	@ 0x2d
 8003f80:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3320      	adds	r3, #32
 8003f86:	f107 0113 	add.w	r1, r7, #19
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f001 fa5e 	bl	800544e <st7735_send_data>
 8003f92:	4602      	mov	r2, r0
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	4413      	add	r3, r2
 8003f98:	617b      	str	r3, [r7, #20]

		/* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
		tmp = 0x01U;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f103 0020 	add.w	r0, r3, #32
 8003fa4:	f107 0213 	add.w	r2, r7, #19
 8003fa8:	2301      	movs	r3, #1
 8003faa:	21b2      	movs	r1, #178	@ 0xb2
 8003fac:	f001 fa3a 	bl	8005424 <st7735_write_reg>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8003fb8:	232c      	movs	r3, #44	@ 0x2c
 8003fba:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	3320      	adds	r3, #32
 8003fc0:	f107 0113 	add.w	r1, r7, #19
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f001 fa41 	bl	800544e <st7735_send_data>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8003fd4:	232d      	movs	r3, #45	@ 0x2d
 8003fd6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	3320      	adds	r3, #32
 8003fdc:	f107 0113 	add.w	r1, r7, #19
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f001 fa33 	bl	800544e <st7735_send_data>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	4413      	add	r3, r2
 8003fee:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
		tmp = 0x01U;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f103 0020 	add.w	r0, r3, #32
 8003ffa:	f107 0213 	add.w	r2, r7, #19
 8003ffe:	2301      	movs	r3, #1
 8004000:	21b3      	movs	r1, #179	@ 0xb3
 8004002:	f001 fa0f 	bl	8005424 <st7735_write_reg>
 8004006:	4602      	mov	r2, r0
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	4413      	add	r3, r2
 800400c:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 800400e:	232c      	movs	r3, #44	@ 0x2c
 8004010:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	3320      	adds	r3, #32
 8004016:	f107 0113 	add.w	r1, r7, #19
 800401a:	2201      	movs	r2, #1
 800401c:	4618      	mov	r0, r3
 800401e:	f001 fa16 	bl	800544e <st7735_send_data>
 8004022:	4602      	mov	r2, r0
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	4413      	add	r3, r2
 8004028:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 800402a:	232d      	movs	r3, #45	@ 0x2d
 800402c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	3320      	adds	r3, #32
 8004032:	f107 0113 	add.w	r1, r7, #19
 8004036:	2201      	movs	r2, #1
 8004038:	4618      	mov	r0, r3
 800403a:	f001 fa08 	bl	800544e <st7735_send_data>
 800403e:	4602      	mov	r2, r0
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	4413      	add	r3, r2
 8004044:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 8004046:	2301      	movs	r3, #1
 8004048:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	3320      	adds	r3, #32
 800404e:	f107 0113 	add.w	r1, r7, #19
 8004052:	2201      	movs	r2, #1
 8004054:	4618      	mov	r0, r3
 8004056:	f001 f9fa 	bl	800544e <st7735_send_data>
 800405a:	4602      	mov	r2, r0
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	4413      	add	r3, r2
 8004060:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8004062:	232c      	movs	r3, #44	@ 0x2c
 8004064:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	3320      	adds	r3, #32
 800406a:	f107 0113 	add.w	r1, r7, #19
 800406e:	2201      	movs	r2, #1
 8004070:	4618      	mov	r0, r3
 8004072:	f001 f9ec 	bl	800544e <st7735_send_data>
 8004076:	4602      	mov	r2, r0
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	4413      	add	r3, r2
 800407c:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 800407e:	232d      	movs	r3, #45	@ 0x2d
 8004080:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	3320      	adds	r3, #32
 8004086:	f107 0113 	add.w	r1, r7, #19
 800408a:	2201      	movs	r2, #1
 800408c:	4618      	mov	r0, r3
 800408e:	f001 f9de 	bl	800544e <st7735_send_data>
 8004092:	4602      	mov	r2, r0
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	4413      	add	r3, r2
 8004098:	617b      	str	r3, [r7, #20]

		/* Display inversion ctrl, 1 arg, no delay: No inversion */
		tmp = 0x07U;
 800409a:	2307      	movs	r3, #7
 800409c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp,
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f103 0020 	add.w	r0, r3, #32
 80040a4:	f107 0213 	add.w	r2, r7, #19
 80040a8:	2301      	movs	r3, #1
 80040aa:	21b4      	movs	r1, #180	@ 0xb4
 80040ac:	f001 f9ba 	bl	8005424 <st7735_write_reg>
 80040b0:	4602      	mov	r2, r0
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	4413      	add	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]
				1);

		/* Power control, 3 args, no delay: -4.6V , AUTO mode */
		tmp = 0xA2U;
 80040b8:	23a2      	movs	r3, #162	@ 0xa2
 80040ba:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f103 0020 	add.w	r0, r3, #32
 80040c2:	f107 0213 	add.w	r2, r7, #19
 80040c6:	2301      	movs	r3, #1
 80040c8:	21c0      	movs	r1, #192	@ 0xc0
 80040ca:	f001 f9ab 	bl	8005424 <st7735_write_reg>
 80040ce:	4602      	mov	r2, r0
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	4413      	add	r3, r2
 80040d4:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 80040d6:	2302      	movs	r3, #2
 80040d8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	3320      	adds	r3, #32
 80040de:	f107 0113 	add.w	r1, r7, #19
 80040e2:	2201      	movs	r2, #1
 80040e4:	4618      	mov	r0, r3
 80040e6:	f001 f9b2 	bl	800544e <st7735_send_data>
 80040ea:	4602      	mov	r2, r0
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	4413      	add	r3, r2
 80040f0:	617b      	str	r3, [r7, #20]
		tmp = 0x84U;
 80040f2:	2384      	movs	r3, #132	@ 0x84
 80040f4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	3320      	adds	r3, #32
 80040fa:	f107 0113 	add.w	r1, r7, #19
 80040fe:	2201      	movs	r2, #1
 8004100:	4618      	mov	r0, r3
 8004102:	f001 f9a4 	bl	800544e <st7735_send_data>
 8004106:	4602      	mov	r2, r0
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	4413      	add	r3, r2
 800410c:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
		tmp = 0xC5U;
 800410e:	23c5      	movs	r3, #197	@ 0xc5
 8004110:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f103 0020 	add.w	r0, r3, #32
 8004118:	f107 0213 	add.w	r2, r7, #19
 800411c:	2301      	movs	r3, #1
 800411e:	21c1      	movs	r1, #193	@ 0xc1
 8004120:	f001 f980 	bl	8005424 <st7735_write_reg>
 8004124:	4602      	mov	r2, r0
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	4413      	add	r3, r2
 800412a:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: Opamp current small, Boost frequency */
		tmp = 0x0AU;
 800412c:	230a      	movs	r3, #10
 800412e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f103 0020 	add.w	r0, r3, #32
 8004136:	f107 0213 	add.w	r2, r7, #19
 800413a:	2301      	movs	r3, #1
 800413c:	21c2      	movs	r1, #194	@ 0xc2
 800413e:	f001 f971 	bl	8005424 <st7735_write_reg>
 8004142:	4602      	mov	r2, r0
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	4413      	add	r3, r2
 8004148:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 800414a:	2300      	movs	r3, #0
 800414c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	3320      	adds	r3, #32
 8004152:	f107 0113 	add.w	r1, r7, #19
 8004156:	2201      	movs	r2, #1
 8004158:	4618      	mov	r0, r3
 800415a:	f001 f978 	bl	800544e <st7735_send_data>
 800415e:	4602      	mov	r2, r0
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	4413      	add	r3, r2
 8004164:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
		tmp = 0x8AU;
 8004166:	238a      	movs	r3, #138	@ 0x8a
 8004168:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f103 0020 	add.w	r0, r3, #32
 8004170:	f107 0213 	add.w	r2, r7, #19
 8004174:	2301      	movs	r3, #1
 8004176:	21c3      	movs	r1, #195	@ 0xc3
 8004178:	f001 f954 	bl	8005424 <st7735_write_reg>
 800417c:	4602      	mov	r2, r0
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	4413      	add	r3, r2
 8004182:	617b      	str	r3, [r7, #20]
		tmp = 0x2AU;
 8004184:	232a      	movs	r3, #42	@ 0x2a
 8004186:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	3320      	adds	r3, #32
 800418c:	f107 0113 	add.w	r1, r7, #19
 8004190:	2201      	movs	r2, #1
 8004192:	4618      	mov	r0, r3
 8004194:	f001 f95b 	bl	800544e <st7735_send_data>
 8004198:	4602      	mov	r2, r0
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	4413      	add	r3, r2
 800419e:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay */
		tmp = 0x8AU;
 80041a0:	238a      	movs	r3, #138	@ 0x8a
 80041a2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f103 0020 	add.w	r0, r3, #32
 80041aa:	f107 0213 	add.w	r2, r7, #19
 80041ae:	2301      	movs	r3, #1
 80041b0:	21c4      	movs	r1, #196	@ 0xc4
 80041b2:	f001 f937 	bl	8005424 <st7735_write_reg>
 80041b6:	4602      	mov	r2, r0
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	4413      	add	r3, r2
 80041bc:	617b      	str	r3, [r7, #20]
		tmp = 0xEEU;
 80041be:	23ee      	movs	r3, #238	@ 0xee
 80041c0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	3320      	adds	r3, #32
 80041c6:	f107 0113 	add.w	r1, r7, #19
 80041ca:	2201      	movs	r2, #1
 80041cc:	4618      	mov	r0, r3
 80041ce:	f001 f93e 	bl	800544e <st7735_send_data>
 80041d2:	4602      	mov	r2, r0
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	4413      	add	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay */
		tmp = 0x0EU;
 80041da:	230e      	movs	r3, #14
 80041dc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f103 0020 	add.w	r0, r3, #32
 80041e4:	f107 0213 	add.w	r2, r7, #19
 80041e8:	2301      	movs	r3, #1
 80041ea:	21c5      	movs	r1, #197	@ 0xc5
 80041ec:	f001 f91a 	bl	8005424 <st7735_write_reg>
 80041f0:	4602      	mov	r2, r0
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	4413      	add	r3, r2
 80041f6:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	7b1b      	ldrb	r3, [r3, #12]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d10d      	bne.n	800421c <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON,
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f103 0020 	add.w	r0, r3, #32
 8004206:	f107 0213 	add.w	r2, r7, #19
 800420a:	2300      	movs	r3, #0
 800420c:	2121      	movs	r1, #33	@ 0x21
 800420e:	f001 f909 	bl	8005424 <st7735_write_reg>
 8004212:	4602      	mov	r2, r0
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	4413      	add	r3, r2
 8004218:	617b      	str	r3, [r7, #20]
 800421a:	e00c      	b.n	8004236 <ST7735_Init+0x382>
					&tmp, 0);
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF,
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f103 0020 	add.w	r0, r3, #32
 8004222:	f107 0213 	add.w	r2, r7, #19
 8004226:	2300      	movs	r3, #0
 8004228:	2120      	movs	r1, #32
 800422a:	f001 f8fb 	bl	8005424 <st7735_write_reg>
 800422e:	4602      	mov	r2, r0
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	4413      	add	r3, r2
 8004234:	617b      	str	r3, [r7, #20]
					&tmp, 0);
		}
		/* Set color mode, 1 arg, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE,
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f103 0020 	add.w	r0, r3, #32
 800423c:	f107 0208 	add.w	r2, r7, #8
 8004240:	2301      	movs	r3, #1
 8004242:	213a      	movs	r1, #58	@ 0x3a
 8004244:	f001 f8ee 	bl	8005424 <st7735_write_reg>
 8004248:	4602      	mov	r2, r0
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	4413      	add	r3, r2
 800424e:	617b      	str	r3, [r7, #20]
				(uint8_t*) &ColorCoding, 1);

		/* Magical unicorn dust, 16 args, no delay */
		tmp = 0x02U;
 8004250:	2302      	movs	r3, #2
 8004252:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f103 0020 	add.w	r0, r3, #32
 800425a:	f107 0213 	add.w	r2, r7, #19
 800425e:	2301      	movs	r3, #1
 8004260:	21e0      	movs	r1, #224	@ 0xe0
 8004262:	f001 f8df 	bl	8005424 <st7735_write_reg>
 8004266:	4602      	mov	r2, r0
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	4413      	add	r3, r2
 800426c:	617b      	str	r3, [r7, #20]
		tmp = 0x1CU;
 800426e:	231c      	movs	r3, #28
 8004270:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	3320      	adds	r3, #32
 8004276:	f107 0113 	add.w	r1, r7, #19
 800427a:	2201      	movs	r2, #1
 800427c:	4618      	mov	r0, r3
 800427e:	f001 f8e6 	bl	800544e <st7735_send_data>
 8004282:	4602      	mov	r2, r0
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	4413      	add	r3, r2
 8004288:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 800428a:	2307      	movs	r3, #7
 800428c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	3320      	adds	r3, #32
 8004292:	f107 0113 	add.w	r1, r7, #19
 8004296:	2201      	movs	r2, #1
 8004298:	4618      	mov	r0, r3
 800429a:	f001 f8d8 	bl	800544e <st7735_send_data>
 800429e:	4602      	mov	r2, r0
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	4413      	add	r3, r2
 80042a4:	617b      	str	r3, [r7, #20]
		tmp = 0x12U;
 80042a6:	2312      	movs	r3, #18
 80042a8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	3320      	adds	r3, #32
 80042ae:	f107 0113 	add.w	r1, r7, #19
 80042b2:	2201      	movs	r2, #1
 80042b4:	4618      	mov	r0, r3
 80042b6:	f001 f8ca 	bl	800544e <st7735_send_data>
 80042ba:	4602      	mov	r2, r0
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	4413      	add	r3, r2
 80042c0:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 80042c2:	2337      	movs	r3, #55	@ 0x37
 80042c4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	3320      	adds	r3, #32
 80042ca:	f107 0113 	add.w	r1, r7, #19
 80042ce:	2201      	movs	r2, #1
 80042d0:	4618      	mov	r0, r3
 80042d2:	f001 f8bc 	bl	800544e <st7735_send_data>
 80042d6:	4602      	mov	r2, r0
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	4413      	add	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]
		tmp = 0x32U;
 80042de:	2332      	movs	r3, #50	@ 0x32
 80042e0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	3320      	adds	r3, #32
 80042e6:	f107 0113 	add.w	r1, r7, #19
 80042ea:	2201      	movs	r2, #1
 80042ec:	4618      	mov	r0, r3
 80042ee:	f001 f8ae 	bl	800544e <st7735_send_data>
 80042f2:	4602      	mov	r2, r0
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	4413      	add	r3, r2
 80042f8:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 80042fa:	2329      	movs	r3, #41	@ 0x29
 80042fc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	3320      	adds	r3, #32
 8004302:	f107 0113 	add.w	r1, r7, #19
 8004306:	2201      	movs	r2, #1
 8004308:	4618      	mov	r0, r3
 800430a:	f001 f8a0 	bl	800544e <st7735_send_data>
 800430e:	4602      	mov	r2, r0
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	4413      	add	r3, r2
 8004314:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8004316:	232d      	movs	r3, #45	@ 0x2d
 8004318:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	3320      	adds	r3, #32
 800431e:	f107 0113 	add.w	r1, r7, #19
 8004322:	2201      	movs	r2, #1
 8004324:	4618      	mov	r0, r3
 8004326:	f001 f892 	bl	800544e <st7735_send_data>
 800432a:	4602      	mov	r2, r0
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	4413      	add	r3, r2
 8004330:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 8004332:	2329      	movs	r3, #41	@ 0x29
 8004334:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	3320      	adds	r3, #32
 800433a:	f107 0113 	add.w	r1, r7, #19
 800433e:	2201      	movs	r2, #1
 8004340:	4618      	mov	r0, r3
 8004342:	f001 f884 	bl	800544e <st7735_send_data>
 8004346:	4602      	mov	r2, r0
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	4413      	add	r3, r2
 800434c:	617b      	str	r3, [r7, #20]
		tmp = 0x25U;
 800434e:	2325      	movs	r3, #37	@ 0x25
 8004350:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	3320      	adds	r3, #32
 8004356:	f107 0113 	add.w	r1, r7, #19
 800435a:	2201      	movs	r2, #1
 800435c:	4618      	mov	r0, r3
 800435e:	f001 f876 	bl	800544e <st7735_send_data>
 8004362:	4602      	mov	r2, r0
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	4413      	add	r3, r2
 8004368:	617b      	str	r3, [r7, #20]
		tmp = 0x2BU;
 800436a:	232b      	movs	r3, #43	@ 0x2b
 800436c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3320      	adds	r3, #32
 8004372:	f107 0113 	add.w	r1, r7, #19
 8004376:	2201      	movs	r2, #1
 8004378:	4618      	mov	r0, r3
 800437a:	f001 f868 	bl	800544e <st7735_send_data>
 800437e:	4602      	mov	r2, r0
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	4413      	add	r3, r2
 8004384:	617b      	str	r3, [r7, #20]
		tmp = 0x39U;
 8004386:	2339      	movs	r3, #57	@ 0x39
 8004388:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	3320      	adds	r3, #32
 800438e:	f107 0113 	add.w	r1, r7, #19
 8004392:	2201      	movs	r2, #1
 8004394:	4618      	mov	r0, r3
 8004396:	f001 f85a 	bl	800544e <st7735_send_data>
 800439a:	4602      	mov	r2, r0
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	4413      	add	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 80043a2:	2300      	movs	r3, #0
 80043a4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	3320      	adds	r3, #32
 80043aa:	f107 0113 	add.w	r1, r7, #19
 80043ae:	2201      	movs	r2, #1
 80043b0:	4618      	mov	r0, r3
 80043b2:	f001 f84c 	bl	800544e <st7735_send_data>
 80043b6:	4602      	mov	r2, r0
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	4413      	add	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 80043be:	2301      	movs	r3, #1
 80043c0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	3320      	adds	r3, #32
 80043c6:	f107 0113 	add.w	r1, r7, #19
 80043ca:	2201      	movs	r2, #1
 80043cc:	4618      	mov	r0, r3
 80043ce:	f001 f83e 	bl	800544e <st7735_send_data>
 80043d2:	4602      	mov	r2, r0
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	4413      	add	r3, r2
 80043d8:	617b      	str	r3, [r7, #20]
		tmp = 0x03U;
 80043da:	2303      	movs	r3, #3
 80043dc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	3320      	adds	r3, #32
 80043e2:	f107 0113 	add.w	r1, r7, #19
 80043e6:	2201      	movs	r2, #1
 80043e8:	4618      	mov	r0, r3
 80043ea:	f001 f830 	bl	800544e <st7735_send_data>
 80043ee:	4602      	mov	r2, r0
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	4413      	add	r3, r2
 80043f4:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 80043f6:	2310      	movs	r3, #16
 80043f8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3320      	adds	r3, #32
 80043fe:	f107 0113 	add.w	r1, r7, #19
 8004402:	2201      	movs	r2, #1
 8004404:	4618      	mov	r0, r3
 8004406:	f001 f822 	bl	800544e <st7735_send_data>
 800440a:	4602      	mov	r2, r0
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	4413      	add	r3, r2
 8004410:	617b      	str	r3, [r7, #20]

		/* Sparkles and rainbows, 16 args, no delay */
		tmp = 0x03U;
 8004412:	2303      	movs	r3, #3
 8004414:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f103 0020 	add.w	r0, r3, #32
 800441c:	f107 0213 	add.w	r2, r7, #19
 8004420:	2301      	movs	r3, #1
 8004422:	21e1      	movs	r1, #225	@ 0xe1
 8004424:	f000 fffe 	bl	8005424 <st7735_write_reg>
 8004428:	4602      	mov	r2, r0
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	4413      	add	r3, r2
 800442e:	617b      	str	r3, [r7, #20]
		tmp = 0x1DU;
 8004430:	231d      	movs	r3, #29
 8004432:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	3320      	adds	r3, #32
 8004438:	f107 0113 	add.w	r1, r7, #19
 800443c:	2201      	movs	r2, #1
 800443e:	4618      	mov	r0, r3
 8004440:	f001 f805 	bl	800544e <st7735_send_data>
 8004444:	4602      	mov	r2, r0
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	4413      	add	r3, r2
 800444a:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 800444c:	2307      	movs	r3, #7
 800444e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	3320      	adds	r3, #32
 8004454:	f107 0113 	add.w	r1, r7, #19
 8004458:	2201      	movs	r2, #1
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fff7 	bl	800544e <st7735_send_data>
 8004460:	4602      	mov	r2, r0
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	4413      	add	r3, r2
 8004466:	617b      	str	r3, [r7, #20]
		tmp = 0x06U;
 8004468:	2306      	movs	r3, #6
 800446a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	3320      	adds	r3, #32
 8004470:	f107 0113 	add.w	r1, r7, #19
 8004474:	2201      	movs	r2, #1
 8004476:	4618      	mov	r0, r3
 8004478:	f000 ffe9 	bl	800544e <st7735_send_data>
 800447c:	4602      	mov	r2, r0
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	4413      	add	r3, r2
 8004482:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8004484:	232e      	movs	r3, #46	@ 0x2e
 8004486:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	3320      	adds	r3, #32
 800448c:	f107 0113 	add.w	r1, r7, #19
 8004490:	2201      	movs	r2, #1
 8004492:	4618      	mov	r0, r3
 8004494:	f000 ffdb 	bl	800544e <st7735_send_data>
 8004498:	4602      	mov	r2, r0
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	4413      	add	r3, r2
 800449e:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 80044a0:	232c      	movs	r3, #44	@ 0x2c
 80044a2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	3320      	adds	r3, #32
 80044a8:	f107 0113 	add.w	r1, r7, #19
 80044ac:	2201      	movs	r2, #1
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 ffcd 	bl	800544e <st7735_send_data>
 80044b4:	4602      	mov	r2, r0
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	4413      	add	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 80044bc:	2329      	movs	r3, #41	@ 0x29
 80044be:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	3320      	adds	r3, #32
 80044c4:	f107 0113 	add.w	r1, r7, #19
 80044c8:	2201      	movs	r2, #1
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 ffbf 	bl	800544e <st7735_send_data>
 80044d0:	4602      	mov	r2, r0
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	4413      	add	r3, r2
 80044d6:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 80044d8:	232d      	movs	r3, #45	@ 0x2d
 80044da:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	3320      	adds	r3, #32
 80044e0:	f107 0113 	add.w	r1, r7, #19
 80044e4:	2201      	movs	r2, #1
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 ffb1 	bl	800544e <st7735_send_data>
 80044ec:	4602      	mov	r2, r0
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	4413      	add	r3, r2
 80044f2:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 80044f4:	232e      	movs	r3, #46	@ 0x2e
 80044f6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	3320      	adds	r3, #32
 80044fc:	f107 0113 	add.w	r1, r7, #19
 8004500:	2201      	movs	r2, #1
 8004502:	4618      	mov	r0, r3
 8004504:	f000 ffa3 	bl	800544e <st7735_send_data>
 8004508:	4602      	mov	r2, r0
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	4413      	add	r3, r2
 800450e:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8004510:	232e      	movs	r3, #46	@ 0x2e
 8004512:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3320      	adds	r3, #32
 8004518:	f107 0113 	add.w	r1, r7, #19
 800451c:	2201      	movs	r2, #1
 800451e:	4618      	mov	r0, r3
 8004520:	f000 ff95 	bl	800544e <st7735_send_data>
 8004524:	4602      	mov	r2, r0
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	4413      	add	r3, r2
 800452a:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 800452c:	2337      	movs	r3, #55	@ 0x37
 800452e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	3320      	adds	r3, #32
 8004534:	f107 0113 	add.w	r1, r7, #19
 8004538:	2201      	movs	r2, #1
 800453a:	4618      	mov	r0, r3
 800453c:	f000 ff87 	bl	800544e <st7735_send_data>
 8004540:	4602      	mov	r2, r0
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	4413      	add	r3, r2
 8004546:	617b      	str	r3, [r7, #20]
		tmp = 0x3FU;
 8004548:	233f      	movs	r3, #63	@ 0x3f
 800454a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	3320      	adds	r3, #32
 8004550:	f107 0113 	add.w	r1, r7, #19
 8004554:	2201      	movs	r2, #1
 8004556:	4618      	mov	r0, r3
 8004558:	f000 ff79 	bl	800544e <st7735_send_data>
 800455c:	4602      	mov	r2, r0
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	4413      	add	r3, r2
 8004562:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8004564:	2300      	movs	r3, #0
 8004566:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	3320      	adds	r3, #32
 800456c:	f107 0113 	add.w	r1, r7, #19
 8004570:	2201      	movs	r2, #1
 8004572:	4618      	mov	r0, r3
 8004574:	f000 ff6b 	bl	800544e <st7735_send_data>
 8004578:	4602      	mov	r2, r0
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	4413      	add	r3, r2
 800457e:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8004580:	2300      	movs	r3, #0
 8004582:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	3320      	adds	r3, #32
 8004588:	f107 0113 	add.w	r1, r7, #19
 800458c:	2201      	movs	r2, #1
 800458e:	4618      	mov	r0, r3
 8004590:	f000 ff5d 	bl	800544e <st7735_send_data>
 8004594:	4602      	mov	r2, r0
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	4413      	add	r3, r2
 800459a:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 800459c:	2302      	movs	r3, #2
 800459e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	3320      	adds	r3, #32
 80045a4:	f107 0113 	add.w	r1, r7, #19
 80045a8:	2201      	movs	r2, #1
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 ff4f 	bl	800544e <st7735_send_data>
 80045b0:	4602      	mov	r2, r0
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	4413      	add	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 80045b8:	2310      	movs	r3, #16
 80045ba:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	3320      	adds	r3, #32
 80045c0:	f107 0113 	add.w	r1, r7, #19
 80045c4:	2201      	movs	r2, #1
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 ff41 	bl	800544e <st7735_send_data>
 80045cc:	4602      	mov	r2, r0
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	4413      	add	r3, r2
 80045d2:	617b      	str	r3, [r7, #20]

		/* Normal display on, no args, no delay */
		tmp = 0x00U;
 80045d4:	2300      	movs	r3, #0
 80045d6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f103 0020 	add.w	r0, r3, #32
 80045de:	f107 0213 	add.w	r2, r7, #19
 80045e2:	2301      	movs	r3, #1
 80045e4:	2113      	movs	r1, #19
 80045e6:	f000 ff1d 	bl	8005424 <st7735_write_reg>
 80045ea:	4602      	mov	r2, r0
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	4413      	add	r3, r2
 80045f0:	617b      	str	r3, [r7, #20]

		/* Main screen turn on, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f103 0020 	add.w	r0, r3, #32
 80045f8:	f107 0213 	add.w	r2, r7, #19
 80045fc:	2301      	movs	r3, #1
 80045fe:	2129      	movs	r1, #41	@ 0x29
 8004600:	f000 ff10 	bl	8005424 <st7735_write_reg>
 8004604:	4602      	mov	r2, r0
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	4413      	add	r3, r2
 800460a:	617b      	str	r3, [r7, #20]

		/* Set the display Orientation and the default display window */
		ret += ST7735_SetOrientation(pObj, pDriver);
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 f944 	bl	800489c <ST7735_SetOrientation>
 8004614:	4602      	mov	r2, r0
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	4413      	add	r3, r2
 800461a:	617b      	str	r3, [r7, #20]
	}

	if (ret != ST7735_OK) {
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <ST7735_Init+0x774>
		ret = ST7735_ERROR;
 8004622:	f04f 33ff 	mov.w	r3, #4294967295
 8004626:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8004628:	697b      	ldr	r3, [r7, #20]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <ST7735_DeInit>:
/**
 * @brief  De-Initialize the st7735 LCD Component.
 * @param  pObj Component object
 * @retval Component status
 */
int32_t ST7735_DeInit(ST7735_Object_t *pObj) {
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
	(void) (pObj);

	return ST7735_OK;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <ST7735_ReadID>:
 * @brief  Get the st7735 ID.
 * @param  pObj Component object
 * @param  Id Component ID
 * @retval The component status
 */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id) {
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp[3];

	if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK) {
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	3320      	adds	r3, #32
 8004656:	f107 0208 	add.w	r2, r7, #8
 800465a:	21da      	movs	r1, #218	@ 0xda
 800465c:	4618      	mov	r0, r3
 800465e:	f000 fece 	bl	80053fe <st7735_read_reg>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <ST7735_ReadID+0x28>
		ret = ST7735_ERROR;
 8004668:	f04f 33ff 	mov.w	r3, #4294967295
 800466c:	60fb      	str	r3, [r7, #12]
 800466e:	e02d      	b.n	80046cc <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2,
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f103 0020 	add.w	r0, r3, #32
 8004676:	f107 0308 	add.w	r3, r7, #8
 800467a:	3301      	adds	r3, #1
 800467c:	461a      	mov	r2, r3
 800467e:	21db      	movs	r1, #219	@ 0xdb
 8004680:	f000 febd 	bl	80053fe <st7735_read_reg>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <ST7735_ReadID+0x4a>
			&tmp[1]) != ST7735_OK) {
		ret = ST7735_ERROR;
 800468a:	f04f 33ff 	mov.w	r3, #4294967295
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	e01c      	b.n	80046cc <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3,
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f103 0020 	add.w	r0, r3, #32
 8004698:	f107 0308 	add.w	r3, r7, #8
 800469c:	3302      	adds	r3, #2
 800469e:	461a      	mov	r2, r3
 80046a0:	21dc      	movs	r1, #220	@ 0xdc
 80046a2:	f000 feac 	bl	80053fe <st7735_read_reg>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <ST7735_ReadID+0x6c>
			&tmp[2]) != ST7735_OK) {
		ret = ST7735_ERROR;
 80046ac:	f04f 33ff 	mov.w	r3, #4294967295
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	e00b      	b.n	80046cc <ST7735_ReadID+0x84>
	} else {

		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 80046b4:	7abb      	ldrb	r3, [r7, #10]
 80046b6:	461a      	mov	r2, r3
 80046b8:	7a7b      	ldrb	r3, [r7, #9]
 80046ba:	021b      	lsls	r3, r3, #8
 80046bc:	431a      	orrs	r2, r3
				| ((uint32_t) tmp[0]) << 16;
 80046be:	7a3b      	ldrb	r3, [r7, #8]
 80046c0:	041b      	lsls	r3, r3, #16
 80046c2:	431a      	orrs	r2, r3
		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
		ret = ST7735_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 80046cc:	68fb      	ldr	r3, [r7, #12]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
	...

080046d8 <ST7735_DisplayOn>:
/**
 * @brief  Enables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj) {
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 80046e0:	2300      	movs	r3, #0
 80046e2:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f103 0020 	add.w	r0, r3, #32
 80046ea:	f107 020b 	add.w	r2, r7, #11
 80046ee:	2300      	movs	r3, #0
 80046f0:	2113      	movs	r1, #19
 80046f2:	f000 fe97 	bl	8005424 <st7735_write_reg>
 80046f6:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80046f8:	210a      	movs	r1, #10
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 fe65 	bl	80053ca <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f103 0020 	add.w	r0, r3, #32
 8004706:	f107 020b 	add.w	r2, r7, #11
 800470a:	2300      	movs	r3, #0
 800470c:	2129      	movs	r1, #41	@ 0x29
 800470e:	f000 fe89 	bl	8005424 <st7735_write_reg>
 8004712:	4602      	mov	r2, r0
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	4413      	add	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 800471a:	210a      	movs	r1, #10
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 fe54 	bl	80053ca <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f103 0020 	add.w	r0, r3, #32
 8004728:	f107 020b 	add.w	r2, r7, #11
 800472c:	2300      	movs	r3, #0
 800472e:	2136      	movs	r1, #54	@ 0x36
 8004730:	f000 fe78 	bl	8005424 <st7735_write_reg>
 8004734:	4602      	mov	r2, r0
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4413      	add	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800473c:	4b16      	ldr	r3, [pc, #88]	@ (8004798 <ST7735_DisplayOn+0xc0>)
 800473e:	7b1b      	ldrb	r3, [r3, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10a      	bne.n	800475a <ST7735_DisplayOn+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8004744:	4b14      	ldr	r3, [pc, #80]	@ (8004798 <ST7735_DisplayOn+0xc0>)
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	4a14      	ldr	r2, [pc, #80]	@ (800479c <ST7735_DisplayOn+0xc4>)
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	4413      	add	r3, r2
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004752:	f043 0308 	orr.w	r3, r3, #8
 8004756:	b2db      	uxtb	r3, r3
 8004758:	e006      	b.n	8004768 <ST7735_DisplayOn+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800475a:	4b0f      	ldr	r3, [pc, #60]	@ (8004798 <ST7735_DisplayOn+0xc0>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	4a0f      	ldr	r2, [pc, #60]	@ (800479c <ST7735_DisplayOn+0xc4>)
 8004760:	00db      	lsls	r3, r3, #3
 8004762:	4413      	add	r3, r2
 8004764:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004766:	b2db      	uxtb	r3, r3
 8004768:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	3320      	adds	r3, #32
 800476e:	f107 010b 	add.w	r1, r7, #11
 8004772:	2201      	movs	r2, #1
 8004774:	4618      	mov	r0, r3
 8004776:	f000 fe6a 	bl	800544e <st7735_send_data>
 800477a:	4602      	mov	r2, r0
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d002      	beq.n	800478e <ST7735_DisplayOn+0xb6>
		ret = ST7735_ERROR;
 8004788:	f04f 33ff 	mov.w	r3, #4294967295
 800478c:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800478e:	68fb      	ldr	r3, [r7, #12]
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	200008f0 	.word	0x200008f0
 800479c:	20000078 	.word	0x20000078

080047a0 <ST7735_DisplayOff>:
/**
 * @brief  Disables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj) {
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 80047a8:	2300      	movs	r3, #0
 80047aa:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f103 0020 	add.w	r0, r3, #32
 80047b2:	f107 020b 	add.w	r2, r7, #11
 80047b6:	2300      	movs	r3, #0
 80047b8:	2113      	movs	r1, #19
 80047ba:	f000 fe33 	bl	8005424 <st7735_write_reg>
 80047be:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80047c0:	210a      	movs	r1, #10
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fe01 	bl	80053ca <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f103 0020 	add.w	r0, r3, #32
 80047ce:	f107 020b 	add.w	r2, r7, #11
 80047d2:	2300      	movs	r3, #0
 80047d4:	2128      	movs	r1, #40	@ 0x28
 80047d6:	f000 fe25 	bl	8005424 <st7735_write_reg>
 80047da:	4602      	mov	r2, r0
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80047e2:	210a      	movs	r1, #10
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 fdf0 	bl	80053ca <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f103 0020 	add.w	r0, r3, #32
 80047f0:	f107 020b 	add.w	r2, r7, #11
 80047f4:	2300      	movs	r3, #0
 80047f6:	2136      	movs	r1, #54	@ 0x36
 80047f8:	f000 fe14 	bl	8005424 <st7735_write_reg>
 80047fc:	4602      	mov	r2, r0
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	4413      	add	r3, r2
 8004802:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004804:	4b16      	ldr	r3, [pc, #88]	@ (8004860 <ST7735_DisplayOff+0xc0>)
 8004806:	7b1b      	ldrb	r3, [r3, #12]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10a      	bne.n	8004822 <ST7735_DisplayOff+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 800480c:	4b14      	ldr	r3, [pc, #80]	@ (8004860 <ST7735_DisplayOff+0xc0>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	4a14      	ldr	r2, [pc, #80]	@ (8004864 <ST7735_DisplayOff+0xc4>)
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	4413      	add	r3, r2
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800481a:	f043 0308 	orr.w	r3, r3, #8
 800481e:	b2db      	uxtb	r3, r3
 8004820:	e006      	b.n	8004830 <ST7735_DisplayOff+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8004822:	4b0f      	ldr	r3, [pc, #60]	@ (8004860 <ST7735_DisplayOff+0xc0>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	4a0f      	ldr	r2, [pc, #60]	@ (8004864 <ST7735_DisplayOff+0xc4>)
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	4413      	add	r3, r2
 800482c:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800482e:	b2db      	uxtb	r3, r3
 8004830:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	3320      	adds	r3, #32
 8004836:	f107 010b 	add.w	r1, r7, #11
 800483a:	2201      	movs	r2, #1
 800483c:	4618      	mov	r0, r3
 800483e:	f000 fe06 	bl	800544e <st7735_send_data>
 8004842:	4602      	mov	r2, r0
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	4413      	add	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d002      	beq.n	8004856 <ST7735_DisplayOff+0xb6>
		ret = ST7735_ERROR;
 8004850:	f04f 33ff 	mov.w	r3, #4294967295
 8004854:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 8004856:	68fb      	ldr	r3, [r7, #12]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	200008f0 	.word	0x200008f0
 8004864:	20000078 	.word	0x20000078

08004868 <ST7735_SetBrightness>:
 * @brief  Set the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be set
 * @retval Component status
 */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness) {
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 8004872:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004876:	4618      	mov	r0, r3
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <ST7735_GetBrightness>:
 * @brief  Get the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be returned
 * @retval Component status
 */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness) {
 8004882:	b480      	push	{r7}
 8004884:	b083      	sub	sp, #12
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 800488c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <ST7735_SetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
 *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver) {
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af02      	add	r7, sp, #8
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	if ((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d003      	beq.n	80048b6 <ST7735_SetOrientation+0x1a>
			|| (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180)) {
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d119      	bne.n	80048ea <ST7735_SetOrientation+0x4e>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	7b5b      	ldrb	r3, [r3, #13]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d106      	bne.n	80048cc <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width = ST7735_0_9_WIDTH;
 80048be:	4b43      	ldr	r3, [pc, #268]	@ (80049cc <ST7735_SetOrientation+0x130>)
 80048c0:	2250      	movs	r2, #80	@ 0x50
 80048c2:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 80048c4:	4b41      	ldr	r3, [pc, #260]	@ (80049cc <ST7735_SetOrientation+0x130>)
 80048c6:	22a0      	movs	r2, #160	@ 0xa0
 80048c8:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80048ca:	e028      	b.n	800491e <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	7b5b      	ldrb	r3, [r3, #13]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d003      	beq.n	80048dc <ST7735_SetOrientation+0x40>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	7b5b      	ldrb	r3, [r3, #13]
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d120      	bne.n	800491e <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width = ST7735_1_8_WIDTH;
 80048dc:	4b3b      	ldr	r3, [pc, #236]	@ (80049cc <ST7735_SetOrientation+0x130>)
 80048de:	2280      	movs	r2, #128	@ 0x80
 80048e0:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 80048e2:	4b3a      	ldr	r3, [pc, #232]	@ (80049cc <ST7735_SetOrientation+0x130>)
 80048e4:	22a0      	movs	r2, #160	@ 0xa0
 80048e6:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80048e8:	e019      	b.n	800491e <ST7735_SetOrientation+0x82>
		}
	} else {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	7b5b      	ldrb	r3, [r3, #13]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d106      	bne.n	8004900 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width = ST7735_0_9_HEIGHT;
 80048f2:	4b36      	ldr	r3, [pc, #216]	@ (80049cc <ST7735_SetOrientation+0x130>)
 80048f4:	22a0      	movs	r2, #160	@ 0xa0
 80048f6:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 80048f8:	4b34      	ldr	r3, [pc, #208]	@ (80049cc <ST7735_SetOrientation+0x130>)
 80048fa:	2250      	movs	r2, #80	@ 0x50
 80048fc:	605a      	str	r2, [r3, #4]
 80048fe:	e00f      	b.n	8004920 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	7b5b      	ldrb	r3, [r3, #13]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <ST7735_SetOrientation+0x74>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	7b5b      	ldrb	r3, [r3, #13]
 800490c:	2b02      	cmp	r3, #2
 800490e:	d107      	bne.n	8004920 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width = ST7735_1_8_HEIGHT;
 8004910:	4b2e      	ldr	r3, [pc, #184]	@ (80049cc <ST7735_SetOrientation+0x130>)
 8004912:	22a0      	movs	r2, #160	@ 0xa0
 8004914:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 8004916:	4b2d      	ldr	r3, [pc, #180]	@ (80049cc <ST7735_SetOrientation+0x130>)
 8004918:	2280      	movs	r2, #128	@ 0x80
 800491a:	605a      	str	r2, [r3, #4]
 800491c:	e000      	b.n	8004920 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800491e:	bf00      	nop
		}
	}

	ST7735Ctx.Orientation = pDriver->Orientation;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	4a29      	ldr	r2, [pc, #164]	@ (80049cc <ST7735_SetOrientation+0x130>)
 8004926:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	7b1a      	ldrb	r2, [r3, #12]
 800492c:	4b27      	ldr	r3, [pc, #156]	@ (80049cc <ST7735_SetOrientation+0x130>)
 800492e:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	7b5a      	ldrb	r2, [r3, #13]
 8004934:	4b25      	ldr	r3, [pc, #148]	@ (80049cc <ST7735_SetOrientation+0x130>)
 8004936:	735a      	strb	r2, [r3, #13]

	ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 8004938:	4b24      	ldr	r3, [pc, #144]	@ (80049cc <ST7735_SetOrientation+0x130>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	4b23      	ldr	r3, [pc, #140]	@ (80049cc <ST7735_SetOrientation+0x130>)
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	4613      	mov	r3, r2
 8004944:	2200      	movs	r2, #0
 8004946:	2100      	movs	r1, #0
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 fbed 	bl	8005128 <ST7735_SetDisplayWindow>
 800494e:	60f8      	str	r0, [r7, #12]
			ST7735Ctx.Height);
	uint8_t madctl_value = 0x60; //  180    ,   
 8004950:	2360      	movs	r3, #96	@ 0x60
 8004952:	72bb      	strb	r3, [r7, #10]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &madctl_value, 1);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f103 0020 	add.w	r0, r3, #32
 800495a:	f107 020a 	add.w	r2, r7, #10
 800495e:	2301      	movs	r3, #1
 8004960:	2136      	movs	r1, #54	@ 0x36
 8004962:	f000 fd5f 	bl	8005424 <st7735_write_reg>
 8004966:	4602      	mov	r2, r0
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	4413      	add	r3, r2
 800496c:	60fb      	str	r3, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800496e:	4b17      	ldr	r3, [pc, #92]	@ (80049cc <ST7735_SetOrientation+0x130>)
 8004970:	7b1b      	ldrb	r3, [r3, #12]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10a      	bne.n	800498c <ST7735_SetOrientation+0xf0>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8004976:	4b15      	ldr	r3, [pc, #84]	@ (80049cc <ST7735_SetOrientation+0x130>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	4a15      	ldr	r2, [pc, #84]	@ (80049d0 <ST7735_SetOrientation+0x134>)
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	4413      	add	r3, r2
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004984:	f043 0308 	orr.w	r3, r3, #8
 8004988:	b2db      	uxtb	r3, r3
 800498a:	e006      	b.n	800499a <ST7735_SetOrientation+0xfe>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800498c:	4b0f      	ldr	r3, [pc, #60]	@ (80049cc <ST7735_SetOrientation+0x130>)
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	4a0f      	ldr	r2, [pc, #60]	@ (80049d0 <ST7735_SetOrientation+0x134>)
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	4413      	add	r3, r2
 8004996:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004998:	b2db      	uxtb	r3, r3
 800499a:	72fb      	strb	r3, [r7, #11]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f103 0020 	add.w	r0, r3, #32
 80049a2:	f107 020b 	add.w	r2, r7, #11
 80049a6:	2301      	movs	r3, #1
 80049a8:	2136      	movs	r1, #54	@ 0x36
 80049aa:	f000 fd3b 	bl	8005424 <st7735_write_reg>
 80049ae:	4602      	mov	r2, r0
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4413      	add	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]

	if (ret != ST7735_OK) {
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <ST7735_SetOrientation+0x126>
		ret = ST7735_ERROR;
 80049bc:	f04f 33ff 	mov.w	r3, #4294967295
 80049c0:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 80049c2:	68fb      	ldr	r3, [r7, #12]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	200008f0 	.word	0x200008f0
 80049d0:	20000078 	.word	0x20000078

080049d4 <ST7735_GetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
 *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation) {
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]

	*Orientation = ST7735Ctx.Orientation;
 80049de:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <ST7735_GetOrientation+0x20>)
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr
 80049f4:	200008f0 	.word	0x200008f0

080049f8 <ST7735_SetCursor>:
 * @param  pObj Component object
 * @param  Xpos specifies the X position.
 * @param  Ypos specifies the Y position.
 * @retval The component status
 */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos) {
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8004a04:	4b59      	ldr	r3, [pc, #356]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d821      	bhi.n	8004a50 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8004a0c:	4b57      	ldr	r3, [pc, #348]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a0e:	7b5b      	ldrb	r3, [r3, #13]
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d10e      	bne.n	8004a32 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8004a14:	4b55      	ldr	r3, [pc, #340]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a16:	7b1b      	ldrb	r3, [r3, #12]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d106      	bne.n	8004a2a <ST7735_SetCursor+0x32>
				Xpos += 26;
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	331a      	adds	r3, #26
 8004a20:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	3301      	adds	r3, #1
 8004a26:	607b      	str	r3, [r7, #4]
 8004a28:	e033      	b.n	8004a92 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	3318      	adds	r3, #24
 8004a2e:	60bb      	str	r3, [r7, #8]
 8004a30:	e02f      	b.n	8004a92 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8004a32:	4b4e      	ldr	r3, [pc, #312]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a34:	7b5b      	ldrb	r3, [r3, #13]
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d12b      	bne.n	8004a92 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8004a3a:	4b4c      	ldr	r3, [pc, #304]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a3c:	7b1b      	ldrb	r3, [r3, #12]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d127      	bne.n	8004a92 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	3302      	adds	r3, #2
 8004a46:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	607b      	str	r3, [r7, #4]
 8004a4e:	e020      	b.n	8004a92 <ST7735_SetCursor+0x9a>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8004a50:	4b46      	ldr	r3, [pc, #280]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a52:	7b5b      	ldrb	r3, [r3, #13]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d10e      	bne.n	8004a76 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8004a58:	4b44      	ldr	r3, [pc, #272]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a5a:	7b1b      	ldrb	r3, [r3, #12]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d106      	bne.n	8004a6e <ST7735_SetCursor+0x76>
				Xpos += 1;
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	3301      	adds	r3, #1
 8004a64:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	331a      	adds	r3, #26
 8004a6a:	607b      	str	r3, [r7, #4]
 8004a6c:	e011      	b.n	8004a92 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	3318      	adds	r3, #24
 8004a72:	607b      	str	r3, [r7, #4]
 8004a74:	e00d      	b.n	8004a92 <ST7735_SetCursor+0x9a>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8004a76:	4b3d      	ldr	r3, [pc, #244]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a78:	7b5b      	ldrb	r3, [r3, #13]
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d109      	bne.n	8004a92 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8004a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b6c <ST7735_SetCursor+0x174>)
 8004a80:	7b1b      	ldrb	r3, [r3, #12]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d105      	bne.n	8004a92 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	3302      	adds	r3, #2
 8004a90:	607b      	str	r3, [r7, #4]
			}
		}
	}

	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f103 0020 	add.w	r0, r3, #32
 8004a98:	f107 0213 	add.w	r2, r7, #19
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	212a      	movs	r1, #42	@ 0x2a
 8004aa0:	f000 fcc0 	bl	8005424 <st7735_write_reg>
 8004aa4:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	0a1b      	lsrs	r3, r3, #8
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	3320      	adds	r3, #32
 8004ab2:	f107 0113 	add.w	r1, r7, #19
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f000 fcc8 	bl	800544e <st7735_send_data>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	3320      	adds	r3, #32
 8004ad0:	f107 0113 	add.w	r1, r7, #19
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 fcb9 	bl	800544e <st7735_send_data>
 8004adc:	4602      	mov	r2, r0
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	4413      	add	r3, r2
 8004ae2:	617b      	str	r3, [r7, #20]

	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f103 0020 	add.w	r0, r3, #32
 8004aea:	f107 0213 	add.w	r2, r7, #19
 8004aee:	2300      	movs	r3, #0
 8004af0:	212b      	movs	r1, #43	@ 0x2b
 8004af2:	f000 fc97 	bl	8005424 <st7735_write_reg>
 8004af6:	4602      	mov	r2, r0
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	4413      	add	r3, r2
 8004afc:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	0a1b      	lsrs	r3, r3, #8
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3320      	adds	r3, #32
 8004b0a:	f107 0113 	add.w	r1, r7, #19
 8004b0e:	2201      	movs	r2, #1
 8004b10:	4618      	mov	r0, r3
 8004b12:	f000 fc9c 	bl	800544e <st7735_send_data>
 8004b16:	4602      	mov	r2, r0
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	3320      	adds	r3, #32
 8004b28:	f107 0113 	add.w	r1, r7, #19
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 fc8d 	bl	800544e <st7735_send_data>
 8004b34:	4602      	mov	r2, r0
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	4413      	add	r3, r2
 8004b3a:	617b      	str	r3, [r7, #20]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f103 0020 	add.w	r0, r3, #32
 8004b42:	f107 0213 	add.w	r2, r7, #19
 8004b46:	2300      	movs	r3, #0
 8004b48:	212c      	movs	r1, #44	@ 0x2c
 8004b4a:	f000 fc6b 	bl	8005424 <st7735_write_reg>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	4413      	add	r3, r2
 8004b54:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <ST7735_SetCursor+0x16a>
		ret = ST7735_ERROR;
 8004b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b60:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8004b62:	697b      	ldr	r3, [r7, #20]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	200008f0 	.word	0x200008f0

08004b70 <ST7735_DrawBitmap>:
 * @param  Ypos Bmp Y position in the LCD
 * @param  pBmp Bmp picture address.
 * @retval The component status
 */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pBmp) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b090      	sub	sp, #64	@ 0x40
 8004b74:	af02      	add	r7, sp, #8
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t index, size, width, height, y_pos;
	uint8_t pixel_val[2], tmp;
	uint8_t *pbmp;
	uint32_t counter = 0;
 8004b82:	2300      	movs	r3, #0
 8004b84:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get bitmap data address offset */
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	330a      	adds	r3, #10
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	330b      	adds	r3, #11
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	021b      	lsls	r3, r3, #8
 8004b96:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[12] << 16) + ((uint32_t) pBmp[13] << 24);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	330c      	adds	r3, #12
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	041b      	lsls	r3, r3, #16
 8004ba0:	441a      	add	r2, r3
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	330d      	adds	r3, #13
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	061b      	lsls	r3, r3, #24
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 8004baa:	4413      	add	r3, r2
 8004bac:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Read bitmap width */
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	3312      	adds	r3, #18
 8004bb2:	781b      	ldrb	r3, [r3, #0]
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	3313      	adds	r3, #19
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	021b      	lsls	r3, r3, #8
 8004bbe:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[20] << 16) + ((uint32_t) pBmp[21] << 24);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	3314      	adds	r3, #20
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	041b      	lsls	r3, r3, #16
 8004bc8:	441a      	add	r2, r3
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	3315      	adds	r3, #21
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	061b      	lsls	r3, r3, #24
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 8004bd2:	4413      	add	r3, r2
 8004bd4:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Read bitmap height */
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	3316      	adds	r3, #22
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	461a      	mov	r2, r3
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	3317      	adds	r3, #23
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	021b      	lsls	r3, r3, #8
 8004be6:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[24] << 16) + ((uint32_t) pBmp[25] << 24);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	3318      	adds	r3, #24
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	041b      	lsls	r3, r3, #16
 8004bf0:	441a      	add	r2, r3
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	3319      	adds	r3, #25
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	061b      	lsls	r3, r3, #24
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 8004bfa:	4413      	add	r3, r2
 8004bfc:	623b      	str	r3, [r7, #32]

	/* Read bitmap size */
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	3302      	adds	r3, #2
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	461a      	mov	r2, r3
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	3303      	adds	r3, #3
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	021b      	lsls	r3, r3, #8
 8004c0e:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[4] << 16) + ((uint32_t) pBmp[5] << 24);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	3304      	adds	r3, #4
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	041b      	lsls	r3, r3, #16
 8004c18:	441a      	add	r2, r3
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	3305      	adds	r3, #5
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	061b      	lsls	r3, r3, #24
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 8004c22:	4413      	add	r3, r2
 8004c24:	61fb      	str	r3, [r7, #28]
	size = size - index;
 8004c26:	69fa      	ldr	r2, [r7, #28]
 8004c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	61fb      	str	r3, [r7, #28]

	pbmp = pBmp + index;
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c32:	4413      	add	r3, r2
 8004c34:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Remap Ypos, st7735 works with inverted X in case of bitmap */
	/* X = 0, cursor is on Top corner */
	y_pos = ST7735Ctx.Height - Ypos - height;
 8004c36:	4b51      	ldr	r3, [pc, #324]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	1ad2      	subs	r2, r2, r3
 8004c3e:	6a3b      	ldr	r3, [r7, #32]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	61bb      	str	r3, [r7, #24]

	if (ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK) {
 8004c44:	6a3b      	ldr	r3, [r7, #32]
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	68b9      	ldr	r1, [r7, #8]
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 fa6a 	bl	8005128 <ST7735_SetDisplayWindow>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <ST7735_DrawBitmap+0xf2>
		ret = ST7735_ERROR;
 8004c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c60:	e087      	b.n	8004d72 <ST7735_DrawBitmap+0x202>
	} else {
		/* Set GRAM write direction and BGR = 0 */
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004c62:	4b46      	ldr	r3, [pc, #280]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004c64:	7b1b      	ldrb	r3, [r3, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d109      	bne.n	8004c7e <ST7735_DrawBitmap+0x10e>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8004c6a:	4b44      	ldr	r3, [pc, #272]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	4a44      	ldr	r2, [pc, #272]	@ (8004d80 <ST7735_DrawBitmap+0x210>)
 8004c70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c74:	b2db      	uxtb	r3, r3
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004c76:	f043 0308 	orr.w	r3, r3, #8
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	e005      	b.n	8004c8a <ST7735_DrawBitmap+0x11a>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 8004c7e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	4a3f      	ldr	r2, [pc, #252]	@ (8004d80 <ST7735_DrawBitmap+0x210>)
 8004c84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	74fb      	strb	r3, [r7, #19]

		if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK) {
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f103 0020 	add.w	r0, r3, #32
 8004c92:	f107 0213 	add.w	r2, r7, #19
 8004c96:	2301      	movs	r3, #1
 8004c98:	2136      	movs	r1, #54	@ 0x36
 8004c9a:	f000 fbc3 	bl	8005424 <st7735_write_reg>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <ST7735_DrawBitmap+0x13c>
			ret = ST7735_ERROR;
 8004ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ca8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004caa:	e062      	b.n	8004d72 <ST7735_DrawBitmap+0x202>
		}/* Set Cursor */
		else if (ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK) {
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	68b9      	ldr	r1, [r7, #8]
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f7ff fea1 	bl	80049f8 <ST7735_SetCursor>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <ST7735_DrawBitmap+0x154>
			ret = ST7735_ERROR;
 8004cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004cc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc2:	e056      	b.n	8004d72 <ST7735_DrawBitmap+0x202>
		} else {
			do {
				pixel_val[0] = *(pbmp + 1);
 8004cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc6:	785b      	ldrb	r3, [r3, #1]
 8004cc8:	753b      	strb	r3, [r7, #20]
				pixel_val[1] = *(pbmp);
 8004cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	757b      	strb	r3, [r7, #21]
				if (st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK) {
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	3320      	adds	r3, #32
 8004cd4:	f107 0114 	add.w	r1, r7, #20
 8004cd8:	2202      	movs	r2, #2
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fbb7 	bl	800544e <st7735_send_data>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d003      	beq.n	8004cee <ST7735_DrawBitmap+0x17e>
					ret = ST7735_ERROR;
 8004ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cea:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8004cec:	e009      	b.n	8004d02 <ST7735_DrawBitmap+0x192>
				}
				counter += 2U;
 8004cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf0:	3302      	adds	r3, #2
 8004cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				pbmp += 2;
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf6:	3302      	adds	r3, #2
 8004cf8:	633b      	str	r3, [r7, #48]	@ 0x30
			} while (counter < size);
 8004cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d3e0      	bcc.n	8004cc4 <ST7735_DrawBitmap+0x154>

			tmp =
					ST7735Ctx.Panel == HannStar_Panel ?
 8004d02:	4b1e      	ldr	r3, [pc, #120]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004d04:	7b1b      	ldrb	r3, [r3, #12]
			tmp =
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10a      	bne.n	8004d20 <ST7735_DrawBitmap+0x1b0>
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 8004d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004d80 <ST7735_DrawBitmap+0x210>)
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	4413      	add	r3, r2
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	b2db      	uxtb	r3, r3
			tmp =
 8004d18:	f043 0308 	orr.w	r3, r3, #8
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	e006      	b.n	8004d2e <ST7735_DrawBitmap+0x1be>
									| LCD_BGR :
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 8004d20:	4b16      	ldr	r3, [pc, #88]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	4a16      	ldr	r2, [pc, #88]	@ (8004d80 <ST7735_DrawBitmap+0x210>)
 8004d26:	00db      	lsls	r3, r3, #3
 8004d28:	4413      	add	r3, r2
 8004d2a:	685b      	ldr	r3, [r3, #4]
			tmp =
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	74fb      	strb	r3, [r7, #19]
									| LCD_RGB;
			if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp,
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f103 0020 	add.w	r0, r3, #32
 8004d36:	f107 0213 	add.w	r2, r7, #19
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	2136      	movs	r1, #54	@ 0x36
 8004d3e:	f000 fb71 	bl	8005424 <st7735_write_reg>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <ST7735_DrawBitmap+0x1e0>
					1) != ST7735_OK) {
				ret = ST7735_ERROR;
 8004d48:	f04f 33ff 	mov.w	r3, #4294967295
 8004d4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d4e:	e010      	b.n	8004d72 <ST7735_DrawBitmap+0x202>
			} else {
				if (ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 8004d50:	4b0a      	ldr	r3, [pc, #40]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	4b09      	ldr	r3, [pc, #36]	@ (8004d7c <ST7735_DrawBitmap+0x20c>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2100      	movs	r1, #0
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f000 f9e1 	bl	8005128 <ST7735_SetDisplayWindow>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d002      	beq.n	8004d72 <ST7735_DrawBitmap+0x202>
						ST7735Ctx.Height) != ST7735_OK) {
					ret = ST7735_ERROR;
 8004d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d70:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
	}

	return ret;
 8004d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3738      	adds	r7, #56	@ 0x38
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	200008f0 	.word	0x200008f0
 8004d80:	20000078 	.word	0x20000078

08004d84 <ST7735_FillRGBRect>:
 * @param  Width  specifies the rectangle width.
 * @param  Height Specifies the rectangle height
 * @retval The component status
 */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pData, uint32_t Width, uint32_t Height) {
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b088      	sub	sp, #32
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
 8004d90:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004d92:	2300      	movs	r3, #0
 8004d94:	61fb      	str	r3, [r7, #28]
	static uint8_t pdata[640];
	uint8_t *rgb_data = pData;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	61bb      	str	r3, [r7, #24]
	uint32_t i, j;

	if (((Xpos + Width) > ST7735Ctx.Width)
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9e:	441a      	add	r2, r3
 8004da0:	4b2b      	ldr	r3, [pc, #172]	@ (8004e50 <ST7735_FillRGBRect+0xcc>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d806      	bhi.n	8004db6 <ST7735_FillRGBRect+0x32>
			|| ((Ypos + Height) > ST7735Ctx.Height)) {
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dac:	441a      	add	r2, r3
 8004dae:	4b28      	ldr	r3, [pc, #160]	@ (8004e50 <ST7735_FillRGBRect+0xcc>)
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d903      	bls.n	8004dbe <ST7735_FillRGBRect+0x3a>
		ret = ST7735_ERROR;
 8004db6:	f04f 33ff 	mov.w	r3, #4294967295
 8004dba:	61fb      	str	r3, [r7, #28]
 8004dbc:	e042      	b.n	8004e44 <ST7735_FillRGBRect+0xc0>
	}/* Set Cursor */
	else {
		for (j = 0; j < Height; j++) {
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	613b      	str	r3, [r7, #16]
 8004dc2:	e03b      	b.n	8004e3c <ST7735_FillRGBRect+0xb8>
			if (ST7735_SetCursor(pObj, Xpos, Ypos + j) != ST7735_OK) {
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	4413      	add	r3, r2
 8004dca:	461a      	mov	r2, r3
 8004dcc:	68b9      	ldr	r1, [r7, #8]
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f7ff fe12 	bl	80049f8 <ST7735_SetCursor>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <ST7735_FillRGBRect+0x5e>
				ret = ST7735_ERROR;
 8004dda:	f04f 33ff 	mov.w	r3, #4294967295
 8004dde:	61fb      	str	r3, [r7, #28]
 8004de0:	e029      	b.n	8004e36 <ST7735_FillRGBRect+0xb2>
			} else {
				for (i = 0; i < Width; i++) {
 8004de2:	2300      	movs	r3, #0
 8004de4:	617b      	str	r3, [r7, #20]
 8004de6:	e013      	b.n	8004e10 <ST7735_FillRGBRect+0x8c>
					pdata[2U * i] = (uint8_t) (*(rgb_data));
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	7811      	ldrb	r1, [r2, #0]
 8004df0:	4a18      	ldr	r2, [pc, #96]	@ (8004e54 <ST7735_FillRGBRect+0xd0>)
 8004df2:	54d1      	strb	r1, [r2, r3]
					pdata[(2U * i) + 1U] = (uint8_t) (*(rgb_data + 1));
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	7811      	ldrb	r1, [r2, #0]
 8004e00:	4a14      	ldr	r2, [pc, #80]	@ (8004e54 <ST7735_FillRGBRect+0xd0>)
 8004e02:	54d1      	strb	r1, [r2, r3]
					rgb_data += 2;
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	3302      	adds	r3, #2
 8004e08:	61bb      	str	r3, [r7, #24]
				for (i = 0; i < Width; i++) {
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d3e7      	bcc.n	8004de8 <ST7735_FillRGBRect+0x64>
				}
				if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f103 0020 	add.w	r0, r3, #32
 8004e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e20:	005b      	lsls	r3, r3, #1
 8004e22:	461a      	mov	r2, r3
 8004e24:	490b      	ldr	r1, [pc, #44]	@ (8004e54 <ST7735_FillRGBRect+0xd0>)
 8004e26:	f000 fb12 	bl	800544e <st7735_send_data>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d002      	beq.n	8004e36 <ST7735_FillRGBRect+0xb2>
						2U * Width) != ST7735_OK) {
					ret = ST7735_ERROR;
 8004e30:	f04f 33ff 	mov.w	r3, #4294967295
 8004e34:	61fb      	str	r3, [r7, #28]
		for (j = 0; j < Height; j++) {
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	613b      	str	r3, [r7, #16]
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d3bf      	bcc.n	8004dc4 <ST7735_FillRGBRect+0x40>
				}
			}
		}
	}

	return ret;
 8004e44:	69fb      	ldr	r3, [r7, #28]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3720      	adds	r7, #32
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	200008f0 	.word	0x200008f0
 8004e54:	20000900 	.word	0x20000900

08004e58 <ST7735_DrawHLine>:
 * @param  Length specifies the Line length.
 * @param  Color  Specifies the RGB color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
	uint32_t i;
	static uint8_t pdata[640];

	if ((Xpos + Length) > ST7735Ctx.Width) {
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	441a      	add	r2, r3
 8004e70:	4b1f      	ldr	r3, [pc, #124]	@ (8004ef0 <ST7735_DrawHLine+0x98>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d903      	bls.n	8004e80 <ST7735_DrawHLine+0x28>
		ret = ST7735_ERROR;
 8004e78:	f04f 33ff 	mov.w	r3, #4294967295
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	e032      	b.n	8004ee6 <ST7735_DrawHLine+0x8e>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f7ff fdb7 	bl	80049f8 <ST7735_SetCursor>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d003      	beq.n	8004e98 <ST7735_DrawHLine+0x40>
		ret = ST7735_ERROR;
 8004e90:	f04f 33ff 	mov.w	r3, #4294967295
 8004e94:	617b      	str	r3, [r7, #20]
 8004e96:	e026      	b.n	8004ee6 <ST7735_DrawHLine+0x8e>
	} else {
		for (i = 0; i < Length; i++) {
 8004e98:	2300      	movs	r3, #0
 8004e9a:	613b      	str	r3, [r7, #16]
 8004e9c:	e010      	b.n	8004ec0 <ST7735_DrawHLine+0x68>
			/* Exchange LSB and MSB to fit LCD specification */
			pdata[2U * i] = (uint8_t) (Color >> 8);
 8004e9e:	6a3b      	ldr	r3, [r7, #32]
 8004ea0:	0a1a      	lsrs	r2, r3, #8
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	b2d1      	uxtb	r1, r2
 8004ea8:	4a12      	ldr	r2, [pc, #72]	@ (8004ef4 <ST7735_DrawHLine+0x9c>)
 8004eaa:	54d1      	strb	r1, [r2, r3]
			pdata[(2U * i) + 1U] = (uint8_t) (Color);
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	005b      	lsls	r3, r3, #1
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	6a3a      	ldr	r2, [r7, #32]
 8004eb4:	b2d1      	uxtb	r1, r2
 8004eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8004ef4 <ST7735_DrawHLine+0x9c>)
 8004eb8:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < Length; i++) {
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	613b      	str	r3, [r7, #16]
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d3ea      	bcc.n	8004e9e <ST7735_DrawHLine+0x46>

//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
		}
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f103 0020 	add.w	r0, r3, #32
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	005b      	lsls	r3, r3, #1
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	4907      	ldr	r1, [pc, #28]	@ (8004ef4 <ST7735_DrawHLine+0x9c>)
 8004ed6:	f000 faba 	bl	800544e <st7735_send_data>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d002      	beq.n	8004ee6 <ST7735_DrawHLine+0x8e>
				2U * Length) != ST7735_OK) {
			ret = ST7735_ERROR;
 8004ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee4:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 8004ee6:	697b      	ldr	r3, [r7, #20]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	200008f0 	.word	0x200008f0
 8004ef4:	20000b80 	.word	0x20000b80

08004ef8 <ST7735_DrawVLine>:
 * @param  Ypos     specifies the Y position.
 * @param  Length   specifies the Line length.
 * @retval The component status
 */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
 8004f04:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	617b      	str	r3, [r7, #20]
	uint32_t counter;

	if ((Ypos + Length) > ST7735Ctx.Height) {
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	441a      	add	r2, r3
 8004f10:	4b12      	ldr	r3, [pc, #72]	@ (8004f5c <ST7735_DrawVLine+0x64>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d903      	bls.n	8004f20 <ST7735_DrawVLine+0x28>
		ret = ST7735_ERROR;
 8004f18:	f04f 33ff 	mov.w	r3, #4294967295
 8004f1c:	617b      	str	r3, [r7, #20]
 8004f1e:	e018      	b.n	8004f52 <ST7735_DrawVLine+0x5a>
	} else {
		for (counter = 0; counter < Length; counter++) {
 8004f20:	2300      	movs	r3, #0
 8004f22:	613b      	str	r3, [r7, #16]
 8004f24:	e011      	b.n	8004f4a <ST7735_DrawVLine+0x52>
			if (ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK) {
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	441a      	add	r2, r3
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f000 f841 	bl	8004fb8 <ST7735_SetPixel>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <ST7735_DrawVLine+0x4c>
				ret = ST7735_ERROR;
 8004f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004f40:	617b      	str	r3, [r7, #20]
				break;
 8004f42:	e006      	b.n	8004f52 <ST7735_DrawVLine+0x5a>
		for (counter = 0; counter < Length; counter++) {
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	3301      	adds	r3, #1
 8004f48:	613b      	str	r3, [r7, #16]
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d3e9      	bcc.n	8004f26 <ST7735_DrawVLine+0x2e>
			}
		}
	}

	return ret;
 8004f52:	697b      	ldr	r3, [r7, #20]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	200008f0 	.word	0x200008f0

08004f60 <ST7735_FillRect>:
 * @param  Height Rectangle height
 * @param  Color Draw color
 * @retval Component status
 */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Width, uint32_t Height, uint32_t Color) {
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b08a      	sub	sp, #40	@ 0x28
 8004f64:	af02      	add	r7, sp, #8
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
 8004f6c:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	61fb      	str	r3, [r7, #28]
	uint32_t i, y_pos = Ypos;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	617b      	str	r3, [r7, #20]

	for (i = 0; i < Height; i++) {
 8004f76:	2300      	movs	r3, #0
 8004f78:	61bb      	str	r3, [r7, #24]
 8004f7a:	e014      	b.n	8004fa6 <ST7735_FillRect+0x46>
		if (ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK) {
 8004f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f7ff ff66 	bl	8004e58 <ST7735_DrawHLine>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <ST7735_FillRect+0x3a>
			ret = ST7735_ERROR;
 8004f92:	f04f 33ff 	mov.w	r3, #4294967295
 8004f96:	61fb      	str	r3, [r7, #28]
			break;
 8004f98:	e009      	b.n	8004fae <ST7735_FillRect+0x4e>
		}
		y_pos++;
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	617b      	str	r3, [r7, #20]
	for (i = 0; i < Height; i++) {
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	61bb      	str	r3, [r7, #24]
 8004fa6:	69ba      	ldr	r2, [r7, #24]
 8004fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d3e6      	bcc.n	8004f7c <ST7735_FillRect+0x1c>
	}

	return ret;
 8004fae:	69fb      	ldr	r3, [r7, #28]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3720      	adds	r7, #32
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <ST7735_SetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Color) {
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
 8004fc4:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
	uint16_t color;

	/* Exchange LSB and MSB to fit LCD specification */
	color = (uint16_t) ((uint16_t) Color << 8);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	021b      	lsls	r3, r3, #8
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	827b      	strh	r3, [r7, #18]
	color |= (uint16_t) ((uint16_t) (Color >> 8));
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	0a1b      	lsrs	r3, r3, #8
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	8a7b      	ldrh	r3, [r7, #18]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	827b      	strh	r3, [r7, #18]

	if ((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height)) {
 8004fe2:	4b16      	ldr	r3, [pc, #88]	@ (800503c <ST7735_SetPixel+0x84>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d204      	bcs.n	8004ff6 <ST7735_SetPixel+0x3e>
 8004fec:	4b13      	ldr	r3, [pc, #76]	@ (800503c <ST7735_SetPixel+0x84>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d303      	bcc.n	8004ffe <ST7735_SetPixel+0x46>
		ret = ST7735_ERROR;
 8004ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8004ffa:	617b      	str	r3, [r7, #20]
 8004ffc:	e019      	b.n	8005032 <ST7735_SetPixel+0x7a>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	68b9      	ldr	r1, [r7, #8]
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f7ff fcf8 	bl	80049f8 <ST7735_SetCursor>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <ST7735_SetPixel+0x5e>
		ret = ST7735_ERROR;
 800500e:	f04f 33ff 	mov.w	r3, #4294967295
 8005012:	617b      	str	r3, [r7, #20]
 8005014:	e00d      	b.n	8005032 <ST7735_SetPixel+0x7a>
	} else {
		/* Write RAM data */
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &color, 2) != ST7735_OK) {
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	3320      	adds	r3, #32
 800501a:	f107 0112 	add.w	r1, r7, #18
 800501e:	2202      	movs	r2, #2
 8005020:	4618      	mov	r0, r3
 8005022:	f000 fa14 	bl	800544e <st7735_send_data>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <ST7735_SetPixel+0x7a>
			ret = ST7735_ERROR;
 800502c:	f04f 33ff 	mov.w	r3, #4294967295
 8005030:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 8005032:	697b      	ldr	r3, [r7, #20]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3718      	adds	r7, #24
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	200008f0 	.word	0x200008f0

08005040 <ST7735_GetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t *Color) {
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
 800504c:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t pixel_lsb, pixel_msb;
	uint8_t tmp;

	/* Set Cursor */
	ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f7ff fcd0 	bl	80049f8 <ST7735_SetCursor>
 8005058:	6178      	str	r0, [r7, #20]

	/* Prepare to read LCD RAM */
	ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp); /* RAM read data command */
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	3320      	adds	r3, #32
 800505e:	f107 0211 	add.w	r2, r7, #17
 8005062:	212e      	movs	r1, #46	@ 0x2e
 8005064:	4618      	mov	r0, r3
 8005066:	f000 f9ca 	bl	80053fe <st7735_read_reg>
 800506a:	4602      	mov	r2, r0
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	4413      	add	r3, r2
 8005070:	617b      	str	r3, [r7, #20]

	/* Dummy read */
	ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	3320      	adds	r3, #32
 8005076:	f107 0111 	add.w	r1, r7, #17
 800507a:	2201      	movs	r2, #1
 800507c:	4618      	mov	r0, r3
 800507e:	f000 f9f8 	bl	8005472 <st7735_recv_data>
 8005082:	4602      	mov	r2, r0
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	4413      	add	r3, r2
 8005088:	617b      	str	r3, [r7, #20]

	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	3320      	adds	r3, #32
 800508e:	f107 0113 	add.w	r1, r7, #19
 8005092:	2201      	movs	r2, #1
 8005094:	4618      	mov	r0, r3
 8005096:	f000 f9ec 	bl	8005472 <st7735_recv_data>
 800509a:	4602      	mov	r2, r0
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	4413      	add	r3, r2
 80050a0:	617b      	str	r3, [r7, #20]
	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	3320      	adds	r3, #32
 80050a6:	f107 0112 	add.w	r1, r7, #18
 80050aa:	2201      	movs	r2, #1
 80050ac:	4618      	mov	r0, r3
 80050ae:	f000 f9e0 	bl	8005472 <st7735_recv_data>
 80050b2:	4602      	mov	r2, r0
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	4413      	add	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]

	*Color = ((uint32_t) (pixel_lsb)) + ((uint32_t) (pixel_msb) << 8);
 80050ba:	7cfb      	ldrb	r3, [r7, #19]
 80050bc:	461a      	mov	r2, r3
 80050be:	7cbb      	ldrb	r3, [r7, #18]
 80050c0:	021b      	lsls	r3, r3, #8
 80050c2:	441a      	add	r2, r3
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	601a      	str	r2, [r3, #0]

	if (ret != ST7735_OK) {
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <ST7735_GetPixel+0x94>
		ret = ST7735_ERROR;
 80050ce:	f04f 33ff 	mov.w	r3, #4294967295
 80050d2:	617b      	str	r3, [r7, #20]
	}

	return ret;
 80050d4:	697b      	ldr	r3, [r7, #20]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3718      	adds	r7, #24
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
	...

080050e0 <ST7735_GetXSize>:
/**
 * @brief  Get the LCD pixel Width.
 * @param  pObj Component object
 * @retval The Lcd Pixel Width
 */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize) {
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*XSize = ST7735Ctx.Width;
 80050ea:	4b05      	ldr	r3, [pc, #20]	@ (8005100 <ST7735_GetXSize+0x20>)
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	200008f0 	.word	0x200008f0

08005104 <ST7735_GetYSize>:
/**
 * @brief  Get the LCD pixel Height.
 * @param  pObj Component object
 * @retval The Lcd Pixel Height
 */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize) {
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*YSize = ST7735Ctx.Height;
 800510e:	4b05      	ldr	r3, [pc, #20]	@ (8005124 <ST7735_GetYSize+0x20>)
 8005110:	685a      	ldr	r2, [r3, #4]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	200008f0 	.word	0x200008f0

08005128 <ST7735_SetDisplayWindow>:
 * @param  Height display window height.
 * @param  Width  display window width.
 * @retval Component status
 */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos,
		uint32_t Ypos, uint32_t Width, uint32_t Height) {
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8005136:	4b7d      	ldr	r3, [pc, #500]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d821      	bhi.n	8005182 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800513e:	4b7b      	ldr	r3, [pc, #492]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 8005140:	7b5b      	ldrb	r3, [r3, #13]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d10e      	bne.n	8005164 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8005146:	4b79      	ldr	r3, [pc, #484]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 8005148:	7b1b      	ldrb	r3, [r3, #12]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	331a      	adds	r3, #26
 8005152:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3301      	adds	r3, #1
 8005158:	607b      	str	r3, [r7, #4]
 800515a:	e036      	b.n	80051ca <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	3318      	adds	r3, #24
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	e032      	b.n	80051ca <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8005164:	4b71      	ldr	r3, [pc, #452]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 8005166:	7b5b      	ldrb	r3, [r3, #13]
 8005168:	2b02      	cmp	r3, #2
 800516a:	d12e      	bne.n	80051ca <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 800516c:	4b6f      	ldr	r3, [pc, #444]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 800516e:	7b1b      	ldrb	r3, [r3, #12]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d12a      	bne.n	80051ca <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	3302      	adds	r3, #2
 8005178:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	3301      	adds	r3, #1
 800517e:	607b      	str	r3, [r7, #4]
 8005180:	e023      	b.n	80051ca <ST7735_SetDisplayWindow+0xa2>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8005182:	4b6a      	ldr	r3, [pc, #424]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 8005184:	7b5b      	ldrb	r3, [r3, #13]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d111      	bne.n	80051ae <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 800518a:	4b68      	ldr	r3, [pc, #416]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 800518c:	7b1b      	ldrb	r3, [r3, #12]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d106      	bne.n	80051a0 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	3301      	adds	r3, #1
 8005196:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	331a      	adds	r3, #26
 800519c:	607b      	str	r3, [r7, #4]
 800519e:	e014      	b.n	80051ca <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	3301      	adds	r3, #1
 80051a4:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	3318      	adds	r3, #24
 80051aa:	607b      	str	r3, [r7, #4]
 80051ac:	e00d      	b.n	80051ca <ST7735_SetDisplayWindow+0xa2>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 80051ae:	4b5f      	ldr	r3, [pc, #380]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 80051b0:	7b5b      	ldrb	r3, [r3, #13]
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d109      	bne.n	80051ca <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 80051b6:	4b5d      	ldr	r3, [pc, #372]	@ (800532c <ST7735_SetDisplayWindow+0x204>)
 80051b8:	7b1b      	ldrb	r3, [r3, #12]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d105      	bne.n	80051ca <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	3301      	adds	r3, #1
 80051c2:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3302      	adds	r3, #2
 80051c8:	607b      	str	r3, [r7, #4]
			}
		}
	}

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f103 0020 	add.w	r0, r3, #32
 80051d0:	f107 0213 	add.w	r2, r7, #19
 80051d4:	2300      	movs	r3, #0
 80051d6:	212a      	movs	r1, #42	@ 0x2a
 80051d8:	f000 f924 	bl	8005424 <st7735_write_reg>
 80051dc:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	0a1b      	lsrs	r3, r3, #8
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	3320      	adds	r3, #32
 80051ea:	f107 0113 	add.w	r1, r7, #19
 80051ee:	2201      	movs	r2, #1
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 f92c 	bl	800544e <st7735_send_data>
 80051f6:	4602      	mov	r2, r0
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	4413      	add	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	b2db      	uxtb	r3, r3
 8005202:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	3320      	adds	r3, #32
 8005208:	f107 0113 	add.w	r1, r7, #19
 800520c:	2201      	movs	r2, #1
 800520e:	4618      	mov	r0, r3
 8005210:	f000 f91d 	bl	800544e <st7735_send_data>
 8005214:	4602      	mov	r2, r0
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	4413      	add	r3, r2
 800521a:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) >> 8U);
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	4413      	add	r3, r2
 8005222:	3b01      	subs	r3, #1
 8005224:	0a1b      	lsrs	r3, r3, #8
 8005226:	b2db      	uxtb	r3, r3
 8005228:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	3320      	adds	r3, #32
 800522e:	f107 0113 	add.w	r1, r7, #19
 8005232:	2201      	movs	r2, #1
 8005234:	4618      	mov	r0, r3
 8005236:	f000 f90a 	bl	800544e <st7735_send_data>
 800523a:	4602      	mov	r2, r0
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	4413      	add	r3, r2
 8005240:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) & 0xFFU);
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	b2da      	uxtb	r2, r3
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	b2db      	uxtb	r3, r3
 800524a:	4413      	add	r3, r2
 800524c:	b2db      	uxtb	r3, r3
 800524e:	3b01      	subs	r3, #1
 8005250:	b2db      	uxtb	r3, r3
 8005252:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	3320      	adds	r3, #32
 8005258:	f107 0113 	add.w	r1, r7, #19
 800525c:	2201      	movs	r2, #1
 800525e:	4618      	mov	r0, r3
 8005260:	f000 f8f5 	bl	800544e <st7735_send_data>
 8005264:	4602      	mov	r2, r0
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	4413      	add	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f103 0020 	add.w	r0, r3, #32
 8005272:	f107 0213 	add.w	r2, r7, #19
 8005276:	2300      	movs	r3, #0
 8005278:	212b      	movs	r1, #43	@ 0x2b
 800527a:	f000 f8d3 	bl	8005424 <st7735_write_reg>
 800527e:	4602      	mov	r2, r0
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	4413      	add	r3, r2
 8005284:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	0a1b      	lsrs	r3, r3, #8
 800528a:	b2db      	uxtb	r3, r3
 800528c:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	3320      	adds	r3, #32
 8005292:	f107 0113 	add.w	r1, r7, #19
 8005296:	2201      	movs	r2, #1
 8005298:	4618      	mov	r0, r3
 800529a:	f000 f8d8 	bl	800544e <st7735_send_data>
 800529e:	4602      	mov	r2, r0
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	4413      	add	r3, r2
 80052a4:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	3320      	adds	r3, #32
 80052b0:	f107 0113 	add.w	r1, r7, #19
 80052b4:	2201      	movs	r2, #1
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 f8c9 	bl	800544e <st7735_send_data>
 80052bc:	4602      	mov	r2, r0
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	4413      	add	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) >> 8U);
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	4413      	add	r3, r2
 80052ca:	3b01      	subs	r3, #1
 80052cc:	0a1b      	lsrs	r3, r3, #8
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	3320      	adds	r3, #32
 80052d6:	f107 0113 	add.w	r1, r7, #19
 80052da:	2201      	movs	r2, #1
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 f8b6 	bl	800544e <st7735_send_data>
 80052e2:	4602      	mov	r2, r0
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	4413      	add	r3, r2
 80052e8:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) & 0xFFU);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	4413      	add	r3, r2
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	3b01      	subs	r3, #1
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	3320      	adds	r3, #32
 8005300:	f107 0113 	add.w	r1, r7, #19
 8005304:	2201      	movs	r2, #1
 8005306:	4618      	mov	r0, r3
 8005308:	f000 f8a1 	bl	800544e <st7735_send_data>
 800530c:	4602      	mov	r2, r0
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	4413      	add	r3, r2
 8005312:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d002      	beq.n	8005320 <ST7735_SetDisplayWindow+0x1f8>
		ret = ST7735_ERROR;
 800531a:	f04f 33ff 	mov.w	r3, #4294967295
 800531e:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8005320:	697b      	ldr	r3, [r7, #20]
}
 8005322:	4618      	mov	r0, r3
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	200008f0 	.word	0x200008f0

08005330 <ST7735_ReadRegWrap>:
 * @param  Handle  Component object handle
 * @param  Reg  The target register address to write
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData) {
 8005330:	b580      	push	{r7, lr}
 8005332:	b086      	sub	sp, #24
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	460b      	mov	r3, r1
 800533a:	607a      	str	r2, [r7, #4]
 800533c:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	617b      	str	r3, [r7, #20]

	return pObj->IO.ReadReg(Reg, pData);
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	7afa      	ldrb	r2, [r7, #11]
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4610      	mov	r0, r2
 800534c:	4798      	blx	r3
 800534e:	4603      	mov	r3, r0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <ST7735_WriteRegWrap>:
 * @param  pData  The target register value to be written
 * @param  Length  buffer size to be written
 * @retval Component error status
 */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData,
		uint32_t Length) {
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	607a      	str	r2, [r7, #4]
 8005362:	603b      	str	r3, [r7, #0]
 8005364:	460b      	mov	r3, r1
 8005366:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	617b      	str	r3, [r7, #20]

	return pObj->IO.WriteReg(Reg, pData, Length);
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	7af8      	ldrb	r0, [r7, #11]
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	4798      	blx	r3
 8005378:	4603      	mov	r3, r0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <ST7735_SendDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 8005382:	b580      	push	{r7, lr}
 8005384:	b086      	sub	sp, #24
 8005386:	af00      	add	r7, sp, #0
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	617b      	str	r3, [r7, #20]

	return pObj->IO.SendData(pData, Length);
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	6879      	ldr	r1, [r7, #4]
 8005398:	68b8      	ldr	r0, [r7, #8]
 800539a:	4798      	blx	r3
 800539c:	4603      	mov	r3, r0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <ST7735_RecvDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b086      	sub	sp, #24
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	617b      	str	r3, [r7, #20]

	return pObj->IO.RecvData(pData, Length);
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	6879      	ldr	r1, [r7, #4]
 80053bc:	68b8      	ldr	r0, [r7, #8]
 80053be:	4798      	blx	r3
 80053c0:	4603      	mov	r3, r0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <ST7735_IO_Delay>:
/**
 * @brief  ST7735 delay
 * @param  Delay  Delay in ms
 * @retval Component error status
 */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay) {
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b084      	sub	sp, #16
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;
	tickstart = pObj->IO.GetTick();
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	4798      	blx	r3
 80053da:	4603      	mov	r3, r0
 80053dc:	60fb      	str	r3, [r7, #12]
	while ((pObj->IO.GetTick() - tickstart) < Delay) {
 80053de:	bf00      	nop
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	69db      	ldr	r3, [r3, #28]
 80053e4:	4798      	blx	r3
 80053e6:	4603      	mov	r3, r0
 80053e8:	461a      	mov	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d8f5      	bhi.n	80053e0 <ST7735_IO_Delay+0x16>
	}
	return ST7735_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}

080053fe <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 80053fe:	b580      	push	{r7, lr}
 8005400:	b084      	sub	sp, #16
 8005402:	af00      	add	r7, sp, #0
 8005404:	60f8      	str	r0, [r7, #12]
 8005406:	460b      	mov	r3, r1
 8005408:	607a      	str	r2, [r7, #4]
 800540a:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	6910      	ldr	r0, [r2, #16]
 8005414:	7af9      	ldrb	r1, [r7, #11]
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	4798      	blx	r3
 800541a:	4603      	mov	r3, r0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8005424:	b590      	push	{r4, r7, lr}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	607a      	str	r2, [r7, #4]
 800542e:	603b      	str	r3, [r7, #0]
 8005430:	460b      	mov	r3, r1
 8005432:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681c      	ldr	r4, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6918      	ldr	r0, [r3, #16]
 800543c:	7af9      	ldrb	r1, [r7, #11]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	47a0      	blx	r4
 8005444:	4603      	mov	r3, r0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3714      	adds	r7, #20
 800544a:	46bd      	mov	sp, r7
 800544c:	bd90      	pop	{r4, r7, pc}

0800544e <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 800544e:	b580      	push	{r7, lr}
 8005450:	b084      	sub	sp, #16
 8005452:	af00      	add	r7, sp, #0
 8005454:	60f8      	str	r0, [r7, #12]
 8005456:	60b9      	str	r1, [r7, #8]
 8005458:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	6910      	ldr	r0, [r2, #16]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	68b9      	ldr	r1, [r7, #8]
 8005466:	4798      	blx	r3
 8005468:	4603      	mov	r3, r0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b084      	sub	sp, #16
 8005476:	af00      	add	r7, sp, #0
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	6910      	ldr	r0, [r2, #16]
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	68b9      	ldr	r1, [r7, #8]
 800548a:	4798      	blx	r3
 800548c:	4603      	mov	r3, r0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
	...

08005498 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800549c:	2003      	movs	r0, #3
 800549e:	f001 f8ea 	bl	8006676 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80054a2:	f002 fa8b 	bl	80079bc <HAL_RCC_GetSysClockFreq>
 80054a6:	4602      	mov	r2, r0
 80054a8:	4b0c      	ldr	r3, [pc, #48]	@ (80054dc <HAL_Init+0x44>)
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	f003 030f 	and.w	r3, r3, #15
 80054b0:	490b      	ldr	r1, [pc, #44]	@ (80054e0 <HAL_Init+0x48>)
 80054b2:	5ccb      	ldrb	r3, [r1, r3]
 80054b4:	fa22 f303 	lsr.w	r3, r2, r3
 80054b8:	4a0a      	ldr	r2, [pc, #40]	@ (80054e4 <HAL_Init+0x4c>)
 80054ba:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80054bc:	2004      	movs	r0, #4
 80054be:	f001 f92f 	bl	8006720 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80054c2:	200f      	movs	r0, #15
 80054c4:	f000 f810 	bl	80054e8 <HAL_InitTick>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e002      	b.n	80054d8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80054d2:	f7fc faf7 	bl	8001ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	44020c00 	.word	0x44020c00
 80054e0:	0801017c 	.word	0x0801017c
 80054e4:	20000000 	.word	0x20000000

080054e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80054f4:	4b33      	ldr	r3, [pc, #204]	@ (80055c4 <HAL_InitTick+0xdc>)
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e05c      	b.n	80055ba <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8005500:	4b31      	ldr	r3, [pc, #196]	@ (80055c8 <HAL_InitTick+0xe0>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0304 	and.w	r3, r3, #4
 8005508:	2b04      	cmp	r3, #4
 800550a:	d10c      	bne.n	8005526 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800550c:	4b2f      	ldr	r3, [pc, #188]	@ (80055cc <HAL_InitTick+0xe4>)
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	4b2c      	ldr	r3, [pc, #176]	@ (80055c4 <HAL_InitTick+0xdc>)
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	4619      	mov	r1, r3
 8005516:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800551a:	fbb3 f3f1 	udiv	r3, r3, r1
 800551e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005522:	60fb      	str	r3, [r7, #12]
 8005524:	e037      	b.n	8005596 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8005526:	f001 f953 	bl	80067d0 <HAL_SYSTICK_GetCLKSourceConfig>
 800552a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d023      	beq.n	800557a <HAL_InitTick+0x92>
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	2b02      	cmp	r3, #2
 8005536:	d82d      	bhi.n	8005594 <HAL_InitTick+0xac>
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <HAL_InitTick+0x5e>
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d00d      	beq.n	8005560 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8005544:	e026      	b.n	8005594 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8005546:	4b21      	ldr	r3, [pc, #132]	@ (80055cc <HAL_InitTick+0xe4>)
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	4b1e      	ldr	r3, [pc, #120]	@ (80055c4 <HAL_InitTick+0xdc>)
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	4619      	mov	r1, r3
 8005550:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8005554:	fbb3 f3f1 	udiv	r3, r3, r1
 8005558:	fbb2 f3f3 	udiv	r3, r2, r3
 800555c:	60fb      	str	r3, [r7, #12]
        break;
 800555e:	e01a      	b.n	8005596 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8005560:	4b18      	ldr	r3, [pc, #96]	@ (80055c4 <HAL_InitTick+0xdc>)
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800556a:	fbb3 f3f2 	udiv	r3, r3, r2
 800556e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8005572:	fbb2 f3f3 	udiv	r3, r2, r3
 8005576:	60fb      	str	r3, [r7, #12]
        break;
 8005578:	e00d      	b.n	8005596 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800557a:	4b12      	ldr	r3, [pc, #72]	@ (80055c4 <HAL_InitTick+0xdc>)
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	461a      	mov	r2, r3
 8005580:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005584:	fbb3 f3f2 	udiv	r3, r3, r2
 8005588:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800558c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005590:	60fb      	str	r3, [r7, #12]
        break;
 8005592:	e000      	b.n	8005596 <HAL_InitTick+0xae>
        break;
 8005594:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f001 f8a0 	bl	80066dc <HAL_SYSTICK_Config>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e009      	b.n	80055ba <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055a6:	2200      	movs	r2, #0
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	f04f 30ff 	mov.w	r0, #4294967295
 80055ae:	f001 f86d 	bl	800668c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80055b2:	4a07      	ldr	r2, [pc, #28]	@ (80055d0 <HAL_InitTick+0xe8>)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	2000009c 	.word	0x2000009c
 80055c8:	e000e010 	.word	0xe000e010
 80055cc:	20000000 	.word	0x20000000
 80055d0:	20000098 	.word	0x20000098

080055d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80055d8:	4b06      	ldr	r3, [pc, #24]	@ (80055f4 <HAL_IncTick+0x20>)
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	461a      	mov	r2, r3
 80055de:	4b06      	ldr	r3, [pc, #24]	@ (80055f8 <HAL_IncTick+0x24>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4413      	add	r3, r2
 80055e4:	4a04      	ldr	r2, [pc, #16]	@ (80055f8 <HAL_IncTick+0x24>)
 80055e6:	6013      	str	r3, [r2, #0]
}
 80055e8:	bf00      	nop
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	2000009c 	.word	0x2000009c
 80055f8:	20000e00 	.word	0x20000e00

080055fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055fc:	b480      	push	{r7}
 80055fe:	af00      	add	r7, sp, #0
  return uwTick;
 8005600:	4b03      	ldr	r3, [pc, #12]	@ (8005610 <HAL_GetTick+0x14>)
 8005602:	681b      	ldr	r3, [r3, #0]
}
 8005604:	4618      	mov	r0, r3
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	20000e00 	.word	0x20000e00

08005614 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800561c:	f7ff ffee 	bl	80055fc <HAL_GetTick>
 8005620:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562c:	d005      	beq.n	800563a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800562e:	4b0a      	ldr	r3, [pc, #40]	@ (8005658 <HAL_Delay+0x44>)
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	461a      	mov	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4413      	add	r3, r2
 8005638:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800563a:	bf00      	nop
 800563c:	f7ff ffde 	bl	80055fc <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	429a      	cmp	r2, r3
 800564a:	d8f7      	bhi.n	800563c <HAL_Delay+0x28>
  {
  }
}
 800564c:	bf00      	nop
 800564e:	bf00      	nop
 8005650:	3710      	adds	r7, #16
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	2000009c 	.word	0x2000009c

0800565c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	609a      	str	r2, [r3, #8]
}
 8005676:	bf00      	nop
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	609a      	str	r2, [r3, #8]
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80056d2:	f043 0201 	orr.w	r2, r3, #1
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80056dc:	bf00      	nop
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80056f0:	4b06      	ldr	r3, [pc, #24]	@ (800570c <LL_ADC_EnableChannel0_GPIO+0x24>)
 80056f2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80056f6:	4a05      	ldr	r2, [pc, #20]	@ (800570c <LL_ADC_EnableChannel0_GPIO+0x24>)
 80056f8:	f043 0301 	orr.w	r3, r3, #1
 80056fc:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr
 800570c:	42028000 	.word	0x42028000

08005710 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005710:	b480      	push	{r7}
 8005712:	b087      	sub	sp, #28
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
 800571c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	3360      	adds	r3, #96	@ 0x60
 8005722:	461a      	mov	r2, r3
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	4413      	add	r3, r2
 800572a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	4b08      	ldr	r3, [pc, #32]	@ (8005754 <LL_ADC_SetOffset+0x44>)
 8005732:	4013      	ands	r3, r2
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800573a:	683a      	ldr	r2, [r7, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	4313      	orrs	r3, r2
 8005740:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005748:	bf00      	nop
 800574a:	371c      	adds	r7, #28
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr
 8005754:	03fff000 	.word	0x03fff000

08005758 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	3360      	adds	r3, #96	@ 0x60
 8005766:	461a      	mov	r2, r3
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	4413      	add	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005778:	4618      	mov	r0, r3
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005784:	b480      	push	{r7}
 8005786:	b087      	sub	sp, #28
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	3360      	adds	r3, #96	@ 0x60
 8005794:	461a      	mov	r2, r3
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	4413      	add	r3, r2
 800579c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	431a      	orrs	r2, r3
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80057ae:	bf00      	nop
 80057b0:	371c      	adds	r7, #28
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b087      	sub	sp, #28
 80057be:	af00      	add	r7, sp, #0
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	60b9      	str	r1, [r7, #8]
 80057c4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	3360      	adds	r3, #96	@ 0x60
 80057ca:	461a      	mov	r2, r3
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4413      	add	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	431a      	orrs	r2, r3
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80057e4:	bf00      	nop
 80057e6:	371c      	adds	r7, #28
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	3360      	adds	r3, #96	@ 0x60
 8005800:	461a      	mov	r2, r3
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	431a      	orrs	r2, r3
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800581a:	bf00      	nop
 800581c:	371c      	adds	r7, #28
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005826:	b480      	push	{r7}
 8005828:	b083      	sub	sp, #12
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
 800582e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	431a      	orrs	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	615a      	str	r2, [r3, #20]
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800584c:	b480      	push	{r7}
 800584e:	b087      	sub	sp, #28
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	3330      	adds	r3, #48	@ 0x30
 800585c:	461a      	mov	r2, r3
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	0a1b      	lsrs	r3, r3, #8
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	f003 030c 	and.w	r3, r3, #12
 8005868:	4413      	add	r3, r2
 800586a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	f003 031f 	and.w	r3, r3, #31
 8005876:	211f      	movs	r1, #31
 8005878:	fa01 f303 	lsl.w	r3, r1, r3
 800587c:	43db      	mvns	r3, r3
 800587e:	401a      	ands	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	0e9b      	lsrs	r3, r3, #26
 8005884:	f003 011f 	and.w	r1, r3, #31
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f003 031f 	and.w	r3, r3, #31
 800588e:	fa01 f303 	lsl.w	r3, r1, r3
 8005892:	431a      	orrs	r2, r3
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005898:	bf00      	nop
 800589a:	371c      	adds	r7, #28
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	3314      	adds	r3, #20
 80058b4:	461a      	mov	r2, r3
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	0e5b      	lsrs	r3, r3, #25
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	4413      	add	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	0d1b      	lsrs	r3, r3, #20
 80058cc:	f003 031f 	and.w	r3, r3, #31
 80058d0:	2107      	movs	r1, #7
 80058d2:	fa01 f303 	lsl.w	r3, r1, r3
 80058d6:	43db      	mvns	r3, r3
 80058d8:	401a      	ands	r2, r3
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	0d1b      	lsrs	r3, r3, #20
 80058de:	f003 031f 	and.w	r3, r3, #31
 80058e2:	6879      	ldr	r1, [r7, #4]
 80058e4:	fa01 f303 	lsl.w	r3, r1, r3
 80058e8:	431a      	orrs	r2, r3
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80058ee:	bf00      	nop
 80058f0:	371c      	adds	r7, #28
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
	...

080058fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005914:	43db      	mvns	r3, r3
 8005916:	401a      	ands	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f003 0318 	and.w	r3, r3, #24
 800591e:	4908      	ldr	r1, [pc, #32]	@ (8005940 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005920:	40d9      	lsrs	r1, r3
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	400b      	ands	r3, r1
 8005926:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800592a:	431a      	orrs	r2, r3
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005932:	bf00      	nop
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	000fffff 	.word	0x000fffff

08005944 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005954:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	6093      	str	r3, [r2, #8]
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800597c:	d101      	bne.n	8005982 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800597e:	2301      	movs	r3, #1
 8005980:	e000      	b.n	8005984 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005982:	2300      	movs	r3, #0
}
 8005984:	4618      	mov	r0, r3
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80059a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059a4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059cc:	d101      	bne.n	80059d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80059ce:	2301      	movs	r3, #1
 80059d0:	e000      	b.n	80059d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <LL_ADC_IsEnabled+0x18>
 80059f4:	2301      	movs	r3, #1
 80059f6:	e000      	b.n	80059fa <LL_ADC_IsEnabled+0x1a>
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b083      	sub	sp, #12
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f003 0304 	and.w	r3, r3, #4
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	d101      	bne.n	8005a1e <LL_ADC_REG_IsConversionOngoing+0x18>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f003 0308 	and.w	r3, r3, #8
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	d101      	bne.n	8005a44 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005a40:	2301      	movs	r3, #1
 8005a42:	e000      	b.n	8005a46 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005a44:	2300      	movs	r3, #0
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
	...

08005a54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a54:	b590      	push	{r4, r7, lr}
 8005a56:	b089      	sub	sp, #36	@ 0x24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005a60:	2300      	movs	r3, #0
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e136      	b.n	8005cdc <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d109      	bne.n	8005a90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f7fb f9c1 	bl	8000e04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4618      	mov	r0, r3
 8005a96:	f7ff ff67 	bl	8005968 <LL_ADC_IsDeepPowerDownEnabled>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d004      	beq.n	8005aaa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff ff4d 	bl	8005944 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7ff ff82 	bl	80059b8 <LL_ADC_IsInternalRegulatorEnabled>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d115      	bne.n	8005ae6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7ff ff66 	bl	8005990 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ac4:	4b87      	ldr	r3, [pc, #540]	@ (8005ce4 <HAL_ADC_Init+0x290>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	099b      	lsrs	r3, r3, #6
 8005aca:	4a87      	ldr	r2, [pc, #540]	@ (8005ce8 <HAL_ADC_Init+0x294>)
 8005acc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad0:	099b      	lsrs	r3, r3, #6
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005ad8:	e002      	b.n	8005ae0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	3b01      	subs	r3, #1
 8005ade:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1f9      	bne.n	8005ada <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7ff ff64 	bl	80059b8 <LL_ADC_IsInternalRegulatorEnabled>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10d      	bne.n	8005b12 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afa:	f043 0210 	orr.w	r2, r3, #16
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b06:	f043 0201 	orr.w	r2, r3, #1
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7ff ff75 	bl	8005a06 <LL_ADC_REG_IsConversionOngoing>
 8005b1c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b22:	f003 0310 	and.w	r3, r3, #16
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f040 80cf 	bne.w	8005cca <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f040 80cb 	bne.w	8005cca <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b38:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005b3c:	f043 0202 	orr.w	r2, r3, #2
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7ff ff49 	bl	80059e0 <LL_ADC_IsEnabled>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d110      	bne.n	8005b76 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b54:	4865      	ldr	r0, [pc, #404]	@ (8005cec <HAL_ADC_Init+0x298>)
 8005b56:	f7ff ff43 	bl	80059e0 <LL_ADC_IsEnabled>
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	4864      	ldr	r0, [pc, #400]	@ (8005cf0 <HAL_ADC_Init+0x29c>)
 8005b5e:	f7ff ff3f 	bl	80059e0 <LL_ADC_IsEnabled>
 8005b62:	4603      	mov	r3, r0
 8005b64:	4323      	orrs	r3, r4
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d105      	bne.n	8005b76 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	4619      	mov	r1, r3
 8005b70:	4860      	ldr	r0, [pc, #384]	@ (8005cf4 <HAL_ADC_Init+0x2a0>)
 8005b72:	f7ff fd73 	bl	800565c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	7e5b      	ldrb	r3, [r3, #25]
 8005b7a:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b80:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005b86:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005b8c:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b94:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b96:	4313      	orrs	r3, r2
 8005b98:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d106      	bne.n	8005bb2 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	045b      	lsls	r3, r3, #17
 8005bac:	69ba      	ldr	r2, [r7, #24]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d009      	beq.n	8005bce <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bbe:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc6:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68da      	ldr	r2, [r3, #12]
 8005bd4:	4b48      	ldr	r3, [pc, #288]	@ (8005cf8 <HAL_ADC_Init+0x2a4>)
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	6812      	ldr	r2, [r2, #0]
 8005bdc:	69b9      	ldr	r1, [r7, #24]
 8005bde:	430b      	orrs	r3, r1
 8005be0:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f7ff ff15 	bl	8005a2c <LL_ADC_INJ_IsConversionOngoing>
 8005c02:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d13d      	bne.n	8005c86 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d13a      	bne.n	8005c86 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	7e1b      	ldrb	r3, [r3, #24]
 8005c14:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005c1c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c2c:	f023 0302 	bic.w	r3, r3, #2
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	6812      	ldr	r2, [r2, #0]
 8005c34:	69b9      	ldr	r1, [r7, #24]
 8005c36:	430b      	orrs	r3, r1
 8005c38:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d118      	bne.n	8005c76 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005c4e:	f023 0304 	bic.w	r3, r3, #4
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005c5a:	4311      	orrs	r1, r2
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c60:	4311      	orrs	r1, r2
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005c66:	430a      	orrs	r2, r1
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f042 0201 	orr.w	r2, r2, #1
 8005c72:	611a      	str	r2, [r3, #16]
 8005c74:	e007      	b.n	8005c86 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	691a      	ldr	r2, [r3, #16]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 0201 	bic.w	r2, r2, #1
 8005c84:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d10c      	bne.n	8005ca8 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c94:	f023 010f 	bic.w	r1, r3, #15
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	69db      	ldr	r3, [r3, #28]
 8005c9c:	1e5a      	subs	r2, r3, #1
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ca6:	e007      	b.n	8005cb8 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f022 020f 	bic.w	r2, r2, #15
 8005cb6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cbc:	f023 0303 	bic.w	r3, r3, #3
 8005cc0:	f043 0201 	orr.w	r2, r3, #1
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	659a      	str	r2, [r3, #88]	@ 0x58
 8005cc8:	e007      	b.n	8005cda <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cce:	f043 0210 	orr.w	r2, r3, #16
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005cda:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3724      	adds	r7, #36	@ 0x24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd90      	pop	{r4, r7, pc}
 8005ce4:	20000000 	.word	0x20000000
 8005ce8:	053e2d63 	.word	0x053e2d63
 8005cec:	42028000 	.word	0x42028000
 8005cf0:	42028100 	.word	0x42028100
 8005cf4:	42028300 	.word	0x42028300
 8005cf8:	fff04007 	.word	0xfff04007

08005cfc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b0b6      	sub	sp, #216	@ 0xd8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d06:	2300      	movs	r3, #0
 8005d08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d101      	bne.n	8005d1e <HAL_ADC_ConfigChannel+0x22>
 8005d1a:	2302      	movs	r3, #2
 8005d1c:	e3e6      	b.n	80064ec <HAL_ADC_ConfigChannel+0x7f0>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff fe6b 	bl	8005a06 <LL_ADC_REG_IsConversionOngoing>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f040 83cb 	bne.w	80064ce <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d009      	beq.n	8005d54 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4ab0      	ldr	r2, [pc, #704]	@ (8006008 <HAL_ADC_ConfigChannel+0x30c>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d109      	bne.n	8005d5e <HAL_ADC_ConfigChannel+0x62>
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	4aaf      	ldr	r2, [pc, #700]	@ (800600c <HAL_ADC_ConfigChannel+0x310>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d104      	bne.n	8005d5e <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f7ff fcc5 	bl	80056e8 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6818      	ldr	r0, [r3, #0]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	6859      	ldr	r1, [r3, #4]
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f7ff fd6e 	bl	800584c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7ff fe46 	bl	8005a06 <LL_ADC_REG_IsConversionOngoing>
 8005d7a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff fe52 	bl	8005a2c <LL_ADC_INJ_IsConversionOngoing>
 8005d88:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d8c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f040 81dd 	bne.w	8006150 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005d96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f040 81d8 	bne.w	8006150 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005da8:	d10f      	bne.n	8005dca <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6818      	ldr	r0, [r3, #0]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2200      	movs	r2, #0
 8005db4:	4619      	mov	r1, r3
 8005db6:	f7ff fd75 	bl	80058a4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff fd2f 	bl	8005826 <LL_ADC_SetSamplingTimeCommonConfig>
 8005dc8:	e00e      	b.n	8005de8 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6818      	ldr	r0, [r3, #0]
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	6819      	ldr	r1, [r3, #0]
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	f7ff fd64 	bl	80058a4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2100      	movs	r1, #0
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7ff fd1f 	bl	8005826 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	695a      	ldr	r2, [r3, #20]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	08db      	lsrs	r3, r3, #3
 8005df4:	f003 0303 	and.w	r3, r3, #3
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d022      	beq.n	8005e50 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6818      	ldr	r0, [r3, #0]
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	6919      	ldr	r1, [r3, #16]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e1a:	f7ff fc79 	bl	8005710 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6818      	ldr	r0, [r3, #0]
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	6919      	ldr	r1, [r3, #16]
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f7ff fcc5 	bl	80057ba <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6818      	ldr	r0, [r3, #0]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d102      	bne.n	8005e46 <HAL_ADC_ConfigChannel+0x14a>
 8005e40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e44:	e000      	b.n	8005e48 <HAL_ADC_ConfigChannel+0x14c>
 8005e46:	2300      	movs	r3, #0
 8005e48:	461a      	mov	r2, r3
 8005e4a:	f7ff fcd1 	bl	80057f0 <LL_ADC_SetOffsetSaturation>
 8005e4e:	e17f      	b.n	8006150 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2100      	movs	r1, #0
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7ff fc7e 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10a      	bne.n	8005e7c <HAL_ADC_ConfigChannel+0x180>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7ff fc73 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005e72:	4603      	mov	r3, r0
 8005e74:	0e9b      	lsrs	r3, r3, #26
 8005e76:	f003 021f 	and.w	r2, r3, #31
 8005e7a:	e01e      	b.n	8005eba <HAL_ADC_ConfigChannel+0x1be>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2100      	movs	r1, #0
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7ff fc68 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005e92:	fa93 f3a3 	rbit	r3, r3
 8005e96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8005e9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e9e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8005ea2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8005eaa:	2320      	movs	r3, #32
 8005eac:	e004      	b.n	8005eb8 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8005eae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005eb2:	fab3 f383 	clz	r3, r3
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d105      	bne.n	8005ed2 <HAL_ADC_ConfigChannel+0x1d6>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	0e9b      	lsrs	r3, r3, #26
 8005ecc:	f003 031f 	and.w	r3, r3, #31
 8005ed0:	e018      	b.n	8005f04 <HAL_ADC_ConfigChannel+0x208>
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ede:	fa93 f3a3 	rbit	r3, r3
 8005ee2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005ee6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005eea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005eee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8005ef6:	2320      	movs	r3, #32
 8005ef8:	e004      	b.n	8005f04 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8005efa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005efe:	fab3 f383 	clz	r3, r3
 8005f02:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d106      	bne.n	8005f16 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	2100      	movs	r1, #0
 8005f10:	4618      	mov	r0, r3
 8005f12:	f7ff fc37 	bl	8005784 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2101      	movs	r1, #1
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7ff fc1b 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005f22:	4603      	mov	r3, r0
 8005f24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10a      	bne.n	8005f42 <HAL_ADC_ConfigChannel+0x246>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2101      	movs	r1, #1
 8005f32:	4618      	mov	r0, r3
 8005f34:	f7ff fc10 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	0e9b      	lsrs	r3, r3, #26
 8005f3c:	f003 021f 	and.w	r2, r3, #31
 8005f40:	e01e      	b.n	8005f80 <HAL_ADC_ConfigChannel+0x284>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2101      	movs	r1, #1
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7ff fc05 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f58:	fa93 f3a3 	rbit	r3, r3
 8005f5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005f60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005f68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8005f70:	2320      	movs	r3, #32
 8005f72:	e004      	b.n	8005f7e <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8005f74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005f78:	fab3 f383 	clz	r3, r3
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d105      	bne.n	8005f98 <HAL_ADC_ConfigChannel+0x29c>
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	0e9b      	lsrs	r3, r3, #26
 8005f92:	f003 031f 	and.w	r3, r3, #31
 8005f96:	e018      	b.n	8005fca <HAL_ADC_ConfigChannel+0x2ce>
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fa4:	fa93 f3a3 	rbit	r3, r3
 8005fa8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005fac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005fb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005fb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d101      	bne.n	8005fc0 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8005fbc:	2320      	movs	r3, #32
 8005fbe:	e004      	b.n	8005fca <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8005fc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005fc4:	fab3 f383 	clz	r3, r3
 8005fc8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d106      	bne.n	8005fdc <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7ff fbd4 	bl	8005784 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2102      	movs	r1, #2
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7ff fbb8 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10e      	bne.n	8006010 <HAL_ADC_ConfigChannel+0x314>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2102      	movs	r1, #2
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7ff fbad 	bl	8005758 <LL_ADC_GetOffsetChannel>
 8005ffe:	4603      	mov	r3, r0
 8006000:	0e9b      	lsrs	r3, r3, #26
 8006002:	f003 021f 	and.w	r2, r3, #31
 8006006:	e022      	b.n	800604e <HAL_ADC_ConfigChannel+0x352>
 8006008:	04300002 	.word	0x04300002
 800600c:	407f0000 	.word	0x407f0000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2102      	movs	r1, #2
 8006016:	4618      	mov	r0, r3
 8006018:	f7ff fb9e 	bl	8005758 <LL_ADC_GetOffsetChannel>
 800601c:	4603      	mov	r3, r0
 800601e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006022:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006026:	fa93 f3a3 	rbit	r3, r3
 800602a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800602e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006032:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006036:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 800603e:	2320      	movs	r3, #32
 8006040:	e004      	b.n	800604c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8006042:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006046:	fab3 f383 	clz	r3, r3
 800604a:	b2db      	uxtb	r3, r3
 800604c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006056:	2b00      	cmp	r3, #0
 8006058:	d105      	bne.n	8006066 <HAL_ADC_ConfigChannel+0x36a>
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	0e9b      	lsrs	r3, r3, #26
 8006060:	f003 031f 	and.w	r3, r3, #31
 8006064:	e016      	b.n	8006094 <HAL_ADC_ConfigChannel+0x398>
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800606e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006072:	fa93 f3a3 	rbit	r3, r3
 8006076:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006078:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800607a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800607e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8006086:	2320      	movs	r3, #32
 8006088:	e004      	b.n	8006094 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 800608a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800608e:	fab3 f383 	clz	r3, r3
 8006092:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006094:	429a      	cmp	r2, r3
 8006096:	d106      	bne.n	80060a6 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2200      	movs	r2, #0
 800609e:	2102      	movs	r1, #2
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7ff fb6f 	bl	8005784 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2103      	movs	r1, #3
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff fb53 	bl	8005758 <LL_ADC_GetOffsetChannel>
 80060b2:	4603      	mov	r3, r0
 80060b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10a      	bne.n	80060d2 <HAL_ADC_ConfigChannel+0x3d6>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2103      	movs	r1, #3
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7ff fb48 	bl	8005758 <LL_ADC_GetOffsetChannel>
 80060c8:	4603      	mov	r3, r0
 80060ca:	0e9b      	lsrs	r3, r3, #26
 80060cc:	f003 021f 	and.w	r2, r3, #31
 80060d0:	e017      	b.n	8006102 <HAL_ADC_ConfigChannel+0x406>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2103      	movs	r1, #3
 80060d8:	4618      	mov	r0, r3
 80060da:	f7ff fb3d 	bl	8005758 <LL_ADC_GetOffsetChannel>
 80060de:	4603      	mov	r3, r0
 80060e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060e4:	fa93 f3a3 	rbit	r3, r3
 80060e8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80060ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80060ec:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80060ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80060f4:	2320      	movs	r3, #32
 80060f6:	e003      	b.n	8006100 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80060f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060fa:	fab3 f383 	clz	r3, r3
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800610a:	2b00      	cmp	r3, #0
 800610c:	d105      	bne.n	800611a <HAL_ADC_ConfigChannel+0x41e>
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	0e9b      	lsrs	r3, r3, #26
 8006114:	f003 031f 	and.w	r3, r3, #31
 8006118:	e011      	b.n	800613e <HAL_ADC_ConfigChannel+0x442>
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006120:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006122:	fa93 f3a3 	rbit	r3, r3
 8006126:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006128:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800612a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800612c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8006132:	2320      	movs	r3, #32
 8006134:	e003      	b.n	800613e <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8006136:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006138:	fab3 f383 	clz	r3, r3
 800613c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800613e:	429a      	cmp	r2, r3
 8006140:	d106      	bne.n	8006150 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2200      	movs	r2, #0
 8006148:	2103      	movs	r1, #3
 800614a:	4618      	mov	r0, r3
 800614c:	f7ff fb1a 	bl	8005784 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4618      	mov	r0, r3
 8006156:	f7ff fc43 	bl	80059e0 <LL_ADC_IsEnabled>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	f040 813f 	bne.w	80063e0 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6818      	ldr	r0, [r3, #0]
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	6819      	ldr	r1, [r3, #0]
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	461a      	mov	r2, r3
 8006170:	f7ff fbc4 	bl	80058fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	4a8e      	ldr	r2, [pc, #568]	@ (80063b4 <HAL_ADC_ConfigChannel+0x6b8>)
 800617a:	4293      	cmp	r3, r2
 800617c:	f040 8130 	bne.w	80063e0 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10b      	bne.n	80061a8 <HAL_ADC_ConfigChannel+0x4ac>
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	0e9b      	lsrs	r3, r3, #26
 8006196:	3301      	adds	r3, #1
 8006198:	f003 031f 	and.w	r3, r3, #31
 800619c:	2b09      	cmp	r3, #9
 800619e:	bf94      	ite	ls
 80061a0:	2301      	movls	r3, #1
 80061a2:	2300      	movhi	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	e019      	b.n	80061dc <HAL_ADC_ConfigChannel+0x4e0>
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061b0:	fa93 f3a3 	rbit	r3, r3
 80061b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80061b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061b8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80061ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d101      	bne.n	80061c4 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 80061c0:	2320      	movs	r3, #32
 80061c2:	e003      	b.n	80061cc <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80061c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061c6:	fab3 f383 	clz	r3, r3
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	3301      	adds	r3, #1
 80061ce:	f003 031f 	and.w	r3, r3, #31
 80061d2:	2b09      	cmp	r3, #9
 80061d4:	bf94      	ite	ls
 80061d6:	2301      	movls	r3, #1
 80061d8:	2300      	movhi	r3, #0
 80061da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d079      	beq.n	80062d4 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d107      	bne.n	80061fc <HAL_ADC_ConfigChannel+0x500>
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	0e9b      	lsrs	r3, r3, #26
 80061f2:	3301      	adds	r3, #1
 80061f4:	069b      	lsls	r3, r3, #26
 80061f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80061fa:	e015      	b.n	8006228 <HAL_ADC_ConfigChannel+0x52c>
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006202:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006204:	fa93 f3a3 	rbit	r3, r3
 8006208:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800620a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800620c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800620e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006210:	2b00      	cmp	r3, #0
 8006212:	d101      	bne.n	8006218 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8006214:	2320      	movs	r3, #32
 8006216:	e003      	b.n	8006220 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8006218:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800621a:	fab3 f383 	clz	r3, r3
 800621e:	b2db      	uxtb	r3, r3
 8006220:	3301      	adds	r3, #1
 8006222:	069b      	lsls	r3, r3, #26
 8006224:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006230:	2b00      	cmp	r3, #0
 8006232:	d109      	bne.n	8006248 <HAL_ADC_ConfigChannel+0x54c>
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	0e9b      	lsrs	r3, r3, #26
 800623a:	3301      	adds	r3, #1
 800623c:	f003 031f 	and.w	r3, r3, #31
 8006240:	2101      	movs	r1, #1
 8006242:	fa01 f303 	lsl.w	r3, r1, r3
 8006246:	e017      	b.n	8006278 <HAL_ADC_ConfigChannel+0x57c>
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800624e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006250:	fa93 f3a3 	rbit	r3, r3
 8006254:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006258:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800625a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800625c:	2b00      	cmp	r3, #0
 800625e:	d101      	bne.n	8006264 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8006260:	2320      	movs	r3, #32
 8006262:	e003      	b.n	800626c <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8006264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006266:	fab3 f383 	clz	r3, r3
 800626a:	b2db      	uxtb	r3, r3
 800626c:	3301      	adds	r3, #1
 800626e:	f003 031f 	and.w	r3, r3, #31
 8006272:	2101      	movs	r1, #1
 8006274:	fa01 f303 	lsl.w	r3, r1, r3
 8006278:	ea42 0103 	orr.w	r1, r2, r3
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10a      	bne.n	800629e <HAL_ADC_ConfigChannel+0x5a2>
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	0e9b      	lsrs	r3, r3, #26
 800628e:	3301      	adds	r3, #1
 8006290:	f003 021f 	and.w	r2, r3, #31
 8006294:	4613      	mov	r3, r2
 8006296:	005b      	lsls	r3, r3, #1
 8006298:	4413      	add	r3, r2
 800629a:	051b      	lsls	r3, r3, #20
 800629c:	e018      	b.n	80062d0 <HAL_ADC_ConfigChannel+0x5d4>
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a6:	fa93 f3a3 	rbit	r3, r3
 80062aa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80062ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80062b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 80062b6:	2320      	movs	r3, #32
 80062b8:	e003      	b.n	80062c2 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 80062ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062bc:	fab3 f383 	clz	r3, r3
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	3301      	adds	r3, #1
 80062c4:	f003 021f 	and.w	r2, r3, #31
 80062c8:	4613      	mov	r3, r2
 80062ca:	005b      	lsls	r3, r3, #1
 80062cc:	4413      	add	r3, r2
 80062ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062d0:	430b      	orrs	r3, r1
 80062d2:	e080      	b.n	80063d6 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d107      	bne.n	80062f0 <HAL_ADC_ConfigChannel+0x5f4>
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	0e9b      	lsrs	r3, r3, #26
 80062e6:	3301      	adds	r3, #1
 80062e8:	069b      	lsls	r3, r3, #26
 80062ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80062ee:	e015      	b.n	800631c <HAL_ADC_ConfigChannel+0x620>
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f8:	fa93 f3a3 	rbit	r3, r3
 80062fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80062fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006300:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8006308:	2320      	movs	r3, #32
 800630a:	e003      	b.n	8006314 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 800630c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630e:	fab3 f383 	clz	r3, r3
 8006312:	b2db      	uxtb	r3, r3
 8006314:	3301      	adds	r3, #1
 8006316:	069b      	lsls	r3, r3, #26
 8006318:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006324:	2b00      	cmp	r3, #0
 8006326:	d109      	bne.n	800633c <HAL_ADC_ConfigChannel+0x640>
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	0e9b      	lsrs	r3, r3, #26
 800632e:	3301      	adds	r3, #1
 8006330:	f003 031f 	and.w	r3, r3, #31
 8006334:	2101      	movs	r1, #1
 8006336:	fa01 f303 	lsl.w	r3, r1, r3
 800633a:	e017      	b.n	800636c <HAL_ADC_ConfigChannel+0x670>
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	fa93 f3a3 	rbit	r3, r3
 8006348:	61fb      	str	r3, [r7, #28]
  return result;
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800634e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006350:	2b00      	cmp	r3, #0
 8006352:	d101      	bne.n	8006358 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8006354:	2320      	movs	r3, #32
 8006356:	e003      	b.n	8006360 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	fab3 f383 	clz	r3, r3
 800635e:	b2db      	uxtb	r3, r3
 8006360:	3301      	adds	r3, #1
 8006362:	f003 031f 	and.w	r3, r3, #31
 8006366:	2101      	movs	r1, #1
 8006368:	fa01 f303 	lsl.w	r3, r1, r3
 800636c:	ea42 0103 	orr.w	r1, r2, r3
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10d      	bne.n	8006398 <HAL_ADC_ConfigChannel+0x69c>
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	0e9b      	lsrs	r3, r3, #26
 8006382:	3301      	adds	r3, #1
 8006384:	f003 021f 	and.w	r2, r3, #31
 8006388:	4613      	mov	r3, r2
 800638a:	005b      	lsls	r3, r3, #1
 800638c:	4413      	add	r3, r2
 800638e:	3b1e      	subs	r3, #30
 8006390:	051b      	lsls	r3, r3, #20
 8006392:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006396:	e01d      	b.n	80063d4 <HAL_ADC_ConfigChannel+0x6d8>
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	fa93 f3a3 	rbit	r3, r3
 80063a4:	613b      	str	r3, [r7, #16]
  return result;
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d103      	bne.n	80063b8 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 80063b0:	2320      	movs	r3, #32
 80063b2:	e005      	b.n	80063c0 <HAL_ADC_ConfigChannel+0x6c4>
 80063b4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	fab3 f383 	clz	r3, r3
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	3301      	adds	r3, #1
 80063c2:	f003 021f 	and.w	r2, r3, #31
 80063c6:	4613      	mov	r3, r2
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	4413      	add	r3, r2
 80063cc:	3b1e      	subs	r3, #30
 80063ce:	051b      	lsls	r3, r3, #20
 80063d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063d4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80063d6:	683a      	ldr	r2, [r7, #0]
 80063d8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063da:	4619      	mov	r1, r3
 80063dc:	f7ff fa62 	bl	80058a4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	4b43      	ldr	r3, [pc, #268]	@ (80064f4 <HAL_ADC_ConfigChannel+0x7f8>)
 80063e6:	4013      	ands	r3, r2
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d079      	beq.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80063ec:	4842      	ldr	r0, [pc, #264]	@ (80064f8 <HAL_ADC_ConfigChannel+0x7fc>)
 80063ee:	f7ff f95b 	bl	80056a8 <LL_ADC_GetCommonPathInternalCh>
 80063f2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a40      	ldr	r2, [pc, #256]	@ (80064fc <HAL_ADC_ConfigChannel+0x800>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d124      	bne.n	800644a <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006400:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006404:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006408:	2b00      	cmp	r3, #0
 800640a:	d11e      	bne.n	800644a <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a3b      	ldr	r2, [pc, #236]	@ (8006500 <HAL_ADC_ConfigChannel+0x804>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d164      	bne.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006416:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800641a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800641e:	4619      	mov	r1, r3
 8006420:	4835      	ldr	r0, [pc, #212]	@ (80064f8 <HAL_ADC_ConfigChannel+0x7fc>)
 8006422:	f7ff f92e 	bl	8005682 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006426:	4b37      	ldr	r3, [pc, #220]	@ (8006504 <HAL_ADC_ConfigChannel+0x808>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	099b      	lsrs	r3, r3, #6
 800642c:	4a36      	ldr	r2, [pc, #216]	@ (8006508 <HAL_ADC_ConfigChannel+0x80c>)
 800642e:	fba2 2303 	umull	r2, r3, r2, r3
 8006432:	099b      	lsrs	r3, r3, #6
 8006434:	3301      	adds	r3, #1
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800643a:	e002      	b.n	8006442 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	3b01      	subs	r3, #1
 8006440:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f9      	bne.n	800643c <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006448:	e04a      	b.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a2f      	ldr	r2, [pc, #188]	@ (800650c <HAL_ADC_ConfigChannel+0x810>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d113      	bne.n	800647c <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006454:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006458:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10d      	bne.n	800647c <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a2a      	ldr	r2, [pc, #168]	@ (8006510 <HAL_ADC_ConfigChannel+0x814>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d13a      	bne.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800646a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800646e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006472:	4619      	mov	r1, r3
 8006474:	4820      	ldr	r0, [pc, #128]	@ (80064f8 <HAL_ADC_ConfigChannel+0x7fc>)
 8006476:	f7ff f904 	bl	8005682 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800647a:	e031      	b.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a24      	ldr	r2, [pc, #144]	@ (8006514 <HAL_ADC_ConfigChannel+0x818>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d113      	bne.n	80064ae <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006486:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800648a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10d      	bne.n	80064ae <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a1a      	ldr	r2, [pc, #104]	@ (8006500 <HAL_ADC_ConfigChannel+0x804>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d121      	bne.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800649c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80064a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80064a4:	4619      	mov	r1, r3
 80064a6:	4814      	ldr	r0, [pc, #80]	@ (80064f8 <HAL_ADC_ConfigChannel+0x7fc>)
 80064a8:	f7ff f8eb 	bl	8005682 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 80064ac:	e018      	b.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a19      	ldr	r2, [pc, #100]	@ (8006518 <HAL_ADC_ConfigChannel+0x81c>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d113      	bne.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a10      	ldr	r2, [pc, #64]	@ (8006500 <HAL_ADC_ConfigChannel+0x804>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d00e      	beq.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7ff f8fc 	bl	80056c4 <LL_ADC_EnableChannelVDDcore>
 80064cc:	e008      	b.n	80064e0 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d2:	f043 0220 	orr.w	r2, r3, #32
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80064e8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	37d8      	adds	r7, #216	@ 0xd8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	80080000 	.word	0x80080000
 80064f8:	42028300 	.word	0x42028300
 80064fc:	c3210000 	.word	0xc3210000
 8006500:	42028000 	.word	0x42028000
 8006504:	20000000 	.word	0x20000000
 8006508:	053e2d63 	.word	0x053e2d63
 800650c:	43290000 	.word	0x43290000
 8006510:	42028100 	.word	0x42028100
 8006514:	c7520000 	.word	0xc7520000
 8006518:	475a0000 	.word	0x475a0000

0800651c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800651c:	b480      	push	{r7}
 800651e:	b085      	sub	sp, #20
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f003 0307 	and.w	r3, r3, #7
 800652a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800652c:	4b0c      	ldr	r3, [pc, #48]	@ (8006560 <__NVIC_SetPriorityGrouping+0x44>)
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006532:	68ba      	ldr	r2, [r7, #8]
 8006534:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006538:	4013      	ands	r3, r2
 800653a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006544:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800654c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800654e:	4a04      	ldr	r2, [pc, #16]	@ (8006560 <__NVIC_SetPriorityGrouping+0x44>)
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	60d3      	str	r3, [r2, #12]
}
 8006554:	bf00      	nop
 8006556:	3714      	adds	r7, #20
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	e000ed00 	.word	0xe000ed00

08006564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006564:	b480      	push	{r7}
 8006566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006568:	4b04      	ldr	r3, [pc, #16]	@ (800657c <__NVIC_GetPriorityGrouping+0x18>)
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	0a1b      	lsrs	r3, r3, #8
 800656e:	f003 0307 	and.w	r3, r3, #7
}
 8006572:	4618      	mov	r0, r3
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	e000ed00 	.word	0xe000ed00

08006580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	4603      	mov	r3, r0
 8006588:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800658a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800658e:	2b00      	cmp	r3, #0
 8006590:	db0b      	blt.n	80065aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	f003 021f 	and.w	r2, r3, #31
 8006598:	4907      	ldr	r1, [pc, #28]	@ (80065b8 <__NVIC_EnableIRQ+0x38>)
 800659a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800659e:	095b      	lsrs	r3, r3, #5
 80065a0:	2001      	movs	r0, #1
 80065a2:	fa00 f202 	lsl.w	r2, r0, r2
 80065a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	e000e100 	.word	0xe000e100

080065bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	4603      	mov	r3, r0
 80065c4:	6039      	str	r1, [r7, #0]
 80065c6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80065c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	db0a      	blt.n	80065e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	490c      	ldr	r1, [pc, #48]	@ (8006608 <__NVIC_SetPriority+0x4c>)
 80065d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065da:	0112      	lsls	r2, r2, #4
 80065dc:	b2d2      	uxtb	r2, r2
 80065de:	440b      	add	r3, r1
 80065e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80065e4:	e00a      	b.n	80065fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	4908      	ldr	r1, [pc, #32]	@ (800660c <__NVIC_SetPriority+0x50>)
 80065ec:	88fb      	ldrh	r3, [r7, #6]
 80065ee:	f003 030f 	and.w	r3, r3, #15
 80065f2:	3b04      	subs	r3, #4
 80065f4:	0112      	lsls	r2, r2, #4
 80065f6:	b2d2      	uxtb	r2, r2
 80065f8:	440b      	add	r3, r1
 80065fa:	761a      	strb	r2, [r3, #24]
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr
 8006608:	e000e100 	.word	0xe000e100
 800660c:	e000ed00 	.word	0xe000ed00

08006610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006610:	b480      	push	{r7}
 8006612:	b089      	sub	sp, #36	@ 0x24
 8006614:	af00      	add	r7, sp, #0
 8006616:	60f8      	str	r0, [r7, #12]
 8006618:	60b9      	str	r1, [r7, #8]
 800661a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f003 0307 	and.w	r3, r3, #7
 8006622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	f1c3 0307 	rsb	r3, r3, #7
 800662a:	2b04      	cmp	r3, #4
 800662c:	bf28      	it	cs
 800662e:	2304      	movcs	r3, #4
 8006630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	3304      	adds	r3, #4
 8006636:	2b06      	cmp	r3, #6
 8006638:	d902      	bls.n	8006640 <NVIC_EncodePriority+0x30>
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	3b03      	subs	r3, #3
 800663e:	e000      	b.n	8006642 <NVIC_EncodePriority+0x32>
 8006640:	2300      	movs	r3, #0
 8006642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006644:	f04f 32ff 	mov.w	r2, #4294967295
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	fa02 f303 	lsl.w	r3, r2, r3
 800664e:	43da      	mvns	r2, r3
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	401a      	ands	r2, r3
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006658:	f04f 31ff 	mov.w	r1, #4294967295
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	fa01 f303 	lsl.w	r3, r1, r3
 8006662:	43d9      	mvns	r1, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006668:	4313      	orrs	r3, r2
         );
}
 800666a:	4618      	mov	r0, r3
 800666c:	3724      	adds	r7, #36	@ 0x24
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b082      	sub	sp, #8
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7ff ff4c 	bl	800651c <__NVIC_SetPriorityGrouping>
}
 8006684:	bf00      	nop
 8006686:	3708      	adds	r7, #8
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	4603      	mov	r3, r0
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
 8006698:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800669a:	f7ff ff63 	bl	8006564 <__NVIC_GetPriorityGrouping>
 800669e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	68b9      	ldr	r1, [r7, #8]
 80066a4:	6978      	ldr	r0, [r7, #20]
 80066a6:	f7ff ffb3 	bl	8006610 <NVIC_EncodePriority>
 80066aa:	4602      	mov	r2, r0
 80066ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80066b0:	4611      	mov	r1, r2
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7ff ff82 	bl	80065bc <__NVIC_SetPriority>
}
 80066b8:	bf00      	nop
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7ff ff56 	bl	8006580 <__NVIC_EnableIRQ>
}
 80066d4:	bf00      	nop
 80066d6:	3708      	adds	r7, #8
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066ec:	d301      	bcc.n	80066f2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80066ee:	2301      	movs	r3, #1
 80066f0:	e00d      	b.n	800670e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80066f2:	4a0a      	ldr	r2, [pc, #40]	@ (800671c <HAL_SYSTICK_Config+0x40>)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80066fa:	4b08      	ldr	r3, [pc, #32]	@ (800671c <HAL_SYSTICK_Config+0x40>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8006700:	4b06      	ldr	r3, [pc, #24]	@ (800671c <HAL_SYSTICK_Config+0x40>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a05      	ldr	r2, [pc, #20]	@ (800671c <HAL_SYSTICK_Config+0x40>)
 8006706:	f043 0303 	orr.w	r3, r3, #3
 800670a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800670c:	2300      	movs	r3, #0
}
 800670e:	4618      	mov	r0, r3
 8006710:	370c      	adds	r7, #12
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	e000e010 	.word	0xe000e010

08006720 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b04      	cmp	r3, #4
 800672c:	d844      	bhi.n	80067b8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800672e:	a201      	add	r2, pc, #4	@ (adr r2, 8006734 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8006730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006734:	08006757 	.word	0x08006757
 8006738:	08006775 	.word	0x08006775
 800673c:	08006797 	.word	0x08006797
 8006740:	080067b9 	.word	0x080067b9
 8006744:	08006749 	.word	0x08006749
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8006748:	4b1f      	ldr	r3, [pc, #124]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a1e      	ldr	r2, [pc, #120]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800674e:	f043 0304 	orr.w	r3, r3, #4
 8006752:	6013      	str	r3, [r2, #0]
      break;
 8006754:	e031      	b.n	80067ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8006756:	4b1c      	ldr	r3, [pc, #112]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a1b      	ldr	r2, [pc, #108]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800675c:	f023 0304 	bic.w	r3, r3, #4
 8006760:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8006762:	4b1a      	ldr	r3, [pc, #104]	@ (80067cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006764:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006768:	4a18      	ldr	r2, [pc, #96]	@ (80067cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800676a:	f023 030c 	bic.w	r3, r3, #12
 800676e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8006772:	e022      	b.n	80067ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8006774:	4b14      	ldr	r3, [pc, #80]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a13      	ldr	r2, [pc, #76]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800677a:	f023 0304 	bic.w	r3, r3, #4
 800677e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8006780:	4b12      	ldr	r3, [pc, #72]	@ (80067cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006782:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006786:	f023 030c 	bic.w	r3, r3, #12
 800678a:	4a10      	ldr	r2, [pc, #64]	@ (80067cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800678c:	f043 0304 	orr.w	r3, r3, #4
 8006790:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8006794:	e011      	b.n	80067ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8006796:	4b0c      	ldr	r3, [pc, #48]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a0b      	ldr	r2, [pc, #44]	@ (80067c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800679c:	f023 0304 	bic.w	r3, r3, #4
 80067a0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80067a2:	4b0a      	ldr	r3, [pc, #40]	@ (80067cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80067a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80067a8:	f023 030c 	bic.w	r3, r3, #12
 80067ac:	4a07      	ldr	r2, [pc, #28]	@ (80067cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80067ae:	f043 0308 	orr.w	r3, r3, #8
 80067b2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80067b6:	e000      	b.n	80067ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80067b8:	bf00      	nop
  }
}
 80067ba:	bf00      	nop
 80067bc:	370c      	adds	r7, #12
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	e000e010 	.word	0xe000e010
 80067cc:	44020c00 	.word	0x44020c00

080067d0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80067d6:	4b17      	ldr	r3, [pc, #92]	@ (8006834 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 0304 	and.w	r3, r3, #4
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d002      	beq.n	80067e8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80067e2:	2304      	movs	r3, #4
 80067e4:	607b      	str	r3, [r7, #4]
 80067e6:	e01e      	b.n	8006826 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80067e8:	4b13      	ldr	r3, [pc, #76]	@ (8006838 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80067ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80067ee:	f003 030c 	and.w	r3, r3, #12
 80067f2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	2b08      	cmp	r3, #8
 80067f8:	d00f      	beq.n	800681a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d80f      	bhi.n	8006820 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d003      	beq.n	800680e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	2b04      	cmp	r3, #4
 800680a:	d003      	beq.n	8006814 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800680c:	e008      	b.n	8006820 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800680e:	2300      	movs	r3, #0
 8006810:	607b      	str	r3, [r7, #4]
        break;
 8006812:	e008      	b.n	8006826 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8006814:	2301      	movs	r3, #1
 8006816:	607b      	str	r3, [r7, #4]
        break;
 8006818:	e005      	b.n	8006826 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800681a:	2302      	movs	r3, #2
 800681c:	607b      	str	r3, [r7, #4]
        break;
 800681e:	e002      	b.n	8006826 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8006820:	2300      	movs	r3, #0
 8006822:	607b      	str	r3, [r7, #4]
        break;
 8006824:	bf00      	nop
    }
  }
  return systick_source;
 8006826:	687b      	ldr	r3, [r7, #4]
}
 8006828:	4618      	mov	r0, r3
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr
 8006834:	e000e010 	.word	0xe000e010
 8006838:	44020c00 	.word	0x44020c00

0800683c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8006846:	2300      	movs	r3, #0
 8006848:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800684a:	e142      	b.n	8006ad2 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	2101      	movs	r1, #1
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	fa01 f303 	lsl.w	r3, r1, r3
 8006858:	4013      	ands	r3, r2
 800685a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 8134 	beq.w	8006acc <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	2b02      	cmp	r3, #2
 800686a:	d003      	beq.n	8006874 <HAL_GPIO_Init+0x38>
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	2b12      	cmp	r3, #18
 8006872:	d125      	bne.n	80068c0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	08da      	lsrs	r2, r3, #3
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	3208      	adds	r2, #8
 800687c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006880:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	220f      	movs	r2, #15
 800688c:	fa02 f303 	lsl.w	r3, r2, r3
 8006890:	43db      	mvns	r3, r3
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	4013      	ands	r3, r2
 8006896:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	f003 020f 	and.w	r2, r3, #15
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	f003 0307 	and.w	r3, r3, #7
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	fa02 f303 	lsl.w	r3, r2, r3
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	08da      	lsrs	r2, r3, #3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	3208      	adds	r2, #8
 80068ba:	6979      	ldr	r1, [r7, #20]
 80068bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	2203      	movs	r2, #3
 80068cc:	fa02 f303 	lsl.w	r3, r2, r3
 80068d0:	43db      	mvns	r3, r3
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	4013      	ands	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f003 0203 	and.w	r2, r3, #3
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	005b      	lsls	r3, r3, #1
 80068e4:	fa02 f303 	lsl.w	r3, r2, r3
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	697a      	ldr	r2, [r7, #20]
 80068f2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d00b      	beq.n	8006914 <HAL_GPIO_Init+0xd8>
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	2b02      	cmp	r3, #2
 8006902:	d007      	beq.n	8006914 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006908:	2b11      	cmp	r3, #17
 800690a:	d003      	beq.n	8006914 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	2b12      	cmp	r3, #18
 8006912:	d130      	bne.n	8006976 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	005b      	lsls	r3, r3, #1
 800691e:	2203      	movs	r2, #3
 8006920:	fa02 f303 	lsl.w	r3, r2, r3
 8006924:	43db      	mvns	r3, r3
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	4013      	ands	r3, r2
 800692a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	68da      	ldr	r2, [r3, #12]
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	005b      	lsls	r3, r3, #1
 8006934:	fa02 f303 	lsl.w	r3, r2, r3
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	4313      	orrs	r3, r2
 800693c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800694a:	2201      	movs	r2, #1
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	fa02 f303 	lsl.w	r3, r2, r3
 8006952:	43db      	mvns	r3, r3
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	4013      	ands	r3, r2
 8006958:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	091b      	lsrs	r3, r3, #4
 8006960:	f003 0201 	and.w	r2, r3, #1
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	fa02 f303 	lsl.w	r3, r2, r3
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	4313      	orrs	r3, r2
 800696e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f003 0303 	and.w	r3, r3, #3
 800697e:	2b03      	cmp	r3, #3
 8006980:	d109      	bne.n	8006996 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800698a:	2b03      	cmp	r3, #3
 800698c:	d11b      	bne.n	80069c6 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	2b01      	cmp	r3, #1
 8006994:	d017      	beq.n	80069c6 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	005b      	lsls	r3, r3, #1
 80069a0:	2203      	movs	r2, #3
 80069a2:	fa02 f303 	lsl.w	r3, r2, r3
 80069a6:	43db      	mvns	r3, r3
 80069a8:	697a      	ldr	r2, [r7, #20]
 80069aa:	4013      	ands	r3, r2
 80069ac:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	689a      	ldr	r2, [r3, #8]
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	005b      	lsls	r3, r3, #1
 80069b6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	4313      	orrs	r3, r2
 80069be:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d07c      	beq.n	8006acc <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80069d2:	4a47      	ldr	r2, [pc, #284]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	089b      	lsrs	r3, r3, #2
 80069d8:	3318      	adds	r3, #24
 80069da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069de:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f003 0303 	and.w	r3, r3, #3
 80069e6:	00db      	lsls	r3, r3, #3
 80069e8:	220f      	movs	r2, #15
 80069ea:	fa02 f303 	lsl.w	r3, r2, r3
 80069ee:	43db      	mvns	r3, r3
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	4013      	ands	r3, r2
 80069f4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	0a9a      	lsrs	r2, r3, #10
 80069fa:	4b3e      	ldr	r3, [pc, #248]	@ (8006af4 <HAL_GPIO_Init+0x2b8>)
 80069fc:	4013      	ands	r3, r2
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	f002 0203 	and.w	r2, r2, #3
 8006a04:	00d2      	lsls	r2, r2, #3
 8006a06:	4093      	lsls	r3, r2
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8006a0e:	4938      	ldr	r1, [pc, #224]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	089b      	lsrs	r3, r3, #2
 8006a14:	3318      	adds	r3, #24
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8006a1c:	4b34      	ldr	r3, [pc, #208]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	43db      	mvns	r3, r3
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	4013      	ands	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d003      	beq.n	8006a40 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8006a38:	697a      	ldr	r2, [r7, #20]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8006a40:	4a2b      	ldr	r2, [pc, #172]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8006a46:	4b2a      	ldr	r3, [pc, #168]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	43db      	mvns	r3, r3
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	4013      	ands	r3, r2
 8006a54:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d003      	beq.n	8006a6a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8006a62:	697a      	ldr	r2, [r7, #20]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8006a6a:	4a21      	ldr	r2, [pc, #132]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8006a70:	4b1f      	ldr	r3, [pc, #124]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006a72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a76:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	43db      	mvns	r3, r3
 8006a7c:	697a      	ldr	r2, [r7, #20]
 8006a7e:	4013      	ands	r3, r2
 8006a80:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d003      	beq.n	8006a96 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8006a96:	4a16      	ldr	r2, [pc, #88]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8006a9e:	4b14      	ldr	r3, [pc, #80]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aa4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	43db      	mvns	r3, r3
 8006aaa:	697a      	ldr	r2, [r7, #20]
 8006aac:	4013      	ands	r3, r2
 8006aae:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d003      	beq.n	8006ac4 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8006ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8006af0 <HAL_GPIO_Init+0x2b4>)
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	f47f aeb5 	bne.w	800684c <HAL_GPIO_Init+0x10>
  }
}
 8006ae2:	bf00      	nop
 8006ae4:	bf00      	nop
 8006ae6:	371c      	adds	r7, #28
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr
 8006af0:	44022000 	.word	0x44022000
 8006af4:	002f7f7f 	.word	0x002f7f7f

08006af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	460b      	mov	r3, r1
 8006b02:	807b      	strh	r3, [r7, #2]
 8006b04:	4613      	mov	r3, r2
 8006b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006b08:	787b      	ldrb	r3, [r7, #1]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d003      	beq.n	8006b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006b0e:	887a      	ldrh	r2, [r7, #2]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006b14:	e002      	b.n	8006b1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006b16:	887a      	ldrh	r2, [r7, #2]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d101      	bne.n	8006b3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e08d      	b.n	8006c56 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d106      	bne.n	8006b54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f885 	bl	8006c5e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2224      	movs	r2, #36	@ 0x24
 8006b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0201 	bic.w	r2, r2, #1
 8006b6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006b78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689a      	ldr	r2, [r3, #8]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d107      	bne.n	8006ba2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	689a      	ldr	r2, [r3, #8]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b9e:	609a      	str	r2, [r3, #8]
 8006ba0:	e006      	b.n	8006bb0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	689a      	ldr	r2, [r3, #8]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006bae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d108      	bne.n	8006bca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	685a      	ldr	r2, [r3, #4]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bc6:	605a      	str	r2, [r3, #4]
 8006bc8:	e007      	b.n	8006bda <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006bd8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	6812      	ldr	r2, [r2, #0]
 8006be4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006be8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68da      	ldr	r2, [r3, #12]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006bfc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	691a      	ldr	r2, [r3, #16]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	695b      	ldr	r3, [r3, #20]
 8006c06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	430a      	orrs	r2, r1
 8006c16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	69d9      	ldr	r1, [r3, #28]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a1a      	ldr	r2, [r3, #32]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	430a      	orrs	r2, r1
 8006c26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0201 	orr.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2220      	movs	r2, #32
 8006c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3708      	adds	r7, #8
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b083      	sub	sp, #12
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8006c66:	bf00      	nop
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c80:	b2db      	uxtb	r3, r3
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	370c      	adds	r7, #12
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b083      	sub	sp, #12
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	2b20      	cmp	r3, #32
 8006ca2:	d138      	bne.n	8006d16 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d101      	bne.n	8006cb2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006cae:	2302      	movs	r3, #2
 8006cb0:	e032      	b.n	8006d18 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2224      	movs	r2, #36	@ 0x24
 8006cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 0201 	bic.w	r2, r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006ce0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	6819      	ldr	r1, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	683a      	ldr	r2, [r7, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f042 0201 	orr.w	r2, r2, #1
 8006d00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2220      	movs	r2, #32
 8006d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006d12:	2300      	movs	r3, #0
 8006d14:	e000      	b.n	8006d18 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006d16:	2302      	movs	r3, #2
  }
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	2b20      	cmp	r3, #32
 8006d38:	d139      	bne.n	8006dae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d101      	bne.n	8006d48 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006d44:	2302      	movs	r3, #2
 8006d46:	e033      	b.n	8006db0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2224      	movs	r2, #36	@ 0x24
 8006d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 0201 	bic.w	r2, r2, #1
 8006d66:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006d76:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	021b      	lsls	r3, r3, #8
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0201 	orr.w	r2, r2, #1
 8006d98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006daa:	2300      	movs	r3, #0
 8006dac:	e000      	b.n	8006db0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006dae:	2302      	movs	r3, #2
  }
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3714      	adds	r7, #20
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006dc0:	4b05      	ldr	r3, [pc, #20]	@ (8006dd8 <HAL_ICACHE_Enable+0x1c>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a04      	ldr	r2, [pc, #16]	@ (8006dd8 <HAL_ICACHE_Enable+0x1c>)
 8006dc6:	f043 0301 	orr.w	r3, r3, #1
 8006dca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	40030400 	.word	0x40030400

08006ddc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b088      	sub	sp, #32
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d102      	bne.n	8006df0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	f000 bc28 	b.w	8007640 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006df0:	4b94      	ldr	r3, [pc, #592]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006df2:	69db      	ldr	r3, [r3, #28]
 8006df4:	f003 0318 	and.w	r3, r3, #24
 8006df8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8006dfa:	4b92      	ldr	r3, [pc, #584]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfe:	f003 0303 	and.w	r3, r3, #3
 8006e02:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0310 	and.w	r3, r3, #16
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d05b      	beq.n	8006ec8 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	2b08      	cmp	r3, #8
 8006e14:	d005      	beq.n	8006e22 <HAL_RCC_OscConfig+0x46>
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	2b18      	cmp	r3, #24
 8006e1a:	d114      	bne.n	8006e46 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d111      	bne.n	8006e46 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d102      	bne.n	8006e30 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	f000 bc08 	b.w	8007640 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8006e30:	4b84      	ldr	r3, [pc, #528]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a1b      	ldr	r3, [r3, #32]
 8006e3c:	041b      	lsls	r3, r3, #16
 8006e3e:	4981      	ldr	r1, [pc, #516]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8006e44:	e040      	b.n	8006ec8 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d023      	beq.n	8006e96 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006e4e:	4b7d      	ldr	r3, [pc, #500]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a7c      	ldr	r2, [pc, #496]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e5a:	f7fe fbcf 	bl	80055fc <HAL_GetTick>
 8006e5e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006e60:	e008      	b.n	8006e74 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8006e62:	f7fe fbcb 	bl	80055fc <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d901      	bls.n	8006e74 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8006e70:	2303      	movs	r3, #3
 8006e72:	e3e5      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006e74:	4b73      	ldr	r3, [pc, #460]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0f0      	beq.n	8006e62 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8006e80:	4b70      	ldr	r3, [pc, #448]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6a1b      	ldr	r3, [r3, #32]
 8006e8c:	041b      	lsls	r3, r3, #16
 8006e8e:	496d      	ldr	r1, [pc, #436]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e90:	4313      	orrs	r3, r2
 8006e92:	618b      	str	r3, [r1, #24]
 8006e94:	e018      	b.n	8006ec8 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006e96:	4b6b      	ldr	r3, [pc, #428]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a6a      	ldr	r2, [pc, #424]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006e9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea2:	f7fe fbab 	bl	80055fc <HAL_GetTick>
 8006ea6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006ea8:	e008      	b.n	8006ebc <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8006eaa:	f7fe fba7 	bl	80055fc <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d901      	bls.n	8006ebc <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	e3c1      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006ebc:	4b61      	ldr	r3, [pc, #388]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1f0      	bne.n	8006eaa <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 80a0 	beq.w	8007016 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	2b10      	cmp	r3, #16
 8006eda:	d005      	beq.n	8006ee8 <HAL_RCC_OscConfig+0x10c>
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	2b18      	cmp	r3, #24
 8006ee0:	d109      	bne.n	8006ef6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8006ee2:	69bb      	ldr	r3, [r7, #24]
 8006ee4:	2b03      	cmp	r3, #3
 8006ee6:	d106      	bne.n	8006ef6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f040 8092 	bne.w	8007016 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e3a4      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006efe:	d106      	bne.n	8006f0e <HAL_RCC_OscConfig+0x132>
 8006f00:	4b50      	ldr	r3, [pc, #320]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a4f      	ldr	r2, [pc, #316]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f0a:	6013      	str	r3, [r2, #0]
 8006f0c:	e058      	b.n	8006fc0 <HAL_RCC_OscConfig+0x1e4>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d112      	bne.n	8006f3c <HAL_RCC_OscConfig+0x160>
 8006f16:	4b4b      	ldr	r3, [pc, #300]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a4a      	ldr	r2, [pc, #296]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	4b48      	ldr	r3, [pc, #288]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a47      	ldr	r2, [pc, #284]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f28:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	4b45      	ldr	r3, [pc, #276]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a44      	ldr	r2, [pc, #272]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f38:	6013      	str	r3, [r2, #0]
 8006f3a:	e041      	b.n	8006fc0 <HAL_RCC_OscConfig+0x1e4>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f44:	d112      	bne.n	8006f6c <HAL_RCC_OscConfig+0x190>
 8006f46:	4b3f      	ldr	r3, [pc, #252]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a3e      	ldr	r2, [pc, #248]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f50:	6013      	str	r3, [r2, #0]
 8006f52:	4b3c      	ldr	r3, [pc, #240]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a3b      	ldr	r2, [pc, #236]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f58:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006f5c:	6013      	str	r3, [r2, #0]
 8006f5e:	4b39      	ldr	r3, [pc, #228]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a38      	ldr	r2, [pc, #224]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f68:	6013      	str	r3, [r2, #0]
 8006f6a:	e029      	b.n	8006fc0 <HAL_RCC_OscConfig+0x1e4>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8006f74:	d112      	bne.n	8006f9c <HAL_RCC_OscConfig+0x1c0>
 8006f76:	4b33      	ldr	r3, [pc, #204]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a32      	ldr	r2, [pc, #200]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f80:	6013      	str	r3, [r2, #0]
 8006f82:	4b30      	ldr	r3, [pc, #192]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a2f      	ldr	r2, [pc, #188]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f8c:	6013      	str	r3, [r2, #0]
 8006f8e:	4b2d      	ldr	r3, [pc, #180]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a2c      	ldr	r2, [pc, #176]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f98:	6013      	str	r3, [r2, #0]
 8006f9a:	e011      	b.n	8006fc0 <HAL_RCC_OscConfig+0x1e4>
 8006f9c:	4b29      	ldr	r3, [pc, #164]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a28      	ldr	r2, [pc, #160]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006fa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fa6:	6013      	str	r3, [r2, #0]
 8006fa8:	4b26      	ldr	r3, [pc, #152]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a25      	ldr	r2, [pc, #148]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006fae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fb2:	6013      	str	r3, [r2, #0]
 8006fb4:	4b23      	ldr	r3, [pc, #140]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a22      	ldr	r2, [pc, #136]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006fba:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006fbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d013      	beq.n	8006ff0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fc8:	f7fe fb18 	bl	80055fc <HAL_GetTick>
 8006fcc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fce:	e008      	b.n	8006fe2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006fd0:	f7fe fb14 	bl	80055fc <HAL_GetTick>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	2b64      	cmp	r3, #100	@ 0x64
 8006fdc:	d901      	bls.n	8006fe2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	e32e      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fe2:	4b18      	ldr	r3, [pc, #96]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d0f0      	beq.n	8006fd0 <HAL_RCC_OscConfig+0x1f4>
 8006fee:	e012      	b.n	8007016 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff0:	f7fe fb04 	bl	80055fc <HAL_GetTick>
 8006ff4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ff6:	e008      	b.n	800700a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006ff8:	f7fe fb00 	bl	80055fc <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	2b64      	cmp	r3, #100	@ 0x64
 8007004:	d901      	bls.n	800700a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e31a      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800700a:	4b0e      	ldr	r3, [pc, #56]	@ (8007044 <HAL_RCC_OscConfig+0x268>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1f0      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b00      	cmp	r3, #0
 8007020:	f000 809a 	beq.w	8007158 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d005      	beq.n	8007036 <HAL_RCC_OscConfig+0x25a>
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	2b18      	cmp	r3, #24
 800702e:	d149      	bne.n	80070c4 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	2b01      	cmp	r3, #1
 8007034:	d146      	bne.n	80070c4 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d104      	bne.n	8007048 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e2fe      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
 8007042:	bf00      	nop
 8007044:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007048:	69fb      	ldr	r3, [r7, #28]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d11c      	bne.n	8007088 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800704e:	4b9a      	ldr	r3, [pc, #616]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 0218 	and.w	r2, r3, #24
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	691b      	ldr	r3, [r3, #16]
 800705a:	429a      	cmp	r2, r3
 800705c:	d014      	beq.n	8007088 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800705e:	4b96      	ldr	r3, [pc, #600]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f023 0218 	bic.w	r2, r3, #24
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	4993      	ldr	r1, [pc, #588]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800706c:	4313      	orrs	r3, r2
 800706e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8007070:	f000 fdd0 	bl	8007c14 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007074:	4b91      	ldr	r3, [pc, #580]	@ (80072bc <HAL_RCC_OscConfig+0x4e0>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4618      	mov	r0, r3
 800707a:	f7fe fa35 	bl	80054e8 <HAL_InitTick>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d001      	beq.n	8007088 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e2db      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007088:	f7fe fab8 	bl	80055fc <HAL_GetTick>
 800708c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800708e:	e008      	b.n	80070a2 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007090:	f7fe fab4 	bl	80055fc <HAL_GetTick>
 8007094:	4602      	mov	r2, r0
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	2b02      	cmp	r3, #2
 800709c:	d901      	bls.n	80070a2 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e2ce      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070a2:	4b85      	ldr	r3, [pc, #532]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0302 	and.w	r3, r3, #2
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d0f0      	beq.n	8007090 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80070ae:	4b82      	ldr	r3, [pc, #520]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	041b      	lsls	r3, r3, #16
 80070bc:	497e      	ldr	r1, [pc, #504]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80070be:	4313      	orrs	r3, r2
 80070c0:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80070c2:	e049      	b.n	8007158 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d02c      	beq.n	8007126 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80070cc:	4b7a      	ldr	r3, [pc, #488]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f023 0218 	bic.w	r2, r3, #24
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	4977      	ldr	r1, [pc, #476]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80070de:	4b76      	ldr	r3, [pc, #472]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a75      	ldr	r2, [pc, #468]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80070e4:	f043 0301 	orr.w	r3, r3, #1
 80070e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ea:	f7fe fa87 	bl	80055fc <HAL_GetTick>
 80070ee:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070f0:	e008      	b.n	8007104 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80070f2:	f7fe fa83 	bl	80055fc <HAL_GetTick>
 80070f6:	4602      	mov	r2, r0
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d901      	bls.n	8007104 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e29d      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007104:	4b6c      	ldr	r3, [pc, #432]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 0302 	and.w	r3, r3, #2
 800710c:	2b00      	cmp	r3, #0
 800710e:	d0f0      	beq.n	80070f2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8007110:	4b69      	ldr	r3, [pc, #420]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	041b      	lsls	r3, r3, #16
 800711e:	4966      	ldr	r1, [pc, #408]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007120:	4313      	orrs	r3, r2
 8007122:	610b      	str	r3, [r1, #16]
 8007124:	e018      	b.n	8007158 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007126:	4b64      	ldr	r3, [pc, #400]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a63      	ldr	r2, [pc, #396]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800712c:	f023 0301 	bic.w	r3, r3, #1
 8007130:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007132:	f7fe fa63 	bl	80055fc <HAL_GetTick>
 8007136:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007138:	e008      	b.n	800714c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800713a:	f7fe fa5f 	bl	80055fc <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	2b02      	cmp	r3, #2
 8007146:	d901      	bls.n	800714c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8007148:	2303      	movs	r3, #3
 800714a:	e279      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800714c:	4b5a      	ldr	r3, [pc, #360]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0302 	and.w	r3, r3, #2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1f0      	bne.n	800713a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0308 	and.w	r3, r3, #8
 8007160:	2b00      	cmp	r3, #0
 8007162:	d03c      	beq.n	80071de <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d01c      	beq.n	80071a6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800716c:	4b52      	ldr	r3, [pc, #328]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800716e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007172:	4a51      	ldr	r2, [pc, #324]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007174:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007178:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800717c:	f7fe fa3e 	bl	80055fc <HAL_GetTick>
 8007180:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007182:	e008      	b.n	8007196 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8007184:	f7fe fa3a 	bl	80055fc <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	2b02      	cmp	r3, #2
 8007190:	d901      	bls.n	8007196 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8007192:	2303      	movs	r3, #3
 8007194:	e254      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007196:	4b48      	ldr	r3, [pc, #288]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007198:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800719c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d0ef      	beq.n	8007184 <HAL_RCC_OscConfig+0x3a8>
 80071a4:	e01b      	b.n	80071de <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071a6:	4b44      	ldr	r3, [pc, #272]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80071a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071ac:	4a42      	ldr	r2, [pc, #264]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80071ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071b6:	f7fe fa21 	bl	80055fc <HAL_GetTick>
 80071ba:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80071bc:	e008      	b.n	80071d0 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80071be:	f7fe fa1d 	bl	80055fc <HAL_GetTick>
 80071c2:	4602      	mov	r2, r0
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	1ad3      	subs	r3, r2, r3
 80071c8:	2b02      	cmp	r3, #2
 80071ca:	d901      	bls.n	80071d0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80071cc:	2303      	movs	r3, #3
 80071ce:	e237      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80071d0:	4b39      	ldr	r3, [pc, #228]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80071d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1ef      	bne.n	80071be <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0304 	and.w	r3, r3, #4
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 80d2 	beq.w	8007390 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80071ec:	4b34      	ldr	r3, [pc, #208]	@ (80072c0 <HAL_RCC_OscConfig+0x4e4>)
 80071ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d118      	bne.n	800722a <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80071f8:	4b31      	ldr	r3, [pc, #196]	@ (80072c0 <HAL_RCC_OscConfig+0x4e4>)
 80071fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071fc:	4a30      	ldr	r2, [pc, #192]	@ (80072c0 <HAL_RCC_OscConfig+0x4e4>)
 80071fe:	f043 0301 	orr.w	r3, r3, #1
 8007202:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007204:	f7fe f9fa 	bl	80055fc <HAL_GetTick>
 8007208:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800720a:	e008      	b.n	800721e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800720c:	f7fe f9f6 	bl	80055fc <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	2b02      	cmp	r3, #2
 8007218:	d901      	bls.n	800721e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e210      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800721e:	4b28      	ldr	r3, [pc, #160]	@ (80072c0 <HAL_RCC_OscConfig+0x4e4>)
 8007220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007222:	f003 0301 	and.w	r3, r3, #1
 8007226:	2b00      	cmp	r3, #0
 8007228:	d0f0      	beq.n	800720c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	2b01      	cmp	r3, #1
 8007230:	d108      	bne.n	8007244 <HAL_RCC_OscConfig+0x468>
 8007232:	4b21      	ldr	r3, [pc, #132]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007234:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007238:	4a1f      	ldr	r2, [pc, #124]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800723a:	f043 0301 	orr.w	r3, r3, #1
 800723e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007242:	e074      	b.n	800732e <HAL_RCC_OscConfig+0x552>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d118      	bne.n	800727e <HAL_RCC_OscConfig+0x4a2>
 800724c:	4b1a      	ldr	r3, [pc, #104]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800724e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007252:	4a19      	ldr	r2, [pc, #100]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007254:	f023 0301 	bic.w	r3, r3, #1
 8007258:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800725c:	4b16      	ldr	r3, [pc, #88]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800725e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007262:	4a15      	ldr	r2, [pc, #84]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007264:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007268:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800726c:	4b12      	ldr	r3, [pc, #72]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800726e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007272:	4a11      	ldr	r2, [pc, #68]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007274:	f023 0304 	bic.w	r3, r3, #4
 8007278:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800727c:	e057      	b.n	800732e <HAL_RCC_OscConfig+0x552>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	2b05      	cmp	r3, #5
 8007284:	d11e      	bne.n	80072c4 <HAL_RCC_OscConfig+0x4e8>
 8007286:	4b0c      	ldr	r3, [pc, #48]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007288:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800728c:	4a0a      	ldr	r2, [pc, #40]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800728e:	f043 0304 	orr.w	r3, r3, #4
 8007292:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007296:	4b08      	ldr	r3, [pc, #32]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 8007298:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800729c:	4a06      	ldr	r2, [pc, #24]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 800729e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80072a6:	4b04      	ldr	r3, [pc, #16]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80072a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072ac:	4a02      	ldr	r2, [pc, #8]	@ (80072b8 <HAL_RCC_OscConfig+0x4dc>)
 80072ae:	f043 0301 	orr.w	r3, r3, #1
 80072b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80072b6:	e03a      	b.n	800732e <HAL_RCC_OscConfig+0x552>
 80072b8:	44020c00 	.word	0x44020c00
 80072bc:	20000098 	.word	0x20000098
 80072c0:	44020800 	.word	0x44020800
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	2b85      	cmp	r3, #133	@ 0x85
 80072ca:	d118      	bne.n	80072fe <HAL_RCC_OscConfig+0x522>
 80072cc:	4ba2      	ldr	r3, [pc, #648]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80072ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072d2:	4aa1      	ldr	r2, [pc, #644]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80072d4:	f043 0304 	orr.w	r3, r3, #4
 80072d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80072dc:	4b9e      	ldr	r3, [pc, #632]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80072de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072e2:	4a9d      	ldr	r2, [pc, #628]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80072e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80072ec:	4b9a      	ldr	r3, [pc, #616]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80072ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072f2:	4a99      	ldr	r2, [pc, #612]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80072f4:	f043 0301 	orr.w	r3, r3, #1
 80072f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80072fc:	e017      	b.n	800732e <HAL_RCC_OscConfig+0x552>
 80072fe:	4b96      	ldr	r3, [pc, #600]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007300:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007304:	4a94      	ldr	r2, [pc, #592]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007306:	f023 0301 	bic.w	r3, r3, #1
 800730a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800730e:	4b92      	ldr	r3, [pc, #584]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007310:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007314:	4a90      	ldr	r2, [pc, #576]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007316:	f023 0304 	bic.w	r3, r3, #4
 800731a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800731e:	4b8e      	ldr	r3, [pc, #568]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007320:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007324:	4a8c      	ldr	r2, [pc, #560]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007326:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800732a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d016      	beq.n	8007364 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007336:	f7fe f961 	bl	80055fc <HAL_GetTick>
 800733a:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800733c:	e00a      	b.n	8007354 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800733e:	f7fe f95d 	bl	80055fc <HAL_GetTick>
 8007342:	4602      	mov	r2, r0
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800734c:	4293      	cmp	r3, r2
 800734e:	d901      	bls.n	8007354 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e175      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007354:	4b80      	ldr	r3, [pc, #512]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007356:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800735a:	f003 0302 	and.w	r3, r3, #2
 800735e:	2b00      	cmp	r3, #0
 8007360:	d0ed      	beq.n	800733e <HAL_RCC_OscConfig+0x562>
 8007362:	e015      	b.n	8007390 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007364:	f7fe f94a 	bl	80055fc <HAL_GetTick>
 8007368:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800736a:	e00a      	b.n	8007382 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800736c:	f7fe f946 	bl	80055fc <HAL_GetTick>
 8007370:	4602      	mov	r2, r0
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800737a:	4293      	cmp	r3, r2
 800737c:	d901      	bls.n	8007382 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e15e      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007382:	4b75      	ldr	r3, [pc, #468]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007384:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007388:	f003 0302 	and.w	r3, r3, #2
 800738c:	2b00      	cmp	r3, #0
 800738e:	d1ed      	bne.n	800736c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 0320 	and.w	r3, r3, #32
 8007398:	2b00      	cmp	r3, #0
 800739a:	d036      	beq.n	800740a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d019      	beq.n	80073d8 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80073a4:	4b6c      	ldr	r3, [pc, #432]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a6b      	ldr	r2, [pc, #428]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80073aa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80073ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073b0:	f7fe f924 	bl	80055fc <HAL_GetTick>
 80073b4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80073b6:	e008      	b.n	80073ca <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80073b8:	f7fe f920 	bl	80055fc <HAL_GetTick>
 80073bc:	4602      	mov	r2, r0
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d901      	bls.n	80073ca <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e13a      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80073ca:	4b63      	ldr	r3, [pc, #396]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d0f0      	beq.n	80073b8 <HAL_RCC_OscConfig+0x5dc>
 80073d6:	e018      	b.n	800740a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80073d8:	4b5f      	ldr	r3, [pc, #380]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a5e      	ldr	r2, [pc, #376]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80073de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073e4:	f7fe f90a 	bl	80055fc <HAL_GetTick>
 80073e8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80073ea:	e008      	b.n	80073fe <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80073ec:	f7fe f906 	bl	80055fc <HAL_GetTick>
 80073f0:	4602      	mov	r2, r0
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	1ad3      	subs	r3, r2, r3
 80073f6:	2b02      	cmp	r3, #2
 80073f8:	d901      	bls.n	80073fe <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e120      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80073fe:	4b56      	ldr	r3, [pc, #344]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1f0      	bne.n	80073ec <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 8115 	beq.w	800763e <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	2b18      	cmp	r3, #24
 8007418:	f000 80af 	beq.w	800757a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007420:	2b02      	cmp	r3, #2
 8007422:	f040 8086 	bne.w	8007532 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8007426:	4b4c      	ldr	r3, [pc, #304]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a4b      	ldr	r2, [pc, #300]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 800742c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007432:	f7fe f8e3 	bl	80055fc <HAL_GetTick>
 8007436:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007438:	e008      	b.n	800744c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800743a:	f7fe f8df 	bl	80055fc <HAL_GetTick>
 800743e:	4602      	mov	r2, r0
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	2b02      	cmp	r3, #2
 8007446:	d901      	bls.n	800744c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8007448:	2303      	movs	r3, #3
 800744a:	e0f9      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800744c:	4b42      	ldr	r3, [pc, #264]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1f0      	bne.n	800743a <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8007458:	4b3f      	ldr	r3, [pc, #252]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 800745a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800745c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007460:	f023 0303 	bic.w	r3, r3, #3
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800746c:	0212      	lsls	r2, r2, #8
 800746e:	430a      	orrs	r2, r1
 8007470:	4939      	ldr	r1, [pc, #228]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007472:	4313      	orrs	r3, r2
 8007474:	628b      	str	r3, [r1, #40]	@ 0x28
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800747a:	3b01      	subs	r3, #1
 800747c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007484:	3b01      	subs	r3, #1
 8007486:	025b      	lsls	r3, r3, #9
 8007488:	b29b      	uxth	r3, r3
 800748a:	431a      	orrs	r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007490:	3b01      	subs	r3, #1
 8007492:	041b      	lsls	r3, r3, #16
 8007494:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007498:	431a      	orrs	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749e:	3b01      	subs	r3, #1
 80074a0:	061b      	lsls	r3, r3, #24
 80074a2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80074a6:	492c      	ldr	r1, [pc, #176]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80074ac:	4b2a      	ldr	r3, [pc, #168]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b0:	4a29      	ldr	r2, [pc, #164]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074b2:	f023 0310 	bic.w	r3, r3, #16
 80074b6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074bc:	4a26      	ldr	r2, [pc, #152]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074be:	00db      	lsls	r3, r3, #3
 80074c0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80074c2:	4b25      	ldr	r3, [pc, #148]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c6:	4a24      	ldr	r2, [pc, #144]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074c8:	f043 0310 	orr.w	r3, r3, #16
 80074cc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80074ce:	4b22      	ldr	r3, [pc, #136]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d2:	f023 020c 	bic.w	r2, r3, #12
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074da:	491f      	ldr	r1, [pc, #124]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074dc:	4313      	orrs	r3, r2
 80074de:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80074e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e4:	f023 0220 	bic.w	r2, r3, #32
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074ec:	491a      	ldr	r1, [pc, #104]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074ee:	4313      	orrs	r3, r2
 80074f0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80074f2:	4b19      	ldr	r3, [pc, #100]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f6:	4a18      	ldr	r2, [pc, #96]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 80074f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074fc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80074fe:	4b16      	ldr	r3, [pc, #88]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a15      	ldr	r2, [pc, #84]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007504:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800750a:	f7fe f877 	bl	80055fc <HAL_GetTick>
 800750e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007510:	e008      	b.n	8007524 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007512:	f7fe f873 	bl	80055fc <HAL_GetTick>
 8007516:	4602      	mov	r2, r0
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	2b02      	cmp	r3, #2
 800751e:	d901      	bls.n	8007524 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8007520:	2303      	movs	r3, #3
 8007522:	e08d      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007524:	4b0c      	ldr	r3, [pc, #48]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d0f0      	beq.n	8007512 <HAL_RCC_OscConfig+0x736>
 8007530:	e085      	b.n	800763e <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8007532:	4b09      	ldr	r3, [pc, #36]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a08      	ldr	r2, [pc, #32]	@ (8007558 <HAL_RCC_OscConfig+0x77c>)
 8007538:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800753c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800753e:	f7fe f85d 	bl	80055fc <HAL_GetTick>
 8007542:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007544:	e00a      	b.n	800755c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007546:	f7fe f859 	bl	80055fc <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	2b02      	cmp	r3, #2
 8007552:	d903      	bls.n	800755c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8007554:	2303      	movs	r3, #3
 8007556:	e073      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
 8007558:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800755c:	4b3a      	ldr	r3, [pc, #232]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1ee      	bne.n	8007546 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007568:	4b37      	ldr	r3, [pc, #220]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 800756a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800756c:	4a36      	ldr	r2, [pc, #216]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 800756e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007572:	f023 0303 	bic.w	r3, r3, #3
 8007576:	6293      	str	r3, [r2, #40]	@ 0x28
 8007578:	e061      	b.n	800763e <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800757a:	4b33      	ldr	r3, [pc, #204]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 800757c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800757e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007580:	4b31      	ldr	r3, [pc, #196]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 8007582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007584:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800758a:	2b01      	cmp	r3, #1
 800758c:	d031      	beq.n	80075f2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	f003 0203 	and.w	r2, r3, #3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007598:	429a      	cmp	r2, r3
 800759a:	d12a      	bne.n	80075f2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	0a1b      	lsrs	r3, r3, #8
 80075a0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d122      	bne.n	80075f2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075b6:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d11a      	bne.n	80075f2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	0a5b      	lsrs	r3, r3, #9
 80075c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c8:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d111      	bne.n	80075f2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	0c1b      	lsrs	r3, r3, #16
 80075d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075da:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80075dc:	429a      	cmp	r2, r3
 80075de:	d108      	bne.n	80075f2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	0e1b      	lsrs	r3, r3, #24
 80075e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ec:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d001      	beq.n	80075f6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	e024      	b.n	8007640 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80075f6:	4b14      	ldr	r3, [pc, #80]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 80075f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075fa:	08db      	lsrs	r3, r3, #3
 80075fc:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007604:	429a      	cmp	r2, r3
 8007606:	d01a      	beq.n	800763e <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8007608:	4b0f      	ldr	r3, [pc, #60]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 800760a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760c:	4a0e      	ldr	r2, [pc, #56]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 800760e:	f023 0310 	bic.w	r3, r3, #16
 8007612:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007614:	f7fd fff2 	bl	80055fc <HAL_GetTick>
 8007618:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800761a:	bf00      	nop
 800761c:	f7fd ffee 	bl	80055fc <HAL_GetTick>
 8007620:	4602      	mov	r2, r0
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	4293      	cmp	r3, r2
 8007626:	d0f9      	beq.n	800761c <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800762c:	4a06      	ldr	r2, [pc, #24]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 800762e:	00db      	lsls	r3, r3, #3
 8007630:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8007632:	4b05      	ldr	r3, [pc, #20]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 8007634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007636:	4a04      	ldr	r2, [pc, #16]	@ (8007648 <HAL_RCC_OscConfig+0x86c>)
 8007638:	f043 0310 	orr.w	r3, r3, #16
 800763c:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800763e:	2300      	movs	r3, #0
}
 8007640:	4618      	mov	r0, r3
 8007642:	3720      	adds	r7, #32
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}
 8007648:	44020c00 	.word	0x44020c00

0800764c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d101      	bne.n	8007660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e19e      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007660:	4b83      	ldr	r3, [pc, #524]	@ (8007870 <HAL_RCC_ClockConfig+0x224>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 030f 	and.w	r3, r3, #15
 8007668:	683a      	ldr	r2, [r7, #0]
 800766a:	429a      	cmp	r2, r3
 800766c:	d910      	bls.n	8007690 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800766e:	4b80      	ldr	r3, [pc, #512]	@ (8007870 <HAL_RCC_ClockConfig+0x224>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f023 020f 	bic.w	r2, r3, #15
 8007676:	497e      	ldr	r1, [pc, #504]	@ (8007870 <HAL_RCC_ClockConfig+0x224>)
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	4313      	orrs	r3, r2
 800767c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800767e:	4b7c      	ldr	r3, [pc, #496]	@ (8007870 <HAL_RCC_ClockConfig+0x224>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 030f 	and.w	r3, r3, #15
 8007686:	683a      	ldr	r2, [r7, #0]
 8007688:	429a      	cmp	r2, r3
 800768a:	d001      	beq.n	8007690 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e186      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0310 	and.w	r3, r3, #16
 8007698:	2b00      	cmp	r3, #0
 800769a:	d012      	beq.n	80076c2 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	695a      	ldr	r2, [r3, #20]
 80076a0:	4b74      	ldr	r3, [pc, #464]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80076a2:	6a1b      	ldr	r3, [r3, #32]
 80076a4:	0a1b      	lsrs	r3, r3, #8
 80076a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d909      	bls.n	80076c2 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80076ae:	4b71      	ldr	r3, [pc, #452]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80076b0:	6a1b      	ldr	r3, [r3, #32]
 80076b2:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	695b      	ldr	r3, [r3, #20]
 80076ba:	021b      	lsls	r3, r3, #8
 80076bc:	496d      	ldr	r1, [pc, #436]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 0308 	and.w	r3, r3, #8
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d012      	beq.n	80076f4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691a      	ldr	r2, [r3, #16]
 80076d2:	4b68      	ldr	r3, [pc, #416]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	091b      	lsrs	r3, r3, #4
 80076d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80076dc:	429a      	cmp	r2, r3
 80076de:	d909      	bls.n	80076f4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80076e0:	4b64      	ldr	r3, [pc, #400]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80076e2:	6a1b      	ldr	r3, [r3, #32]
 80076e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	011b      	lsls	r3, r3, #4
 80076ee:	4961      	ldr	r1, [pc, #388]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80076f0:	4313      	orrs	r3, r2
 80076f2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0304 	and.w	r3, r3, #4
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d010      	beq.n	8007722 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	68da      	ldr	r2, [r3, #12]
 8007704:	4b5b      	ldr	r3, [pc, #364]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 8007706:	6a1b      	ldr	r3, [r3, #32]
 8007708:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800770c:	429a      	cmp	r2, r3
 800770e:	d908      	bls.n	8007722 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8007710:	4b58      	ldr	r3, [pc, #352]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 8007712:	6a1b      	ldr	r3, [r3, #32]
 8007714:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	4955      	ldr	r1, [pc, #340]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 800771e:	4313      	orrs	r3, r2
 8007720:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 0302 	and.w	r3, r3, #2
 800772a:	2b00      	cmp	r3, #0
 800772c:	d010      	beq.n	8007750 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689a      	ldr	r2, [r3, #8]
 8007732:	4b50      	ldr	r3, [pc, #320]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 8007734:	6a1b      	ldr	r3, [r3, #32]
 8007736:	f003 030f 	and.w	r3, r3, #15
 800773a:	429a      	cmp	r2, r3
 800773c:	d908      	bls.n	8007750 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800773e:	4b4d      	ldr	r3, [pc, #308]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 8007740:	6a1b      	ldr	r3, [r3, #32]
 8007742:	f023 020f 	bic.w	r2, r3, #15
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	494a      	ldr	r1, [pc, #296]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 800774c:	4313      	orrs	r3, r2
 800774e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0301 	and.w	r3, r3, #1
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 8093 	beq.w	8007884 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	2b03      	cmp	r3, #3
 8007764:	d107      	bne.n	8007776 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007766:	4b43      	ldr	r3, [pc, #268]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d121      	bne.n	80077b6 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e113      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	2b02      	cmp	r3, #2
 800777c:	d107      	bne.n	800778e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800777e:	4b3d      	ldr	r3, [pc, #244]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d115      	bne.n	80077b6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	e107      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d107      	bne.n	80077a6 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007796:	4b37      	ldr	r3, [pc, #220]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d109      	bne.n	80077b6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e0fb      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80077a6:	4b33      	ldr	r3, [pc, #204]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 0302 	and.w	r3, r3, #2
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d101      	bne.n	80077b6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e0f3      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80077b6:	4b2f      	ldr	r3, [pc, #188]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	f023 0203 	bic.w	r2, r3, #3
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	492c      	ldr	r1, [pc, #176]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80077c4:	4313      	orrs	r3, r2
 80077c6:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077c8:	f7fd ff18 	bl	80055fc <HAL_GetTick>
 80077cc:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	2b03      	cmp	r3, #3
 80077d4:	d112      	bne.n	80077fc <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80077d6:	e00a      	b.n	80077ee <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80077d8:	f7fd ff10 	bl	80055fc <HAL_GetTick>
 80077dc:	4602      	mov	r2, r0
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d901      	bls.n	80077ee <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80077ea:	2303      	movs	r3, #3
 80077ec:	e0d7      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80077ee:	4b21      	ldr	r3, [pc, #132]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 80077f0:	69db      	ldr	r3, [r3, #28]
 80077f2:	f003 0318 	and.w	r3, r3, #24
 80077f6:	2b18      	cmp	r3, #24
 80077f8:	d1ee      	bne.n	80077d8 <HAL_RCC_ClockConfig+0x18c>
 80077fa:	e043      	b.n	8007884 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	2b02      	cmp	r3, #2
 8007802:	d112      	bne.n	800782a <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007804:	e00a      	b.n	800781c <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007806:	f7fd fef9 	bl	80055fc <HAL_GetTick>
 800780a:	4602      	mov	r2, r0
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	1ad3      	subs	r3, r2, r3
 8007810:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007814:	4293      	cmp	r3, r2
 8007816:	d901      	bls.n	800781c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	e0c0      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800781c:	4b15      	ldr	r3, [pc, #84]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 800781e:	69db      	ldr	r3, [r3, #28]
 8007820:	f003 0318 	and.w	r3, r3, #24
 8007824:	2b10      	cmp	r3, #16
 8007826:	d1ee      	bne.n	8007806 <HAL_RCC_ClockConfig+0x1ba>
 8007828:	e02c      	b.n	8007884 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	2b01      	cmp	r3, #1
 8007830:	d122      	bne.n	8007878 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8007832:	e00a      	b.n	800784a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007834:	f7fd fee2 	bl	80055fc <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007842:	4293      	cmp	r3, r2
 8007844:	d901      	bls.n	800784a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e0a9      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800784a:	4b0a      	ldr	r3, [pc, #40]	@ (8007874 <HAL_RCC_ClockConfig+0x228>)
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	f003 0318 	and.w	r3, r3, #24
 8007852:	2b08      	cmp	r3, #8
 8007854:	d1ee      	bne.n	8007834 <HAL_RCC_ClockConfig+0x1e8>
 8007856:	e015      	b.n	8007884 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007858:	f7fd fed0 	bl	80055fc <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007866:	4293      	cmp	r3, r2
 8007868:	d906      	bls.n	8007878 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e097      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
 800786e:	bf00      	nop
 8007870:	40022000 	.word	0x40022000
 8007874:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007878:	4b4b      	ldr	r3, [pc, #300]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 800787a:	69db      	ldr	r3, [r3, #28]
 800787c:	f003 0318 	and.w	r3, r3, #24
 8007880:	2b00      	cmp	r3, #0
 8007882:	d1e9      	bne.n	8007858 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d010      	beq.n	80078b2 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	4b44      	ldr	r3, [pc, #272]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	f003 030f 	and.w	r3, r3, #15
 800789c:	429a      	cmp	r2, r3
 800789e:	d208      	bcs.n	80078b2 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80078a0:	4b41      	ldr	r3, [pc, #260]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 80078a2:	6a1b      	ldr	r3, [r3, #32]
 80078a4:	f023 020f 	bic.w	r2, r3, #15
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	493e      	ldr	r1, [pc, #248]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 80078ae:	4313      	orrs	r3, r2
 80078b0:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078b2:	4b3e      	ldr	r3, [pc, #248]	@ (80079ac <HAL_RCC_ClockConfig+0x360>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 030f 	and.w	r3, r3, #15
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	429a      	cmp	r2, r3
 80078be:	d210      	bcs.n	80078e2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078c0:	4b3a      	ldr	r3, [pc, #232]	@ (80079ac <HAL_RCC_ClockConfig+0x360>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f023 020f 	bic.w	r2, r3, #15
 80078c8:	4938      	ldr	r1, [pc, #224]	@ (80079ac <HAL_RCC_ClockConfig+0x360>)
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078d0:	4b36      	ldr	r3, [pc, #216]	@ (80079ac <HAL_RCC_ClockConfig+0x360>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 030f 	and.w	r3, r3, #15
 80078d8:	683a      	ldr	r2, [r7, #0]
 80078da:	429a      	cmp	r2, r3
 80078dc:	d001      	beq.n	80078e2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e05d      	b.n	800799e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0304 	and.w	r3, r3, #4
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d010      	beq.n	8007910 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68da      	ldr	r2, [r3, #12]
 80078f2:	4b2d      	ldr	r3, [pc, #180]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d208      	bcs.n	8007910 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80078fe:	4b2a      	ldr	r3, [pc, #168]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	4927      	ldr	r1, [pc, #156]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 800790c:	4313      	orrs	r3, r2
 800790e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 0308 	and.w	r3, r3, #8
 8007918:	2b00      	cmp	r3, #0
 800791a:	d012      	beq.n	8007942 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	691a      	ldr	r2, [r3, #16]
 8007920:	4b21      	ldr	r3, [pc, #132]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 8007922:	6a1b      	ldr	r3, [r3, #32]
 8007924:	091b      	lsrs	r3, r3, #4
 8007926:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800792a:	429a      	cmp	r2, r3
 800792c:	d209      	bcs.n	8007942 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800792e:	4b1e      	ldr	r3, [pc, #120]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	011b      	lsls	r3, r3, #4
 800793c:	491a      	ldr	r1, [pc, #104]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 800793e:	4313      	orrs	r3, r2
 8007940:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f003 0310 	and.w	r3, r3, #16
 800794a:	2b00      	cmp	r3, #0
 800794c:	d012      	beq.n	8007974 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	695a      	ldr	r2, [r3, #20]
 8007952:	4b15      	ldr	r3, [pc, #84]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 8007954:	6a1b      	ldr	r3, [r3, #32]
 8007956:	0a1b      	lsrs	r3, r3, #8
 8007958:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800795c:	429a      	cmp	r2, r3
 800795e:	d209      	bcs.n	8007974 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8007960:	4b11      	ldr	r3, [pc, #68]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	021b      	lsls	r3, r3, #8
 800796e:	490e      	ldr	r1, [pc, #56]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 8007970:	4313      	orrs	r3, r2
 8007972:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007974:	f000 f822 	bl	80079bc <HAL_RCC_GetSysClockFreq>
 8007978:	4602      	mov	r2, r0
 800797a:	4b0b      	ldr	r3, [pc, #44]	@ (80079a8 <HAL_RCC_ClockConfig+0x35c>)
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f003 030f 	and.w	r3, r3, #15
 8007982:	490b      	ldr	r1, [pc, #44]	@ (80079b0 <HAL_RCC_ClockConfig+0x364>)
 8007984:	5ccb      	ldrb	r3, [r1, r3]
 8007986:	fa22 f303 	lsr.w	r3, r2, r3
 800798a:	4a0a      	ldr	r2, [pc, #40]	@ (80079b4 <HAL_RCC_ClockConfig+0x368>)
 800798c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800798e:	4b0a      	ldr	r3, [pc, #40]	@ (80079b8 <HAL_RCC_ClockConfig+0x36c>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4618      	mov	r0, r3
 8007994:	f7fd fda8 	bl	80054e8 <HAL_InitTick>
 8007998:	4603      	mov	r3, r0
 800799a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800799c:	7afb      	ldrb	r3, [r7, #11]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	44020c00 	.word	0x44020c00
 80079ac:	40022000 	.word	0x40022000
 80079b0:	0801017c 	.word	0x0801017c
 80079b4:	20000000 	.word	0x20000000
 80079b8:	20000098 	.word	0x20000098

080079bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079bc:	b480      	push	{r7}
 80079be:	b089      	sub	sp, #36	@ 0x24
 80079c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80079c2:	4b8c      	ldr	r3, [pc, #560]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 80079c4:	69db      	ldr	r3, [r3, #28]
 80079c6:	f003 0318 	and.w	r3, r3, #24
 80079ca:	2b08      	cmp	r3, #8
 80079cc:	d102      	bne.n	80079d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80079ce:	4b8a      	ldr	r3, [pc, #552]	@ (8007bf8 <HAL_RCC_GetSysClockFreq+0x23c>)
 80079d0:	61fb      	str	r3, [r7, #28]
 80079d2:	e107      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80079d4:	4b87      	ldr	r3, [pc, #540]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 80079d6:	69db      	ldr	r3, [r3, #28]
 80079d8:	f003 0318 	and.w	r3, r3, #24
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d112      	bne.n	8007a06 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80079e0:	4b84      	ldr	r3, [pc, #528]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0320 	and.w	r3, r3, #32
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d009      	beq.n	8007a00 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079ec:	4b81      	ldr	r3, [pc, #516]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	08db      	lsrs	r3, r3, #3
 80079f2:	f003 0303 	and.w	r3, r3, #3
 80079f6:	4a81      	ldr	r2, [pc, #516]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0x240>)
 80079f8:	fa22 f303 	lsr.w	r3, r2, r3
 80079fc:	61fb      	str	r3, [r7, #28]
 80079fe:	e0f1      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8007a00:	4b7e      	ldr	r3, [pc, #504]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0x240>)
 8007a02:	61fb      	str	r3, [r7, #28]
 8007a04:	e0ee      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007a06:	4b7b      	ldr	r3, [pc, #492]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a08:	69db      	ldr	r3, [r3, #28]
 8007a0a:	f003 0318 	and.w	r3, r3, #24
 8007a0e:	2b10      	cmp	r3, #16
 8007a10:	d102      	bne.n	8007a18 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007a12:	4b7b      	ldr	r3, [pc, #492]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0x244>)
 8007a14:	61fb      	str	r3, [r7, #28]
 8007a16:	e0e5      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a18:	4b76      	ldr	r3, [pc, #472]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a1a:	69db      	ldr	r3, [r3, #28]
 8007a1c:	f003 0318 	and.w	r3, r3, #24
 8007a20:	2b18      	cmp	r3, #24
 8007a22:	f040 80dd 	bne.w	8007be0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007a26:	4b73      	ldr	r3, [pc, #460]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a2a:	f003 0303 	and.w	r3, r3, #3
 8007a2e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8007a30:	4b70      	ldr	r3, [pc, #448]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a34:	0a1b      	lsrs	r3, r3, #8
 8007a36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a3a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007a3c:	4b6d      	ldr	r3, [pc, #436]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a40:	091b      	lsrs	r3, r3, #4
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007a48:	4b6a      	ldr	r3, [pc, #424]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8007a4c:	08db      	lsrs	r3, r3, #3
 8007a4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007a52:	68fa      	ldr	r2, [r7, #12]
 8007a54:	fb02 f303 	mul.w	r3, r2, r3
 8007a58:	ee07 3a90 	vmov	s15, r3
 8007a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a60:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 80b7 	beq.w	8007bda <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d003      	beq.n	8007a7a <HAL_RCC_GetSysClockFreq+0xbe>
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	2b03      	cmp	r3, #3
 8007a76:	d056      	beq.n	8007b26 <HAL_RCC_GetSysClockFreq+0x16a>
 8007a78:	e077      	b.n	8007b6a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007a7a:	4b5e      	ldr	r3, [pc, #376]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0320 	and.w	r3, r3, #32
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d02d      	beq.n	8007ae2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a86:	4b5b      	ldr	r3, [pc, #364]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	08db      	lsrs	r3, r3, #3
 8007a8c:	f003 0303 	and.w	r3, r3, #3
 8007a90:	4a5a      	ldr	r2, [pc, #360]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0x240>)
 8007a92:	fa22 f303 	lsr.w	r3, r2, r3
 8007a96:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	ee07 3a90 	vmov	s15, r3
 8007a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	ee07 3a90 	vmov	s15, r3
 8007aa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ab0:	4b50      	ldr	r3, [pc, #320]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ab8:	ee07 3a90 	vmov	s15, r3
 8007abc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ac0:	ed97 6a02 	vldr	s12, [r7, #8]
 8007ac4:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8007c04 <HAL_RCC_GetSysClockFreq+0x248>
 8007ac8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007acc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ad0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ad4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007adc:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8007ae0:	e065      	b.n	8007bae <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	ee07 3a90 	vmov	s15, r3
 8007ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aec:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8007c08 <HAL_RCC_GetSysClockFreq+0x24c>
 8007af0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007af4:	4b3f      	ldr	r3, [pc, #252]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007af8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007afc:	ee07 3a90 	vmov	s15, r3
 8007b00:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b04:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b08:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007c04 <HAL_RCC_GetSysClockFreq+0x248>
 8007b0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007b10:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b18:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007b1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b20:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8007b24:	e043      	b.n	8007bae <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	ee07 3a90 	vmov	s15, r3
 8007b2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b30:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8007c0c <HAL_RCC_GetSysClockFreq+0x250>
 8007b34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b38:	4b2e      	ldr	r3, [pc, #184]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b40:	ee07 3a90 	vmov	s15, r3
 8007b44:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b48:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b4c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8007c04 <HAL_RCC_GetSysClockFreq+0x248>
 8007b50:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007b54:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007b60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b64:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8007b68:	e021      	b.n	8007bae <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	ee07 3a90 	vmov	s15, r3
 8007b70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b74:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007c10 <HAL_RCC_GetSysClockFreq+0x254>
 8007b78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007b7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b84:	ee07 3a90 	vmov	s15, r3
 8007b88:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b8c:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b90:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8007c04 <HAL_RCC_GetSysClockFreq+0x248>
 8007b94:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007b98:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ba0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ba8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8007bac:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8007bae:	4b11      	ldr	r3, [pc, #68]	@ (8007bf4 <HAL_RCC_GetSysClockFreq+0x238>)
 8007bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bb2:	0a5b      	lsrs	r3, r3, #9
 8007bb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bb8:	3301      	adds	r3, #1
 8007bba:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	ee07 3a90 	vmov	s15, r3
 8007bc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007bc6:	edd7 6a06 	vldr	s13, [r7, #24]
 8007bca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007bd2:	ee17 3a90 	vmov	r3, s15
 8007bd6:	61fb      	str	r3, [r7, #28]
 8007bd8:	e004      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	61fb      	str	r3, [r7, #28]
 8007bde:	e001      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8007be0:	4b06      	ldr	r3, [pc, #24]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0x240>)
 8007be2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8007be4:	69fb      	ldr	r3, [r7, #28]
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3724      	adds	r7, #36	@ 0x24
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	44020c00 	.word	0x44020c00
 8007bf8:	003d0900 	.word	0x003d0900
 8007bfc:	03d09000 	.word	0x03d09000
 8007c00:	017d7840 	.word	0x017d7840
 8007c04:	46000000 	.word	0x46000000
 8007c08:	4c742400 	.word	0x4c742400
 8007c0c:	4bbebc20 	.word	0x4bbebc20
 8007c10:	4a742400 	.word	0x4a742400

08007c14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007c18:	f7ff fed0 	bl	80079bc <HAL_RCC_GetSysClockFreq>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	4b08      	ldr	r3, [pc, #32]	@ (8007c40 <HAL_RCC_GetHCLKFreq+0x2c>)
 8007c20:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007c22:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007c26:	4907      	ldr	r1, [pc, #28]	@ (8007c44 <HAL_RCC_GetHCLKFreq+0x30>)
 8007c28:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007c2a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c32:	4a05      	ldr	r2, [pc, #20]	@ (8007c48 <HAL_RCC_GetHCLKFreq+0x34>)
 8007c34:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8007c36:	4b04      	ldr	r3, [pc, #16]	@ (8007c48 <HAL_RCC_GetHCLKFreq+0x34>)
 8007c38:	681b      	ldr	r3, [r3, #0]
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	44020c00 	.word	0x44020c00
 8007c44:	0801017c 	.word	0x0801017c
 8007c48:	20000000 	.word	0x20000000

08007c4c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8007c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c50:	b0ba      	sub	sp, #232	@ 0xe8
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007c5e:	2300      	movs	r3, #0
 8007c60:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007c64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8007c70:	2500      	movs	r5, #0
 8007c72:	ea54 0305 	orrs.w	r3, r4, r5
 8007c76:	d00b      	beq.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8007c78:	4bcd      	ldr	r3, [pc, #820]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007c7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c7e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8007c82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c88:	4ac9      	ldr	r2, [pc, #804]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007c8a:	430b      	orrs	r3, r1
 8007c8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007c90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c98:	f002 0801 	and.w	r8, r2, #1
 8007c9c:	f04f 0900 	mov.w	r9, #0
 8007ca0:	ea58 0309 	orrs.w	r3, r8, r9
 8007ca4:	d042      	beq.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8007ca6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cac:	2b05      	cmp	r3, #5
 8007cae:	d823      	bhi.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8007cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8007cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb6:	bf00      	nop
 8007cb8:	08007d01 	.word	0x08007d01
 8007cbc:	08007cd1 	.word	0x08007cd1
 8007cc0:	08007ce5 	.word	0x08007ce5
 8007cc4:	08007d01 	.word	0x08007d01
 8007cc8:	08007d01 	.word	0x08007d01
 8007ccc:	08007d01 	.word	0x08007d01
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007cd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007cd4:	3308      	adds	r3, #8
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f001 f978 	bl	8008fcc <RCCEx_PLL2_Config>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8007ce2:	e00e      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007ce4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ce8:	3330      	adds	r3, #48	@ 0x30
 8007cea:	4618      	mov	r0, r3
 8007cec:	f001 fa06 	bl	80090fc <RCCEx_PLL3_Config>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8007cf6:	e004      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007cfe:	e000      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8007d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d02:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10c      	bne.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8007d0a:	4ba9      	ldr	r3, [pc, #676]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007d0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007d10:	f023 0107 	bic.w	r1, r3, #7
 8007d14:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d1a:	4aa5      	ldr	r2, [pc, #660]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007d1c:	430b      	orrs	r3, r1
 8007d1e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007d22:	e003      	b.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d24:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007d28:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d2c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d34:	f002 0a02 	and.w	sl, r2, #2
 8007d38:	f04f 0b00 	mov.w	fp, #0
 8007d3c:	ea5a 030b 	orrs.w	r3, sl, fp
 8007d40:	f000 8088 	beq.w	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8007d44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d4a:	2b28      	cmp	r3, #40	@ 0x28
 8007d4c:	d868      	bhi.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d54 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8007d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d54:	08007e29 	.word	0x08007e29
 8007d58:	08007e21 	.word	0x08007e21
 8007d5c:	08007e21 	.word	0x08007e21
 8007d60:	08007e21 	.word	0x08007e21
 8007d64:	08007e21 	.word	0x08007e21
 8007d68:	08007e21 	.word	0x08007e21
 8007d6c:	08007e21 	.word	0x08007e21
 8007d70:	08007e21 	.word	0x08007e21
 8007d74:	08007df9 	.word	0x08007df9
 8007d78:	08007e21 	.word	0x08007e21
 8007d7c:	08007e21 	.word	0x08007e21
 8007d80:	08007e21 	.word	0x08007e21
 8007d84:	08007e21 	.word	0x08007e21
 8007d88:	08007e21 	.word	0x08007e21
 8007d8c:	08007e21 	.word	0x08007e21
 8007d90:	08007e21 	.word	0x08007e21
 8007d94:	08007e0d 	.word	0x08007e0d
 8007d98:	08007e21 	.word	0x08007e21
 8007d9c:	08007e21 	.word	0x08007e21
 8007da0:	08007e21 	.word	0x08007e21
 8007da4:	08007e21 	.word	0x08007e21
 8007da8:	08007e21 	.word	0x08007e21
 8007dac:	08007e21 	.word	0x08007e21
 8007db0:	08007e21 	.word	0x08007e21
 8007db4:	08007e29 	.word	0x08007e29
 8007db8:	08007e21 	.word	0x08007e21
 8007dbc:	08007e21 	.word	0x08007e21
 8007dc0:	08007e21 	.word	0x08007e21
 8007dc4:	08007e21 	.word	0x08007e21
 8007dc8:	08007e21 	.word	0x08007e21
 8007dcc:	08007e21 	.word	0x08007e21
 8007dd0:	08007e21 	.word	0x08007e21
 8007dd4:	08007e29 	.word	0x08007e29
 8007dd8:	08007e21 	.word	0x08007e21
 8007ddc:	08007e21 	.word	0x08007e21
 8007de0:	08007e21 	.word	0x08007e21
 8007de4:	08007e21 	.word	0x08007e21
 8007de8:	08007e21 	.word	0x08007e21
 8007dec:	08007e21 	.word	0x08007e21
 8007df0:	08007e21 	.word	0x08007e21
 8007df4:	08007e29 	.word	0x08007e29
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007df8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dfc:	3308      	adds	r3, #8
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f001 f8e4 	bl	8008fcc <RCCEx_PLL2_Config>
 8007e04:	4603      	mov	r3, r0
 8007e06:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8007e0a:	e00e      	b.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007e0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e10:	3330      	adds	r3, #48	@ 0x30
 8007e12:	4618      	mov	r0, r3
 8007e14:	f001 f972 	bl	80090fc <RCCEx_PLL3_Config>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8007e1e:	e004      	b.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007e26:	e000      	b.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8007e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e2a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10c      	bne.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8007e32:	4b5f      	ldr	r3, [pc, #380]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007e34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007e38:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007e3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e42:	4a5b      	ldr	r2, [pc, #364]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007e44:	430b      	orrs	r3, r1
 8007e46:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007e4a:	e003      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e4c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007e50:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007e54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5c:	f002 0304 	and.w	r3, r2, #4
 8007e60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e64:	2300      	movs	r3, #0
 8007e66:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007e6a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4313      	orrs	r3, r2
 8007e72:	d04e      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8007e74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e7a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007e7e:	d02c      	beq.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8007e80:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007e84:	d825      	bhi.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8007e86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e8a:	d028      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e90:	d81f      	bhi.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8007e92:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e94:	d025      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8007e96:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e98:	d81b      	bhi.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8007e9a:	2b80      	cmp	r3, #128	@ 0x80
 8007e9c:	d00f      	beq.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x272>
 8007e9e:	2b80      	cmp	r3, #128	@ 0x80
 8007ea0:	d817      	bhi.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d01f      	beq.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8007ea6:	2b40      	cmp	r3, #64	@ 0x40
 8007ea8:	d113      	bne.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007eae:	3308      	adds	r3, #8
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f001 f88b 	bl	8008fcc <RCCEx_PLL2_Config>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8007ebc:	e014      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007ebe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ec2:	3330      	adds	r3, #48	@ 0x30
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f001 f919 	bl	80090fc <RCCEx_PLL3_Config>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8007ed0:	e00a      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007ed8:	e006      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007eda:	bf00      	nop
 8007edc:	e004      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007ede:	bf00      	nop
 8007ee0:	e002      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007ee2:	bf00      	nop
 8007ee4:	e000      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007ee6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ee8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10c      	bne.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8007ef0:	4b2f      	ldr	r3, [pc, #188]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007ef2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ef6:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007efa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007efe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f00:	4a2b      	ldr	r2, [pc, #172]	@ (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007f02:	430b      	orrs	r3, r1
 8007f04:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007f08:	e003      	b.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f0a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007f0e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1a:	f002 0308 	and.w	r3, r2, #8
 8007f1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f22:	2300      	movs	r3, #0
 8007f24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	d056      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8007f32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f38:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007f3c:	d031      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8007f3e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007f42:	d82a      	bhi.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007f44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f48:	d02d      	beq.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007f4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f4e:	d824      	bhi.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007f50:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007f54:	d029      	beq.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8007f56:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007f5a:	d81e      	bhi.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007f5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f60:	d011      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8007f62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f66:	d818      	bhi.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d023      	beq.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007f6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f70:	d113      	bne.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007f72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f76:	3308      	adds	r3, #8
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f001 f827 	bl	8008fcc <RCCEx_PLL2_Config>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8007f84:	e017      	b.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007f86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f8a:	3330      	adds	r3, #48	@ 0x30
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f001 f8b5 	bl	80090fc <RCCEx_PLL3_Config>
 8007f92:	4603      	mov	r3, r0
 8007f94:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8007f98:	e00d      	b.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007fa0:	e009      	b.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8007fa2:	bf00      	nop
 8007fa4:	e007      	b.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8007fa6:	bf00      	nop
 8007fa8:	e005      	b.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8007faa:	bf00      	nop
 8007fac:	e003      	b.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8007fae:	bf00      	nop
 8007fb0:	44020c00 	.word	0x44020c00
        break;
 8007fb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fb6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10c      	bne.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8007fbe:	4bb9      	ldr	r3, [pc, #740]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007fc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007fc4:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8007fc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007fcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fce:	4ab5      	ldr	r2, [pc, #724]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007fd0:	430b      	orrs	r3, r1
 8007fd2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007fd6:	e003      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fd8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007fdc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007fe0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe8:	f002 0310 	and.w	r3, r2, #16
 8007fec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007ff6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	d053      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8008000:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008006:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800800a:	d031      	beq.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800800c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008010:	d82a      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008012:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008016:	d02d      	beq.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8008018:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800801c:	d824      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800801e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008022:	d029      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8008024:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008028:	d81e      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800802a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800802e:	d011      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8008030:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008034:	d818      	bhi.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008036:	2b00      	cmp	r3, #0
 8008038:	d020      	beq.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x430>
 800803a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800803e:	d113      	bne.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008040:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008044:	3308      	adds	r3, #8
 8008046:	4618      	mov	r0, r3
 8008048:	f000 ffc0 	bl	8008fcc <RCCEx_PLL2_Config>
 800804c:	4603      	mov	r3, r0
 800804e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8008052:	e014      	b.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008054:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008058:	3330      	adds	r3, #48	@ 0x30
 800805a:	4618      	mov	r0, r3
 800805c:	f001 f84e 	bl	80090fc <RCCEx_PLL3_Config>
 8008060:	4603      	mov	r3, r0
 8008062:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8008066:	e00a      	b.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800806e:	e006      	b.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8008070:	bf00      	nop
 8008072:	e004      	b.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8008074:	bf00      	nop
 8008076:	e002      	b.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8008078:	bf00      	nop
 800807a:	e000      	b.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800807c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800807e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008082:	2b00      	cmp	r3, #0
 8008084:	d10c      	bne.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8008086:	4b87      	ldr	r3, [pc, #540]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008088:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800808c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008090:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008094:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008096:	4a83      	ldr	r2, [pc, #524]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008098:	430b      	orrs	r3, r1
 800809a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800809e:	e003      	b.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080a0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80080a4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80080a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b0:	f002 0320 	and.w	r3, r2, #32
 80080b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80080b8:	2300      	movs	r3, #0
 80080ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080be:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80080c2:	460b      	mov	r3, r1
 80080c4:	4313      	orrs	r3, r2
 80080c6:	d053      	beq.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 80080c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080ce:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80080d2:	d031      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80080d4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80080d8:	d82a      	bhi.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80080da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080de:	d02d      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80080e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080e4:	d824      	bhi.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80080e6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80080ea:	d029      	beq.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80080ec:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80080f0:	d81e      	bhi.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80080f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080f6:	d011      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80080f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080fc:	d818      	bhi.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d020      	beq.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8008102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008106:	d113      	bne.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008108:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800810c:	3308      	adds	r3, #8
 800810e:	4618      	mov	r0, r3
 8008110:	f000 ff5c 	bl	8008fcc <RCCEx_PLL2_Config>
 8008114:	4603      	mov	r3, r0
 8008116:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 800811a:	e014      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800811c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008120:	3330      	adds	r3, #48	@ 0x30
 8008122:	4618      	mov	r0, r3
 8008124:	f000 ffea 	bl	80090fc <RCCEx_PLL3_Config>
 8008128:	4603      	mov	r3, r0
 800812a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 800812e:	e00a      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008136:	e006      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8008138:	bf00      	nop
 800813a:	e004      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800813c:	bf00      	nop
 800813e:	e002      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8008140:	bf00      	nop
 8008142:	e000      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8008144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008146:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800814a:	2b00      	cmp	r3, #0
 800814c:	d10c      	bne.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800814e:	4b55      	ldr	r3, [pc, #340]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008150:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008154:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8008158:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800815c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800815e:	4a51      	ldr	r2, [pc, #324]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008160:	430b      	orrs	r3, r1
 8008162:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008166:	e003      	b.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008168:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800816c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008170:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008178:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800817c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008180:	2300      	movs	r3, #0
 8008182:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008186:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800818a:	460b      	mov	r3, r1
 800818c:	4313      	orrs	r3, r2
 800818e:	d053      	beq.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8008190:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008196:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800819a:	d031      	beq.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800819c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80081a0:	d82a      	bhi.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80081a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081a6:	d02d      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80081a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081ac:	d824      	bhi.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80081ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80081b2:	d029      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80081b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80081b8:	d81e      	bhi.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80081ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081be:	d011      	beq.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80081c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081c4:	d818      	bhi.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d020      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80081ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80081ce:	d113      	bne.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80081d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081d4:	3308      	adds	r3, #8
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 fef8 	bl	8008fcc <RCCEx_PLL2_Config>
 80081dc:	4603      	mov	r3, r0
 80081de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80081e2:	e014      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80081e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081e8:	3330      	adds	r3, #48	@ 0x30
 80081ea:	4618      	mov	r0, r3
 80081ec:	f000 ff86 	bl	80090fc <RCCEx_PLL3_Config>
 80081f0:	4603      	mov	r3, r0
 80081f2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80081f6:	e00a      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80081fe:	e006      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8008200:	bf00      	nop
 8008202:	e004      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8008204:	bf00      	nop
 8008206:	e002      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8008208:	bf00      	nop
 800820a:	e000      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800820c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800820e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10c      	bne.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8008216:	4b23      	ldr	r3, [pc, #140]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800821c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008220:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008226:	4a1f      	ldr	r2, [pc, #124]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008228:	430b      	orrs	r3, r1
 800822a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800822e:	e003      	b.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008230:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008234:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008238:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800823c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008240:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008248:	2300      	movs	r3, #0
 800824a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800824e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008252:	460b      	mov	r3, r1
 8008254:	4313      	orrs	r3, r2
 8008256:	d03d      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8008258:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800825c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800825e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008262:	d01b      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x650>
 8008264:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008268:	d814      	bhi.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800826a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800826e:	d017      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8008270:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008274:	d80e      	bhi.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8008276:	2b00      	cmp	r3, #0
 8008278:	d016      	beq.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 800827a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800827e:	d109      	bne.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008280:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008284:	3330      	adds	r3, #48	@ 0x30
 8008286:	4618      	mov	r0, r3
 8008288:	f000 ff38 	bl	80090fc <RCCEx_PLL3_Config>
 800828c:	4603      	mov	r3, r0
 800828e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8008292:	e00a      	b.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008294:	2301      	movs	r3, #1
 8008296:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800829a:	e006      	b.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 800829c:	bf00      	nop
 800829e:	e004      	b.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 80082a0:	bf00      	nop
 80082a2:	e002      	b.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x65e>
 80082a4:	44020c00 	.word	0x44020c00
        break;
 80082a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082aa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10c      	bne.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80082b2:	4b99      	ldr	r3, [pc, #612]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80082b8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80082bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80082c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80082c2:	4a95      	ldr	r2, [pc, #596]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082c4:	430b      	orrs	r3, r1
 80082c6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80082ca:	e003      	b.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082cc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80082d0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80082d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80082d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082dc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80082e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80082e4:	2300      	movs	r3, #0
 80082e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80082ea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80082ee:	460b      	mov	r3, r1
 80082f0:	4313      	orrs	r3, r2
 80082f2:	d03b      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80082f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80082f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082fa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80082fe:	d01b      	beq.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8008300:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008304:	d814      	bhi.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8008306:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800830a:	d017      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 800830c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008310:	d80e      	bhi.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8008312:	2b00      	cmp	r3, #0
 8008314:	d014      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8008316:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800831a:	d109      	bne.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800831c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008320:	3330      	adds	r3, #48	@ 0x30
 8008322:	4618      	mov	r0, r3
 8008324:	f000 feea 	bl	80090fc <RCCEx_PLL3_Config>
 8008328:	4603      	mov	r3, r0
 800832a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800832e:	e008      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008330:	2301      	movs	r3, #1
 8008332:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008336:	e004      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8008338:	bf00      	nop
 800833a:	e002      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 800833c:	bf00      	nop
 800833e:	e000      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8008340:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008342:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d10c      	bne.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800834a:	4b73      	ldr	r3, [pc, #460]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800834c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008350:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8008354:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008358:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800835a:	4a6f      	ldr	r2, [pc, #444]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800835c:	430b      	orrs	r3, r1
 800835e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008362:	e003      	b.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008364:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008368:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800836c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008374:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008378:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800837c:	2300      	movs	r3, #0
 800837e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008382:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008386:	460b      	mov	r3, r1
 8008388:	4313      	orrs	r3, r2
 800838a:	d03d      	beq.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800838c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008394:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008398:	d01b      	beq.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x786>
 800839a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800839e:	d814      	bhi.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x77e>
 80083a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083a4:	d017      	beq.n	80083d6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 80083a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083aa:	d80e      	bhi.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x77e>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d014      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x78e>
 80083b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083b4:	d109      	bne.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80083b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083ba:	3330      	adds	r3, #48	@ 0x30
 80083bc:	4618      	mov	r0, r3
 80083be:	f000 fe9d 	bl	80090fc <RCCEx_PLL3_Config>
 80083c2:	4603      	mov	r3, r0
 80083c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 80083c8:	e008      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80083d0:	e004      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80083d2:	bf00      	nop
 80083d4:	e002      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80083d6:	bf00      	nop
 80083d8:	e000      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80083da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083dc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10d      	bne.n	8008400 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80083e4:	4b4c      	ldr	r3, [pc, #304]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80083e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80083ea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80083ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083f6:	4a48      	ldr	r2, [pc, #288]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80083f8:	430b      	orrs	r3, r1
 80083fa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80083fe:	e003      	b.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008400:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008404:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8008408:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800840c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008410:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008414:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008418:	2300      	movs	r3, #0
 800841a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800841e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008422:	460b      	mov	r3, r1
 8008424:	4313      	orrs	r3, r2
 8008426:	d035      	beq.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8008428:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800842c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008430:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008434:	d015      	beq.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8008436:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800843a:	d80e      	bhi.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x80e>
 800843c:	2b00      	cmp	r3, #0
 800843e:	d012      	beq.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8008440:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008444:	d109      	bne.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008446:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800844a:	3330      	adds	r3, #48	@ 0x30
 800844c:	4618      	mov	r0, r3
 800844e:	f000 fe55 	bl	80090fc <RCCEx_PLL3_Config>
 8008452:	4603      	mov	r3, r0
 8008454:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8008458:	e006      	b.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008460:	e002      	b.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8008462:	bf00      	nop
 8008464:	e000      	b.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8008466:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008468:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800846c:	2b00      	cmp	r3, #0
 800846e:	d10d      	bne.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8008470:	4b29      	ldr	r3, [pc, #164]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008472:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008476:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800847a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800847e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008482:	4a25      	ldr	r2, [pc, #148]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008484:	430b      	orrs	r3, r1
 8008486:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800848a:	e003      	b.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800848c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008490:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8008494:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849c:	2100      	movs	r1, #0
 800849e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80084a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80084aa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80084ae:	460b      	mov	r3, r1
 80084b0:	4313      	orrs	r3, r2
 80084b2:	d037      	beq.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80084b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084c0:	d015      	beq.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 80084c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084c6:	d80e      	bhi.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d012      	beq.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 80084cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80084d0:	d109      	bne.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80084d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084d6:	3330      	adds	r3, #48	@ 0x30
 80084d8:	4618      	mov	r0, r3
 80084da:	f000 fe0f 	bl	80090fc <RCCEx_PLL3_Config>
 80084de:	4603      	mov	r3, r0
 80084e0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80084e4:	e006      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80084ec:	e002      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80084ee:	bf00      	nop
 80084f0:	e000      	b.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80084f2:	bf00      	nop
    }
    if (ret == HAL_OK)
 80084f4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10f      	bne.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80084fc:	4b06      	ldr	r3, [pc, #24]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80084fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008502:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008506:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800850a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800850e:	4a02      	ldr	r2, [pc, #8]	@ (8008518 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008510:	430b      	orrs	r3, r1
 8008512:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008516:	e005      	b.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8008518:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800851c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008520:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008524:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852c:	2100      	movs	r1, #0
 800852e:	67b9      	str	r1, [r7, #120]	@ 0x78
 8008530:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008534:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008536:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800853a:	460b      	mov	r3, r1
 800853c:	4313      	orrs	r3, r2
 800853e:	d00e      	beq.n	800855e <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8008540:	4bb8      	ldr	r3, [pc, #736]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8008542:	69db      	ldr	r3, [r3, #28]
 8008544:	4ab7      	ldr	r2, [pc, #732]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8008546:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800854a:	61d3      	str	r3, [r2, #28]
 800854c:	4bb5      	ldr	r3, [pc, #724]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800854e:	69d9      	ldr	r1, [r3, #28]
 8008550:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008554:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008558:	4ab2      	ldr	r2, [pc, #712]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800855a:	430b      	orrs	r3, r1
 800855c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800855e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008566:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800856a:	673b      	str	r3, [r7, #112]	@ 0x70
 800856c:	2300      	movs	r3, #0
 800856e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008570:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008574:	460b      	mov	r3, r1
 8008576:	4313      	orrs	r3, r2
 8008578:	d055      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800857a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800857e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008582:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008586:	d031      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8008588:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800858c:	d82a      	bhi.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 800858e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008592:	d02d      	beq.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8008594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008598:	d824      	bhi.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 800859a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800859e:	d029      	beq.n	80085f4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 80085a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085a4:	d81e      	bhi.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80085a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085aa:	d011      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80085ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085b0:	d818      	bhi.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d020      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 80085b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085ba:	d113      	bne.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80085bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085c0:	3308      	adds	r3, #8
 80085c2:	4618      	mov	r0, r3
 80085c4:	f000 fd02 	bl	8008fcc <RCCEx_PLL2_Config>
 80085c8:	4603      	mov	r3, r0
 80085ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80085ce:	e014      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80085d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085d4:	3330      	adds	r3, #48	@ 0x30
 80085d6:	4618      	mov	r0, r3
 80085d8:	f000 fd90 	bl	80090fc <RCCEx_PLL3_Config>
 80085dc:	4603      	mov	r3, r0
 80085de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80085e2:	e00a      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80085ea:	e006      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80085ec:	bf00      	nop
 80085ee:	e004      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80085f0:	bf00      	nop
 80085f2:	e002      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80085f4:	bf00      	nop
 80085f6:	e000      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80085f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d10d      	bne.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8008602:	4b88      	ldr	r3, [pc, #544]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8008604:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008608:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800860c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008610:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008614:	4a83      	ldr	r2, [pc, #524]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8008616:	430b      	orrs	r3, r1
 8008618:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800861c:	e003      	b.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800861e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008622:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008626:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800862a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008632:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008634:	2300      	movs	r3, #0
 8008636:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008638:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800863c:	460b      	mov	r3, r1
 800863e:	4313      	orrs	r3, r2
 8008640:	d055      	beq.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008642:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800864a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800864e:	d031      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8008650:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008654:	d82a      	bhi.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8008656:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800865a:	d02d      	beq.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 800865c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008660:	d824      	bhi.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8008662:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008666:	d029      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008668:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800866c:	d81e      	bhi.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800866e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008672:	d011      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8008674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008678:	d818      	bhi.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800867a:	2b00      	cmp	r3, #0
 800867c:	d020      	beq.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800867e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008682:	d113      	bne.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008684:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008688:	3308      	adds	r3, #8
 800868a:	4618      	mov	r0, r3
 800868c:	f000 fc9e 	bl	8008fcc <RCCEx_PLL2_Config>
 8008690:	4603      	mov	r3, r0
 8008692:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8008696:	e014      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008698:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800869c:	3330      	adds	r3, #48	@ 0x30
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 fd2c 	bl	80090fc <RCCEx_PLL3_Config>
 80086a4:	4603      	mov	r3, r0
 80086a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80086aa:	e00a      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80086b2:	e006      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80086b4:	bf00      	nop
 80086b6:	e004      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80086b8:	bf00      	nop
 80086ba:	e002      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80086bc:	bf00      	nop
 80086be:	e000      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80086c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086c2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d10d      	bne.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80086ca:	4b56      	ldr	r3, [pc, #344]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80086cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086d0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80086d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80086d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086dc:	4a51      	ldr	r2, [pc, #324]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80086de:	430b      	orrs	r3, r1
 80086e0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80086e4:	e003      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086e6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80086ea:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80086ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80086f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80086fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80086fc:	2300      	movs	r3, #0
 80086fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8008700:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008704:	460b      	mov	r3, r1
 8008706:	4313      	orrs	r3, r2
 8008708:	d032      	beq.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800870a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800870e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008712:	2b05      	cmp	r3, #5
 8008714:	d80f      	bhi.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8008716:	2b03      	cmp	r3, #3
 8008718:	d211      	bcs.n	800873e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 800871a:	2b01      	cmp	r3, #1
 800871c:	d911      	bls.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 800871e:	2b02      	cmp	r3, #2
 8008720:	d109      	bne.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008722:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008726:	3308      	adds	r3, #8
 8008728:	4618      	mov	r0, r3
 800872a:	f000 fc4f 	bl	8008fcc <RCCEx_PLL2_Config>
 800872e:	4603      	mov	r3, r0
 8008730:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008734:	e006      	b.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800873c:	e002      	b.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 800873e:	bf00      	nop
 8008740:	e000      	b.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8008742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008744:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008748:	2b00      	cmp	r3, #0
 800874a:	d10d      	bne.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800874c:	4b35      	ldr	r3, [pc, #212]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800874e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008752:	f023 0107 	bic.w	r1, r3, #7
 8008756:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800875a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800875e:	4a31      	ldr	r2, [pc, #196]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8008760:	430b      	orrs	r3, r1
 8008762:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008766:	e003      	b.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008768:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800876c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8008770:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008778:	2100      	movs	r1, #0
 800877a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800877c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008780:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008782:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008786:	460b      	mov	r3, r1
 8008788:	4313      	orrs	r3, r2
 800878a:	d024      	beq.n	80087d6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800878c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008790:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008794:	2b00      	cmp	r3, #0
 8008796:	d005      	beq.n	80087a4 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8008798:	2b08      	cmp	r3, #8
 800879a:	d005      	beq.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80087a2:	e002      	b.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 80087a4:	bf00      	nop
 80087a6:	e000      	b.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 80087a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087aa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d10d      	bne.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80087b2:	4b1c      	ldr	r3, [pc, #112]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80087b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087b8:	f023 0108 	bic.w	r1, r3, #8
 80087bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80087c4:	4a17      	ldr	r2, [pc, #92]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80087c6:	430b      	orrs	r3, r1
 80087c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80087cc:	e003      	b.n	80087d6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087ce:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80087d2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80087d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087de:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80087e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80087e4:	2300      	movs	r3, #0
 80087e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80087e8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80087ec:	460b      	mov	r3, r1
 80087ee:	4313      	orrs	r3, r2
 80087f0:	f000 80b9 	beq.w	8008966 <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80087f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 80087f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f8:	4a0b      	ldr	r2, [pc, #44]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 80087fa:	f043 0301 	orr.w	r3, r3, #1
 80087fe:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008800:	f7fc fefc 	bl	80055fc <HAL_GetTick>
 8008804:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8008808:	e010      	b.n	800882c <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800880a:	f7fc fef7 	bl	80055fc <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008814:	1ad3      	subs	r3, r2, r3
 8008816:	2b02      	cmp	r3, #2
 8008818:	d908      	bls.n	800882c <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 800881a:	2303      	movs	r3, #3
 800881c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008820:	e00a      	b.n	8008838 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8008822:	bf00      	nop
 8008824:	44020c00 	.word	0x44020c00
 8008828:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800882c:	4bba      	ldr	r3, [pc, #744]	@ (8008b18 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 800882e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008830:	f003 0301 	and.w	r3, r3, #1
 8008834:	2b00      	cmp	r3, #0
 8008836:	d0e8      	beq.n	800880a <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8008838:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800883c:	2b00      	cmp	r3, #0
 800883e:	f040 808e 	bne.w	800895e <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008842:	4bb6      	ldr	r3, [pc, #728]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008844:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008848:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800884c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008854:	2b00      	cmp	r3, #0
 8008856:	d023      	beq.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8008858:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800885c:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8008860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008864:	4293      	cmp	r3, r2
 8008866:	d01b      	beq.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008868:	4bac      	ldr	r3, [pc, #688]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800886a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800886e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008872:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008876:	4ba9      	ldr	r3, [pc, #676]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800887c:	4aa7      	ldr	r2, [pc, #668]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800887e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008882:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008886:	4ba5      	ldr	r3, [pc, #660]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008888:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800888c:	4aa3      	ldr	r2, [pc, #652]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800888e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008892:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008896:	4aa1      	ldr	r2, [pc, #644]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800889c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80088a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088a4:	f003 0301 	and.w	r3, r3, #1
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d019      	beq.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088ac:	f7fc fea6 	bl	80055fc <HAL_GetTick>
 80088b0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088b4:	e00d      	b.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088b6:	f7fc fea1 	bl	80055fc <HAL_GetTick>
 80088ba:	4602      	mov	r2, r0
 80088bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088c0:	1ad2      	subs	r2, r2, r3
 80088c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d903      	bls.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 80088ca:	2303      	movs	r3, #3
 80088cc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 80088d0:	e006      	b.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088d2:	4b92      	ldr	r3, [pc, #584]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80088d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088d8:	f003 0302 	and.w	r3, r3, #2
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d0ea      	beq.n	80088b6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 80088e0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d135      	bne.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80088e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80088ec:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80088f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088f8:	d110      	bne.n	800891c <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 80088fa:	4b88      	ldr	r3, [pc, #544]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80088fc:	69db      	ldr	r3, [r3, #28]
 80088fe:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008902:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008906:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800890a:	091b      	lsrs	r3, r3, #4
 800890c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008910:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8008914:	4a81      	ldr	r2, [pc, #516]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008916:	430b      	orrs	r3, r1
 8008918:	61d3      	str	r3, [r2, #28]
 800891a:	e005      	b.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 800891c:	4b7f      	ldr	r3, [pc, #508]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800891e:	69db      	ldr	r3, [r3, #28]
 8008920:	4a7e      	ldr	r2, [pc, #504]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008922:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008926:	61d3      	str	r3, [r2, #28]
 8008928:	4b7c      	ldr	r3, [pc, #496]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800892a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800892e:	4a7b      	ldr	r2, [pc, #492]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008934:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008938:	4b78      	ldr	r3, [pc, #480]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800893a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800893e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008942:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008946:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800894a:	4a74      	ldr	r2, [pc, #464]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800894c:	430b      	orrs	r3, r1
 800894e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008952:	e008      	b.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008954:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008958:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 800895c:	e003      	b.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800895e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008962:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800896a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008974:	2300      	movs	r3, #0
 8008976:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008978:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800897c:	460b      	mov	r3, r1
 800897e:	4313      	orrs	r3, r2
 8008980:	d035      	beq.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008982:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008986:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800898a:	2b30      	cmp	r3, #48	@ 0x30
 800898c:	d014      	beq.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 800898e:	2b30      	cmp	r3, #48	@ 0x30
 8008990:	d80e      	bhi.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8008992:	2b20      	cmp	r3, #32
 8008994:	d012      	beq.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8008996:	2b20      	cmp	r3, #32
 8008998:	d80a      	bhi.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 800899a:	2b00      	cmp	r3, #0
 800899c:	d010      	beq.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 800899e:	2b10      	cmp	r3, #16
 80089a0:	d106      	bne.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089a2:	4b5e      	ldr	r3, [pc, #376]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80089a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089a6:	4a5d      	ldr	r2, [pc, #372]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80089a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089ac:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80089ae:	e008      	b.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80089b6:	e004      	b.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80089b8:	bf00      	nop
 80089ba:	e002      	b.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80089bc:	bf00      	nop
 80089be:	e000      	b.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80089c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089c2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10d      	bne.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80089ca:	4b54      	ldr	r3, [pc, #336]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80089cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089d0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80089d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80089d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089dc:	4a4f      	ldr	r2, [pc, #316]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80089de:	430b      	orrs	r3, r1
 80089e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80089e4:	e003      	b.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089e6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80089ea:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80089ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80089f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f6:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80089fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80089fc:	2300      	movs	r3, #0
 80089fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a00:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008a04:	460b      	mov	r3, r1
 8008a06:	4313      	orrs	r3, r2
 8008a08:	d033      	beq.n	8008a72 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8008a0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d002      	beq.n	8008a1c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 8008a16:	2b40      	cmp	r3, #64	@ 0x40
 8008a18:	d007      	beq.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008a1a:	e010      	b.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a20:	4a3e      	ldr	r2, [pc, #248]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008a22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a26:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008a28:	e00d      	b.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a2e:	3308      	adds	r3, #8
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 facb 	bl	8008fcc <RCCEx_PLL2_Config>
 8008a36:	4603      	mov	r3, r0
 8008a38:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008a3c:	e003      	b.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008a44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a46:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10d      	bne.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8008a4e:	4b33      	ldr	r3, [pc, #204]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008a50:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008a54:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8008a58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008a60:	4a2e      	ldr	r2, [pc, #184]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008a62:	430b      	orrs	r3, r1
 8008a64:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008a68:	e003      	b.n	8008a72 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a6a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008a6e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008a72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a80:	2300      	movs	r3, #0
 8008a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a84:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008a88:	460b      	mov	r3, r1
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	d04c      	beq.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8008a8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a92:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008a96:	2b04      	cmp	r3, #4
 8008a98:	d827      	bhi.n	8008aea <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8008a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008aa0 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 8008a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa0:	08008ab5 	.word	0x08008ab5
 8008aa4:	08008ac3 	.word	0x08008ac3
 8008aa8:	08008ad7 	.word	0x08008ad7
 8008aac:	08008af3 	.word	0x08008af3
 8008ab0:	08008af3 	.word	0x08008af3
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ab4:	4b19      	ldr	r3, [pc, #100]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab8:	4a18      	ldr	r2, [pc, #96]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008aba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008abe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008ac0:	e018      	b.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008ac2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ac6:	3308      	adds	r3, #8
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f000 fa7f 	bl	8008fcc <RCCEx_PLL2_Config>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008ad4:	e00e      	b.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008ad6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ada:	3330      	adds	r3, #48	@ 0x30
 8008adc:	4618      	mov	r0, r3
 8008ade:	f000 fb0d 	bl	80090fc <RCCEx_PLL3_Config>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008ae8:	e004      	b.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008af0:	e000      	b.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 8008af2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008af4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d111      	bne.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008afc:	4b07      	ldr	r3, [pc, #28]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b02:	f023 0107 	bic.w	r1, r3, #7
 8008b06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008b0e:	4a03      	ldr	r2, [pc, #12]	@ (8008b1c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008b10:	430b      	orrs	r3, r1
 8008b12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008b16:	e007      	b.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8008b18:	44020800 	.word	0x44020800
 8008b1c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b20:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008b24:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008b28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b30:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008b34:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b36:	2300      	movs	r3, #0
 8008b38:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b3a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008b3e:	460b      	mov	r3, r1
 8008b40:	4313      	orrs	r3, r2
 8008b42:	f000 8081 	beq.w	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8008b46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008b4e:	2b20      	cmp	r3, #32
 8008b50:	d85f      	bhi.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8008b52:	a201      	add	r2, pc, #4	@ (adr r2, 8008b58 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8008b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b58:	08008bdd 	.word	0x08008bdd
 8008b5c:	08008c13 	.word	0x08008c13
 8008b60:	08008c13 	.word	0x08008c13
 8008b64:	08008c13 	.word	0x08008c13
 8008b68:	08008c13 	.word	0x08008c13
 8008b6c:	08008c13 	.word	0x08008c13
 8008b70:	08008c13 	.word	0x08008c13
 8008b74:	08008c13 	.word	0x08008c13
 8008b78:	08008beb 	.word	0x08008beb
 8008b7c:	08008c13 	.word	0x08008c13
 8008b80:	08008c13 	.word	0x08008c13
 8008b84:	08008c13 	.word	0x08008c13
 8008b88:	08008c13 	.word	0x08008c13
 8008b8c:	08008c13 	.word	0x08008c13
 8008b90:	08008c13 	.word	0x08008c13
 8008b94:	08008c13 	.word	0x08008c13
 8008b98:	08008bff 	.word	0x08008bff
 8008b9c:	08008c13 	.word	0x08008c13
 8008ba0:	08008c13 	.word	0x08008c13
 8008ba4:	08008c13 	.word	0x08008c13
 8008ba8:	08008c13 	.word	0x08008c13
 8008bac:	08008c13 	.word	0x08008c13
 8008bb0:	08008c13 	.word	0x08008c13
 8008bb4:	08008c13 	.word	0x08008c13
 8008bb8:	08008c1b 	.word	0x08008c1b
 8008bbc:	08008c13 	.word	0x08008c13
 8008bc0:	08008c13 	.word	0x08008c13
 8008bc4:	08008c13 	.word	0x08008c13
 8008bc8:	08008c13 	.word	0x08008c13
 8008bcc:	08008c13 	.word	0x08008c13
 8008bd0:	08008c13 	.word	0x08008c13
 8008bd4:	08008c13 	.word	0x08008c13
 8008bd8:	08008c1b 	.word	0x08008c1b
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bdc:	4bb9      	ldr	r3, [pc, #740]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be0:	4ab8      	ldr	r2, [pc, #736]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008be6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008be8:	e018      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008bee:	3308      	adds	r3, #8
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f000 f9eb 	bl	8008fcc <RCCEx_PLL2_Config>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008bfc:	e00e      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008bfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c02:	3330      	adds	r3, #48	@ 0x30
 8008c04:	4618      	mov	r0, r3
 8008c06:	f000 fa79 	bl	80090fc <RCCEx_PLL3_Config>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008c10:	e004      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c12:	2301      	movs	r3, #1
 8008c14:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008c18:	e000      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 8008c1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c1c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10d      	bne.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008c24:	4ba7      	ldr	r3, [pc, #668]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c2a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008c2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008c36:	4aa3      	ldr	r2, [pc, #652]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008c38:	430b      	orrs	r3, r1
 8008c3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008c3e:	e003      	b.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c40:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008c44:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008c48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c50:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c56:	2300      	movs	r3, #0
 8008c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c5a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008c5e:	460b      	mov	r3, r1
 8008c60:	4313      	orrs	r3, r2
 8008c62:	d04e      	beq.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8008c64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c70:	d02e      	beq.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008c72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c76:	d827      	bhi.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008c78:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c7a:	d02b      	beq.n	8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8008c7c:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c7e:	d823      	bhi.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008c80:	2b80      	cmp	r3, #128	@ 0x80
 8008c82:	d017      	beq.n	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 8008c84:	2b80      	cmp	r3, #128	@ 0x80
 8008c86:	d81f      	bhi.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d002      	beq.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0x1046>
 8008c8c:	2b40      	cmp	r3, #64	@ 0x40
 8008c8e:	d007      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 8008c90:	e01a      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c92:	4b8c      	ldr	r3, [pc, #560]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c96:	4a8b      	ldr	r2, [pc, #556]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c9c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008c9e:	e01a      	b.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008ca0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ca4:	3308      	adds	r3, #8
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f000 f990 	bl	8008fcc <RCCEx_PLL2_Config>
 8008cac:	4603      	mov	r3, r0
 8008cae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008cb2:	e010      	b.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008cb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008cb8:	3330      	adds	r3, #48	@ 0x30
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 fa1e 	bl	80090fc <RCCEx_PLL3_Config>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008cc6:	e006      	b.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008cce:	e002      	b.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8008cd0:	bf00      	nop
 8008cd2:	e000      	b.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8008cd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cd6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d10d      	bne.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008cde:	4b79      	ldr	r3, [pc, #484]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ce4:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8008ce8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008cec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008cf0:	4974      	ldr	r1, [pc, #464]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008cf8:	e003      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cfa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008cfe:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8008d02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008d0e:	623b      	str	r3, [r7, #32]
 8008d10:	2300      	movs	r3, #0
 8008d12:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d14:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008d18:	460b      	mov	r3, r1
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	d055      	beq.n	8008dca <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8008d1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d22:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008d26:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008d2a:	d031      	beq.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 8008d2c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008d30:	d82a      	bhi.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8008d32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d36:	d02d      	beq.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8008d38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d3c:	d824      	bhi.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8008d3e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008d42:	d029      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8008d44:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008d48:	d81e      	bhi.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8008d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d4e:	d011      	beq.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8008d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d54:	d818      	bhi.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d020      	beq.n	8008d9c <HAL_RCCEx_PeriphCLKConfig+0x1150>
 8008d5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d5e:	d113      	bne.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008d60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d64:	3308      	adds	r3, #8
 8008d66:	4618      	mov	r0, r3
 8008d68:	f000 f930 	bl	8008fcc <RCCEx_PLL2_Config>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8008d72:	e014      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008d74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d78:	3330      	adds	r3, #48	@ 0x30
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f000 f9be 	bl	80090fc <RCCEx_PLL3_Config>
 8008d80:	4603      	mov	r3, r0
 8008d82:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8008d86:	e00a      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008d8e:	e006      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8008d90:	bf00      	nop
 8008d92:	e004      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8008d94:	bf00      	nop
 8008d96:	e002      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8008d98:	bf00      	nop
 8008d9a:	e000      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8008d9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d9e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d10d      	bne.n	8008dc2 <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8008da6:	4b47      	ldr	r3, [pc, #284]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008dac:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8008db0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008db4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008db8:	4942      	ldr	r1, [pc, #264]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008dc0:	e003      	b.n	8008dca <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dc2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008dc6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008dca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd2:	2100      	movs	r1, #0
 8008dd4:	61b9      	str	r1, [r7, #24]
 8008dd6:	f003 0302 	and.w	r3, r3, #2
 8008dda:	61fb      	str	r3, [r7, #28]
 8008ddc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008de0:	460b      	mov	r3, r1
 8008de2:	4313      	orrs	r3, r2
 8008de4:	d03c      	beq.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8008de6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008dea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008dee:	2b03      	cmp	r3, #3
 8008df0:	d81b      	bhi.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0x11de>
 8008df2:	a201      	add	r2, pc, #4	@ (adr r2, 8008df8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8008df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df8:	08008e33 	.word	0x08008e33
 8008dfc:	08008e09 	.word	0x08008e09
 8008e00:	08008e17 	.word	0x08008e17
 8008e04:	08008e33 	.word	0x08008e33
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e08:	4b2e      	ldr	r3, [pc, #184]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e0c:	4a2d      	ldr	r2, [pc, #180]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008e0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e12:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008e14:	e00e      	b.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008e16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e1a:	3308      	adds	r3, #8
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f000 f8d5 	bl	8008fcc <RCCEx_PLL2_Config>
 8008e22:	4603      	mov	r3, r0
 8008e24:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8008e28:	e004      	b.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008e30:	e000      	b.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8008e32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e34:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10d      	bne.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008e3c:	4b21      	ldr	r3, [pc, #132]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008e3e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e42:	f023 0203 	bic.w	r2, r3, #3
 8008e46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008e4e:	491d      	ldr	r1, [pc, #116]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008e50:	4313      	orrs	r3, r2
 8008e52:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008e56:	e003      	b.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e58:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008e5c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008e60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e68:	2100      	movs	r1, #0
 8008e6a:	6139      	str	r1, [r7, #16]
 8008e6c:	f003 0304 	and.w	r3, r3, #4
 8008e70:	617b      	str	r3, [r7, #20]
 8008e72:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008e76:	460b      	mov	r3, r1
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	d03c      	beq.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8008e7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e88:	d00e      	beq.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8008e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e8e:	d815      	bhi.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x1270>
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d019      	beq.n	8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 8008e94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e98:	d110      	bne.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e9e:	4a09      	ldr	r2, [pc, #36]	@ (8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008ea0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ea4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8008ea6:	e010      	b.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008ea8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008eac:	3308      	adds	r3, #8
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f000 f88c 	bl	8008fcc <RCCEx_PLL2_Config>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8008eba:	e006      	b.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008ec2:	e002      	b.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x127e>
 8008ec4:	44020c00 	.word	0x44020c00
        break;
 8008ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008eca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d10d      	bne.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8008ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008ed4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ed8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008edc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ee4:	4938      	ldr	r1, [pc, #224]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8008eec:	e003      	b.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eee:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008ef2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008ef6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efe:	2100      	movs	r1, #0
 8008f00:	60b9      	str	r1, [r7, #8]
 8008f02:	f003 0310 	and.w	r3, r3, #16
 8008f06:	60fb      	str	r3, [r7, #12]
 8008f08:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	d038      	beq.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8008f12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008f16:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008f1a:	2b30      	cmp	r3, #48	@ 0x30
 8008f1c:	d01b      	beq.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x130a>
 8008f1e:	2b30      	cmp	r3, #48	@ 0x30
 8008f20:	d815      	bhi.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x1302>
 8008f22:	2b10      	cmp	r3, #16
 8008f24:	d002      	beq.n	8008f2c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8008f26:	2b20      	cmp	r3, #32
 8008f28:	d007      	beq.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 8008f2a:	e010      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f2c:	4b26      	ldr	r3, [pc, #152]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f30:	4a25      	ldr	r2, [pc, #148]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f36:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008f38:	e00e      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008f3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008f3e:	3330      	adds	r3, #48	@ 0x30
 8008f40:	4618      	mov	r0, r3
 8008f42:	f000 f8db 	bl	80090fc <RCCEx_PLL3_Config>
 8008f46:	4603      	mov	r3, r0
 8008f48:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8008f4c:	e004      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008f54:	e000      	b.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8008f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f58:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d10d      	bne.n	8008f7c <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8008f60:	4b19      	ldr	r3, [pc, #100]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008f62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f66:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008f6e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008f72:	4915      	ldr	r1, [pc, #84]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008f74:	4313      	orrs	r3, r2
 8008f76:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008f7a:	e003      	b.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f7c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008f80:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008f84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8c:	2100      	movs	r1, #0
 8008f8e:	6039      	str	r1, [r7, #0]
 8008f90:	f003 0308 	and.w	r3, r3, #8
 8008f94:	607b      	str	r3, [r7, #4]
 8008f96:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	d00c      	beq.n	8008fba <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8008fa0:	4b09      	ldr	r3, [pc, #36]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008fa2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008fa6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008fae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008fb2:	4905      	ldr	r1, [pc, #20]	@ (8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8008fba:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	37e8      	adds	r7, #232	@ 0xe8
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fc8:	44020c00 	.word	0x44020c00

08008fcc <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8008fd4:	4b48      	ldr	r3, [pc, #288]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a47      	ldr	r2, [pc, #284]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8008fda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008fde:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008fe0:	f7fc fb0c 	bl	80055fc <HAL_GetTick>
 8008fe4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008fe6:	e008      	b.n	8008ffa <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008fe8:	f7fc fb08 	bl	80055fc <HAL_GetTick>
 8008fec:	4602      	mov	r2, r0
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	1ad3      	subs	r3, r2, r3
 8008ff2:	2b02      	cmp	r3, #2
 8008ff4:	d901      	bls.n	8008ffa <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008ff6:	2303      	movs	r3, #3
 8008ff8:	e07a      	b.n	80090f0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ffa:	4b3f      	ldr	r3, [pc, #252]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009002:	2b00      	cmp	r3, #0
 8009004:	d1f0      	bne.n	8008fe8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009006:	4b3c      	ldr	r3, [pc, #240]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8009008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800900a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800900e:	f023 0303 	bic.w	r3, r3, #3
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	6811      	ldr	r1, [r2, #0]
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	6852      	ldr	r2, [r2, #4]
 800901a:	0212      	lsls	r2, r2, #8
 800901c:	430a      	orrs	r2, r1
 800901e:	4936      	ldr	r1, [pc, #216]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8009020:	4313      	orrs	r3, r2
 8009022:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	3b01      	subs	r3, #1
 800902a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	3b01      	subs	r3, #1
 8009034:	025b      	lsls	r3, r3, #9
 8009036:	b29b      	uxth	r3, r3
 8009038:	431a      	orrs	r2, r3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	691b      	ldr	r3, [r3, #16]
 800903e:	3b01      	subs	r3, #1
 8009040:	041b      	lsls	r3, r3, #16
 8009042:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009046:	431a      	orrs	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	695b      	ldr	r3, [r3, #20]
 800904c:	3b01      	subs	r3, #1
 800904e:	061b      	lsls	r3, r3, #24
 8009050:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009054:	4928      	ldr	r1, [pc, #160]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8009056:	4313      	orrs	r3, r2
 8009058:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800905a:	4b27      	ldr	r3, [pc, #156]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 800905c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905e:	f023 020c 	bic.w	r2, r3, #12
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	699b      	ldr	r3, [r3, #24]
 8009066:	4924      	ldr	r1, [pc, #144]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8009068:	4313      	orrs	r3, r2
 800906a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800906c:	4b22      	ldr	r3, [pc, #136]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 800906e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009070:	f023 0220 	bic.w	r2, r3, #32
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	69db      	ldr	r3, [r3, #28]
 8009078:	491f      	ldr	r1, [pc, #124]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 800907a:	4313      	orrs	r3, r2
 800907c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800907e:	4b1e      	ldr	r3, [pc, #120]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8009080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009086:	491c      	ldr	r1, [pc, #112]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8009088:	4313      	orrs	r3, r2
 800908a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800908c:	4b1a      	ldr	r3, [pc, #104]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 800908e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009090:	4a19      	ldr	r2, [pc, #100]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 8009092:	f023 0310 	bic.w	r3, r3, #16
 8009096:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009098:	4b17      	ldr	r3, [pc, #92]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 800909a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800909c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090a0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	6a12      	ldr	r2, [r2, #32]
 80090a8:	00d2      	lsls	r2, r2, #3
 80090aa:	4913      	ldr	r1, [pc, #76]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80090b0:	4b11      	ldr	r3, [pc, #68]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 80090b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b4:	4a10      	ldr	r2, [pc, #64]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 80090b6:	f043 0310 	orr.w	r3, r3, #16
 80090ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80090bc:	4b0e      	ldr	r3, [pc, #56]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a0d      	ldr	r2, [pc, #52]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 80090c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80090c6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80090c8:	f7fc fa98 	bl	80055fc <HAL_GetTick>
 80090cc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80090ce:	e008      	b.n	80090e2 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80090d0:	f7fc fa94 	bl	80055fc <HAL_GetTick>
 80090d4:	4602      	mov	r2, r0
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	1ad3      	subs	r3, r2, r3
 80090da:	2b02      	cmp	r3, #2
 80090dc:	d901      	bls.n	80090e2 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80090de:	2303      	movs	r3, #3
 80090e0:	e006      	b.n	80090f0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80090e2:	4b05      	ldr	r3, [pc, #20]	@ (80090f8 <RCCEx_PLL2_Config+0x12c>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d0f0      	beq.n	80090d0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80090ee:	2300      	movs	r3, #0

}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3710      	adds	r7, #16
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}
 80090f8:	44020c00 	.word	0x44020c00

080090fc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009104:	4b48      	ldr	r3, [pc, #288]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4a47      	ldr	r2, [pc, #284]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 800910a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800910e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009110:	f7fc fa74 	bl	80055fc <HAL_GetTick>
 8009114:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009116:	e008      	b.n	800912a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009118:	f7fc fa70 	bl	80055fc <HAL_GetTick>
 800911c:	4602      	mov	r2, r0
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	2b02      	cmp	r3, #2
 8009124:	d901      	bls.n	800912a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009126:	2303      	movs	r3, #3
 8009128:	e07a      	b.n	8009220 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800912a:	4b3f      	ldr	r3, [pc, #252]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009132:	2b00      	cmp	r3, #0
 8009134:	d1f0      	bne.n	8009118 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009136:	4b3c      	ldr	r3, [pc, #240]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 8009138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800913a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800913e:	f023 0303 	bic.w	r3, r3, #3
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	6811      	ldr	r1, [r2, #0]
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	6852      	ldr	r2, [r2, #4]
 800914a:	0212      	lsls	r2, r2, #8
 800914c:	430a      	orrs	r2, r1
 800914e:	4936      	ldr	r1, [pc, #216]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 8009150:	4313      	orrs	r3, r2
 8009152:	630b      	str	r3, [r1, #48]	@ 0x30
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	3b01      	subs	r3, #1
 800915a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	68db      	ldr	r3, [r3, #12]
 8009162:	3b01      	subs	r3, #1
 8009164:	025b      	lsls	r3, r3, #9
 8009166:	b29b      	uxth	r3, r3
 8009168:	431a      	orrs	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	3b01      	subs	r3, #1
 8009170:	041b      	lsls	r3, r3, #16
 8009172:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009176:	431a      	orrs	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	695b      	ldr	r3, [r3, #20]
 800917c:	3b01      	subs	r3, #1
 800917e:	061b      	lsls	r3, r3, #24
 8009180:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009184:	4928      	ldr	r1, [pc, #160]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 8009186:	4313      	orrs	r3, r2
 8009188:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800918a:	4b27      	ldr	r3, [pc, #156]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 800918c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800918e:	f023 020c 	bic.w	r2, r3, #12
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	4924      	ldr	r1, [pc, #144]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 8009198:	4313      	orrs	r3, r2
 800919a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800919c:	4b22      	ldr	r3, [pc, #136]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 800919e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a0:	f023 0220 	bic.w	r2, r3, #32
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	69db      	ldr	r3, [r3, #28]
 80091a8:	491f      	ldr	r1, [pc, #124]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091aa:	4313      	orrs	r3, r2
 80091ac:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80091ae:	4b1e      	ldr	r3, [pc, #120]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b6:	491c      	ldr	r1, [pc, #112]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091b8:	4313      	orrs	r3, r2
 80091ba:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80091bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091c0:	4a19      	ldr	r2, [pc, #100]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091c2:	f023 0310 	bic.w	r3, r3, #16
 80091c6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80091c8:	4b17      	ldr	r3, [pc, #92]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091cc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80091d0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	6a12      	ldr	r2, [r2, #32]
 80091d8:	00d2      	lsls	r2, r2, #3
 80091da:	4913      	ldr	r1, [pc, #76]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091dc:	4313      	orrs	r3, r2
 80091de:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80091e0:	4b11      	ldr	r3, [pc, #68]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e4:	4a10      	ldr	r2, [pc, #64]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091e6:	f043 0310 	orr.w	r3, r3, #16
 80091ea:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80091ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a0d      	ldr	r2, [pc, #52]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 80091f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091f6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80091f8:	f7fc fa00 	bl	80055fc <HAL_GetTick>
 80091fc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80091fe:	e008      	b.n	8009212 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009200:	f7fc f9fc 	bl	80055fc <HAL_GetTick>
 8009204:	4602      	mov	r2, r0
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	1ad3      	subs	r3, r2, r3
 800920a:	2b02      	cmp	r3, #2
 800920c:	d901      	bls.n	8009212 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800920e:	2303      	movs	r3, #3
 8009210:	e006      	b.n	8009220 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009212:	4b05      	ldr	r3, [pc, #20]	@ (8009228 <RCCEx_PLL3_Config+0x12c>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800921a:	2b00      	cmp	r3, #0
 800921c:	d0f0      	beq.n	8009200 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	44020c00 	.word	0x44020c00

0800922c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d101      	bne.n	800923e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800923a:	2301      	movs	r3, #1
 800923c:	e10d      	b.n	800945a <HAL_SPI_Init+0x22e>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a88      	ldr	r2, [pc, #544]	@ (8009464 <HAL_SPI_Init+0x238>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d004      	beq.n	8009252 <HAL_SPI_Init+0x26>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a86      	ldr	r2, [pc, #536]	@ (8009468 <HAL_SPI_Init+0x23c>)
 800924e:	4293      	cmp	r3, r2
 8009250:	e000      	b.n	8009254 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8009252:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a81      	ldr	r2, [pc, #516]	@ (8009464 <HAL_SPI_Init+0x238>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d004      	beq.n	800926e <HAL_SPI_Init+0x42>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a7f      	ldr	r2, [pc, #508]	@ (8009468 <HAL_SPI_Init+0x23c>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d105      	bne.n	800927a <HAL_SPI_Init+0x4e>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	2b0f      	cmp	r3, #15
 8009274:	d901      	bls.n	800927a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e0ef      	b.n	800945a <HAL_SPI_Init+0x22e>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f001 fa00 	bl	800a680 <SPI_GetPacketSize>
 8009280:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a77      	ldr	r2, [pc, #476]	@ (8009464 <HAL_SPI_Init+0x238>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d004      	beq.n	8009296 <HAL_SPI_Init+0x6a>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a75      	ldr	r2, [pc, #468]	@ (8009468 <HAL_SPI_Init+0x23c>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d102      	bne.n	800929c <HAL_SPI_Init+0x70>
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2b08      	cmp	r3, #8
 800929a:	d820      	bhi.n	80092de <HAL_SPI_Init+0xb2>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80092a0:	4a72      	ldr	r2, [pc, #456]	@ (800946c <HAL_SPI_Init+0x240>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d018      	beq.n	80092d8 <HAL_SPI_Init+0xac>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a71      	ldr	r2, [pc, #452]	@ (8009470 <HAL_SPI_Init+0x244>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d013      	beq.n	80092d8 <HAL_SPI_Init+0xac>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a6f      	ldr	r2, [pc, #444]	@ (8009474 <HAL_SPI_Init+0x248>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d00e      	beq.n	80092d8 <HAL_SPI_Init+0xac>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a6e      	ldr	r2, [pc, #440]	@ (8009478 <HAL_SPI_Init+0x24c>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d009      	beq.n	80092d8 <HAL_SPI_Init+0xac>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a6c      	ldr	r2, [pc, #432]	@ (800947c <HAL_SPI_Init+0x250>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d004      	beq.n	80092d8 <HAL_SPI_Init+0xac>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a6b      	ldr	r2, [pc, #428]	@ (8009480 <HAL_SPI_Init+0x254>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d104      	bne.n	80092e2 <HAL_SPI_Init+0xb6>
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2b10      	cmp	r3, #16
 80092dc:	d901      	bls.n	80092e2 <HAL_SPI_Init+0xb6>
  {
    return HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	e0bb      	b.n	800945a <HAL_SPI_Init+0x22e>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d106      	bne.n	80092fc <HAL_SPI_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f7f8 fa9a 	bl	8001830 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2202      	movs	r2, #2
 8009300:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f022 0201 	bic.w	r2, r2, #1
 8009312:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	689b      	ldr	r3, [r3, #8]
 800931a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800931e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	699b      	ldr	r3, [r3, #24]
 8009324:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009328:	d119      	bne.n	800935e <HAL_SPI_Init+0x132>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009332:	d103      	bne.n	800933c <HAL_SPI_Init+0x110>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009338:	2b00      	cmp	r3, #0
 800933a:	d008      	beq.n	800934e <HAL_SPI_Init+0x122>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009340:	2b00      	cmp	r3, #0
 8009342:	d10c      	bne.n	800935e <HAL_SPI_Init+0x132>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009348:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800934c:	d107      	bne.n	800935e <HAL_SPI_Init+0x132>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800935c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009366:	2b00      	cmp	r3, #0
 8009368:	d00f      	beq.n	800938a <HAL_SPI_Init+0x15e>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	2b06      	cmp	r3, #6
 8009370:	d90b      	bls.n	800938a <HAL_SPI_Init+0x15e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	430a      	orrs	r2, r1
 8009386:	601a      	str	r2, [r3, #0]
 8009388:	e007      	b.n	800939a <HAL_SPI_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	681a      	ldr	r2, [r3, #0]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009398:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	69da      	ldr	r2, [r3, #28]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093a2:	431a      	orrs	r2, r3
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	431a      	orrs	r2, r3
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ac:	ea42 0103 	orr.w	r1, r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68da      	ldr	r2, [r3, #12]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	430a      	orrs	r2, r1
 80093ba:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c4:	431a      	orrs	r2, r3
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ca:	431a      	orrs	r2, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	699b      	ldr	r3, [r3, #24]
 80093d0:	431a      	orrs	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	431a      	orrs	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	695b      	ldr	r3, [r3, #20]
 80093dc:	431a      	orrs	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a1b      	ldr	r3, [r3, #32]
 80093e2:	431a      	orrs	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	431a      	orrs	r2, r3
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ee:	431a      	orrs	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	431a      	orrs	r2, r3
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093fa:	431a      	orrs	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009400:	431a      	orrs	r2, r3
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009406:	ea42 0103 	orr.w	r1, r2, r3
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	430a      	orrs	r2, r1
 8009414:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f022 0201 	bic.w	r2, r2, #1
 8009424:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800942e:	2b00      	cmp	r3, #0
 8009430:	d00a      	beq.n	8009448 <HAL_SPI_Init+0x21c>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	430a      	orrs	r2, r1
 8009446:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	3710      	adds	r7, #16
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
 8009462:	bf00      	nop
 8009464:	40014c00 	.word	0x40014c00
 8009468:	50014c00 	.word	0x50014c00
 800946c:	40013000 	.word	0x40013000
 8009470:	50013000 	.word	0x50013000
 8009474:	40003800 	.word	0x40003800
 8009478:	50003800 	.word	0x50003800
 800947c:	40003c00 	.word	0x40003c00
 8009480:	50003c00 	.word	0x50003c00

08009484 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b088      	sub	sp, #32
 8009488:	af02      	add	r7, sp, #8
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	603b      	str	r3, [r7, #0]
 8009490:	4613      	mov	r3, r2
 8009492:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	3320      	adds	r3, #32
 800949a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a92      	ldr	r2, [pc, #584]	@ (80096ec <HAL_SPI_Transmit+0x268>)
 80094a2:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094a4:	f7fc f8aa 	bl	80055fc <HAL_GetTick>
 80094a8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d001      	beq.n	80094ba <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 80094b6:	2302      	movs	r3, #2
 80094b8:	e1fc      	b.n	80098b4 <HAL_SPI_Transmit+0x430>
  }

  if ((pData == NULL) || (Size == 0UL))
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d002      	beq.n	80094c6 <HAL_SPI_Transmit+0x42>
 80094c0:	88fb      	ldrh	r3, [r7, #6]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d101      	bne.n	80094ca <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	e1f4      	b.n	80098b4 <HAL_SPI_Transmit+0x430>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d101      	bne.n	80094d8 <HAL_SPI_Transmit+0x54>
 80094d4:	2302      	movs	r3, #2
 80094d6:	e1ed      	b.n	80098b4 <HAL_SPI_Transmit+0x430>
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2203      	movs	r2, #3
 80094e4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	68ba      	ldr	r2, [r7, #8]
 80094f4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	88fa      	ldrh	r2, [r7, #6]
 80094fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	88fa      	ldrh	r2, [r7, #6]
 8009502:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2200      	movs	r2, #0
 8009510:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2200      	movs	r2, #0
 8009518:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2200      	movs	r2, #0
 8009520:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2200      	movs	r2, #0
 8009526:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	689b      	ldr	r3, [r3, #8]
 800952c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009530:	d108      	bne.n	8009544 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009540:	601a      	str	r2, [r3, #0]
 8009542:	e009      	b.n	8009558 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009556:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	0c1b      	lsrs	r3, r3, #16
 8009560:	041b      	lsls	r3, r3, #16
 8009562:	88f9      	ldrh	r1, [r7, #6]
 8009564:	68fa      	ldr	r2, [r7, #12]
 8009566:	6812      	ldr	r2, [r2, #0]
 8009568:	430b      	orrs	r3, r1
 800956a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f042 0201 	orr.w	r2, r2, #1
 800957a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009584:	d107      	bne.n	8009596 <HAL_SPI_Transmit+0x112>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009594:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	2b0f      	cmp	r3, #15
 800959c:	d965      	bls.n	800966a <HAL_SPI_Transmit+0x1e6>
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a53      	ldr	r2, [pc, #332]	@ (80096f0 <HAL_SPI_Transmit+0x26c>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d059      	beq.n	800965c <HAL_SPI_Transmit+0x1d8>
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a51      	ldr	r2, [pc, #324]	@ (80096f4 <HAL_SPI_Transmit+0x270>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d054      	beq.n	800965c <HAL_SPI_Transmit+0x1d8>
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a50      	ldr	r2, [pc, #320]	@ (80096f8 <HAL_SPI_Transmit+0x274>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d04f      	beq.n	800965c <HAL_SPI_Transmit+0x1d8>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a4e      	ldr	r2, [pc, #312]	@ (80096fc <HAL_SPI_Transmit+0x278>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d04a      	beq.n	800965c <HAL_SPI_Transmit+0x1d8>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a4d      	ldr	r2, [pc, #308]	@ (8009700 <HAL_SPI_Transmit+0x27c>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d045      	beq.n	800965c <HAL_SPI_Transmit+0x1d8>
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a4b      	ldr	r2, [pc, #300]	@ (8009704 <HAL_SPI_Transmit+0x280>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d147      	bne.n	800966a <HAL_SPI_Transmit+0x1e6>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80095da:	e03f      	b.n	800965c <HAL_SPI_Transmit+0x1d8>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	f003 0302 	and.w	r3, r3, #2
 80095e6:	2b02      	cmp	r3, #2
 80095e8:	d114      	bne.n	8009614 <HAL_SPI_Transmit+0x190>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	6812      	ldr	r2, [r2, #0]
 80095f4:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095fa:	1d1a      	adds	r2, r3, #4
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009606:	b29b      	uxth	r3, r3
 8009608:	3b01      	subs	r3, #1
 800960a:	b29a      	uxth	r2, r3
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009612:	e023      	b.n	800965c <HAL_SPI_Transmit+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009614:	f7fb fff2 	bl	80055fc <HAL_GetTick>
 8009618:	4602      	mov	r2, r0
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	1ad3      	subs	r3, r2, r3
 800961e:	683a      	ldr	r2, [r7, #0]
 8009620:	429a      	cmp	r2, r3
 8009622:	d803      	bhi.n	800962c <HAL_SPI_Transmit+0x1a8>
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800962a:	d102      	bne.n	8009632 <HAL_SPI_Transmit+0x1ae>
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d114      	bne.n	800965c <HAL_SPI_Transmit+0x1d8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f000 ff56 	bl	800a4e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800963e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2200      	movs	r2, #0
 8009654:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009658:	2303      	movs	r3, #3
 800965a:	e12b      	b.n	80098b4 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009662:	b29b      	uxth	r3, r3
 8009664:	2b00      	cmp	r3, #0
 8009666:	d1b9      	bne.n	80095dc <HAL_SPI_Transmit+0x158>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009668:	e0fe      	b.n	8009868 <HAL_SPI_Transmit+0x3e4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	68db      	ldr	r3, [r3, #12]
 800966e:	2b07      	cmp	r3, #7
 8009670:	f240 80f3 	bls.w	800985a <HAL_SPI_Transmit+0x3d6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009674:	e06c      	b.n	8009750 <HAL_SPI_Transmit+0x2cc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	695b      	ldr	r3, [r3, #20]
 800967c:	f003 0302 	and.w	r3, r3, #2
 8009680:	2b02      	cmp	r3, #2
 8009682:	d141      	bne.n	8009708 <HAL_SPI_Transmit+0x284>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800968a:	b29b      	uxth	r3, r3
 800968c:	2b01      	cmp	r3, #1
 800968e:	d918      	bls.n	80096c2 <HAL_SPI_Transmit+0x23e>
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009694:	2b00      	cmp	r3, #0
 8009696:	d014      	beq.n	80096c2 <HAL_SPI_Transmit+0x23e>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	6812      	ldr	r2, [r2, #0]
 80096a2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096a8:	1d1a      	adds	r2, r3, #4
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	3b02      	subs	r3, #2
 80096b8:	b29a      	uxth	r2, r3
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80096c0:	e046      	b.n	8009750 <HAL_SPI_Transmit+0x2cc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096c6:	881a      	ldrh	r2, [r3, #0]
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096d0:	1c9a      	adds	r2, r3, #2
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80096dc:	b29b      	uxth	r3, r3
 80096de:	3b01      	subs	r3, #1
 80096e0:	b29a      	uxth	r2, r3
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80096e8:	e032      	b.n	8009750 <HAL_SPI_Transmit+0x2cc>
 80096ea:	bf00      	nop
 80096ec:	40014c00 	.word	0x40014c00
 80096f0:	40013000 	.word	0x40013000
 80096f4:	50013000 	.word	0x50013000
 80096f8:	40003800 	.word	0x40003800
 80096fc:	50003800 	.word	0x50003800
 8009700:	40003c00 	.word	0x40003c00
 8009704:	50003c00 	.word	0x50003c00
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009708:	f7fb ff78 	bl	80055fc <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	429a      	cmp	r2, r3
 8009716:	d803      	bhi.n	8009720 <HAL_SPI_Transmit+0x29c>
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971e:	d102      	bne.n	8009726 <HAL_SPI_Transmit+0x2a2>
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d114      	bne.n	8009750 <HAL_SPI_Transmit+0x2cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	f000 fedc 	bl	800a4e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009732:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	2201      	movs	r2, #1
 8009740:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2200      	movs	r2, #0
 8009748:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800974c:	2303      	movs	r3, #3
 800974e:	e0b1      	b.n	80098b4 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009756:	b29b      	uxth	r3, r3
 8009758:	2b00      	cmp	r3, #0
 800975a:	d18c      	bne.n	8009676 <HAL_SPI_Transmit+0x1f2>
 800975c:	e084      	b.n	8009868 <HAL_SPI_Transmit+0x3e4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	695b      	ldr	r3, [r3, #20]
 8009764:	f003 0302 	and.w	r3, r3, #2
 8009768:	2b02      	cmp	r3, #2
 800976a:	d152      	bne.n	8009812 <HAL_SPI_Transmit+0x38e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009772:	b29b      	uxth	r3, r3
 8009774:	2b03      	cmp	r3, #3
 8009776:	d918      	bls.n	80097aa <HAL_SPI_Transmit+0x326>
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800977c:	2b40      	cmp	r3, #64	@ 0x40
 800977e:	d914      	bls.n	80097aa <HAL_SPI_Transmit+0x326>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	6812      	ldr	r2, [r2, #0]
 800978a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009790:	1d1a      	adds	r2, r3, #4
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800979c:	b29b      	uxth	r3, r3
 800979e:	3b04      	subs	r3, #4
 80097a0:	b29a      	uxth	r2, r3
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80097a8:	e057      	b.n	800985a <HAL_SPI_Transmit+0x3d6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d917      	bls.n	80097e6 <HAL_SPI_Transmit+0x362>
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d013      	beq.n	80097e6 <HAL_SPI_Transmit+0x362>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097c2:	881a      	ldrh	r2, [r3, #0]
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097cc:	1c9a      	adds	r2, r3, #2
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80097d8:	b29b      	uxth	r3, r3
 80097da:	3b02      	subs	r3, #2
 80097dc:	b29a      	uxth	r2, r3
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80097e4:	e039      	b.n	800985a <HAL_SPI_Transmit+0x3d6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3320      	adds	r3, #32
 80097f0:	7812      	ldrb	r2, [r2, #0]
 80097f2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097f8:	1c5a      	adds	r2, r3, #1
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009804:	b29b      	uxth	r3, r3
 8009806:	3b01      	subs	r3, #1
 8009808:	b29a      	uxth	r2, r3
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009810:	e023      	b.n	800985a <HAL_SPI_Transmit+0x3d6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009812:	f7fb fef3 	bl	80055fc <HAL_GetTick>
 8009816:	4602      	mov	r2, r0
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	1ad3      	subs	r3, r2, r3
 800981c:	683a      	ldr	r2, [r7, #0]
 800981e:	429a      	cmp	r2, r3
 8009820:	d803      	bhi.n	800982a <HAL_SPI_Transmit+0x3a6>
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009828:	d102      	bne.n	8009830 <HAL_SPI_Transmit+0x3ac>
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d114      	bne.n	800985a <HAL_SPI_Transmit+0x3d6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f000 fe57 	bl	800a4e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800983c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2201      	movs	r2, #1
 800984a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009856:	2303      	movs	r3, #3
 8009858:	e02c      	b.n	80098b4 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009860:	b29b      	uxth	r3, r3
 8009862:	2b00      	cmp	r3, #0
 8009864:	f47f af7b 	bne.w	800975e <HAL_SPI_Transmit+0x2da>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	9300      	str	r3, [sp, #0]
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	2200      	movs	r2, #0
 8009870:	2108      	movs	r1, #8
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	f000 fed6 	bl	800a624 <SPI_WaitOnFlagUntilTimeout>
 8009878:	4603      	mov	r3, r0
 800987a:	2b00      	cmp	r3, #0
 800987c:	d007      	beq.n	800988e <HAL_SPI_Transmit+0x40a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009884:	f043 0220 	orr.w	r2, r3, #32
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800988e:	68f8      	ldr	r0, [r7, #12]
 8009890:	f000 fe28 	bl	800a4e4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d001      	beq.n	80098b2 <HAL_SPI_Transmit+0x42e>
  {
    return HAL_ERROR;
 80098ae:	2301      	movs	r3, #1
 80098b0:	e000      	b.n	80098b4 <HAL_SPI_Transmit+0x430>
  }
  else
  {
    return HAL_OK;
 80098b2:	2300      	movs	r3, #0
  }
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3718      	adds	r7, #24
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b088      	sub	sp, #32
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	603b      	str	r3, [r7, #0]
 80098c8:	4613      	mov	r3, r2
 80098ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098d0:	095b      	lsrs	r3, r3, #5
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	3301      	adds	r3, #1
 80098d6:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	3330      	adds	r3, #48	@ 0x30
 80098de:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a88      	ldr	r2, [pc, #544]	@ (8009b08 <HAL_SPI_Receive+0x24c>)
 80098e6:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80098e8:	f7fb fe88 	bl	80055fc <HAL_GetTick>
 80098ec:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d001      	beq.n	80098fe <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 80098fa:	2302      	movs	r3, #2
 80098fc:	e27c      	b.n	8009df8 <HAL_SPI_Receive+0x53c>
  }

  if ((pData == NULL) || (Size == 0UL))
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d002      	beq.n	800990a <HAL_SPI_Receive+0x4e>
 8009904:	88fb      	ldrh	r3, [r7, #6]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d101      	bne.n	800990e <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 800990a:	2301      	movs	r3, #1
 800990c:	e274      	b.n	8009df8 <HAL_SPI_Receive+0x53c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009914:	2b01      	cmp	r3, #1
 8009916:	d101      	bne.n	800991c <HAL_SPI_Receive+0x60>
 8009918:	2302      	movs	r3, #2
 800991a:	e26d      	b.n	8009df8 <HAL_SPI_Receive+0x53c>
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2204      	movs	r2, #4
 8009928:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2200      	movs	r2, #0
 8009930:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	68ba      	ldr	r2, [r7, #8]
 8009938:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	88fa      	ldrh	r2, [r7, #6]
 800993e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	88fa      	ldrh	r2, [r7, #6]
 8009946:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2200      	movs	r2, #0
 800994e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2200      	movs	r2, #0
 8009954:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2200      	movs	r2, #0
 8009964:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009974:	d108      	bne.n	8009988 <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009984:	601a      	str	r2, [r3, #0]
 8009986:	e009      	b.n	800999c <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800999a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	0c1b      	lsrs	r3, r3, #16
 80099a4:	041b      	lsls	r3, r3, #16
 80099a6:	88f9      	ldrh	r1, [r7, #6]
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	6812      	ldr	r2, [r2, #0]
 80099ac:	430b      	orrs	r3, r1
 80099ae:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f042 0201 	orr.w	r2, r2, #1
 80099be:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80099c8:	d107      	bne.n	80099da <HAL_SPI_Receive+0x11e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	681a      	ldr	r2, [r3, #0]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80099d8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	68db      	ldr	r3, [r3, #12]
 80099de:	2b0f      	cmp	r3, #15
 80099e0:	f240 808b 	bls.w	8009afa <HAL_SPI_Receive+0x23e>
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a48      	ldr	r2, [pc, #288]	@ (8009b0c <HAL_SPI_Receive+0x250>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d07e      	beq.n	8009aec <HAL_SPI_Receive+0x230>
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a47      	ldr	r2, [pc, #284]	@ (8009b10 <HAL_SPI_Receive+0x254>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d079      	beq.n	8009aec <HAL_SPI_Receive+0x230>
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a45      	ldr	r2, [pc, #276]	@ (8009b14 <HAL_SPI_Receive+0x258>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d074      	beq.n	8009aec <HAL_SPI_Receive+0x230>
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a44      	ldr	r2, [pc, #272]	@ (8009b18 <HAL_SPI_Receive+0x25c>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d06f      	beq.n	8009aec <HAL_SPI_Receive+0x230>
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a42      	ldr	r2, [pc, #264]	@ (8009b1c <HAL_SPI_Receive+0x260>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d06a      	beq.n	8009aec <HAL_SPI_Receive+0x230>
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a41      	ldr	r2, [pc, #260]	@ (8009b20 <HAL_SPI_Receive+0x264>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d16c      	bne.n	8009afa <HAL_SPI_Receive+0x23e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8009a20:	e064      	b.n	8009aec <HAL_SPI_Receive+0x230>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	695b      	ldr	r3, [r3, #20]
 8009a28:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	695b      	ldr	r3, [r3, #20]
 8009a30:	f003 0301 	and.w	r3, r3, #1
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d114      	bne.n	8009a62 <HAL_SPI_Receive+0x1a6>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681a      	ldr	r2, [r3, #0]
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a40:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009a42:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a48:	1d1a      	adds	r2, r3, #4
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	3b01      	subs	r3, #1
 8009a58:	b29a      	uxth	r2, r3
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009a60:	e044      	b.n	8009aec <HAL_SPI_Receive+0x230>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	8bfa      	ldrh	r2, [r7, #30]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d919      	bls.n	8009aa4 <HAL_SPI_Receive+0x1e8>
 8009a70:	693b      	ldr	r3, [r7, #16]
 8009a72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d014      	beq.n	8009aa4 <HAL_SPI_Receive+0x1e8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681a      	ldr	r2, [r3, #0]
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a82:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009a84:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a8a:	1d1a      	adds	r2, r3, #4
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	3b01      	subs	r3, #1
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009aa2:	e023      	b.n	8009aec <HAL_SPI_Receive+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009aa4:	f7fb fdaa 	bl	80055fc <HAL_GetTick>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	1ad3      	subs	r3, r2, r3
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d803      	bhi.n	8009abc <HAL_SPI_Receive+0x200>
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aba:	d102      	bne.n	8009ac2 <HAL_SPI_Receive+0x206>
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d114      	bne.n	8009aec <HAL_SPI_Receive+0x230>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009ac2:	68f8      	ldr	r0, [r7, #12]
 8009ac4:	f000 fd0e 	bl	800a4e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ace:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2201      	movs	r2, #1
 8009adc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009ae8:	2303      	movs	r3, #3
 8009aea:	e185      	b.n	8009df8 <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d194      	bne.n	8009a22 <HAL_SPI_Receive+0x166>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009af8:	e16b      	b.n	8009dd2 <HAL_SPI_Receive+0x516>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	68db      	ldr	r3, [r3, #12]
 8009afe:	2b07      	cmp	r3, #7
 8009b00:	f240 8160 	bls.w	8009dc4 <HAL_SPI_Receive+0x508>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8009b04:	e09e      	b.n	8009c44 <HAL_SPI_Receive+0x388>
 8009b06:	bf00      	nop
 8009b08:	40014c00 	.word	0x40014c00
 8009b0c:	40013000 	.word	0x40013000
 8009b10:	50013000 	.word	0x50013000
 8009b14:	40003800 	.word	0x40003800
 8009b18:	50003800 	.word	0x50003800
 8009b1c:	40003c00 	.word	0x40003c00
 8009b20:	50003c00 	.word	0x50003c00
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	695b      	ldr	r3, [r3, #20]
 8009b2a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	695b      	ldr	r3, [r3, #20]
 8009b32:	f003 0301 	and.w	r3, r3, #1
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d114      	bne.n	8009b64 <HAL_SPI_Receive+0x2a8>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b3e:	69ba      	ldr	r2, [r7, #24]
 8009b40:	8812      	ldrh	r2, [r2, #0]
 8009b42:	b292      	uxth	r2, r2
 8009b44:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b4a:	1c9a      	adds	r2, r3, #2
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b56:	b29b      	uxth	r3, r3
 8009b58:	3b01      	subs	r3, #1
 8009b5a:	b29a      	uxth	r2, r3
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009b62:	e06f      	b.n	8009c44 <HAL_SPI_Receive+0x388>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b6a:	b29b      	uxth	r3, r3
 8009b6c:	8bfa      	ldrh	r2, [r7, #30]
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d924      	bls.n	8009bbc <HAL_SPI_Receive+0x300>
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d01f      	beq.n	8009bbc <HAL_SPI_Receive+0x300>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b80:	69ba      	ldr	r2, [r7, #24]
 8009b82:	8812      	ldrh	r2, [r2, #0]
 8009b84:	b292      	uxth	r2, r2
 8009b86:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b8c:	1c9a      	adds	r2, r3, #2
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b96:	69ba      	ldr	r2, [r7, #24]
 8009b98:	8812      	ldrh	r2, [r2, #0]
 8009b9a:	b292      	uxth	r2, r2
 8009b9c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ba2:	1c9a      	adds	r2, r3, #2
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	3b02      	subs	r3, #2
 8009bb2:	b29a      	uxth	r2, r3
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009bba:	e043      	b.n	8009c44 <HAL_SPI_Receive+0x388>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d119      	bne.n	8009bfc <HAL_SPI_Receive+0x340>
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d014      	beq.n	8009bfc <HAL_SPI_Receive+0x340>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bd6:	69ba      	ldr	r2, [r7, #24]
 8009bd8:	8812      	ldrh	r2, [r2, #0]
 8009bda:	b292      	uxth	r2, r2
 8009bdc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009be2:	1c9a      	adds	r2, r3, #2
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	b29a      	uxth	r2, r3
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009bfa:	e023      	b.n	8009c44 <HAL_SPI_Receive+0x388>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009bfc:	f7fb fcfe 	bl	80055fc <HAL_GetTick>
 8009c00:	4602      	mov	r2, r0
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	1ad3      	subs	r3, r2, r3
 8009c06:	683a      	ldr	r2, [r7, #0]
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d803      	bhi.n	8009c14 <HAL_SPI_Receive+0x358>
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c12:	d102      	bne.n	8009c1a <HAL_SPI_Receive+0x35e>
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d114      	bne.n	8009c44 <HAL_SPI_Receive+0x388>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f000 fc62 	bl	800a4e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c26:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2201      	movs	r2, #1
 8009c34:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009c40:	2303      	movs	r3, #3
 8009c42:	e0d9      	b.n	8009df8 <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	f47f af69 	bne.w	8009b24 <HAL_SPI_Receive+0x268>
 8009c52:	e0be      	b.n	8009dd2 <HAL_SPI_Receive+0x516>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	695b      	ldr	r3, [r3, #20]
 8009c5a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	695b      	ldr	r3, [r3, #20]
 8009c62:	f003 0301 	and.w	r3, r3, #1
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d117      	bne.n	8009c9a <HAL_SPI_Receive+0x3de>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c76:	7812      	ldrb	r2, [r2, #0]
 8009c78:	b2d2      	uxtb	r2, r2
 8009c7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c80:	1c5a      	adds	r2, r3, #1
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	3b01      	subs	r3, #1
 8009c90:	b29a      	uxth	r2, r3
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009c98:	e094      	b.n	8009dc4 <HAL_SPI_Receive+0x508>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	8bfa      	ldrh	r2, [r7, #30]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d946      	bls.n	8009d36 <HAL_SPI_Receive+0x47a>
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d041      	beq.n	8009d36 <HAL_SPI_Receive+0x47a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cbe:	7812      	ldrb	r2, [r2, #0]
 8009cc0:	b2d2      	uxtb	r2, r2
 8009cc2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cc8:	1c5a      	adds	r2, r3, #1
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cda:	7812      	ldrb	r2, [r2, #0]
 8009cdc:	b2d2      	uxtb	r2, r2
 8009cde:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ce4:	1c5a      	adds	r2, r3, #1
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cf6:	7812      	ldrb	r2, [r2, #0]
 8009cf8:	b2d2      	uxtb	r2, r2
 8009cfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d00:	1c5a      	adds	r2, r3, #1
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d12:	7812      	ldrb	r2, [r2, #0]
 8009d14:	b2d2      	uxtb	r2, r2
 8009d16:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d1c:	1c5a      	adds	r2, r3, #1
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	3b04      	subs	r3, #4
 8009d2c:	b29a      	uxth	r2, r3
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009d34:	e046      	b.n	8009dc4 <HAL_SPI_Receive+0x508>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009d3c:	b29b      	uxth	r3, r3
 8009d3e:	2b03      	cmp	r3, #3
 8009d40:	d81c      	bhi.n	8009d7c <HAL_SPI_Receive+0x4c0>
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d017      	beq.n	8009d7c <HAL_SPI_Receive+0x4c0>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d58:	7812      	ldrb	r2, [r2, #0]
 8009d5a:	b2d2      	uxtb	r2, r2
 8009d5c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d62:	1c5a      	adds	r2, r3, #1
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009d6e:	b29b      	uxth	r3, r3
 8009d70:	3b01      	subs	r3, #1
 8009d72:	b29a      	uxth	r2, r3
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009d7a:	e023      	b.n	8009dc4 <HAL_SPI_Receive+0x508>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d7c:	f7fb fc3e 	bl	80055fc <HAL_GetTick>
 8009d80:	4602      	mov	r2, r0
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	1ad3      	subs	r3, r2, r3
 8009d86:	683a      	ldr	r2, [r7, #0]
 8009d88:	429a      	cmp	r2, r3
 8009d8a:	d803      	bhi.n	8009d94 <HAL_SPI_Receive+0x4d8>
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d92:	d102      	bne.n	8009d9a <HAL_SPI_Receive+0x4de>
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d114      	bne.n	8009dc4 <HAL_SPI_Receive+0x508>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009d9a:	68f8      	ldr	r0, [r7, #12]
 8009d9c:	f000 fba2 	bl	800a4e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009da6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2201      	movs	r2, #1
 8009db4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009dc0:	2303      	movs	r3, #3
 8009dc2:	e019      	b.n	8009df8 <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f47f af41 	bne.w	8009c54 <HAL_SPI_Receive+0x398>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f000 fb86 	bl	800a4e4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2201      	movs	r2, #1
 8009ddc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	2200      	movs	r2, #0
 8009de4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d001      	beq.n	8009df6 <HAL_SPI_Receive+0x53a>
  {
    return HAL_ERROR;
 8009df2:	2301      	movs	r3, #1
 8009df4:	e000      	b.n	8009df8 <HAL_SPI_Receive+0x53c>
  }
  else
  {
    return HAL_OK;
 8009df6:	2300      	movs	r3, #0
  }
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3720      	adds	r7, #32
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b08e      	sub	sp, #56	@ 0x38
 8009e04:	af02      	add	r7, sp, #8
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	60b9      	str	r1, [r7, #8]
 8009e0a:	607a      	str	r2, [r7, #4]
 8009e0c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	3320      	adds	r3, #32
 8009e14:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	3330      	adds	r3, #48	@ 0x30
 8009e1c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e22:	095b      	lsrs	r3, r3, #5
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	3301      	adds	r3, #1
 8009e28:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	4a86      	ldr	r2, [pc, #536]	@ (800a048 <HAL_SPI_TransmitReceive+0x248>)
 8009e30:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e32:	f7fb fbe3 	bl	80055fc <HAL_GetTick>
 8009e36:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8009e38:	887b      	ldrh	r3, [r7, #2]
 8009e3a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8009e3c:	887b      	ldrh	r3, [r7, #2]
 8009e3e:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009e46:	b2db      	uxtb	r3, r3
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d001      	beq.n	8009e50 <HAL_SPI_TransmitReceive+0x50>
  {
    return HAL_BUSY;
 8009e4c:	2302      	movs	r3, #2
 8009e4e:	e344      	b.n	800a4da <HAL_SPI_TransmitReceive+0x6da>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d005      	beq.n	8009e62 <HAL_SPI_TransmitReceive+0x62>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d002      	beq.n	8009e62 <HAL_SPI_TransmitReceive+0x62>
 8009e5c:	887b      	ldrh	r3, [r7, #2]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d101      	bne.n	8009e66 <HAL_SPI_TransmitReceive+0x66>
  {
    return HAL_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e339      	b.n	800a4da <HAL_SPI_TransmitReceive+0x6da>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d101      	bne.n	8009e74 <HAL_SPI_TransmitReceive+0x74>
 8009e70:	2302      	movs	r3, #2
 8009e72:	e332      	b.n	800a4da <HAL_SPI_TransmitReceive+0x6da>
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2205      	movs	r2, #5
 8009e80:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	887a      	ldrh	r2, [r7, #2]
 8009e96:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	887a      	ldrh	r2, [r7, #2]
 8009e9e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	68ba      	ldr	r2, [r7, #8]
 8009ea6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	887a      	ldrh	r2, [r7, #2]
 8009eac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	887a      	ldrh	r2, [r7, #2]
 8009eb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	68da      	ldr	r2, [r3, #12]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8009ed2:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a5c      	ldr	r2, [pc, #368]	@ (800a04c <HAL_SPI_TransmitReceive+0x24c>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d018      	beq.n	8009f10 <HAL_SPI_TransmitReceive+0x110>
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a5b      	ldr	r2, [pc, #364]	@ (800a050 <HAL_SPI_TransmitReceive+0x250>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d013      	beq.n	8009f10 <HAL_SPI_TransmitReceive+0x110>
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a59      	ldr	r2, [pc, #356]	@ (800a054 <HAL_SPI_TransmitReceive+0x254>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d00e      	beq.n	8009f10 <HAL_SPI_TransmitReceive+0x110>
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4a58      	ldr	r2, [pc, #352]	@ (800a058 <HAL_SPI_TransmitReceive+0x258>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d009      	beq.n	8009f10 <HAL_SPI_TransmitReceive+0x110>
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a56      	ldr	r2, [pc, #344]	@ (800a05c <HAL_SPI_TransmitReceive+0x25c>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d004      	beq.n	8009f10 <HAL_SPI_TransmitReceive+0x110>
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a55      	ldr	r2, [pc, #340]	@ (800a060 <HAL_SPI_TransmitReceive+0x260>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d102      	bne.n	8009f16 <HAL_SPI_TransmitReceive+0x116>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8009f10:	2310      	movs	r3, #16
 8009f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f14:	e001      	b.n	8009f1a <HAL_SPI_TransmitReceive+0x11a>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8009f16:	2308      	movs	r3, #8
 8009f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	0c1b      	lsrs	r3, r3, #16
 8009f22:	041b      	lsls	r3, r3, #16
 8009f24:	8879      	ldrh	r1, [r7, #2]
 8009f26:	68fa      	ldr	r2, [r7, #12]
 8009f28:	6812      	ldr	r2, [r2, #0]
 8009f2a:	430b      	orrs	r3, r1
 8009f2c:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	681a      	ldr	r2, [r3, #0]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f042 0201 	orr.w	r2, r2, #1
 8009f3c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f46:	d107      	bne.n	8009f58 <HAL_SPI_TransmitReceive+0x158>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009f56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	68db      	ldr	r3, [r3, #12]
 8009f5c:	2b0f      	cmp	r3, #15
 8009f5e:	f240 80d0 	bls.w	800a102 <HAL_SPI_TransmitReceive+0x302>
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4a39      	ldr	r2, [pc, #228]	@ (800a04c <HAL_SPI_TransmitReceive+0x24c>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d019      	beq.n	8009fa0 <HAL_SPI_TransmitReceive+0x1a0>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a37      	ldr	r2, [pc, #220]	@ (800a050 <HAL_SPI_TransmitReceive+0x250>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d014      	beq.n	8009fa0 <HAL_SPI_TransmitReceive+0x1a0>
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	4a36      	ldr	r2, [pc, #216]	@ (800a054 <HAL_SPI_TransmitReceive+0x254>)
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d00f      	beq.n	8009fa0 <HAL_SPI_TransmitReceive+0x1a0>
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4a34      	ldr	r2, [pc, #208]	@ (800a058 <HAL_SPI_TransmitReceive+0x258>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d00a      	beq.n	8009fa0 <HAL_SPI_TransmitReceive+0x1a0>
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a33      	ldr	r2, [pc, #204]	@ (800a05c <HAL_SPI_TransmitReceive+0x25c>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d005      	beq.n	8009fa0 <HAL_SPI_TransmitReceive+0x1a0>
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a31      	ldr	r2, [pc, #196]	@ (800a060 <HAL_SPI_TransmitReceive+0x260>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	f040 80b1 	bne.w	800a102 <HAL_SPI_TransmitReceive+0x302>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8009fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa2:	089b      	lsrs	r3, r3, #2
 8009fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009fa6:	e0a3      	b.n	800a0f0 <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	695b      	ldr	r3, [r3, #20]
 8009fae:	f003 0302 	and.w	r3, r3, #2
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d120      	bne.n	8009ff8 <HAL_SPI_TransmitReceive+0x1f8>
 8009fb6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d01d      	beq.n	8009ff8 <HAL_SPI_TransmitReceive+0x1f8>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009fbc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009fbe:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	d217      	bcs.n	8009ff8 <HAL_SPI_TransmitReceive+0x1f8>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6812      	ldr	r2, [r2, #0]
 8009fd2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009fd8:	1d1a      	adds	r2, r3, #4
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	b29a      	uxth	r2, r3
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009ff6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	695b      	ldr	r3, [r3, #20]
 8009ffe:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a000:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a002:	2b00      	cmp	r3, #0
 800a004:	d074      	beq.n	800a0f0 <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	695b      	ldr	r3, [r3, #20]
 800a00c:	f003 0301 	and.w	r3, r3, #1
 800a010:	2b01      	cmp	r3, #1
 800a012:	d127      	bne.n	800a064 <HAL_SPI_TransmitReceive+0x264>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a01c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a01e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a024:	1d1a      	adds	r2, r3, #4
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a030:	b29b      	uxth	r3, r3
 800a032:	3b01      	subs	r3, #1
 800a034:	b29a      	uxth	r2, r3
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a042:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a044:	e054      	b.n	800a0f0 <HAL_SPI_TransmitReceive+0x2f0>
 800a046:	bf00      	nop
 800a048:	40014c00 	.word	0x40014c00
 800a04c:	40013000 	.word	0x40013000
 800a050:	50013000 	.word	0x50013000
 800a054:	40003800 	.word	0x40003800
 800a058:	50003800 	.word	0x50003800
 800a05c:	40003c00 	.word	0x40003c00
 800a060:	50003c00 	.word	0x50003c00
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a064:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a066:	8bfb      	ldrh	r3, [r7, #30]
 800a068:	429a      	cmp	r2, r3
 800a06a:	d21d      	bcs.n	800a0a8 <HAL_SPI_TransmitReceive+0x2a8>
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a072:	2b00      	cmp	r3, #0
 800a074:	d018      	beq.n	800a0a8 <HAL_SPI_TransmitReceive+0x2a8>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a07e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a080:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a086:	1d1a      	adds	r2, r3, #4
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a092:	b29b      	uxth	r3, r3
 800a094:	3b01      	subs	r3, #1
 800a096:	b29a      	uxth	r2, r3
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a0a4:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a0a6:	e023      	b.n	800a0f0 <HAL_SPI_TransmitReceive+0x2f0>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a0a8:	f7fb faa8 	bl	80055fc <HAL_GetTick>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	1ad3      	subs	r3, r2, r3
 800a0b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d803      	bhi.n	800a0c0 <HAL_SPI_TransmitReceive+0x2c0>
 800a0b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0be:	d102      	bne.n	800a0c6 <HAL_SPI_TransmitReceive+0x2c6>
 800a0c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d114      	bne.n	800a0f0 <HAL_SPI_TransmitReceive+0x2f0>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a0c6:	68f8      	ldr	r0, [r7, #12]
 800a0c8:	f000 fa0c 	bl	800a4e4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2201      	movs	r2, #1
 800a0e0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800a0ec:	2303      	movs	r3, #3
 800a0ee:	e1f4      	b.n	800a4da <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a0f0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f47f af58 	bne.w	8009fa8 <HAL_SPI_TransmitReceive+0x1a8>
 800a0f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f47f af54 	bne.w	8009fa8 <HAL_SPI_TransmitReceive+0x1a8>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a100:	e1c5      	b.n	800a48e <HAL_SPI_TransmitReceive+0x68e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	2b07      	cmp	r3, #7
 800a108:	f240 81b9 	bls.w	800a47e <HAL_SPI_TransmitReceive+0x67e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800a10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a10e:	085b      	lsrs	r3, r3, #1
 800a110:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a112:	e0c0      	b.n	800a296 <HAL_SPI_TransmitReceive+0x496>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	695b      	ldr	r3, [r3, #20]
 800a11a:	f003 0302 	and.w	r3, r3, #2
 800a11e:	2b02      	cmp	r3, #2
 800a120:	d11f      	bne.n	800a162 <HAL_SPI_TransmitReceive+0x362>
 800a122:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a124:	2b00      	cmp	r3, #0
 800a126:	d01c      	beq.n	800a162 <HAL_SPI_TransmitReceive+0x362>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a128:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a12a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a12c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a12e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a130:	429a      	cmp	r2, r3
 800a132:	d216      	bcs.n	800a162 <HAL_SPI_TransmitReceive+0x362>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a138:	881a      	ldrh	r2, [r3, #0]
 800a13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a142:	1c9a      	adds	r2, r3, #2
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a14e:	b29b      	uxth	r3, r3
 800a150:	3b01      	subs	r3, #1
 800a152:	b29a      	uxth	r2, r3
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a160:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	695b      	ldr	r3, [r3, #20]
 800a168:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a16a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	f000 8092 	beq.w	800a296 <HAL_SPI_TransmitReceive+0x496>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	695b      	ldr	r3, [r3, #20]
 800a178:	f003 0301 	and.w	r3, r3, #1
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d118      	bne.n	800a1b2 <HAL_SPI_TransmitReceive+0x3b2>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a184:	6a3a      	ldr	r2, [r7, #32]
 800a186:	8812      	ldrh	r2, [r2, #0]
 800a188:	b292      	uxth	r2, r2
 800a18a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a190:	1c9a      	adds	r2, r3, #2
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	3b01      	subs	r3, #1
 800a1a0:	b29a      	uxth	r2, r3
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a1ae:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a1b0:	e071      	b.n	800a296 <HAL_SPI_TransmitReceive+0x496>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a1b2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a1b4:	8bfb      	ldrh	r3, [r7, #30]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d228      	bcs.n	800a20c <HAL_SPI_TransmitReceive+0x40c>
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d023      	beq.n	800a20c <HAL_SPI_TransmitReceive+0x40c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1c8:	6a3a      	ldr	r2, [r7, #32]
 800a1ca:	8812      	ldrh	r2, [r2, #0]
 800a1cc:	b292      	uxth	r2, r2
 800a1ce:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1d4:	1c9a      	adds	r2, r3, #2
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1de:	6a3a      	ldr	r2, [r7, #32]
 800a1e0:	8812      	ldrh	r2, [r2, #0]
 800a1e2:	b292      	uxth	r2, r2
 800a1e4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1ea:	1c9a      	adds	r2, r3, #2
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a1f6:	b29b      	uxth	r3, r3
 800a1f8:	3b02      	subs	r3, #2
 800a1fa:	b29a      	uxth	r2, r3
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a208:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a20a:	e044      	b.n	800a296 <HAL_SPI_TransmitReceive+0x496>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800a20c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d11d      	bne.n	800a24e <HAL_SPI_TransmitReceive+0x44e>
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d018      	beq.n	800a24e <HAL_SPI_TransmitReceive+0x44e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a220:	6a3a      	ldr	r2, [r7, #32]
 800a222:	8812      	ldrh	r2, [r2, #0]
 800a224:	b292      	uxth	r2, r2
 800a226:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a22c:	1c9a      	adds	r2, r3, #2
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a238:	b29b      	uxth	r3, r3
 800a23a:	3b01      	subs	r3, #1
 800a23c:	b29a      	uxth	r2, r3
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a24a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a24c:	e023      	b.n	800a296 <HAL_SPI_TransmitReceive+0x496>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a24e:	f7fb f9d5 	bl	80055fc <HAL_GetTick>
 800a252:	4602      	mov	r2, r0
 800a254:	69bb      	ldr	r3, [r7, #24]
 800a256:	1ad3      	subs	r3, r2, r3
 800a258:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d803      	bhi.n	800a266 <HAL_SPI_TransmitReceive+0x466>
 800a25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a260:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a264:	d102      	bne.n	800a26c <HAL_SPI_TransmitReceive+0x46c>
 800a266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d114      	bne.n	800a296 <HAL_SPI_TransmitReceive+0x496>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a26c:	68f8      	ldr	r0, [r7, #12]
 800a26e:	f000 f939 	bl	800a4e4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a278:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2201      	movs	r2, #1
 800a286:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2200      	movs	r2, #0
 800a28e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800a292:	2303      	movs	r3, #3
 800a294:	e121      	b.n	800a4da <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a296:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a298:	2b00      	cmp	r3, #0
 800a29a:	f47f af3b 	bne.w	800a114 <HAL_SPI_TransmitReceive+0x314>
 800a29e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	f47f af37 	bne.w	800a114 <HAL_SPI_TransmitReceive+0x314>
 800a2a6:	e0f2      	b.n	800a48e <HAL_SPI_TransmitReceive+0x68e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	695b      	ldr	r3, [r3, #20]
 800a2ae:	f003 0302 	and.w	r3, r3, #2
 800a2b2:	2b02      	cmp	r3, #2
 800a2b4:	d121      	bne.n	800a2fa <HAL_SPI_TransmitReceive+0x4fa>
 800a2b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d01e      	beq.n	800a2fa <HAL_SPI_TransmitReceive+0x4fa>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a2bc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a2be:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2c2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d218      	bcs.n	800a2fa <HAL_SPI_TransmitReceive+0x4fa>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	3320      	adds	r3, #32
 800a2d2:	7812      	ldrb	r2, [r2, #0]
 800a2d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2da:	1c5a      	adds	r2, r3, #1
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a2e6:	b29b      	uxth	r3, r3
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	b29a      	uxth	r2, r3
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a2f8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	695b      	ldr	r3, [r3, #20]
 800a300:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a302:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a304:	2b00      	cmp	r3, #0
 800a306:	f000 80ba 	beq.w	800a47e <HAL_SPI_TransmitReceive+0x67e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	695b      	ldr	r3, [r3, #20]
 800a310:	f003 0301 	and.w	r3, r3, #1
 800a314:	2b01      	cmp	r3, #1
 800a316:	d11b      	bne.n	800a350 <HAL_SPI_TransmitReceive+0x550>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a324:	7812      	ldrb	r2, [r2, #0]
 800a326:	b2d2      	uxtb	r2, r2
 800a328:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a32e:	1c5a      	adds	r2, r3, #1
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a33a:	b29b      	uxth	r3, r3
 800a33c:	3b01      	subs	r3, #1
 800a33e:	b29a      	uxth	r2, r3
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a34c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a34e:	e096      	b.n	800a47e <HAL_SPI_TransmitReceive+0x67e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a350:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a352:	8bfb      	ldrh	r3, [r7, #30]
 800a354:	429a      	cmp	r2, r3
 800a356:	d24a      	bcs.n	800a3ee <HAL_SPI_TransmitReceive+0x5ee>
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d045      	beq.n	800a3ee <HAL_SPI_TransmitReceive+0x5ee>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a36e:	7812      	ldrb	r2, [r2, #0]
 800a370:	b2d2      	uxtb	r2, r2
 800a372:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a378:	1c5a      	adds	r2, r3, #1
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a38a:	7812      	ldrb	r2, [r2, #0]
 800a38c:	b2d2      	uxtb	r2, r2
 800a38e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a394:	1c5a      	adds	r2, r3, #1
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3a6:	7812      	ldrb	r2, [r2, #0]
 800a3a8:	b2d2      	uxtb	r2, r2
 800a3aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3b0:	1c5a      	adds	r2, r3, #1
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3c2:	7812      	ldrb	r2, [r2, #0]
 800a3c4:	b2d2      	uxtb	r2, r2
 800a3c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3cc:	1c5a      	adds	r2, r3, #1
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	3b04      	subs	r3, #4
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a3ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a3ec:	e047      	b.n	800a47e <HAL_SPI_TransmitReceive+0x67e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800a3ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a3f0:	2b03      	cmp	r3, #3
 800a3f2:	d820      	bhi.n	800a436 <HAL_SPI_TransmitReceive+0x636>
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d01b      	beq.n	800a436 <HAL_SPI_TransmitReceive+0x636>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a40a:	7812      	ldrb	r2, [r2, #0]
 800a40c:	b2d2      	uxtb	r2, r2
 800a40e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a414:	1c5a      	adds	r2, r3, #1
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a420:	b29b      	uxth	r3, r3
 800a422:	3b01      	subs	r3, #1
 800a424:	b29a      	uxth	r2, r3
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a432:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a434:	e023      	b.n	800a47e <HAL_SPI_TransmitReceive+0x67e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a436:	f7fb f8e1 	bl	80055fc <HAL_GetTick>
 800a43a:	4602      	mov	r2, r0
 800a43c:	69bb      	ldr	r3, [r7, #24]
 800a43e:	1ad3      	subs	r3, r2, r3
 800a440:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a442:	429a      	cmp	r2, r3
 800a444:	d803      	bhi.n	800a44e <HAL_SPI_TransmitReceive+0x64e>
 800a446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a44c:	d102      	bne.n	800a454 <HAL_SPI_TransmitReceive+0x654>
 800a44e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a450:	2b00      	cmp	r3, #0
 800a452:	d114      	bne.n	800a47e <HAL_SPI_TransmitReceive+0x67e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a454:	68f8      	ldr	r0, [r7, #12]
 800a456:	f000 f845 	bl	800a4e4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a460:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2201      	movs	r2, #1
 800a46e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800a47a:	2303      	movs	r3, #3
 800a47c:	e02d      	b.n	800a4da <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a47e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a480:	2b00      	cmp	r3, #0
 800a482:	f47f af11 	bne.w	800a2a8 <HAL_SPI_TransmitReceive+0x4a8>
 800a486:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a488:	2b00      	cmp	r3, #0
 800a48a:	f47f af0d 	bne.w	800a2a8 <HAL_SPI_TransmitReceive+0x4a8>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a48e:	69bb      	ldr	r3, [r7, #24]
 800a490:	9300      	str	r3, [sp, #0]
 800a492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a494:	2200      	movs	r2, #0
 800a496:	2108      	movs	r1, #8
 800a498:	68f8      	ldr	r0, [r7, #12]
 800a49a:	f000 f8c3 	bl	800a624 <SPI_WaitOnFlagUntilTimeout>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d007      	beq.n	800a4b4 <HAL_SPI_TransmitReceive+0x6b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4aa:	f043 0220 	orr.w	r2, r3, #32
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a4b4:	68f8      	ldr	r0, [r7, #12]
 800a4b6:	f000 f815 	bl	800a4e4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2201      	movs	r2, #1
 800a4be:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d001      	beq.n	800a4d8 <HAL_SPI_TransmitReceive+0x6d8>
  {
    return HAL_ERROR;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	e000      	b.n	800a4da <HAL_SPI_TransmitReceive+0x6da>
  }
  else
  {
    return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
  }
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3730      	adds	r7, #48	@ 0x30
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop

0800a4e4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	695b      	ldr	r3, [r3, #20]
 800a4f2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	699a      	ldr	r2, [r3, #24]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f042 0208 	orr.w	r2, r2, #8
 800a502:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	699a      	ldr	r2, [r3, #24]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f042 0210 	orr.w	r2, r2, #16
 800a512:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f022 0201 	bic.w	r2, r2, #1
 800a522:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	691b      	ldr	r3, [r3, #16]
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	6812      	ldr	r2, [r2, #0]
 800a52e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800a532:	f023 0303 	bic.w	r3, r3, #3
 800a536:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	689a      	ldr	r2, [r3, #8]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a546:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	2b04      	cmp	r3, #4
 800a552:	d014      	beq.n	800a57e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f003 0320 	and.w	r3, r3, #32
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d00f      	beq.n	800a57e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a564:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	699a      	ldr	r2, [r3, #24]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f042 0220 	orr.w	r2, r2, #32
 800a57c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a584:	b2db      	uxtb	r3, r3
 800a586:	2b03      	cmp	r3, #3
 800a588:	d014      	beq.n	800a5b4 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a590:	2b00      	cmp	r3, #0
 800a592:	d00f      	beq.n	800a5b4 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a59a:	f043 0204 	orr.w	r2, r3, #4
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	699a      	ldr	r2, [r3, #24]
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5b2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d00f      	beq.n	800a5de <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a5c4:	f043 0201 	orr.w	r2, r3, #1
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	699a      	ldr	r2, [r3, #24]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5dc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00f      	beq.n	800a608 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a5ee:	f043 0208 	orr.w	r2, r3, #8
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	699a      	ldr	r2, [r3, #24]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a606:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2200      	movs	r2, #0
 800a60c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 800a618:	bf00      	nop
 800a61a:	3714      	adds	r7, #20
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	60b9      	str	r1, [r7, #8]
 800a62e:	603b      	str	r3, [r7, #0]
 800a630:	4613      	mov	r3, r2
 800a632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a634:	e010      	b.n	800a658 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a636:	f7fa ffe1 	bl	80055fc <HAL_GetTick>
 800a63a:	4602      	mov	r2, r0
 800a63c:	69bb      	ldr	r3, [r7, #24]
 800a63e:	1ad3      	subs	r3, r2, r3
 800a640:	683a      	ldr	r2, [r7, #0]
 800a642:	429a      	cmp	r2, r3
 800a644:	d803      	bhi.n	800a64e <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a64c:	d102      	bne.n	800a654 <SPI_WaitOnFlagUntilTimeout+0x30>
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d101      	bne.n	800a658 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a654:	2303      	movs	r3, #3
 800a656:	e00f      	b.n	800a678 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	695a      	ldr	r2, [r3, #20]
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	4013      	ands	r3, r2
 800a662:	68ba      	ldr	r2, [r7, #8]
 800a664:	429a      	cmp	r2, r3
 800a666:	bf0c      	ite	eq
 800a668:	2301      	moveq	r3, #1
 800a66a:	2300      	movne	r3, #0
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	461a      	mov	r2, r3
 800a670:	79fb      	ldrb	r3, [r7, #7]
 800a672:	429a      	cmp	r2, r3
 800a674:	d0df      	beq.n	800a636 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3710      	adds	r7, #16
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a68c:	095b      	lsrs	r3, r3, #5
 800a68e:	3301      	adds	r3, #1
 800a690:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	68db      	ldr	r3, [r3, #12]
 800a696:	3301      	adds	r3, #1
 800a698:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	3307      	adds	r3, #7
 800a69e:	08db      	lsrs	r3, r3, #3
 800a6a0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	68fa      	ldr	r2, [r7, #12]
 800a6a6:	fb02 f303 	mul.w	r3, r2, r3
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3714      	adds	r7, #20
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr

0800a6b6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b082      	sub	sp, #8
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d101      	bne.n	800a6c8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	e049      	b.n	800a75c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6ce:	b2db      	uxtb	r3, r3
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d106      	bne.n	800a6e2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f7f7 fff7 	bl	80026d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2202      	movs	r2, #2
 800a6e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681a      	ldr	r2, [r3, #0]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	3304      	adds	r3, #4
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	4610      	mov	r0, r2
 800a6f6:	f000 fecf 	bl	800b498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2201      	movs	r2, #1
 800a706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2201      	movs	r2, #1
 800a70e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2201      	movs	r2, #1
 800a716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2201      	movs	r2, #1
 800a71e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2201      	movs	r2, #1
 800a726:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2201      	movs	r2, #1
 800a72e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2201      	movs	r2, #1
 800a736:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2201      	movs	r2, #1
 800a73e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2201      	movs	r2, #1
 800a746:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2201      	movs	r2, #1
 800a74e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2201      	movs	r2, #1
 800a756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3708      	adds	r7, #8
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a764:	b480      	push	{r7}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a772:	b2db      	uxtb	r3, r3
 800a774:	2b01      	cmp	r3, #1
 800a776:	d001      	beq.n	800a77c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	e07c      	b.n	800a876 <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2202      	movs	r2, #2
 800a780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68da      	ldr	r2, [r3, #12]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f042 0201 	orr.w	r2, r2, #1
 800a792:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4a3a      	ldr	r2, [pc, #232]	@ (800a884 <HAL_TIM_Base_Start_IT+0x120>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d04a      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a39      	ldr	r2, [pc, #228]	@ (800a888 <HAL_TIM_Base_Start_IT+0x124>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d045      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7b0:	d040      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a7ba:	d03b      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a32      	ldr	r2, [pc, #200]	@ (800a88c <HAL_TIM_Base_Start_IT+0x128>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d036      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4a31      	ldr	r2, [pc, #196]	@ (800a890 <HAL_TIM_Base_Start_IT+0x12c>)
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	d031      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4a2f      	ldr	r2, [pc, #188]	@ (800a894 <HAL_TIM_Base_Start_IT+0x130>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d02c      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	4a2e      	ldr	r2, [pc, #184]	@ (800a898 <HAL_TIM_Base_Start_IT+0x134>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d027      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	4a2c      	ldr	r2, [pc, #176]	@ (800a89c <HAL_TIM_Base_Start_IT+0x138>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d022      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a2b      	ldr	r2, [pc, #172]	@ (800a8a0 <HAL_TIM_Base_Start_IT+0x13c>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d01d      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a29      	ldr	r2, [pc, #164]	@ (800a8a4 <HAL_TIM_Base_Start_IT+0x140>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d018      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a28      	ldr	r2, [pc, #160]	@ (800a8a8 <HAL_TIM_Base_Start_IT+0x144>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d013      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4a26      	ldr	r2, [pc, #152]	@ (800a8ac <HAL_TIM_Base_Start_IT+0x148>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d00e      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a25      	ldr	r2, [pc, #148]	@ (800a8b0 <HAL_TIM_Base_Start_IT+0x14c>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d009      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4a23      	ldr	r2, [pc, #140]	@ (800a8b4 <HAL_TIM_Base_Start_IT+0x150>)
 800a826:	4293      	cmp	r3, r2
 800a828:	d004      	beq.n	800a834 <HAL_TIM_Base_Start_IT+0xd0>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a22      	ldr	r2, [pc, #136]	@ (800a8b8 <HAL_TIM_Base_Start_IT+0x154>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d115      	bne.n	800a860 <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	689a      	ldr	r2, [r3, #8]
 800a83a:	4b20      	ldr	r3, [pc, #128]	@ (800a8bc <HAL_TIM_Base_Start_IT+0x158>)
 800a83c:	4013      	ands	r3, r2
 800a83e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2b06      	cmp	r3, #6
 800a844:	d015      	beq.n	800a872 <HAL_TIM_Base_Start_IT+0x10e>
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a84c:	d011      	beq.n	800a872 <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f042 0201 	orr.w	r2, r2, #1
 800a85c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a85e:	e008      	b.n	800a872 <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f042 0201 	orr.w	r2, r2, #1
 800a86e:	601a      	str	r2, [r3, #0]
 800a870:	e000      	b.n	800a874 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a872:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a874:	2300      	movs	r3, #0
}
 800a876:	4618      	mov	r0, r3
 800a878:	3714      	adds	r7, #20
 800a87a:	46bd      	mov	sp, r7
 800a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a880:	4770      	bx	lr
 800a882:	bf00      	nop
 800a884:	40012c00 	.word	0x40012c00
 800a888:	50012c00 	.word	0x50012c00
 800a88c:	40000400 	.word	0x40000400
 800a890:	50000400 	.word	0x50000400
 800a894:	40000800 	.word	0x40000800
 800a898:	50000800 	.word	0x50000800
 800a89c:	40000c00 	.word	0x40000c00
 800a8a0:	50000c00 	.word	0x50000c00
 800a8a4:	40013400 	.word	0x40013400
 800a8a8:	50013400 	.word	0x50013400
 800a8ac:	40001800 	.word	0x40001800
 800a8b0:	50001800 	.word	0x50001800
 800a8b4:	40014000 	.word	0x40014000
 800a8b8:	50014000 	.word	0x50014000
 800a8bc:	00010007 	.word	0x00010007

0800a8c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d101      	bne.n	800a8d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	e049      	b.n	800a966 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d106      	bne.n	800a8ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f7f7 fe0a 	bl	8002500 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2202      	movs	r2, #2
 800a8f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	3304      	adds	r3, #4
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	4610      	mov	r0, r2
 800a900:	f000 fdca 	bl	800b498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2201      	movs	r2, #1
 800a908:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2201      	movs	r2, #1
 800a910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2201      	movs	r2, #1
 800a920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2201      	movs	r2, #1
 800a928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2201      	movs	r2, #1
 800a930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2201      	movs	r2, #1
 800a938:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2201      	movs	r2, #1
 800a948:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2201      	movs	r2, #1
 800a950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2201      	movs	r2, #1
 800a958:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2201      	movs	r2, #1
 800a960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a964:	2300      	movs	r3, #0
}
 800a966:	4618      	mov	r0, r3
 800a968:	3708      	adds	r7, #8
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
	...

0800a970 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d109      	bne.n	800a994 <HAL_TIM_PWM_Start+0x24>
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a986:	b2db      	uxtb	r3, r3
 800a988:	2b01      	cmp	r3, #1
 800a98a:	bf14      	ite	ne
 800a98c:	2301      	movne	r3, #1
 800a98e:	2300      	moveq	r3, #0
 800a990:	b2db      	uxtb	r3, r3
 800a992:	e03c      	b.n	800aa0e <HAL_TIM_PWM_Start+0x9e>
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	2b04      	cmp	r3, #4
 800a998:	d109      	bne.n	800a9ae <HAL_TIM_PWM_Start+0x3e>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	2b01      	cmp	r3, #1
 800a9a4:	bf14      	ite	ne
 800a9a6:	2301      	movne	r3, #1
 800a9a8:	2300      	moveq	r3, #0
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	e02f      	b.n	800aa0e <HAL_TIM_PWM_Start+0x9e>
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	2b08      	cmp	r3, #8
 800a9b2:	d109      	bne.n	800a9c8 <HAL_TIM_PWM_Start+0x58>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	2b01      	cmp	r3, #1
 800a9be:	bf14      	ite	ne
 800a9c0:	2301      	movne	r3, #1
 800a9c2:	2300      	moveq	r3, #0
 800a9c4:	b2db      	uxtb	r3, r3
 800a9c6:	e022      	b.n	800aa0e <HAL_TIM_PWM_Start+0x9e>
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	2b0c      	cmp	r3, #12
 800a9cc:	d109      	bne.n	800a9e2 <HAL_TIM_PWM_Start+0x72>
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	2b01      	cmp	r3, #1
 800a9d8:	bf14      	ite	ne
 800a9da:	2301      	movne	r3, #1
 800a9dc:	2300      	moveq	r3, #0
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	e015      	b.n	800aa0e <HAL_TIM_PWM_Start+0x9e>
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	2b10      	cmp	r3, #16
 800a9e6:	d109      	bne.n	800a9fc <HAL_TIM_PWM_Start+0x8c>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a9ee:	b2db      	uxtb	r3, r3
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	bf14      	ite	ne
 800a9f4:	2301      	movne	r3, #1
 800a9f6:	2300      	moveq	r3, #0
 800a9f8:	b2db      	uxtb	r3, r3
 800a9fa:	e008      	b.n	800aa0e <HAL_TIM_PWM_Start+0x9e>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aa02:	b2db      	uxtb	r3, r3
 800aa04:	2b01      	cmp	r3, #1
 800aa06:	bf14      	ite	ne
 800aa08:	2301      	movne	r3, #1
 800aa0a:	2300      	moveq	r3, #0
 800aa0c:	b2db      	uxtb	r3, r3
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d001      	beq.n	800aa16 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800aa12:	2301      	movs	r3, #1
 800aa14:	e0ce      	b.n	800abb4 <HAL_TIM_PWM_Start+0x244>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d104      	bne.n	800aa26 <HAL_TIM_PWM_Start+0xb6>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2202      	movs	r2, #2
 800aa20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa24:	e023      	b.n	800aa6e <HAL_TIM_PWM_Start+0xfe>
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	2b04      	cmp	r3, #4
 800aa2a:	d104      	bne.n	800aa36 <HAL_TIM_PWM_Start+0xc6>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2202      	movs	r2, #2
 800aa30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa34:	e01b      	b.n	800aa6e <HAL_TIM_PWM_Start+0xfe>
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	2b08      	cmp	r3, #8
 800aa3a:	d104      	bne.n	800aa46 <HAL_TIM_PWM_Start+0xd6>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2202      	movs	r2, #2
 800aa40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa44:	e013      	b.n	800aa6e <HAL_TIM_PWM_Start+0xfe>
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	2b0c      	cmp	r3, #12
 800aa4a:	d104      	bne.n	800aa56 <HAL_TIM_PWM_Start+0xe6>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa54:	e00b      	b.n	800aa6e <HAL_TIM_PWM_Start+0xfe>
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2b10      	cmp	r3, #16
 800aa5a:	d104      	bne.n	800aa66 <HAL_TIM_PWM_Start+0xf6>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2202      	movs	r2, #2
 800aa60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aa64:	e003      	b.n	800aa6e <HAL_TIM_PWM_Start+0xfe>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2202      	movs	r2, #2
 800aa6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	2201      	movs	r2, #1
 800aa74:	6839      	ldr	r1, [r7, #0]
 800aa76:	4618      	mov	r0, r3
 800aa78:	f001 f9ca 	bl	800be10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a4e      	ldr	r2, [pc, #312]	@ (800abbc <HAL_TIM_PWM_Start+0x24c>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d018      	beq.n	800aab8 <HAL_TIM_PWM_Start+0x148>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4a4d      	ldr	r2, [pc, #308]	@ (800abc0 <HAL_TIM_PWM_Start+0x250>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d013      	beq.n	800aab8 <HAL_TIM_PWM_Start+0x148>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4a4b      	ldr	r2, [pc, #300]	@ (800abc4 <HAL_TIM_PWM_Start+0x254>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d00e      	beq.n	800aab8 <HAL_TIM_PWM_Start+0x148>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	4a4a      	ldr	r2, [pc, #296]	@ (800abc8 <HAL_TIM_PWM_Start+0x258>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d009      	beq.n	800aab8 <HAL_TIM_PWM_Start+0x148>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4a48      	ldr	r2, [pc, #288]	@ (800abcc <HAL_TIM_PWM_Start+0x25c>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d004      	beq.n	800aab8 <HAL_TIM_PWM_Start+0x148>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4a47      	ldr	r2, [pc, #284]	@ (800abd0 <HAL_TIM_PWM_Start+0x260>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d101      	bne.n	800aabc <HAL_TIM_PWM_Start+0x14c>
 800aab8:	2301      	movs	r3, #1
 800aaba:	e000      	b.n	800aabe <HAL_TIM_PWM_Start+0x14e>
 800aabc:	2300      	movs	r3, #0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d007      	beq.n	800aad2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aad0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a39      	ldr	r2, [pc, #228]	@ (800abbc <HAL_TIM_PWM_Start+0x24c>)
 800aad8:	4293      	cmp	r3, r2
 800aada:	d04a      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a37      	ldr	r2, [pc, #220]	@ (800abc0 <HAL_TIM_PWM_Start+0x250>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d045      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aaee:	d040      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aaf8:	d03b      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	4a35      	ldr	r2, [pc, #212]	@ (800abd4 <HAL_TIM_PWM_Start+0x264>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d036      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a33      	ldr	r2, [pc, #204]	@ (800abd8 <HAL_TIM_PWM_Start+0x268>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d031      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4a32      	ldr	r2, [pc, #200]	@ (800abdc <HAL_TIM_PWM_Start+0x26c>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d02c      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	4a30      	ldr	r2, [pc, #192]	@ (800abe0 <HAL_TIM_PWM_Start+0x270>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d027      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4a2f      	ldr	r2, [pc, #188]	@ (800abe4 <HAL_TIM_PWM_Start+0x274>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d022      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a2d      	ldr	r2, [pc, #180]	@ (800abe8 <HAL_TIM_PWM_Start+0x278>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d01d      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4a22      	ldr	r2, [pc, #136]	@ (800abc4 <HAL_TIM_PWM_Start+0x254>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d018      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a20      	ldr	r2, [pc, #128]	@ (800abc8 <HAL_TIM_PWM_Start+0x258>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d013      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a27      	ldr	r2, [pc, #156]	@ (800abec <HAL_TIM_PWM_Start+0x27c>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d00e      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a25      	ldr	r2, [pc, #148]	@ (800abf0 <HAL_TIM_PWM_Start+0x280>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d009      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a1a      	ldr	r2, [pc, #104]	@ (800abcc <HAL_TIM_PWM_Start+0x25c>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d004      	beq.n	800ab72 <HAL_TIM_PWM_Start+0x202>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4a18      	ldr	r2, [pc, #96]	@ (800abd0 <HAL_TIM_PWM_Start+0x260>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d115      	bne.n	800ab9e <HAL_TIM_PWM_Start+0x22e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	689a      	ldr	r2, [r3, #8]
 800ab78:	4b1e      	ldr	r3, [pc, #120]	@ (800abf4 <HAL_TIM_PWM_Start+0x284>)
 800ab7a:	4013      	ands	r3, r2
 800ab7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2b06      	cmp	r3, #6
 800ab82:	d015      	beq.n	800abb0 <HAL_TIM_PWM_Start+0x240>
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab8a:	d011      	beq.n	800abb0 <HAL_TIM_PWM_Start+0x240>
    {
      __HAL_TIM_ENABLE(htim);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f042 0201 	orr.w	r2, r2, #1
 800ab9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab9c:	e008      	b.n	800abb0 <HAL_TIM_PWM_Start+0x240>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f042 0201 	orr.w	r2, r2, #1
 800abac:	601a      	str	r2, [r3, #0]
 800abae:	e000      	b.n	800abb2 <HAL_TIM_PWM_Start+0x242>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abb0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800abb2:	2300      	movs	r3, #0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3710      	adds	r7, #16
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}
 800abbc:	40012c00 	.word	0x40012c00
 800abc0:	50012c00 	.word	0x50012c00
 800abc4:	40013400 	.word	0x40013400
 800abc8:	50013400 	.word	0x50013400
 800abcc:	40014000 	.word	0x40014000
 800abd0:	50014000 	.word	0x50014000
 800abd4:	40000400 	.word	0x40000400
 800abd8:	50000400 	.word	0x50000400
 800abdc:	40000800 	.word	0x40000800
 800abe0:	50000800 	.word	0x50000800
 800abe4:	40000c00 	.word	0x40000c00
 800abe8:	50000c00 	.word	0x50000c00
 800abec:	40001800 	.word	0x40001800
 800abf0:	50001800 	.word	0x50001800
 800abf4:	00010007 	.word	0x00010007

0800abf8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b086      	sub	sp, #24
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	e097      	b.n	800ad3c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d106      	bne.n	800ac26 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f7f7 fcd3 	bl	80025cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2202      	movs	r2, #2
 800ac2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	687a      	ldr	r2, [r7, #4]
 800ac36:	6812      	ldr	r2, [r2, #0]
 800ac38:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800ac3c:	f023 0307 	bic.w	r3, r3, #7
 800ac40:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	3304      	adds	r3, #4
 800ac4a:	4619      	mov	r1, r3
 800ac4c:	4610      	mov	r0, r2
 800ac4e:	f000 fc23 	bl	800b498 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	689b      	ldr	r3, [r3, #8]
 800ac58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	699b      	ldr	r3, [r3, #24]
 800ac60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	6a1b      	ldr	r3, [r3, #32]
 800ac68:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	697a      	ldr	r2, [r7, #20]
 800ac70:	4313      	orrs	r3, r2
 800ac72:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac7a:	f023 0303 	bic.w	r3, r3, #3
 800ac7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	689a      	ldr	r2, [r3, #8]
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	699b      	ldr	r3, [r3, #24]
 800ac88:	021b      	lsls	r3, r3, #8
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	693a      	ldr	r2, [r7, #16]
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800ac98:	f023 030c 	bic.w	r3, r3, #12
 800ac9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aca4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aca8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	68da      	ldr	r2, [r3, #12]
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	69db      	ldr	r3, [r3, #28]
 800acb2:	021b      	lsls	r3, r3, #8
 800acb4:	4313      	orrs	r3, r2
 800acb6:	693a      	ldr	r2, [r7, #16]
 800acb8:	4313      	orrs	r3, r2
 800acba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	011a      	lsls	r2, r3, #4
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	6a1b      	ldr	r3, [r3, #32]
 800acc6:	031b      	lsls	r3, r3, #12
 800acc8:	4313      	orrs	r3, r2
 800acca:	693a      	ldr	r2, [r7, #16]
 800accc:	4313      	orrs	r3, r2
 800acce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800acd6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800acde:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	685a      	ldr	r2, [r3, #4]
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	695b      	ldr	r3, [r3, #20]
 800ace8:	011b      	lsls	r3, r3, #4
 800acea:	4313      	orrs	r3, r2
 800acec:	68fa      	ldr	r2, [r7, #12]
 800acee:	4313      	orrs	r3, r2
 800acf0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	697a      	ldr	r2, [r7, #20]
 800acf8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	693a      	ldr	r2, [r7, #16]
 800ad00:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	68fa      	ldr	r2, [r7, #12]
 800ad08:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2201      	movs	r2, #1
 800ad0e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2201      	movs	r2, #1
 800ad16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2201      	movs	r2, #1
 800ad26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2201      	movs	r2, #1
 800ad2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2201      	movs	r2, #1
 800ad36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3718      	adds	r7, #24
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	68db      	ldr	r3, [r3, #12]
 800ad52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	691b      	ldr	r3, [r3, #16]
 800ad5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	f003 0302 	and.w	r3, r3, #2
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d020      	beq.n	800ada8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	f003 0302 	and.w	r3, r3, #2
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d01b      	beq.n	800ada8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f06f 0202 	mvn.w	r2, #2
 800ad78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	699b      	ldr	r3, [r3, #24]
 800ad86:	f003 0303 	and.w	r3, r3, #3
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d003      	beq.n	800ad96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 fb64 	bl	800b45c <HAL_TIM_IC_CaptureCallback>
 800ad94:	e005      	b.n	800ada2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 fb56 	bl	800b448 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f000 fb67 	bl	800b470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2200      	movs	r2, #0
 800ada6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	f003 0304 	and.w	r3, r3, #4
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d020      	beq.n	800adf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f003 0304 	and.w	r3, r3, #4
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d01b      	beq.n	800adf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f06f 0204 	mvn.w	r2, #4
 800adc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2202      	movs	r2, #2
 800adca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	699b      	ldr	r3, [r3, #24]
 800add2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800add6:	2b00      	cmp	r3, #0
 800add8:	d003      	beq.n	800ade2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 fb3e 	bl	800b45c <HAL_TIM_IC_CaptureCallback>
 800ade0:	e005      	b.n	800adee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 fb30 	bl	800b448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 fb41 	bl	800b470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	f003 0308 	and.w	r3, r3, #8
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d020      	beq.n	800ae40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	f003 0308 	and.w	r3, r3, #8
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d01b      	beq.n	800ae40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f06f 0208 	mvn.w	r2, #8
 800ae10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2204      	movs	r2, #4
 800ae16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	69db      	ldr	r3, [r3, #28]
 800ae1e:	f003 0303 	and.w	r3, r3, #3
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d003      	beq.n	800ae2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 fb18 	bl	800b45c <HAL_TIM_IC_CaptureCallback>
 800ae2c:	e005      	b.n	800ae3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f000 fb0a 	bl	800b448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f000 fb1b 	bl	800b470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	f003 0310 	and.w	r3, r3, #16
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d020      	beq.n	800ae8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	f003 0310 	and.w	r3, r3, #16
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d01b      	beq.n	800ae8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f06f 0210 	mvn.w	r2, #16
 800ae5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2208      	movs	r2, #8
 800ae62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	69db      	ldr	r3, [r3, #28]
 800ae6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d003      	beq.n	800ae7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f000 faf2 	bl	800b45c <HAL_TIM_IC_CaptureCallback>
 800ae78:	e005      	b.n	800ae86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 fae4 	bl	800b448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 faf5 	bl	800b470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	f003 0301 	and.w	r3, r3, #1
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d00c      	beq.n	800aeb0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	f003 0301 	and.w	r3, r3, #1
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d007      	beq.n	800aeb0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f06f 0201 	mvn.w	r2, #1
 800aea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f7f6 fa62 	bl	8001374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d104      	bne.n	800aec4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aeba:	68bb      	ldr	r3, [r7, #8]
 800aebc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d00c      	beq.n	800aede <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d007      	beq.n	800aede <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800aed6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f001 fa2b 	bl	800c334 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d00c      	beq.n	800af02 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d007      	beq.n	800af02 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800aefa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f001 fa23 	bl	800c348 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d00c      	beq.n	800af26 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af12:	2b00      	cmp	r3, #0
 800af14:	d007      	beq.n	800af26 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800af1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f000 faaf 	bl	800b484 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	f003 0320 	and.w	r3, r3, #32
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00c      	beq.n	800af4a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f003 0320 	and.w	r3, r3, #32
 800af36:	2b00      	cmp	r3, #0
 800af38:	d007      	beq.n	800af4a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f06f 0220 	mvn.w	r2, #32
 800af42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f001 f9eb 	bl	800c320 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800af50:	2b00      	cmp	r3, #0
 800af52:	d00c      	beq.n	800af6e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d007      	beq.n	800af6e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800af66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f001 f9f7 	bl	800c35c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800af74:	2b00      	cmp	r3, #0
 800af76:	d00c      	beq.n	800af92 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d007      	beq.n	800af92 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800af8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f001 f9ef 	bl	800c370 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00c      	beq.n	800afb6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d007      	beq.n	800afb6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800afae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f001 f9e7 	bl	800c384 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00c      	beq.n	800afda <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d007      	beq.n	800afda <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800afd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f001 f9df 	bl	800c398 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800afda:	bf00      	nop
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
	...

0800afe4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b086      	sub	sp, #24
 800afe8:	af00      	add	r7, sp, #0
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800affa:	2b01      	cmp	r3, #1
 800affc:	d101      	bne.n	800b002 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800affe:	2302      	movs	r3, #2
 800b000:	e0ff      	b.n	800b202 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	2201      	movs	r2, #1
 800b006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2b14      	cmp	r3, #20
 800b00e:	f200 80f0 	bhi.w	800b1f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b012:	a201      	add	r2, pc, #4	@ (adr r2, 800b018 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b018:	0800b06d 	.word	0x0800b06d
 800b01c:	0800b1f3 	.word	0x0800b1f3
 800b020:	0800b1f3 	.word	0x0800b1f3
 800b024:	0800b1f3 	.word	0x0800b1f3
 800b028:	0800b0ad 	.word	0x0800b0ad
 800b02c:	0800b1f3 	.word	0x0800b1f3
 800b030:	0800b1f3 	.word	0x0800b1f3
 800b034:	0800b1f3 	.word	0x0800b1f3
 800b038:	0800b0ef 	.word	0x0800b0ef
 800b03c:	0800b1f3 	.word	0x0800b1f3
 800b040:	0800b1f3 	.word	0x0800b1f3
 800b044:	0800b1f3 	.word	0x0800b1f3
 800b048:	0800b12f 	.word	0x0800b12f
 800b04c:	0800b1f3 	.word	0x0800b1f3
 800b050:	0800b1f3 	.word	0x0800b1f3
 800b054:	0800b1f3 	.word	0x0800b1f3
 800b058:	0800b171 	.word	0x0800b171
 800b05c:	0800b1f3 	.word	0x0800b1f3
 800b060:	0800b1f3 	.word	0x0800b1f3
 800b064:	0800b1f3 	.word	0x0800b1f3
 800b068:	0800b1b1 	.word	0x0800b1b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	68b9      	ldr	r1, [r7, #8]
 800b072:	4618      	mov	r0, r3
 800b074:	f000 fafa 	bl	800b66c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	699a      	ldr	r2, [r3, #24]
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f042 0208 	orr.w	r2, r2, #8
 800b086:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	699a      	ldr	r2, [r3, #24]
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f022 0204 	bic.w	r2, r2, #4
 800b096:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	6999      	ldr	r1, [r3, #24]
 800b09e:	68bb      	ldr	r3, [r7, #8]
 800b0a0:	691a      	ldr	r2, [r3, #16]
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	430a      	orrs	r2, r1
 800b0a8:	619a      	str	r2, [r3, #24]
      break;
 800b0aa:	e0a5      	b.n	800b1f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	68b9      	ldr	r1, [r7, #8]
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f000 fb74 	bl	800b7a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	699a      	ldr	r2, [r3, #24]
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b0c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	699a      	ldr	r2, [r3, #24]
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b0d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	6999      	ldr	r1, [r3, #24]
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	691b      	ldr	r3, [r3, #16]
 800b0e2:	021a      	lsls	r2, r3, #8
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	430a      	orrs	r2, r1
 800b0ea:	619a      	str	r2, [r3, #24]
      break;
 800b0ec:	e084      	b.n	800b1f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	68b9      	ldr	r1, [r7, #8]
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f000 fbeb 	bl	800b8d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	69da      	ldr	r2, [r3, #28]
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f042 0208 	orr.w	r2, r2, #8
 800b108:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	69da      	ldr	r2, [r3, #28]
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f022 0204 	bic.w	r2, r2, #4
 800b118:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	69d9      	ldr	r1, [r3, #28]
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	691a      	ldr	r2, [r3, #16]
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	430a      	orrs	r2, r1
 800b12a:	61da      	str	r2, [r3, #28]
      break;
 800b12c:	e064      	b.n	800b1f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	68b9      	ldr	r1, [r7, #8]
 800b134:	4618      	mov	r0, r3
 800b136:	f000 fc61 	bl	800b9fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	69da      	ldr	r2, [r3, #28]
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b148:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	69da      	ldr	r2, [r3, #28]
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b158:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	69d9      	ldr	r1, [r3, #28]
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	691b      	ldr	r3, [r3, #16]
 800b164:	021a      	lsls	r2, r3, #8
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	430a      	orrs	r2, r1
 800b16c:	61da      	str	r2, [r3, #28]
      break;
 800b16e:	e043      	b.n	800b1f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	68b9      	ldr	r1, [r7, #8]
 800b176:	4618      	mov	r0, r3
 800b178:	f000 fcd8 	bl	800bb2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f042 0208 	orr.w	r2, r2, #8
 800b18a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f022 0204 	bic.w	r2, r2, #4
 800b19a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	691a      	ldr	r2, [r3, #16]
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	430a      	orrs	r2, r1
 800b1ac:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b1ae:	e023      	b.n	800b1f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	68b9      	ldr	r1, [r7, #8]
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f000 fd22 	bl	800bc00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b1ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b1da:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	691b      	ldr	r3, [r3, #16]
 800b1e6:	021a      	lsls	r2, r3, #8
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	430a      	orrs	r2, r1
 800b1ee:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b1f0:	e002      	b.n	800b1f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	75fb      	strb	r3, [r7, #23]
      break;
 800b1f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b200:	7dfb      	ldrb	r3, [r7, #23]
}
 800b202:	4618      	mov	r0, r3
 800b204:	3718      	adds	r7, #24
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}
 800b20a:	bf00      	nop

0800b20c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b216:	2300      	movs	r3, #0
 800b218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b220:	2b01      	cmp	r3, #1
 800b222:	d101      	bne.n	800b228 <HAL_TIM_ConfigClockSource+0x1c>
 800b224:	2302      	movs	r3, #2
 800b226:	e0fe      	b.n	800b426 <HAL_TIM_ConfigClockSource+0x21a>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2201      	movs	r2, #1
 800b22c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2202      	movs	r2, #2
 800b234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	689b      	ldr	r3, [r3, #8]
 800b23e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b246:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b24a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b252:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	68ba      	ldr	r2, [r7, #8]
 800b25a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b264:	f000 80c9 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b268:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b26c:	f200 80ce 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b270:	4a6f      	ldr	r2, [pc, #444]	@ (800b430 <HAL_TIM_ConfigClockSource+0x224>)
 800b272:	4293      	cmp	r3, r2
 800b274:	f000 80c1 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b278:	4a6d      	ldr	r2, [pc, #436]	@ (800b430 <HAL_TIM_ConfigClockSource+0x224>)
 800b27a:	4293      	cmp	r3, r2
 800b27c:	f200 80c6 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b280:	4a6c      	ldr	r2, [pc, #432]	@ (800b434 <HAL_TIM_ConfigClockSource+0x228>)
 800b282:	4293      	cmp	r3, r2
 800b284:	f000 80b9 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b288:	4a6a      	ldr	r2, [pc, #424]	@ (800b434 <HAL_TIM_ConfigClockSource+0x228>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	f200 80be 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b290:	4a69      	ldr	r2, [pc, #420]	@ (800b438 <HAL_TIM_ConfigClockSource+0x22c>)
 800b292:	4293      	cmp	r3, r2
 800b294:	f000 80b1 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b298:	4a67      	ldr	r2, [pc, #412]	@ (800b438 <HAL_TIM_ConfigClockSource+0x22c>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	f200 80b6 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b2a0:	4a66      	ldr	r2, [pc, #408]	@ (800b43c <HAL_TIM_ConfigClockSource+0x230>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	f000 80a9 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b2a8:	4a64      	ldr	r2, [pc, #400]	@ (800b43c <HAL_TIM_ConfigClockSource+0x230>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	f200 80ae 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b2b0:	4a63      	ldr	r2, [pc, #396]	@ (800b440 <HAL_TIM_ConfigClockSource+0x234>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	f000 80a1 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b2b8:	4a61      	ldr	r2, [pc, #388]	@ (800b440 <HAL_TIM_ConfigClockSource+0x234>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	f200 80a6 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b2c0:	4a60      	ldr	r2, [pc, #384]	@ (800b444 <HAL_TIM_ConfigClockSource+0x238>)
 800b2c2:	4293      	cmp	r3, r2
 800b2c4:	f000 8099 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b2c8:	4a5e      	ldr	r2, [pc, #376]	@ (800b444 <HAL_TIM_ConfigClockSource+0x238>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	f200 809e 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b2d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b2d4:	f000 8091 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b2d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b2dc:	f200 8096 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b2e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2e4:	f000 8089 	beq.w	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b2e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2ec:	f200 808e 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b2f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2f4:	d03e      	beq.n	800b374 <HAL_TIM_ConfigClockSource+0x168>
 800b2f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2fa:	f200 8087 	bhi.w	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b2fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b302:	f000 8086 	beq.w	800b412 <HAL_TIM_ConfigClockSource+0x206>
 800b306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b30a:	d87f      	bhi.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b30c:	2b70      	cmp	r3, #112	@ 0x70
 800b30e:	d01a      	beq.n	800b346 <HAL_TIM_ConfigClockSource+0x13a>
 800b310:	2b70      	cmp	r3, #112	@ 0x70
 800b312:	d87b      	bhi.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b314:	2b60      	cmp	r3, #96	@ 0x60
 800b316:	d050      	beq.n	800b3ba <HAL_TIM_ConfigClockSource+0x1ae>
 800b318:	2b60      	cmp	r3, #96	@ 0x60
 800b31a:	d877      	bhi.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b31c:	2b50      	cmp	r3, #80	@ 0x50
 800b31e:	d03c      	beq.n	800b39a <HAL_TIM_ConfigClockSource+0x18e>
 800b320:	2b50      	cmp	r3, #80	@ 0x50
 800b322:	d873      	bhi.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b324:	2b40      	cmp	r3, #64	@ 0x40
 800b326:	d058      	beq.n	800b3da <HAL_TIM_ConfigClockSource+0x1ce>
 800b328:	2b40      	cmp	r3, #64	@ 0x40
 800b32a:	d86f      	bhi.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b32c:	2b30      	cmp	r3, #48	@ 0x30
 800b32e:	d064      	beq.n	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b330:	2b30      	cmp	r3, #48	@ 0x30
 800b332:	d86b      	bhi.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b334:	2b20      	cmp	r3, #32
 800b336:	d060      	beq.n	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b338:	2b20      	cmp	r3, #32
 800b33a:	d867      	bhi.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d05c      	beq.n	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b340:	2b10      	cmp	r3, #16
 800b342:	d05a      	beq.n	800b3fa <HAL_TIM_ConfigClockSource+0x1ee>
 800b344:	e062      	b.n	800b40c <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b356:	f000 fd3b 	bl	800bdd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b368:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	68ba      	ldr	r2, [r7, #8]
 800b370:	609a      	str	r2, [r3, #8]
      break;
 800b372:	e04f      	b.n	800b414 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b384:	f000 fd24 	bl	800bdd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	689a      	ldr	r2, [r3, #8]
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b396:	609a      	str	r2, [r3, #8]
      break;
 800b398:	e03c      	b.n	800b414 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	f000 fc96 	bl	800bcd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	2150      	movs	r1, #80	@ 0x50
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f000 fcef 	bl	800bd96 <TIM_ITRx_SetConfig>
      break;
 800b3b8:	e02c      	b.n	800b414 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	f000 fcb5 	bl	800bd36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2160      	movs	r1, #96	@ 0x60
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f000 fcdf 	bl	800bd96 <TIM_ITRx_SetConfig>
      break;
 800b3d8:	e01c      	b.n	800b414 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	f000 fc76 	bl	800bcd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	2140      	movs	r1, #64	@ 0x40
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f000 fccf 	bl	800bd96 <TIM_ITRx_SetConfig>
      break;
 800b3f8:	e00c      	b.n	800b414 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681a      	ldr	r2, [r3, #0]
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	4619      	mov	r1, r3
 800b404:	4610      	mov	r0, r2
 800b406:	f000 fcc6 	bl	800bd96 <TIM_ITRx_SetConfig>
      break;
 800b40a:	e003      	b.n	800b414 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800b40c:	2301      	movs	r3, #1
 800b40e:	73fb      	strb	r3, [r7, #15]
      break;
 800b410:	e000      	b.n	800b414 <HAL_TIM_ConfigClockSource+0x208>
      break;
 800b412:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2201      	movs	r2, #1
 800b418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b424:	7bfb      	ldrb	r3, [r7, #15]
}
 800b426:	4618      	mov	r0, r3
 800b428:	3710      	adds	r7, #16
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	00100070 	.word	0x00100070
 800b434:	00100060 	.word	0x00100060
 800b438:	00100050 	.word	0x00100050
 800b43c:	00100040 	.word	0x00100040
 800b440:	00100030 	.word	0x00100030
 800b444:	00100020 	.word	0x00100020

0800b448 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b448:	b480      	push	{r7}
 800b44a:	b083      	sub	sp, #12
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b450:	bf00      	nop
 800b452:	370c      	adds	r7, #12
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr

0800b45c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b464:	bf00      	nop
 800b466:	370c      	adds	r7, #12
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr

0800b470 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b470:	b480      	push	{r7}
 800b472:	b083      	sub	sp, #12
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b478:	bf00      	nop
 800b47a:	370c      	adds	r7, #12
 800b47c:	46bd      	mov	sp, r7
 800b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b482:	4770      	bx	lr

0800b484 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b48c:	bf00      	nop
 800b48e:	370c      	adds	r7, #12
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr

0800b498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b498:	b480      	push	{r7}
 800b49a:	b085      	sub	sp, #20
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	4a62      	ldr	r2, [pc, #392]	@ (800b634 <TIM_Base_SetConfig+0x19c>)
 800b4ac:	4293      	cmp	r3, r2
 800b4ae:	d02b      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	4a61      	ldr	r2, [pc, #388]	@ (800b638 <TIM_Base_SetConfig+0x1a0>)
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	d027      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4be:	d023      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b4c6:	d01f      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	4a5c      	ldr	r2, [pc, #368]	@ (800b63c <TIM_Base_SetConfig+0x1a4>)
 800b4cc:	4293      	cmp	r3, r2
 800b4ce:	d01b      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	4a5b      	ldr	r2, [pc, #364]	@ (800b640 <TIM_Base_SetConfig+0x1a8>)
 800b4d4:	4293      	cmp	r3, r2
 800b4d6:	d017      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	4a5a      	ldr	r2, [pc, #360]	@ (800b644 <TIM_Base_SetConfig+0x1ac>)
 800b4dc:	4293      	cmp	r3, r2
 800b4de:	d013      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	4a59      	ldr	r2, [pc, #356]	@ (800b648 <TIM_Base_SetConfig+0x1b0>)
 800b4e4:	4293      	cmp	r3, r2
 800b4e6:	d00f      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	4a58      	ldr	r2, [pc, #352]	@ (800b64c <TIM_Base_SetConfig+0x1b4>)
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	d00b      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	4a57      	ldr	r2, [pc, #348]	@ (800b650 <TIM_Base_SetConfig+0x1b8>)
 800b4f4:	4293      	cmp	r3, r2
 800b4f6:	d007      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	4a56      	ldr	r2, [pc, #344]	@ (800b654 <TIM_Base_SetConfig+0x1bc>)
 800b4fc:	4293      	cmp	r3, r2
 800b4fe:	d003      	beq.n	800b508 <TIM_Base_SetConfig+0x70>
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	4a55      	ldr	r2, [pc, #340]	@ (800b658 <TIM_Base_SetConfig+0x1c0>)
 800b504:	4293      	cmp	r3, r2
 800b506:	d108      	bne.n	800b51a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b50e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	4313      	orrs	r3, r2
 800b518:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	4a45      	ldr	r2, [pc, #276]	@ (800b634 <TIM_Base_SetConfig+0x19c>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d03b      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	4a44      	ldr	r2, [pc, #272]	@ (800b638 <TIM_Base_SetConfig+0x1a0>)
 800b526:	4293      	cmp	r3, r2
 800b528:	d037      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b530:	d033      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b538:	d02f      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	4a3f      	ldr	r2, [pc, #252]	@ (800b63c <TIM_Base_SetConfig+0x1a4>)
 800b53e:	4293      	cmp	r3, r2
 800b540:	d02b      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	4a3e      	ldr	r2, [pc, #248]	@ (800b640 <TIM_Base_SetConfig+0x1a8>)
 800b546:	4293      	cmp	r3, r2
 800b548:	d027      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	4a3d      	ldr	r2, [pc, #244]	@ (800b644 <TIM_Base_SetConfig+0x1ac>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d023      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	4a3c      	ldr	r2, [pc, #240]	@ (800b648 <TIM_Base_SetConfig+0x1b0>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d01f      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	4a3b      	ldr	r2, [pc, #236]	@ (800b64c <TIM_Base_SetConfig+0x1b4>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d01b      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4a3a      	ldr	r2, [pc, #232]	@ (800b650 <TIM_Base_SetConfig+0x1b8>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d017      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4a39      	ldr	r2, [pc, #228]	@ (800b654 <TIM_Base_SetConfig+0x1bc>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d013      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	4a38      	ldr	r2, [pc, #224]	@ (800b658 <TIM_Base_SetConfig+0x1c0>)
 800b576:	4293      	cmp	r3, r2
 800b578:	d00f      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	4a37      	ldr	r2, [pc, #220]	@ (800b65c <TIM_Base_SetConfig+0x1c4>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d00b      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	4a36      	ldr	r2, [pc, #216]	@ (800b660 <TIM_Base_SetConfig+0x1c8>)
 800b586:	4293      	cmp	r3, r2
 800b588:	d007      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	4a35      	ldr	r2, [pc, #212]	@ (800b664 <TIM_Base_SetConfig+0x1cc>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	d003      	beq.n	800b59a <TIM_Base_SetConfig+0x102>
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	4a34      	ldr	r2, [pc, #208]	@ (800b668 <TIM_Base_SetConfig+0x1d0>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d108      	bne.n	800b5ac <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b5a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	68db      	ldr	r3, [r3, #12]
 800b5a6:	68fa      	ldr	r2, [r7, #12]
 800b5a8:	4313      	orrs	r3, r2
 800b5aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	695b      	ldr	r3, [r3, #20]
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	68fa      	ldr	r2, [r7, #12]
 800b5be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	689a      	ldr	r2, [r3, #8]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b5c8:	683b      	ldr	r3, [r7, #0]
 800b5ca:	681a      	ldr	r2, [r3, #0]
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	4a18      	ldr	r2, [pc, #96]	@ (800b634 <TIM_Base_SetConfig+0x19c>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d013      	beq.n	800b600 <TIM_Base_SetConfig+0x168>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	4a17      	ldr	r2, [pc, #92]	@ (800b638 <TIM_Base_SetConfig+0x1a0>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d00f      	beq.n	800b600 <TIM_Base_SetConfig+0x168>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a1c      	ldr	r2, [pc, #112]	@ (800b654 <TIM_Base_SetConfig+0x1bc>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d00b      	beq.n	800b600 <TIM_Base_SetConfig+0x168>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4a1b      	ldr	r2, [pc, #108]	@ (800b658 <TIM_Base_SetConfig+0x1c0>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d007      	beq.n	800b600 <TIM_Base_SetConfig+0x168>
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	4a1c      	ldr	r2, [pc, #112]	@ (800b664 <TIM_Base_SetConfig+0x1cc>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d003      	beq.n	800b600 <TIM_Base_SetConfig+0x168>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4a1b      	ldr	r2, [pc, #108]	@ (800b668 <TIM_Base_SetConfig+0x1d0>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	d103      	bne.n	800b608 <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	691a      	ldr	r2, [r3, #16]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2201      	movs	r2, #1
 800b60c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	691b      	ldr	r3, [r3, #16]
 800b612:	f003 0301 	and.w	r3, r3, #1
 800b616:	2b01      	cmp	r3, #1
 800b618:	d105      	bne.n	800b626 <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	691b      	ldr	r3, [r3, #16]
 800b61e:	f023 0201 	bic.w	r2, r3, #1
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	611a      	str	r2, [r3, #16]
  }
}
 800b626:	bf00      	nop
 800b628:	3714      	adds	r7, #20
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop
 800b634:	40012c00 	.word	0x40012c00
 800b638:	50012c00 	.word	0x50012c00
 800b63c:	40000400 	.word	0x40000400
 800b640:	50000400 	.word	0x50000400
 800b644:	40000800 	.word	0x40000800
 800b648:	50000800 	.word	0x50000800
 800b64c:	40000c00 	.word	0x40000c00
 800b650:	50000c00 	.word	0x50000c00
 800b654:	40013400 	.word	0x40013400
 800b658:	50013400 	.word	0x50013400
 800b65c:	40001800 	.word	0x40001800
 800b660:	50001800 	.word	0x50001800
 800b664:	40014000 	.word	0x40014000
 800b668:	50014000 	.word	0x50014000

0800b66c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b087      	sub	sp, #28
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
 800b674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6a1b      	ldr	r3, [r3, #32]
 800b67a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6a1b      	ldr	r3, [r3, #32]
 800b680:	f023 0201 	bic.w	r2, r3, #1
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	699b      	ldr	r3, [r3, #24]
 800b692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b69a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b69e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	f023 0303 	bic.w	r3, r3, #3
 800b6a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	68fa      	ldr	r2, [r7, #12]
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f023 0302 	bic.w	r3, r3, #2
 800b6b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	689b      	ldr	r3, [r3, #8]
 800b6be:	697a      	ldr	r2, [r7, #20]
 800b6c0:	4313      	orrs	r3, r2
 800b6c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	4a30      	ldr	r2, [pc, #192]	@ (800b788 <TIM_OC1_SetConfig+0x11c>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d013      	beq.n	800b6f4 <TIM_OC1_SetConfig+0x88>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	4a2f      	ldr	r2, [pc, #188]	@ (800b78c <TIM_OC1_SetConfig+0x120>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d00f      	beq.n	800b6f4 <TIM_OC1_SetConfig+0x88>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	4a2e      	ldr	r2, [pc, #184]	@ (800b790 <TIM_OC1_SetConfig+0x124>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d00b      	beq.n	800b6f4 <TIM_OC1_SetConfig+0x88>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	4a2d      	ldr	r2, [pc, #180]	@ (800b794 <TIM_OC1_SetConfig+0x128>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d007      	beq.n	800b6f4 <TIM_OC1_SetConfig+0x88>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	4a2c      	ldr	r2, [pc, #176]	@ (800b798 <TIM_OC1_SetConfig+0x12c>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d003      	beq.n	800b6f4 <TIM_OC1_SetConfig+0x88>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	4a2b      	ldr	r2, [pc, #172]	@ (800b79c <TIM_OC1_SetConfig+0x130>)
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d10c      	bne.n	800b70e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	f023 0308 	bic.w	r3, r3, #8
 800b6fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	697a      	ldr	r2, [r7, #20]
 800b702:	4313      	orrs	r3, r2
 800b704:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	f023 0304 	bic.w	r3, r3, #4
 800b70c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	4a1d      	ldr	r2, [pc, #116]	@ (800b788 <TIM_OC1_SetConfig+0x11c>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d013      	beq.n	800b73e <TIM_OC1_SetConfig+0xd2>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	4a1c      	ldr	r2, [pc, #112]	@ (800b78c <TIM_OC1_SetConfig+0x120>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d00f      	beq.n	800b73e <TIM_OC1_SetConfig+0xd2>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	4a1b      	ldr	r2, [pc, #108]	@ (800b790 <TIM_OC1_SetConfig+0x124>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d00b      	beq.n	800b73e <TIM_OC1_SetConfig+0xd2>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	4a1a      	ldr	r2, [pc, #104]	@ (800b794 <TIM_OC1_SetConfig+0x128>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d007      	beq.n	800b73e <TIM_OC1_SetConfig+0xd2>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	4a19      	ldr	r2, [pc, #100]	@ (800b798 <TIM_OC1_SetConfig+0x12c>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d003      	beq.n	800b73e <TIM_OC1_SetConfig+0xd2>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	4a18      	ldr	r2, [pc, #96]	@ (800b79c <TIM_OC1_SetConfig+0x130>)
 800b73a:	4293      	cmp	r3, r2
 800b73c:	d111      	bne.n	800b762 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b74c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	695b      	ldr	r3, [r3, #20]
 800b752:	693a      	ldr	r2, [r7, #16]
 800b754:	4313      	orrs	r3, r2
 800b756:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	699b      	ldr	r3, [r3, #24]
 800b75c:	693a      	ldr	r2, [r7, #16]
 800b75e:	4313      	orrs	r3, r2
 800b760:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	693a      	ldr	r2, [r7, #16]
 800b766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	68fa      	ldr	r2, [r7, #12]
 800b76c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b76e:	683b      	ldr	r3, [r7, #0]
 800b770:	685a      	ldr	r2, [r3, #4]
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	697a      	ldr	r2, [r7, #20]
 800b77a:	621a      	str	r2, [r3, #32]
}
 800b77c:	bf00      	nop
 800b77e:	371c      	adds	r7, #28
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr
 800b788:	40012c00 	.word	0x40012c00
 800b78c:	50012c00 	.word	0x50012c00
 800b790:	40013400 	.word	0x40013400
 800b794:	50013400 	.word	0x50013400
 800b798:	40014000 	.word	0x40014000
 800b79c:	50014000 	.word	0x50014000

0800b7a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b087      	sub	sp, #28
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6a1b      	ldr	r3, [r3, #32]
 800b7ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6a1b      	ldr	r3, [r3, #32]
 800b7b4:	f023 0210 	bic.w	r2, r3, #16
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	699b      	ldr	r3, [r3, #24]
 800b7c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b7ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b7da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	021b      	lsls	r3, r3, #8
 800b7e2:	68fa      	ldr	r2, [r7, #12]
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	f023 0320 	bic.w	r3, r3, #32
 800b7ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	689b      	ldr	r3, [r3, #8]
 800b7f4:	011b      	lsls	r3, r3, #4
 800b7f6:	697a      	ldr	r2, [r7, #20]
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	4a2e      	ldr	r2, [pc, #184]	@ (800b8b8 <TIM_OC2_SetConfig+0x118>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d00b      	beq.n	800b81c <TIM_OC2_SetConfig+0x7c>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	4a2d      	ldr	r2, [pc, #180]	@ (800b8bc <TIM_OC2_SetConfig+0x11c>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d007      	beq.n	800b81c <TIM_OC2_SetConfig+0x7c>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	4a2c      	ldr	r2, [pc, #176]	@ (800b8c0 <TIM_OC2_SetConfig+0x120>)
 800b810:	4293      	cmp	r3, r2
 800b812:	d003      	beq.n	800b81c <TIM_OC2_SetConfig+0x7c>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	4a2b      	ldr	r2, [pc, #172]	@ (800b8c4 <TIM_OC2_SetConfig+0x124>)
 800b818:	4293      	cmp	r3, r2
 800b81a:	d10d      	bne.n	800b838 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	011b      	lsls	r3, r3, #4
 800b82a:	697a      	ldr	r2, [r7, #20]
 800b82c:	4313      	orrs	r3, r2
 800b82e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b836:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	4a1f      	ldr	r2, [pc, #124]	@ (800b8b8 <TIM_OC2_SetConfig+0x118>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d013      	beq.n	800b868 <TIM_OC2_SetConfig+0xc8>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	4a1e      	ldr	r2, [pc, #120]	@ (800b8bc <TIM_OC2_SetConfig+0x11c>)
 800b844:	4293      	cmp	r3, r2
 800b846:	d00f      	beq.n	800b868 <TIM_OC2_SetConfig+0xc8>
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	4a1d      	ldr	r2, [pc, #116]	@ (800b8c0 <TIM_OC2_SetConfig+0x120>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d00b      	beq.n	800b868 <TIM_OC2_SetConfig+0xc8>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	4a1c      	ldr	r2, [pc, #112]	@ (800b8c4 <TIM_OC2_SetConfig+0x124>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d007      	beq.n	800b868 <TIM_OC2_SetConfig+0xc8>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	4a1b      	ldr	r2, [pc, #108]	@ (800b8c8 <TIM_OC2_SetConfig+0x128>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d003      	beq.n	800b868 <TIM_OC2_SetConfig+0xc8>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	4a1a      	ldr	r2, [pc, #104]	@ (800b8cc <TIM_OC2_SetConfig+0x12c>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d113      	bne.n	800b890 <TIM_OC2_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b86e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b876:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	695b      	ldr	r3, [r3, #20]
 800b87c:	009b      	lsls	r3, r3, #2
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	4313      	orrs	r3, r2
 800b882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	699b      	ldr	r3, [r3, #24]
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	693a      	ldr	r2, [r7, #16]
 800b88c:	4313      	orrs	r3, r2
 800b88e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	693a      	ldr	r2, [r7, #16]
 800b894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	68fa      	ldr	r2, [r7, #12]
 800b89a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	685a      	ldr	r2, [r3, #4]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	697a      	ldr	r2, [r7, #20]
 800b8a8:	621a      	str	r2, [r3, #32]
}
 800b8aa:	bf00      	nop
 800b8ac:	371c      	adds	r7, #28
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b4:	4770      	bx	lr
 800b8b6:	bf00      	nop
 800b8b8:	40012c00 	.word	0x40012c00
 800b8bc:	50012c00 	.word	0x50012c00
 800b8c0:	40013400 	.word	0x40013400
 800b8c4:	50013400 	.word	0x50013400
 800b8c8:	40014000 	.word	0x40014000
 800b8cc:	50014000 	.word	0x50014000

0800b8d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b087      	sub	sp, #28
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
 800b8d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	6a1b      	ldr	r3, [r3, #32]
 800b8de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6a1b      	ldr	r3, [r3, #32]
 800b8e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	685b      	ldr	r3, [r3, #4]
 800b8f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	69db      	ldr	r3, [r3, #28]
 800b8f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b8fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	f023 0303 	bic.w	r3, r3, #3
 800b90a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	68fa      	ldr	r2, [r7, #12]
 800b912:	4313      	orrs	r3, r2
 800b914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b91c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	689b      	ldr	r3, [r3, #8]
 800b922:	021b      	lsls	r3, r3, #8
 800b924:	697a      	ldr	r2, [r7, #20]
 800b926:	4313      	orrs	r3, r2
 800b928:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	4a2d      	ldr	r2, [pc, #180]	@ (800b9e4 <TIM_OC3_SetConfig+0x114>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d00b      	beq.n	800b94a <TIM_OC3_SetConfig+0x7a>
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	4a2c      	ldr	r2, [pc, #176]	@ (800b9e8 <TIM_OC3_SetConfig+0x118>)
 800b936:	4293      	cmp	r3, r2
 800b938:	d007      	beq.n	800b94a <TIM_OC3_SetConfig+0x7a>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	4a2b      	ldr	r2, [pc, #172]	@ (800b9ec <TIM_OC3_SetConfig+0x11c>)
 800b93e:	4293      	cmp	r3, r2
 800b940:	d003      	beq.n	800b94a <TIM_OC3_SetConfig+0x7a>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	4a2a      	ldr	r2, [pc, #168]	@ (800b9f0 <TIM_OC3_SetConfig+0x120>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d10d      	bne.n	800b966 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b950:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	021b      	lsls	r3, r3, #8
 800b958:	697a      	ldr	r2, [r7, #20]
 800b95a:	4313      	orrs	r3, r2
 800b95c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b95e:	697b      	ldr	r3, [r7, #20]
 800b960:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	4a1e      	ldr	r2, [pc, #120]	@ (800b9e4 <TIM_OC3_SetConfig+0x114>)
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d013      	beq.n	800b996 <TIM_OC3_SetConfig+0xc6>
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	4a1d      	ldr	r2, [pc, #116]	@ (800b9e8 <TIM_OC3_SetConfig+0x118>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d00f      	beq.n	800b996 <TIM_OC3_SetConfig+0xc6>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	4a1c      	ldr	r2, [pc, #112]	@ (800b9ec <TIM_OC3_SetConfig+0x11c>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d00b      	beq.n	800b996 <TIM_OC3_SetConfig+0xc6>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	4a1b      	ldr	r2, [pc, #108]	@ (800b9f0 <TIM_OC3_SetConfig+0x120>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d007      	beq.n	800b996 <TIM_OC3_SetConfig+0xc6>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	4a1a      	ldr	r2, [pc, #104]	@ (800b9f4 <TIM_OC3_SetConfig+0x124>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d003      	beq.n	800b996 <TIM_OC3_SetConfig+0xc6>
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	4a19      	ldr	r2, [pc, #100]	@ (800b9f8 <TIM_OC3_SetConfig+0x128>)
 800b992:	4293      	cmp	r3, r2
 800b994:	d113      	bne.n	800b9be <TIM_OC3_SetConfig+0xee>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b99c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b99e:	693b      	ldr	r3, [r7, #16]
 800b9a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b9a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	695b      	ldr	r3, [r3, #20]
 800b9aa:	011b      	lsls	r3, r3, #4
 800b9ac:	693a      	ldr	r2, [r7, #16]
 800b9ae:	4313      	orrs	r3, r2
 800b9b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	699b      	ldr	r3, [r3, #24]
 800b9b6:	011b      	lsls	r3, r3, #4
 800b9b8:	693a      	ldr	r2, [r7, #16]
 800b9ba:	4313      	orrs	r3, r2
 800b9bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	693a      	ldr	r2, [r7, #16]
 800b9c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	685a      	ldr	r2, [r3, #4]
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	697a      	ldr	r2, [r7, #20]
 800b9d6:	621a      	str	r2, [r3, #32]
}
 800b9d8:	bf00      	nop
 800b9da:	371c      	adds	r7, #28
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr
 800b9e4:	40012c00 	.word	0x40012c00
 800b9e8:	50012c00 	.word	0x50012c00
 800b9ec:	40013400 	.word	0x40013400
 800b9f0:	50013400 	.word	0x50013400
 800b9f4:	40014000 	.word	0x40014000
 800b9f8:	50014000 	.word	0x50014000

0800b9fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b087      	sub	sp, #28
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
 800ba04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6a1b      	ldr	r3, [r3, #32]
 800ba0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6a1b      	ldr	r3, [r3, #32]
 800ba10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	685b      	ldr	r3, [r3, #4]
 800ba1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	69db      	ldr	r3, [r3, #28]
 800ba22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ba2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	021b      	lsls	r3, r3, #8
 800ba3e:	68fa      	ldr	r2, [r7, #12]
 800ba40:	4313      	orrs	r3, r2
 800ba42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ba4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	689b      	ldr	r3, [r3, #8]
 800ba50:	031b      	lsls	r3, r3, #12
 800ba52:	697a      	ldr	r2, [r7, #20]
 800ba54:	4313      	orrs	r3, r2
 800ba56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	4a2e      	ldr	r2, [pc, #184]	@ (800bb14 <TIM_OC4_SetConfig+0x118>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d00b      	beq.n	800ba78 <TIM_OC4_SetConfig+0x7c>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	4a2d      	ldr	r2, [pc, #180]	@ (800bb18 <TIM_OC4_SetConfig+0x11c>)
 800ba64:	4293      	cmp	r3, r2
 800ba66:	d007      	beq.n	800ba78 <TIM_OC4_SetConfig+0x7c>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	4a2c      	ldr	r2, [pc, #176]	@ (800bb1c <TIM_OC4_SetConfig+0x120>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d003      	beq.n	800ba78 <TIM_OC4_SetConfig+0x7c>
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	4a2b      	ldr	r2, [pc, #172]	@ (800bb20 <TIM_OC4_SetConfig+0x124>)
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d10d      	bne.n	800ba94 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ba7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	68db      	ldr	r3, [r3, #12]
 800ba84:	031b      	lsls	r3, r3, #12
 800ba86:	697a      	ldr	r2, [r7, #20]
 800ba88:	4313      	orrs	r3, r2
 800ba8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ba8c:	697b      	ldr	r3, [r7, #20]
 800ba8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	4a1f      	ldr	r2, [pc, #124]	@ (800bb14 <TIM_OC4_SetConfig+0x118>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d013      	beq.n	800bac4 <TIM_OC4_SetConfig+0xc8>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	4a1e      	ldr	r2, [pc, #120]	@ (800bb18 <TIM_OC4_SetConfig+0x11c>)
 800baa0:	4293      	cmp	r3, r2
 800baa2:	d00f      	beq.n	800bac4 <TIM_OC4_SetConfig+0xc8>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	4a1d      	ldr	r2, [pc, #116]	@ (800bb1c <TIM_OC4_SetConfig+0x120>)
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d00b      	beq.n	800bac4 <TIM_OC4_SetConfig+0xc8>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	4a1c      	ldr	r2, [pc, #112]	@ (800bb20 <TIM_OC4_SetConfig+0x124>)
 800bab0:	4293      	cmp	r3, r2
 800bab2:	d007      	beq.n	800bac4 <TIM_OC4_SetConfig+0xc8>
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	4a1b      	ldr	r2, [pc, #108]	@ (800bb24 <TIM_OC4_SetConfig+0x128>)
 800bab8:	4293      	cmp	r3, r2
 800baba:	d003      	beq.n	800bac4 <TIM_OC4_SetConfig+0xc8>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	4a1a      	ldr	r2, [pc, #104]	@ (800bb28 <TIM_OC4_SetConfig+0x12c>)
 800bac0:	4293      	cmp	r3, r2
 800bac2:	d113      	bne.n	800baec <TIM_OC4_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800baca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bad2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	695b      	ldr	r3, [r3, #20]
 800bad8:	019b      	lsls	r3, r3, #6
 800bada:	693a      	ldr	r2, [r7, #16]
 800badc:	4313      	orrs	r3, r2
 800bade:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	699b      	ldr	r3, [r3, #24]
 800bae4:	019b      	lsls	r3, r3, #6
 800bae6:	693a      	ldr	r2, [r7, #16]
 800bae8:	4313      	orrs	r3, r2
 800baea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	693a      	ldr	r2, [r7, #16]
 800baf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	68fa      	ldr	r2, [r7, #12]
 800baf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	685a      	ldr	r2, [r3, #4]
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	697a      	ldr	r2, [r7, #20]
 800bb04:	621a      	str	r2, [r3, #32]
}
 800bb06:	bf00      	nop
 800bb08:	371c      	adds	r7, #28
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	40012c00 	.word	0x40012c00
 800bb18:	50012c00 	.word	0x50012c00
 800bb1c:	40013400 	.word	0x40013400
 800bb20:	50013400 	.word	0x50013400
 800bb24:	40014000 	.word	0x40014000
 800bb28:	50014000 	.word	0x50014000

0800bb2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b087      	sub	sp, #28
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6a1b      	ldr	r3, [r3, #32]
 800bb3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6a1b      	ldr	r3, [r3, #32]
 800bb40:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	685b      	ldr	r3, [r3, #4]
 800bb4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	68fa      	ldr	r2, [r7, #12]
 800bb66:	4313      	orrs	r3, r2
 800bb68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bb70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	689b      	ldr	r3, [r3, #8]
 800bb76:	041b      	lsls	r3, r3, #16
 800bb78:	693a      	ldr	r2, [r7, #16]
 800bb7a:	4313      	orrs	r3, r2
 800bb7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	4a19      	ldr	r2, [pc, #100]	@ (800bbe8 <TIM_OC5_SetConfig+0xbc>)
 800bb82:	4293      	cmp	r3, r2
 800bb84:	d013      	beq.n	800bbae <TIM_OC5_SetConfig+0x82>
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	4a18      	ldr	r2, [pc, #96]	@ (800bbec <TIM_OC5_SetConfig+0xc0>)
 800bb8a:	4293      	cmp	r3, r2
 800bb8c:	d00f      	beq.n	800bbae <TIM_OC5_SetConfig+0x82>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	4a17      	ldr	r2, [pc, #92]	@ (800bbf0 <TIM_OC5_SetConfig+0xc4>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d00b      	beq.n	800bbae <TIM_OC5_SetConfig+0x82>
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	4a16      	ldr	r2, [pc, #88]	@ (800bbf4 <TIM_OC5_SetConfig+0xc8>)
 800bb9a:	4293      	cmp	r3, r2
 800bb9c:	d007      	beq.n	800bbae <TIM_OC5_SetConfig+0x82>
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	4a15      	ldr	r2, [pc, #84]	@ (800bbf8 <TIM_OC5_SetConfig+0xcc>)
 800bba2:	4293      	cmp	r3, r2
 800bba4:	d003      	beq.n	800bbae <TIM_OC5_SetConfig+0x82>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	4a14      	ldr	r2, [pc, #80]	@ (800bbfc <TIM_OC5_SetConfig+0xd0>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d109      	bne.n	800bbc2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bbae:	697b      	ldr	r3, [r7, #20]
 800bbb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bbb4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	695b      	ldr	r3, [r3, #20]
 800bbba:	021b      	lsls	r3, r3, #8
 800bbbc:	697a      	ldr	r2, [r7, #20]
 800bbbe:	4313      	orrs	r3, r2
 800bbc0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	697a      	ldr	r2, [r7, #20]
 800bbc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	685a      	ldr	r2, [r3, #4]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	693a      	ldr	r2, [r7, #16]
 800bbda:	621a      	str	r2, [r3, #32]
}
 800bbdc:	bf00      	nop
 800bbde:	371c      	adds	r7, #28
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe6:	4770      	bx	lr
 800bbe8:	40012c00 	.word	0x40012c00
 800bbec:	50012c00 	.word	0x50012c00
 800bbf0:	40013400 	.word	0x40013400
 800bbf4:	50013400 	.word	0x50013400
 800bbf8:	40014000 	.word	0x40014000
 800bbfc:	50014000 	.word	0x50014000

0800bc00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b087      	sub	sp, #28
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6a1b      	ldr	r3, [r3, #32]
 800bc0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6a1b      	ldr	r3, [r3, #32]
 800bc14:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bc2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	021b      	lsls	r3, r3, #8
 800bc3a:	68fa      	ldr	r2, [r7, #12]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bc46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	689b      	ldr	r3, [r3, #8]
 800bc4c:	051b      	lsls	r3, r3, #20
 800bc4e:	693a      	ldr	r2, [r7, #16]
 800bc50:	4313      	orrs	r3, r2
 800bc52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	4a1a      	ldr	r2, [pc, #104]	@ (800bcc0 <TIM_OC6_SetConfig+0xc0>)
 800bc58:	4293      	cmp	r3, r2
 800bc5a:	d013      	beq.n	800bc84 <TIM_OC6_SetConfig+0x84>
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	4a19      	ldr	r2, [pc, #100]	@ (800bcc4 <TIM_OC6_SetConfig+0xc4>)
 800bc60:	4293      	cmp	r3, r2
 800bc62:	d00f      	beq.n	800bc84 <TIM_OC6_SetConfig+0x84>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	4a18      	ldr	r2, [pc, #96]	@ (800bcc8 <TIM_OC6_SetConfig+0xc8>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d00b      	beq.n	800bc84 <TIM_OC6_SetConfig+0x84>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	4a17      	ldr	r2, [pc, #92]	@ (800bccc <TIM_OC6_SetConfig+0xcc>)
 800bc70:	4293      	cmp	r3, r2
 800bc72:	d007      	beq.n	800bc84 <TIM_OC6_SetConfig+0x84>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	4a16      	ldr	r2, [pc, #88]	@ (800bcd0 <TIM_OC6_SetConfig+0xd0>)
 800bc78:	4293      	cmp	r3, r2
 800bc7a:	d003      	beq.n	800bc84 <TIM_OC6_SetConfig+0x84>
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	4a15      	ldr	r2, [pc, #84]	@ (800bcd4 <TIM_OC6_SetConfig+0xd4>)
 800bc80:	4293      	cmp	r3, r2
 800bc82:	d109      	bne.n	800bc98 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bc8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bc8c:	683b      	ldr	r3, [r7, #0]
 800bc8e:	695b      	ldr	r3, [r3, #20]
 800bc90:	029b      	lsls	r3, r3, #10
 800bc92:	697a      	ldr	r2, [r7, #20]
 800bc94:	4313      	orrs	r3, r2
 800bc96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	697a      	ldr	r2, [r7, #20]
 800bc9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	68fa      	ldr	r2, [r7, #12]
 800bca2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	685a      	ldr	r2, [r3, #4]
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	693a      	ldr	r2, [r7, #16]
 800bcb0:	621a      	str	r2, [r3, #32]
}
 800bcb2:	bf00      	nop
 800bcb4:	371c      	adds	r7, #28
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	40012c00 	.word	0x40012c00
 800bcc4:	50012c00 	.word	0x50012c00
 800bcc8:	40013400 	.word	0x40013400
 800bccc:	50013400 	.word	0x50013400
 800bcd0:	40014000 	.word	0x40014000
 800bcd4:	50014000 	.word	0x50014000

0800bcd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b087      	sub	sp, #28
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	60f8      	str	r0, [r7, #12]
 800bce0:	60b9      	str	r1, [r7, #8]
 800bce2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	6a1b      	ldr	r3, [r3, #32]
 800bce8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	6a1b      	ldr	r3, [r3, #32]
 800bcee:	f023 0201 	bic.w	r2, r3, #1
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	699b      	ldr	r3, [r3, #24]
 800bcfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	011b      	lsls	r3, r3, #4
 800bd08:	693a      	ldr	r2, [r7, #16]
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	f023 030a 	bic.w	r3, r3, #10
 800bd14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bd16:	697a      	ldr	r2, [r7, #20]
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	693a      	ldr	r2, [r7, #16]
 800bd22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	697a      	ldr	r2, [r7, #20]
 800bd28:	621a      	str	r2, [r3, #32]
}
 800bd2a:	bf00      	nop
 800bd2c:	371c      	adds	r7, #28
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd34:	4770      	bx	lr

0800bd36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bd36:	b480      	push	{r7}
 800bd38:	b087      	sub	sp, #28
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	60f8      	str	r0, [r7, #12]
 800bd3e:	60b9      	str	r1, [r7, #8]
 800bd40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	6a1b      	ldr	r3, [r3, #32]
 800bd46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	6a1b      	ldr	r3, [r3, #32]
 800bd4c:	f023 0210 	bic.w	r2, r3, #16
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	699b      	ldr	r3, [r3, #24]
 800bd58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bd5a:	693b      	ldr	r3, [r7, #16]
 800bd5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bd60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	031b      	lsls	r3, r3, #12
 800bd66:	693a      	ldr	r2, [r7, #16]
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bd72:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	011b      	lsls	r3, r3, #4
 800bd78:	697a      	ldr	r2, [r7, #20]
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	693a      	ldr	r2, [r7, #16]
 800bd82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	697a      	ldr	r2, [r7, #20]
 800bd88:	621a      	str	r2, [r3, #32]
}
 800bd8a:	bf00      	nop
 800bd8c:	371c      	adds	r7, #28
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd94:	4770      	bx	lr

0800bd96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bd96:	b480      	push	{r7}
 800bd98:	b085      	sub	sp, #20
 800bd9a:	af00      	add	r7, sp, #0
 800bd9c:	6078      	str	r0, [r7, #4]
 800bd9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	689b      	ldr	r3, [r3, #8]
 800bda4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800bdac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bdb2:	683a      	ldr	r2, [r7, #0]
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	f043 0307 	orr.w	r3, r3, #7
 800bdbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	68fa      	ldr	r2, [r7, #12]
 800bdc2:	609a      	str	r2, [r3, #8]
}
 800bdc4:	bf00      	nop
 800bdc6:	3714      	adds	r7, #20
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdce:	4770      	bx	lr

0800bdd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b087      	sub	sp, #28
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	60f8      	str	r0, [r7, #12]
 800bdd8:	60b9      	str	r1, [r7, #8]
 800bdda:	607a      	str	r2, [r7, #4]
 800bddc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bdea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	021a      	lsls	r2, r3, #8
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	431a      	orrs	r2, r3
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	4313      	orrs	r3, r2
 800bdf8:	697a      	ldr	r2, [r7, #20]
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	697a      	ldr	r2, [r7, #20]
 800be02:	609a      	str	r2, [r3, #8]
}
 800be04:	bf00      	nop
 800be06:	371c      	adds	r7, #28
 800be08:	46bd      	mov	sp, r7
 800be0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0e:	4770      	bx	lr

0800be10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800be10:	b480      	push	{r7}
 800be12:	b087      	sub	sp, #28
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	60b9      	str	r1, [r7, #8]
 800be1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	f003 031f 	and.w	r3, r3, #31
 800be22:	2201      	movs	r2, #1
 800be24:	fa02 f303 	lsl.w	r3, r2, r3
 800be28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	6a1a      	ldr	r2, [r3, #32]
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	43db      	mvns	r3, r3
 800be32:	401a      	ands	r2, r3
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	6a1a      	ldr	r2, [r3, #32]
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	f003 031f 	and.w	r3, r3, #31
 800be42:	6879      	ldr	r1, [r7, #4]
 800be44:	fa01 f303 	lsl.w	r3, r1, r3
 800be48:	431a      	orrs	r2, r3
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	621a      	str	r2, [r3, #32]
}
 800be4e:	bf00      	nop
 800be50:	371c      	adds	r7, #28
 800be52:	46bd      	mov	sp, r7
 800be54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be58:	4770      	bx	lr
	...

0800be5c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d109      	bne.n	800be80 <HAL_TIMEx_PWMN_Start+0x24>
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be72:	b2db      	uxtb	r3, r3
 800be74:	2b01      	cmp	r3, #1
 800be76:	bf14      	ite	ne
 800be78:	2301      	movne	r3, #1
 800be7a:	2300      	moveq	r3, #0
 800be7c:	b2db      	uxtb	r3, r3
 800be7e:	e022      	b.n	800bec6 <HAL_TIMEx_PWMN_Start+0x6a>
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	2b04      	cmp	r3, #4
 800be84:	d109      	bne.n	800be9a <HAL_TIMEx_PWMN_Start+0x3e>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800be8c:	b2db      	uxtb	r3, r3
 800be8e:	2b01      	cmp	r3, #1
 800be90:	bf14      	ite	ne
 800be92:	2301      	movne	r3, #1
 800be94:	2300      	moveq	r3, #0
 800be96:	b2db      	uxtb	r3, r3
 800be98:	e015      	b.n	800bec6 <HAL_TIMEx_PWMN_Start+0x6a>
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	2b08      	cmp	r3, #8
 800be9e:	d109      	bne.n	800beb4 <HAL_TIMEx_PWMN_Start+0x58>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bea6:	b2db      	uxtb	r3, r3
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	bf14      	ite	ne
 800beac:	2301      	movne	r3, #1
 800beae:	2300      	moveq	r3, #0
 800beb0:	b2db      	uxtb	r3, r3
 800beb2:	e008      	b.n	800bec6 <HAL_TIMEx_PWMN_Start+0x6a>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800beba:	b2db      	uxtb	r3, r3
 800bebc:	2b01      	cmp	r3, #1
 800bebe:	bf14      	ite	ne
 800bec0:	2301      	movne	r3, #1
 800bec2:	2300      	moveq	r3, #0
 800bec4:	b2db      	uxtb	r3, r3
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d001      	beq.n	800bece <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800beca:	2301      	movs	r3, #1
 800becc:	e09b      	b.n	800c006 <HAL_TIMEx_PWMN_Start+0x1aa>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d104      	bne.n	800bede <HAL_TIMEx_PWMN_Start+0x82>
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2202      	movs	r2, #2
 800bed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bedc:	e013      	b.n	800bf06 <HAL_TIMEx_PWMN_Start+0xaa>
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	2b04      	cmp	r3, #4
 800bee2:	d104      	bne.n	800beee <HAL_TIMEx_PWMN_Start+0x92>
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2202      	movs	r2, #2
 800bee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800beec:	e00b      	b.n	800bf06 <HAL_TIMEx_PWMN_Start+0xaa>
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	2b08      	cmp	r3, #8
 800bef2:	d104      	bne.n	800befe <HAL_TIMEx_PWMN_Start+0xa2>
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2202      	movs	r2, #2
 800bef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800befc:	e003      	b.n	800bf06 <HAL_TIMEx_PWMN_Start+0xaa>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2202      	movs	r2, #2
 800bf02:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	2204      	movs	r2, #4
 800bf0c:	6839      	ldr	r1, [r7, #0]
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f000 fa4c 	bl	800c3ac <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bf22:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a39      	ldr	r2, [pc, #228]	@ (800c010 <HAL_TIMEx_PWMN_Start+0x1b4>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d04a      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	4a38      	ldr	r2, [pc, #224]	@ (800c014 <HAL_TIMEx_PWMN_Start+0x1b8>)
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d045      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf40:	d040      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf4a:	d03b      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a31      	ldr	r2, [pc, #196]	@ (800c018 <HAL_TIMEx_PWMN_Start+0x1bc>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d036      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	4a30      	ldr	r2, [pc, #192]	@ (800c01c <HAL_TIMEx_PWMN_Start+0x1c0>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d031      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4a2e      	ldr	r2, [pc, #184]	@ (800c020 <HAL_TIMEx_PWMN_Start+0x1c4>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d02c      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	4a2d      	ldr	r2, [pc, #180]	@ (800c024 <HAL_TIMEx_PWMN_Start+0x1c8>)
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d027      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4a2b      	ldr	r2, [pc, #172]	@ (800c028 <HAL_TIMEx_PWMN_Start+0x1cc>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	d022      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	4a2a      	ldr	r2, [pc, #168]	@ (800c02c <HAL_TIMEx_PWMN_Start+0x1d0>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d01d      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	4a28      	ldr	r2, [pc, #160]	@ (800c030 <HAL_TIMEx_PWMN_Start+0x1d4>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d018      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4a27      	ldr	r2, [pc, #156]	@ (800c034 <HAL_TIMEx_PWMN_Start+0x1d8>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d013      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a25      	ldr	r2, [pc, #148]	@ (800c038 <HAL_TIMEx_PWMN_Start+0x1dc>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d00e      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	4a24      	ldr	r2, [pc, #144]	@ (800c03c <HAL_TIMEx_PWMN_Start+0x1e0>)
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d009      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a22      	ldr	r2, [pc, #136]	@ (800c040 <HAL_TIMEx_PWMN_Start+0x1e4>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d004      	beq.n	800bfc4 <HAL_TIMEx_PWMN_Start+0x168>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	4a21      	ldr	r2, [pc, #132]	@ (800c044 <HAL_TIMEx_PWMN_Start+0x1e8>)
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	d115      	bne.n	800bff0 <HAL_TIMEx_PWMN_Start+0x194>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	689a      	ldr	r2, [r3, #8]
 800bfca:	4b1f      	ldr	r3, [pc, #124]	@ (800c048 <HAL_TIMEx_PWMN_Start+0x1ec>)
 800bfcc:	4013      	ands	r3, r2
 800bfce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	2b06      	cmp	r3, #6
 800bfd4:	d015      	beq.n	800c002 <HAL_TIMEx_PWMN_Start+0x1a6>
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfdc:	d011      	beq.n	800c002 <HAL_TIMEx_PWMN_Start+0x1a6>
    {
      __HAL_TIM_ENABLE(htim);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	681a      	ldr	r2, [r3, #0]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f042 0201 	orr.w	r2, r2, #1
 800bfec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfee:	e008      	b.n	800c002 <HAL_TIMEx_PWMN_Start+0x1a6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	681a      	ldr	r2, [r3, #0]
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	f042 0201 	orr.w	r2, r2, #1
 800bffe:	601a      	str	r2, [r3, #0]
 800c000:	e000      	b.n	800c004 <HAL_TIMEx_PWMN_Start+0x1a8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c002:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c004:	2300      	movs	r3, #0
}
 800c006:	4618      	mov	r0, r3
 800c008:	3710      	adds	r7, #16
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}
 800c00e:	bf00      	nop
 800c010:	40012c00 	.word	0x40012c00
 800c014:	50012c00 	.word	0x50012c00
 800c018:	40000400 	.word	0x40000400
 800c01c:	50000400 	.word	0x50000400
 800c020:	40000800 	.word	0x40000800
 800c024:	50000800 	.word	0x50000800
 800c028:	40000c00 	.word	0x40000c00
 800c02c:	50000c00 	.word	0x50000c00
 800c030:	40013400 	.word	0x40013400
 800c034:	50013400 	.word	0x50013400
 800c038:	40001800 	.word	0x40001800
 800c03c:	50001800 	.word	0x50001800
 800c040:	40014000 	.word	0x40014000
 800c044:	50014000 	.word	0x50014000
 800c048:	00010007 	.word	0x00010007

0800c04c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b085      	sub	sp, #20
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	d101      	bne.n	800c064 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c060:	2302      	movs	r3, #2
 800c062:	e0a1      	b.n	800c1a8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2201      	movs	r2, #1
 800c068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2202      	movs	r2, #2
 800c070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	685b      	ldr	r3, [r3, #4]
 800c07a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	689b      	ldr	r3, [r3, #8]
 800c082:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	4a4a      	ldr	r2, [pc, #296]	@ (800c1b4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800c08a:	4293      	cmp	r3, r2
 800c08c:	d00e      	beq.n	800c0ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	4a49      	ldr	r2, [pc, #292]	@ (800c1b8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800c094:	4293      	cmp	r3, r2
 800c096:	d009      	beq.n	800c0ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	4a47      	ldr	r2, [pc, #284]	@ (800c1bc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800c09e:	4293      	cmp	r3, r2
 800c0a0:	d004      	beq.n	800c0ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	4a46      	ldr	r2, [pc, #280]	@ (800c1c0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800c0a8:	4293      	cmp	r3, r2
 800c0aa:	d108      	bne.n	800c0be <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c0b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	685b      	ldr	r3, [r3, #4]
 800c0b8:	68fa      	ldr	r2, [r7, #12]
 800c0ba:	4313      	orrs	r3, r2
 800c0bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c0c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	68fa      	ldr	r2, [r7, #12]
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	68fa      	ldr	r2, [r7, #12]
 800c0da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a34      	ldr	r2, [pc, #208]	@ (800c1b4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d04a      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4a33      	ldr	r2, [pc, #204]	@ (800c1b8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d045      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0f8:	d040      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c102:	d03b      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	4a2e      	ldr	r2, [pc, #184]	@ (800c1c4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800c10a:	4293      	cmp	r3, r2
 800c10c:	d036      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	4a2d      	ldr	r2, [pc, #180]	@ (800c1c8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800c114:	4293      	cmp	r3, r2
 800c116:	d031      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4a2b      	ldr	r2, [pc, #172]	@ (800c1cc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800c11e:	4293      	cmp	r3, r2
 800c120:	d02c      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	4a2a      	ldr	r2, [pc, #168]	@ (800c1d0 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d027      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	4a28      	ldr	r2, [pc, #160]	@ (800c1d4 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800c132:	4293      	cmp	r3, r2
 800c134:	d022      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	4a27      	ldr	r2, [pc, #156]	@ (800c1d8 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d01d      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	4a1d      	ldr	r2, [pc, #116]	@ (800c1bc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800c146:	4293      	cmp	r3, r2
 800c148:	d018      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	4a1c      	ldr	r2, [pc, #112]	@ (800c1c0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800c150:	4293      	cmp	r3, r2
 800c152:	d013      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a20      	ldr	r2, [pc, #128]	@ (800c1dc <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800c15a:	4293      	cmp	r3, r2
 800c15c:	d00e      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	4a1f      	ldr	r2, [pc, #124]	@ (800c1e0 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800c164:	4293      	cmp	r3, r2
 800c166:	d009      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	4a1d      	ldr	r2, [pc, #116]	@ (800c1e4 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d004      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	4a1c      	ldr	r2, [pc, #112]	@ (800c1e8 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800c178:	4293      	cmp	r3, r2
 800c17a:	d10c      	bne.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c182:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	68ba      	ldr	r2, [r7, #8]
 800c18a:	4313      	orrs	r3, r2
 800c18c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	68ba      	ldr	r2, [r7, #8]
 800c194:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2201      	movs	r2, #1
 800c19a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c1a6:	2300      	movs	r3, #0
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3714      	adds	r7, #20
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b2:	4770      	bx	lr
 800c1b4:	40012c00 	.word	0x40012c00
 800c1b8:	50012c00 	.word	0x50012c00
 800c1bc:	40013400 	.word	0x40013400
 800c1c0:	50013400 	.word	0x50013400
 800c1c4:	40000400 	.word	0x40000400
 800c1c8:	50000400 	.word	0x50000400
 800c1cc:	40000800 	.word	0x40000800
 800c1d0:	50000800 	.word	0x50000800
 800c1d4:	40000c00 	.word	0x40000c00
 800c1d8:	50000c00 	.word	0x50000c00
 800c1dc:	40001800 	.word	0x40001800
 800c1e0:	50001800 	.word	0x50001800
 800c1e4:	40014000 	.word	0x40014000
 800c1e8:	50014000 	.word	0x50014000

0800c1ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b085      	sub	sp, #20
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
 800c1f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c200:	2b01      	cmp	r3, #1
 800c202:	d101      	bne.n	800c208 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c204:	2302      	movs	r3, #2
 800c206:	e07d      	b.n	800c304 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2201      	movs	r2, #1
 800c20c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	68db      	ldr	r3, [r3, #12]
 800c21a:	4313      	orrs	r3, r2
 800c21c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	689b      	ldr	r3, [r3, #8]
 800c228:	4313      	orrs	r3, r2
 800c22a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	685b      	ldr	r3, [r3, #4]
 800c236:	4313      	orrs	r3, r2
 800c238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4313      	orrs	r3, r2
 800c246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	691b      	ldr	r3, [r3, #16]
 800c252:	4313      	orrs	r3, r2
 800c254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	695b      	ldr	r3, [r3, #20]
 800c260:	4313      	orrs	r3, r2
 800c262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c26e:	4313      	orrs	r3, r2
 800c270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	699b      	ldr	r3, [r3, #24]
 800c27c:	041b      	lsls	r3, r3, #16
 800c27e:	4313      	orrs	r3, r2
 800c280:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	69db      	ldr	r3, [r3, #28]
 800c28c:	4313      	orrs	r3, r2
 800c28e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4a1e      	ldr	r2, [pc, #120]	@ (800c310 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d00e      	beq.n	800c2b8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4a1d      	ldr	r2, [pc, #116]	@ (800c314 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d009      	beq.n	800c2b8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	4a1b      	ldr	r2, [pc, #108]	@ (800c318 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d004      	beq.n	800c2b8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	4a1a      	ldr	r2, [pc, #104]	@ (800c31c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d11c      	bne.n	800c2f2 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2c2:	051b      	lsls	r3, r3, #20
 800c2c4:	4313      	orrs	r3, r2
 800c2c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	6a1b      	ldr	r3, [r3, #32]
 800c2d2:	4313      	orrs	r3, r2
 800c2d4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	68fa      	ldr	r2, [r7, #12]
 800c2f8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c302:	2300      	movs	r3, #0
}
 800c304:	4618      	mov	r0, r3
 800c306:	3714      	adds	r7, #20
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr
 800c310:	40012c00 	.word	0x40012c00
 800c314:	50012c00 	.word	0x50012c00
 800c318:	40013400 	.word	0x40013400
 800c31c:	50013400 	.word	0x50013400

0800c320 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c320:	b480      	push	{r7}
 800c322:	b083      	sub	sp, #12
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c328:	bf00      	nop
 800c32a:	370c      	adds	r7, #12
 800c32c:	46bd      	mov	sp, r7
 800c32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c332:	4770      	bx	lr

0800c334 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c334:	b480      	push	{r7}
 800c336:	b083      	sub	sp, #12
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c33c:	bf00      	nop
 800c33e:	370c      	adds	r7, #12
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr

0800c348 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c348:	b480      	push	{r7}
 800c34a:	b083      	sub	sp, #12
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c350:	bf00      	nop
 800c352:	370c      	adds	r7, #12
 800c354:	46bd      	mov	sp, r7
 800c356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35a:	4770      	bx	lr

0800c35c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c35c:	b480      	push	{r7}
 800c35e:	b083      	sub	sp, #12
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c364:	bf00      	nop
 800c366:	370c      	adds	r7, #12
 800c368:	46bd      	mov	sp, r7
 800c36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36e:	4770      	bx	lr

0800c370 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c370:	b480      	push	{r7}
 800c372:	b083      	sub	sp, #12
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c378:	bf00      	nop
 800c37a:	370c      	adds	r7, #12
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr

0800c384 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c384:	b480      	push	{r7}
 800c386:	b083      	sub	sp, #12
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c38c:	bf00      	nop
 800c38e:	370c      	adds	r7, #12
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr

0800c398 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c398:	b480      	push	{r7}
 800c39a:	b083      	sub	sp, #12
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c3a0:	bf00      	nop
 800c3a2:	370c      	adds	r7, #12
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3aa:	4770      	bx	lr

0800c3ac <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b087      	sub	sp, #28
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	60f8      	str	r0, [r7, #12]
 800c3b4:	60b9      	str	r1, [r7, #8]
 800c3b6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	f003 030f 	and.w	r3, r3, #15
 800c3be:	2204      	movs	r2, #4
 800c3c0:	fa02 f303 	lsl.w	r3, r2, r3
 800c3c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	6a1a      	ldr	r2, [r3, #32]
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	43db      	mvns	r3, r3
 800c3ce:	401a      	ands	r2, r3
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	6a1a      	ldr	r2, [r3, #32]
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	f003 030f 	and.w	r3, r3, #15
 800c3de:	6879      	ldr	r1, [r7, #4]
 800c3e0:	fa01 f303 	lsl.w	r3, r1, r3
 800c3e4:	431a      	orrs	r2, r3
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	621a      	str	r2, [r3, #32]
}
 800c3ea:	bf00      	nop
 800c3ec:	371c      	adds	r7, #28
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f4:	4770      	bx	lr
	...

0800c3f8 <SVPWM_Generate>:
BLDC_Motor_t Motor_L = { .htim = &htim1, .theta_e = 0.0f };
BLDC_Motor_t Motor_R = { .htim = &htim8, .theta_e = 0.0f };

/* --- SVPWM   (3x PWM  ) --- */
// :   Valpha, Vbeta (Volts)
static void SVPWM_Generate(TIM_HandleTypeDef *htim, float Valpha, float Vbeta) {
 800c3f8:	b480      	push	{r7}
 800c3fa:	b08f      	sub	sp, #60	@ 0x3c
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	60f8      	str	r0, [r7, #12]
 800c400:	ed87 0a02 	vstr	s0, [r7, #8]
 800c404:	edc7 0a01 	vstr	s1, [r7, #4]
    float Ta, Tb, Tc;
    float Vref = (2.0f / VBUS_VOLTAGE) * PWM_PERIOD; //  PWM   
 800c408:	4b78      	ldr	r3, [pc, #480]	@ (800c5ec <SVPWM_Generate+0x1f4>)
 800c40a:	623b      	str	r3, [r7, #32]
//    float Y = (Valpha * 0.5f + Vbeta * 0.8660254f) * Vref; // 0.866 = sqrt(3)/2
//    float Z = (Valpha * 0.5f - Vbeta * 0.8660254f) * Vref; //  

    // Sector    SVPWM (Saddle Profile)
    // Common Mode Voltage   
    float Va = Valpha * Vref;
 800c40c:	ed97 7a02 	vldr	s14, [r7, #8]
 800c410:	edd7 7a08 	vldr	s15, [r7, #32]
 800c414:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c418:	edc7 7a07 	vstr	s15, [r7, #28]
    float Vb = (-0.5f * Valpha + 0.8660254f * Vbeta) * Vref;
 800c41c:	edd7 7a02 	vldr	s15, [r7, #8]
 800c420:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800c424:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c428:	edd7 7a01 	vldr	s15, [r7, #4]
 800c42c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800c5f0 <SVPWM_Generate+0x1f8>
 800c430:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c434:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c438:	ed97 7a08 	vldr	s14, [r7, #32]
 800c43c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c440:	edc7 7a06 	vstr	s15, [r7, #24]
    float Vc = (-0.5f * Valpha - 0.8660254f * Vbeta) * Vref;
 800c444:	edd7 7a02 	vldr	s15, [r7, #8]
 800c448:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800c44c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c450:	edd7 7a01 	vldr	s15, [r7, #4]
 800c454:	eddf 6a66 	vldr	s13, [pc, #408]	@ 800c5f0 <SVPWM_Generate+0x1f8>
 800c458:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c45c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c460:	ed97 7a08 	vldr	s14, [r7, #32]
 800c464:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c468:	edc7 7a05 	vstr	s15, [r7, #20]

    float V_max = Va;
 800c46c:	69fb      	ldr	r3, [r7, #28]
 800c46e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (Vb > V_max) V_max = Vb;
 800c470:	ed97 7a06 	vldr	s14, [r7, #24]
 800c474:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800c478:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c47c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c480:	dd01      	ble.n	800c486 <SVPWM_Generate+0x8e>
 800c482:	69bb      	ldr	r3, [r7, #24]
 800c484:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (Vc > V_max) V_max = Vc;
 800c486:	ed97 7a05 	vldr	s14, [r7, #20]
 800c48a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800c48e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c496:	dd01      	ble.n	800c49c <SVPWM_Generate+0xa4>
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	62bb      	str	r3, [r7, #40]	@ 0x28

    float V_min = Va;
 800c49c:	69fb      	ldr	r3, [r7, #28]
 800c49e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (Vb < V_min) V_min = Vb;
 800c4a0:	ed97 7a06 	vldr	s14, [r7, #24]
 800c4a4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c4a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4b0:	d501      	bpl.n	800c4b6 <SVPWM_Generate+0xbe>
 800c4b2:	69bb      	ldr	r3, [r7, #24]
 800c4b4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (Vc < V_min) V_min = Vc;
 800c4b6:	ed97 7a05 	vldr	s14, [r7, #20]
 800c4ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c4be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c4c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4c6:	d501      	bpl.n	800c4cc <SVPWM_Generate+0xd4>
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	627b      	str	r3, [r7, #36]	@ 0x24

    float V_com = (V_max + V_min) * 0.5f;
 800c4cc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c4d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c4d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c4d8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800c4dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c4e0:	edc7 7a04 	vstr	s15, [r7, #16]

    //  PWM   (Center Aligned )
    Ta = (Va - V_com) + (PWM_PERIOD / 2.0f);
 800c4e4:	ed97 7a07 	vldr	s14, [r7, #28]
 800c4e8:	edd7 7a04 	vldr	s15, [r7, #16]
 800c4ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c4f0:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800c5f4 <SVPWM_Generate+0x1fc>
 800c4f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c4f8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    Tb = (Vb - V_com) + (PWM_PERIOD / 2.0f);
 800c4fc:	ed97 7a06 	vldr	s14, [r7, #24]
 800c500:	edd7 7a04 	vldr	s15, [r7, #16]
 800c504:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c508:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800c5f4 <SVPWM_Generate+0x1fc>
 800c50c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c510:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    Tc = (Vc - V_com) + (PWM_PERIOD / 2.0f);
 800c514:	ed97 7a05 	vldr	s14, [r7, #20]
 800c518:	edd7 7a04 	vldr	s15, [r7, #16]
 800c51c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c520:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c5f4 <SVPWM_Generate+0x1fc>
 800c524:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c528:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // PWM  
    if (Ta > PWM_PERIOD) Ta = PWM_PERIOD; if (Ta < 0) Ta = 0;
 800c52c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800c530:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c5f8 <SVPWM_Generate+0x200>
 800c534:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c53c:	dd01      	ble.n	800c542 <SVPWM_Generate+0x14a>
 800c53e:	4b2f      	ldr	r3, [pc, #188]	@ (800c5fc <SVPWM_Generate+0x204>)
 800c540:	637b      	str	r3, [r7, #52]	@ 0x34
 800c542:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800c546:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c54a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c54e:	d502      	bpl.n	800c556 <SVPWM_Generate+0x15e>
 800c550:	f04f 0300 	mov.w	r3, #0
 800c554:	637b      	str	r3, [r7, #52]	@ 0x34
    if (Tb > PWM_PERIOD) Tb = PWM_PERIOD; if (Tb < 0) Tb = 0;
 800c556:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800c55a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800c5f8 <SVPWM_Generate+0x200>
 800c55e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c566:	dd01      	ble.n	800c56c <SVPWM_Generate+0x174>
 800c568:	4b24      	ldr	r3, [pc, #144]	@ (800c5fc <SVPWM_Generate+0x204>)
 800c56a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c56c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800c570:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c578:	d502      	bpl.n	800c580 <SVPWM_Generate+0x188>
 800c57a:	f04f 0300 	mov.w	r3, #0
 800c57e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (Tc > PWM_PERIOD) Tc = PWM_PERIOD; if (Tc < 0) Tc = 0;
 800c580:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800c584:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800c5f8 <SVPWM_Generate+0x200>
 800c588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c58c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c590:	dd01      	ble.n	800c596 <SVPWM_Generate+0x19e>
 800c592:	4b1a      	ldr	r3, [pc, #104]	@ (800c5fc <SVPWM_Generate+0x204>)
 800c594:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c596:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800c59a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c59e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5a2:	d502      	bpl.n	800c5aa <SVPWM_Generate+0x1b2>
 800c5a4:	f04f 0300 	mov.w	r3, #0
 800c5a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    //   
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, (uint32_t)Ta);
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800c5b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5b6:	ee17 2a90 	vmov	r2, s15
 800c5ba:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, (uint32_t)Tb);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800c5c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5c8:	ee17 2a90 	vmov	r2, s15
 800c5cc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, (uint32_t)Tc);
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800c5d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5da:	ee17 2a90 	vmov	r2, s15
 800c5de:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800c5e0:	bf00      	nop
 800c5e2:	373c      	adds	r7, #60	@ 0x3c
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr
 800c5ec:	4528e6eb 	.word	0x4528e6eb
 800c5f0:	3f5db3d7 	.word	0x3f5db3d7
 800c5f4:	459c3c00 	.word	0x459c3c00
 800c5f8:	461c3c00 	.word	0x461c3c00
 800c5fc:	461c3c00 	.word	0x461c3c00

0800c600 <BLDC_Update_Loop>:

/* ---    (  ) --- */
static void BLDC_Update_Loop(BLDC_Motor_t *motor, float target_rpm) {
 800c600:	b580      	push	{r7, lr}
 800c602:	ed2d 8b02 	vpush	{d8}
 800c606:	b088      	sub	sp, #32
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	ed87 0a00 	vstr	s0, [r7]
    float Valpha, Vbeta;

    // 1.   ( )
    float rpm_diff = target_rpm - motor->current_rpm;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	edd3 7a02 	vldr	s15, [r3, #8]
 800c616:	ed97 7a00 	vldr	s14, [r7]
 800c61a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c61e:	edc7 7a07 	vstr	s15, [r7, #28]
    float max_step = RAMP_RATE * DT;
 800c622:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800c626:	61bb      	str	r3, [r7, #24]

    if (rpm_diff > max_step) motor->current_rpm += max_step;
 800c628:	ed97 7a07 	vldr	s14, [r7, #28]
 800c62c:	edd7 7a06 	vldr	s15, [r7, #24]
 800c630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c638:	dd0a      	ble.n	800c650 <BLDC_Update_Loop+0x50>
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	ed93 7a02 	vldr	s14, [r3, #8]
 800c640:	edd7 7a06 	vldr	s15, [r7, #24]
 800c644:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	edc3 7a02 	vstr	s15, [r3, #8]
 800c64e:	e018      	b.n	800c682 <BLDC_Update_Loop+0x82>
    else if (rpm_diff < -max_step) motor->current_rpm -= max_step;
 800c650:	edd7 7a06 	vldr	s15, [r7, #24]
 800c654:	eef1 7a67 	vneg.f32	s15, s15
 800c658:	ed97 7a07 	vldr	s14, [r7, #28]
 800c65c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c664:	d50a      	bpl.n	800c67c <BLDC_Update_Loop+0x7c>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	ed93 7a02 	vldr	s14, [r3, #8]
 800c66c:	edd7 7a06 	vldr	s15, [r7, #24]
 800c670:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	edc3 7a02 	vstr	s15, [r3, #8]
 800c67a:	e002      	b.n	800c682 <BLDC_Update_Loop+0x82>
    else motor->current_rpm = target_rpm;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	683a      	ldr	r2, [r7, #0]
 800c680:	609a      	str	r2, [r3, #8]

    // 2.   ()
    // RPM to Hz = RPM / 60. Electrical Hz = Mechanical Hz * PolePairs
    float freq_e = (motor->current_rpm / 60.0f) * POLE_PAIRS;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	ed93 7a02 	vldr	s14, [r3, #8]
 800c688:	eddf 6a57 	vldr	s13, [pc, #348]	@ 800c7e8 <BLDC_Update_Loop+0x1e8>
 800c68c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c690:	edc7 7a05 	vstr	s15, [r7, #20]
    motor->theta_e += freq_e * TWO_PI * DT;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	ed93 7a03 	vldr	s14, [r3, #12]
 800c69a:	edd7 7a05 	vldr	s15, [r7, #20]
 800c69e:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800c7ec <BLDC_Update_Loop+0x1ec>
 800c6a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c6a6:	eddf 6a52 	vldr	s13, [pc, #328]	@ 800c7f0 <BLDC_Update_Loop+0x1f0>
 800c6aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c6ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	edc3 7a03 	vstr	s15, [r3, #12]

    //   (0 ~ 2PI)
    if (motor->theta_e > TWO_PI) motor->theta_e -= TWO_PI;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	edd3 7a03 	vldr	s15, [r3, #12]
 800c6be:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800c7ec <BLDC_Update_Loop+0x1ec>
 800c6c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ca:	dd0a      	ble.n	800c6e2 <BLDC_Update_Loop+0xe2>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	edd3 7a03 	vldr	s15, [r3, #12]
 800c6d2:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800c7ec <BLDC_Update_Loop+0x1ec>
 800c6d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	edc3 7a03 	vstr	s15, [r3, #12]
 800c6e0:	e011      	b.n	800c706 <BLDC_Update_Loop+0x106>
    else if (motor->theta_e < 0.0f) motor->theta_e += TWO_PI;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c6e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6f0:	d509      	bpl.n	800c706 <BLDC_Update_Loop+0x106>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c6f8:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800c7ec <BLDC_Update_Loop+0x1ec>
 800c6fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	edc3 7a03 	vstr	s15, [r3, #12]

    // 3. V/f :    
    if (fabs(motor->current_rpm) < 10.0f) {
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	edd3 7a02 	vldr	s15, [r3, #8]
 800c70c:	eef0 7ae7 	vabs.f32	s15, s15
 800c710:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800c714:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c71c:	d504      	bpl.n	800c728 <BLDC_Update_Loop+0x128>
        motor->voltage_mag = 0.0f; // 
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f04f 0200 	mov.w	r2, #0
 800c724:	611a      	str	r2, [r3, #16]
 800c726:	e02c      	b.n	800c782 <BLDC_Update_Loop+0x182>
    } else {
        //   +   
        motor->voltage_mag = MIN_START_V + (fabs(motor->current_rpm) * V_PER_RPM);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	edd3 7a02 	vldr	s15, [r3, #8]
 800c72e:	eef0 7ae7 	vabs.f32	s15, s15
 800c732:	ee17 0a90 	vmov	r0, s15
 800c736:	f7f3 ff1b 	bl	8000570 <__aeabi_f2d>
 800c73a:	a329      	add	r3, pc, #164	@ (adr r3, 800c7e0 <BLDC_Update_Loop+0x1e0>)
 800c73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c740:	f7f3 ff6e 	bl	8000620 <__aeabi_dmul>
 800c744:	4602      	mov	r2, r0
 800c746:	460b      	mov	r3, r1
 800c748:	4610      	mov	r0, r2
 800c74a:	4619      	mov	r1, r3
 800c74c:	f04f 0200 	mov.w	r2, #0
 800c750:	4b28      	ldr	r3, [pc, #160]	@ (800c7f4 <BLDC_Update_Loop+0x1f4>)
 800c752:	f7f3 fdaf 	bl	80002b4 <__adddf3>
 800c756:	4602      	mov	r2, r0
 800c758:	460b      	mov	r3, r1
 800c75a:	4610      	mov	r0, r2
 800c75c:	4619      	mov	r1, r3
 800c75e:	f7f4 fa37 	bl	8000bd0 <__aeabi_d2f>
 800c762:	4602      	mov	r2, r0
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	611a      	str	r2, [r3, #16]
        if (motor->voltage_mag > MAX_VOLTAGE) motor->voltage_mag = MAX_VOLTAGE;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	edd3 7a04 	vldr	s15, [r3, #16]
 800c76e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800c7f8 <BLDC_Update_Loop+0x1f8>
 800c772:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c77a:	dd02      	ble.n	800c782 <BLDC_Update_Loop+0x182>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	4a1f      	ldr	r2, [pc, #124]	@ (800c7fc <BLDC_Update_Loop+0x1fc>)
 800c780:	611a      	str	r2, [r3, #16]
    }

    // 4.    ()
    // (Sign) : RPM      theta    
    //    theta_e     sin/cos  .
    Valpha = motor->voltage_mag * cosf(motor->theta_e);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	ed93 8a04 	vldr	s16, [r3, #16]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	edd3 7a03 	vldr	s15, [r3, #12]
 800c78e:	eeb0 0a67 	vmov.f32	s0, s15
 800c792:	f002 ff27 	bl	800f5e4 <cosf>
 800c796:	eef0 7a40 	vmov.f32	s15, s0
 800c79a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800c79e:	edc7 7a04 	vstr	s15, [r7, #16]
    Vbeta  = motor->voltage_mag * sinf(motor->theta_e);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	ed93 8a04 	vldr	s16, [r3, #16]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	edd3 7a03 	vldr	s15, [r3, #12]
 800c7ae:	eeb0 0a67 	vmov.f32	s0, s15
 800c7b2:	f002 ff5b 	bl	800f66c <sinf>
 800c7b6:	eef0 7a40 	vmov.f32	s15, s0
 800c7ba:	ee68 7a27 	vmul.f32	s15, s16, s15
 800c7be:	edc7 7a03 	vstr	s15, [r7, #12]

    // 5. PWM 
    SVPWM_Generate(motor->htim, Valpha, Vbeta);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	edd7 0a03 	vldr	s1, [r7, #12]
 800c7ca:	ed97 0a04 	vldr	s0, [r7, #16]
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7ff fe12 	bl	800c3f8 <SVPWM_Generate>
}
 800c7d4:	bf00      	nop
 800c7d6:	3720      	adds	r7, #32
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	ecbd 8b02 	vpop	{d8}
 800c7de:	bd80      	pop	{r7, pc}
 800c7e0:	e0000000 	.word	0xe0000000
 800c7e4:	3f60624d 	.word	0x3f60624d
 800c7e8:	42700000 	.word	0x42700000
 800c7ec:	40c90fdb 	.word	0x40c90fdb
 800c7f0:	3a83126f 	.word	0x3a83126f
 800c7f4:	3ff00000 	.word	0x3ff00000
 800c7f8:	40bd70a4 	.word	0x40bd70a4
 800c7fc:	40bd70a4 	.word	0x40bd70a4

0800c800 <Motor_Control_Loop>:

/* ---    --- */
void Motor_Control_Loop(void) {
 800c800:	b580      	push	{r7, lr}
 800c802:	af00      	add	r7, sp, #0
    // drive.h mps    
    // mps.ref.left, mps.ref.right  RPM 

    BLDC_Update_Loop(&Motor_L, mps.ref.left);
 800c804:	4b08      	ldr	r3, [pc, #32]	@ (800c828 <Motor_Control_Loop+0x28>)
 800c806:	edd3 7a04 	vldr	s15, [r3, #16]
 800c80a:	eeb0 0a67 	vmov.f32	s0, s15
 800c80e:	4807      	ldr	r0, [pc, #28]	@ (800c82c <Motor_Control_Loop+0x2c>)
 800c810:	f7ff fef6 	bl	800c600 <BLDC_Update_Loop>
    BLDC_Update_Loop(&Motor_R, mps.ref.right);
 800c814:	4b04      	ldr	r3, [pc, #16]	@ (800c828 <Motor_Control_Loop+0x28>)
 800c816:	edd3 7a05 	vldr	s15, [r3, #20]
 800c81a:	eeb0 0a67 	vmov.f32	s0, s15
 800c81e:	4804      	ldr	r0, [pc, #16]	@ (800c830 <Motor_Control_Loop+0x30>)
 800c820:	f7ff feee 	bl	800c600 <BLDC_Update_Loop>
}
 800c824:	bf00      	nop
 800c826:	bd80      	pop	{r7, pc}
 800c828:	200000c8 	.word	0x200000c8
 800c82c:	200000a0 	.word	0x200000a0
 800c830:	200000b4 	.word	0x200000b4

0800c834 <Motor_Start>:

void Motor_Start(void) {
 800c834:	b580      	push	{r7, lr}
 800c836:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim7);
 800c838:	480e      	ldr	r0, [pc, #56]	@ (800c874 <Motor_Start+0x40>)
 800c83a:	f7fd ff93 	bl	800a764 <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800c83e:	2100      	movs	r1, #0
 800c840:	480d      	ldr	r0, [pc, #52]	@ (800c878 <Motor_Start+0x44>)
 800c842:	f7fe f895 	bl	800a970 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800c846:	2104      	movs	r1, #4
 800c848:	480b      	ldr	r0, [pc, #44]	@ (800c878 <Motor_Start+0x44>)
 800c84a:	f7fe f891 	bl	800a970 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800c84e:	2108      	movs	r1, #8
 800c850:	4809      	ldr	r0, [pc, #36]	@ (800c878 <Motor_Start+0x44>)
 800c852:	f7fe f88d 	bl	800a970 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800c856:	2100      	movs	r1, #0
 800c858:	4808      	ldr	r0, [pc, #32]	@ (800c87c <Motor_Start+0x48>)
 800c85a:	f7fe f889 	bl	800a970 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800c85e:	2104      	movs	r1, #4
 800c860:	4806      	ldr	r0, [pc, #24]	@ (800c87c <Motor_Start+0x48>)
 800c862:	f7fe f885 	bl	800a970 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800c866:	2108      	movs	r1, #8
 800c868:	4804      	ldr	r0, [pc, #16]	@ (800c87c <Motor_Start+0x48>)
 800c86a:	f7fe f881 	bl	800a970 <HAL_TIM_PWM_Start>
}
 800c86e:	bf00      	nop
 800c870:	bd80      	pop	{r7, pc}
 800c872:	bf00      	nop
 800c874:	20000728 	.word	0x20000728
 800c878:	200005ac 	.word	0x200005ac
 800c87c:	20000774 	.word	0x20000774

0800c880 <malloc>:
 800c880:	4b02      	ldr	r3, [pc, #8]	@ (800c88c <malloc+0xc>)
 800c882:	4601      	mov	r1, r0
 800c884:	6818      	ldr	r0, [r3, #0]
 800c886:	f000 b82d 	b.w	800c8e4 <_malloc_r>
 800c88a:	bf00      	nop
 800c88c:	200000f4 	.word	0x200000f4

0800c890 <free>:
 800c890:	4b02      	ldr	r3, [pc, #8]	@ (800c89c <free+0xc>)
 800c892:	4601      	mov	r1, r0
 800c894:	6818      	ldr	r0, [r3, #0]
 800c896:	f001 bd5d 	b.w	800e354 <_free_r>
 800c89a:	bf00      	nop
 800c89c:	200000f4 	.word	0x200000f4

0800c8a0 <sbrk_aligned>:
 800c8a0:	b570      	push	{r4, r5, r6, lr}
 800c8a2:	4e0f      	ldr	r6, [pc, #60]	@ (800c8e0 <sbrk_aligned+0x40>)
 800c8a4:	460c      	mov	r4, r1
 800c8a6:	4605      	mov	r5, r0
 800c8a8:	6831      	ldr	r1, [r6, #0]
 800c8aa:	b911      	cbnz	r1, 800c8b2 <sbrk_aligned+0x12>
 800c8ac:	f000 fe86 	bl	800d5bc <_sbrk_r>
 800c8b0:	6030      	str	r0, [r6, #0]
 800c8b2:	4621      	mov	r1, r4
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	f000 fe81 	bl	800d5bc <_sbrk_r>
 800c8ba:	1c43      	adds	r3, r0, #1
 800c8bc:	d103      	bne.n	800c8c6 <sbrk_aligned+0x26>
 800c8be:	f04f 34ff 	mov.w	r4, #4294967295
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	bd70      	pop	{r4, r5, r6, pc}
 800c8c6:	1cc4      	adds	r4, r0, #3
 800c8c8:	f024 0403 	bic.w	r4, r4, #3
 800c8cc:	42a0      	cmp	r0, r4
 800c8ce:	d0f8      	beq.n	800c8c2 <sbrk_aligned+0x22>
 800c8d0:	1a21      	subs	r1, r4, r0
 800c8d2:	4628      	mov	r0, r5
 800c8d4:	f000 fe72 	bl	800d5bc <_sbrk_r>
 800c8d8:	3001      	adds	r0, #1
 800c8da:	d1f2      	bne.n	800c8c2 <sbrk_aligned+0x22>
 800c8dc:	e7ef      	b.n	800c8be <sbrk_aligned+0x1e>
 800c8de:	bf00      	nop
 800c8e0:	20000e04 	.word	0x20000e04

0800c8e4 <_malloc_r>:
 800c8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8e8:	1ccd      	adds	r5, r1, #3
 800c8ea:	4606      	mov	r6, r0
 800c8ec:	f025 0503 	bic.w	r5, r5, #3
 800c8f0:	3508      	adds	r5, #8
 800c8f2:	2d0c      	cmp	r5, #12
 800c8f4:	bf38      	it	cc
 800c8f6:	250c      	movcc	r5, #12
 800c8f8:	2d00      	cmp	r5, #0
 800c8fa:	db01      	blt.n	800c900 <_malloc_r+0x1c>
 800c8fc:	42a9      	cmp	r1, r5
 800c8fe:	d904      	bls.n	800c90a <_malloc_r+0x26>
 800c900:	230c      	movs	r3, #12
 800c902:	6033      	str	r3, [r6, #0]
 800c904:	2000      	movs	r0, #0
 800c906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c90a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c9e0 <_malloc_r+0xfc>
 800c90e:	f000 f869 	bl	800c9e4 <__malloc_lock>
 800c912:	f8d8 3000 	ldr.w	r3, [r8]
 800c916:	461c      	mov	r4, r3
 800c918:	bb44      	cbnz	r4, 800c96c <_malloc_r+0x88>
 800c91a:	4629      	mov	r1, r5
 800c91c:	4630      	mov	r0, r6
 800c91e:	f7ff ffbf 	bl	800c8a0 <sbrk_aligned>
 800c922:	1c43      	adds	r3, r0, #1
 800c924:	4604      	mov	r4, r0
 800c926:	d158      	bne.n	800c9da <_malloc_r+0xf6>
 800c928:	f8d8 4000 	ldr.w	r4, [r8]
 800c92c:	4627      	mov	r7, r4
 800c92e:	2f00      	cmp	r7, #0
 800c930:	d143      	bne.n	800c9ba <_malloc_r+0xd6>
 800c932:	2c00      	cmp	r4, #0
 800c934:	d04b      	beq.n	800c9ce <_malloc_r+0xea>
 800c936:	6823      	ldr	r3, [r4, #0]
 800c938:	4639      	mov	r1, r7
 800c93a:	4630      	mov	r0, r6
 800c93c:	eb04 0903 	add.w	r9, r4, r3
 800c940:	f000 fe3c 	bl	800d5bc <_sbrk_r>
 800c944:	4581      	cmp	r9, r0
 800c946:	d142      	bne.n	800c9ce <_malloc_r+0xea>
 800c948:	6821      	ldr	r1, [r4, #0]
 800c94a:	4630      	mov	r0, r6
 800c94c:	1a6d      	subs	r5, r5, r1
 800c94e:	4629      	mov	r1, r5
 800c950:	f7ff ffa6 	bl	800c8a0 <sbrk_aligned>
 800c954:	3001      	adds	r0, #1
 800c956:	d03a      	beq.n	800c9ce <_malloc_r+0xea>
 800c958:	6823      	ldr	r3, [r4, #0]
 800c95a:	442b      	add	r3, r5
 800c95c:	6023      	str	r3, [r4, #0]
 800c95e:	f8d8 3000 	ldr.w	r3, [r8]
 800c962:	685a      	ldr	r2, [r3, #4]
 800c964:	bb62      	cbnz	r2, 800c9c0 <_malloc_r+0xdc>
 800c966:	f8c8 7000 	str.w	r7, [r8]
 800c96a:	e00f      	b.n	800c98c <_malloc_r+0xa8>
 800c96c:	6822      	ldr	r2, [r4, #0]
 800c96e:	1b52      	subs	r2, r2, r5
 800c970:	d420      	bmi.n	800c9b4 <_malloc_r+0xd0>
 800c972:	2a0b      	cmp	r2, #11
 800c974:	d917      	bls.n	800c9a6 <_malloc_r+0xc2>
 800c976:	1961      	adds	r1, r4, r5
 800c978:	42a3      	cmp	r3, r4
 800c97a:	6025      	str	r5, [r4, #0]
 800c97c:	bf18      	it	ne
 800c97e:	6059      	strne	r1, [r3, #4]
 800c980:	6863      	ldr	r3, [r4, #4]
 800c982:	bf08      	it	eq
 800c984:	f8c8 1000 	streq.w	r1, [r8]
 800c988:	5162      	str	r2, [r4, r5]
 800c98a:	604b      	str	r3, [r1, #4]
 800c98c:	4630      	mov	r0, r6
 800c98e:	f000 f82f 	bl	800c9f0 <__malloc_unlock>
 800c992:	f104 000b 	add.w	r0, r4, #11
 800c996:	1d23      	adds	r3, r4, #4
 800c998:	f020 0007 	bic.w	r0, r0, #7
 800c99c:	1ac2      	subs	r2, r0, r3
 800c99e:	bf1c      	itt	ne
 800c9a0:	1a1b      	subne	r3, r3, r0
 800c9a2:	50a3      	strne	r3, [r4, r2]
 800c9a4:	e7af      	b.n	800c906 <_malloc_r+0x22>
 800c9a6:	6862      	ldr	r2, [r4, #4]
 800c9a8:	42a3      	cmp	r3, r4
 800c9aa:	bf0c      	ite	eq
 800c9ac:	f8c8 2000 	streq.w	r2, [r8]
 800c9b0:	605a      	strne	r2, [r3, #4]
 800c9b2:	e7eb      	b.n	800c98c <_malloc_r+0xa8>
 800c9b4:	4623      	mov	r3, r4
 800c9b6:	6864      	ldr	r4, [r4, #4]
 800c9b8:	e7ae      	b.n	800c918 <_malloc_r+0x34>
 800c9ba:	463c      	mov	r4, r7
 800c9bc:	687f      	ldr	r7, [r7, #4]
 800c9be:	e7b6      	b.n	800c92e <_malloc_r+0x4a>
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	42a3      	cmp	r3, r4
 800c9c6:	d1fb      	bne.n	800c9c0 <_malloc_r+0xdc>
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	6053      	str	r3, [r2, #4]
 800c9cc:	e7de      	b.n	800c98c <_malloc_r+0xa8>
 800c9ce:	230c      	movs	r3, #12
 800c9d0:	4630      	mov	r0, r6
 800c9d2:	6033      	str	r3, [r6, #0]
 800c9d4:	f000 f80c 	bl	800c9f0 <__malloc_unlock>
 800c9d8:	e794      	b.n	800c904 <_malloc_r+0x20>
 800c9da:	6005      	str	r5, [r0, #0]
 800c9dc:	e7d6      	b.n	800c98c <_malloc_r+0xa8>
 800c9de:	bf00      	nop
 800c9e0:	20000e08 	.word	0x20000e08

0800c9e4 <__malloc_lock>:
 800c9e4:	4801      	ldr	r0, [pc, #4]	@ (800c9ec <__malloc_lock+0x8>)
 800c9e6:	f000 be36 	b.w	800d656 <__retarget_lock_acquire_recursive>
 800c9ea:	bf00      	nop
 800c9ec:	20000f4c 	.word	0x20000f4c

0800c9f0 <__malloc_unlock>:
 800c9f0:	4801      	ldr	r0, [pc, #4]	@ (800c9f8 <__malloc_unlock+0x8>)
 800c9f2:	f000 be31 	b.w	800d658 <__retarget_lock_release_recursive>
 800c9f6:	bf00      	nop
 800c9f8:	20000f4c 	.word	0x20000f4c

0800c9fc <__cvt>:
 800c9fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca00:	ec57 6b10 	vmov	r6, r7, d0
 800ca04:	2f00      	cmp	r7, #0
 800ca06:	460c      	mov	r4, r1
 800ca08:	4619      	mov	r1, r3
 800ca0a:	463b      	mov	r3, r7
 800ca0c:	bfb4      	ite	lt
 800ca0e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ca12:	2300      	movge	r3, #0
 800ca14:	4691      	mov	r9, r2
 800ca16:	bfbf      	itttt	lt
 800ca18:	4632      	movlt	r2, r6
 800ca1a:	461f      	movlt	r7, r3
 800ca1c:	232d      	movlt	r3, #45	@ 0x2d
 800ca1e:	4616      	movlt	r6, r2
 800ca20:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ca24:	700b      	strb	r3, [r1, #0]
 800ca26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca28:	f023 0820 	bic.w	r8, r3, #32
 800ca2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ca30:	d005      	beq.n	800ca3e <__cvt+0x42>
 800ca32:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ca36:	d100      	bne.n	800ca3a <__cvt+0x3e>
 800ca38:	3401      	adds	r4, #1
 800ca3a:	2102      	movs	r1, #2
 800ca3c:	e000      	b.n	800ca40 <__cvt+0x44>
 800ca3e:	2103      	movs	r1, #3
 800ca40:	ab03      	add	r3, sp, #12
 800ca42:	4622      	mov	r2, r4
 800ca44:	9301      	str	r3, [sp, #4]
 800ca46:	ab02      	add	r3, sp, #8
 800ca48:	ec47 6b10 	vmov	d0, r6, r7
 800ca4c:	9300      	str	r3, [sp, #0]
 800ca4e:	4653      	mov	r3, sl
 800ca50:	f000 feae 	bl	800d7b0 <_dtoa_r>
 800ca54:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ca58:	4605      	mov	r5, r0
 800ca5a:	d119      	bne.n	800ca90 <__cvt+0x94>
 800ca5c:	f019 0f01 	tst.w	r9, #1
 800ca60:	d00e      	beq.n	800ca80 <__cvt+0x84>
 800ca62:	eb00 0904 	add.w	r9, r0, r4
 800ca66:	2200      	movs	r2, #0
 800ca68:	2300      	movs	r3, #0
 800ca6a:	4630      	mov	r0, r6
 800ca6c:	4639      	mov	r1, r7
 800ca6e:	f7f4 f83f 	bl	8000af0 <__aeabi_dcmpeq>
 800ca72:	b108      	cbz	r0, 800ca78 <__cvt+0x7c>
 800ca74:	f8cd 900c 	str.w	r9, [sp, #12]
 800ca78:	2230      	movs	r2, #48	@ 0x30
 800ca7a:	9b03      	ldr	r3, [sp, #12]
 800ca7c:	454b      	cmp	r3, r9
 800ca7e:	d31e      	bcc.n	800cabe <__cvt+0xc2>
 800ca80:	9b03      	ldr	r3, [sp, #12]
 800ca82:	4628      	mov	r0, r5
 800ca84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ca86:	1b5b      	subs	r3, r3, r5
 800ca88:	6013      	str	r3, [r2, #0]
 800ca8a:	b004      	add	sp, #16
 800ca8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ca94:	eb00 0904 	add.w	r9, r0, r4
 800ca98:	d1e5      	bne.n	800ca66 <__cvt+0x6a>
 800ca9a:	7803      	ldrb	r3, [r0, #0]
 800ca9c:	2b30      	cmp	r3, #48	@ 0x30
 800ca9e:	d10a      	bne.n	800cab6 <__cvt+0xba>
 800caa0:	2200      	movs	r2, #0
 800caa2:	2300      	movs	r3, #0
 800caa4:	4630      	mov	r0, r6
 800caa6:	4639      	mov	r1, r7
 800caa8:	f7f4 f822 	bl	8000af0 <__aeabi_dcmpeq>
 800caac:	b918      	cbnz	r0, 800cab6 <__cvt+0xba>
 800caae:	f1c4 0401 	rsb	r4, r4, #1
 800cab2:	f8ca 4000 	str.w	r4, [sl]
 800cab6:	f8da 3000 	ldr.w	r3, [sl]
 800caba:	4499      	add	r9, r3
 800cabc:	e7d3      	b.n	800ca66 <__cvt+0x6a>
 800cabe:	1c59      	adds	r1, r3, #1
 800cac0:	9103      	str	r1, [sp, #12]
 800cac2:	701a      	strb	r2, [r3, #0]
 800cac4:	e7d9      	b.n	800ca7a <__cvt+0x7e>

0800cac6 <__exponent>:
 800cac6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cac8:	2900      	cmp	r1, #0
 800caca:	7002      	strb	r2, [r0, #0]
 800cacc:	bfba      	itte	lt
 800cace:	4249      	neglt	r1, r1
 800cad0:	232d      	movlt	r3, #45	@ 0x2d
 800cad2:	232b      	movge	r3, #43	@ 0x2b
 800cad4:	2909      	cmp	r1, #9
 800cad6:	7043      	strb	r3, [r0, #1]
 800cad8:	dd28      	ble.n	800cb2c <__exponent+0x66>
 800cada:	f10d 0307 	add.w	r3, sp, #7
 800cade:	270a      	movs	r7, #10
 800cae0:	461d      	mov	r5, r3
 800cae2:	461a      	mov	r2, r3
 800cae4:	3b01      	subs	r3, #1
 800cae6:	fbb1 f6f7 	udiv	r6, r1, r7
 800caea:	fb07 1416 	mls	r4, r7, r6, r1
 800caee:	3430      	adds	r4, #48	@ 0x30
 800caf0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800caf4:	460c      	mov	r4, r1
 800caf6:	4631      	mov	r1, r6
 800caf8:	2c63      	cmp	r4, #99	@ 0x63
 800cafa:	dcf2      	bgt.n	800cae2 <__exponent+0x1c>
 800cafc:	3130      	adds	r1, #48	@ 0x30
 800cafe:	1e94      	subs	r4, r2, #2
 800cb00:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cb04:	1c41      	adds	r1, r0, #1
 800cb06:	4623      	mov	r3, r4
 800cb08:	42ab      	cmp	r3, r5
 800cb0a:	d30a      	bcc.n	800cb22 <__exponent+0x5c>
 800cb0c:	f10d 0309 	add.w	r3, sp, #9
 800cb10:	1a9b      	subs	r3, r3, r2
 800cb12:	42ac      	cmp	r4, r5
 800cb14:	bf88      	it	hi
 800cb16:	2300      	movhi	r3, #0
 800cb18:	3302      	adds	r3, #2
 800cb1a:	4403      	add	r3, r0
 800cb1c:	1a18      	subs	r0, r3, r0
 800cb1e:	b003      	add	sp, #12
 800cb20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb22:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cb26:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cb2a:	e7ed      	b.n	800cb08 <__exponent+0x42>
 800cb2c:	2330      	movs	r3, #48	@ 0x30
 800cb2e:	3130      	adds	r1, #48	@ 0x30
 800cb30:	7083      	strb	r3, [r0, #2]
 800cb32:	1d03      	adds	r3, r0, #4
 800cb34:	70c1      	strb	r1, [r0, #3]
 800cb36:	e7f1      	b.n	800cb1c <__exponent+0x56>

0800cb38 <_printf_float>:
 800cb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb3c:	b08d      	sub	sp, #52	@ 0x34
 800cb3e:	460c      	mov	r4, r1
 800cb40:	4616      	mov	r6, r2
 800cb42:	461f      	mov	r7, r3
 800cb44:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cb48:	4605      	mov	r5, r0
 800cb4a:	f000 fcff 	bl	800d54c <_localeconv_r>
 800cb4e:	6803      	ldr	r3, [r0, #0]
 800cb50:	4618      	mov	r0, r3
 800cb52:	9304      	str	r3, [sp, #16]
 800cb54:	f7f3 fba0 	bl	8000298 <strlen>
 800cb58:	2300      	movs	r3, #0
 800cb5a:	9005      	str	r0, [sp, #20]
 800cb5c:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb5e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb62:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cb66:	3307      	adds	r3, #7
 800cb68:	f8d4 b000 	ldr.w	fp, [r4]
 800cb6c:	f023 0307 	bic.w	r3, r3, #7
 800cb70:	f103 0208 	add.w	r2, r3, #8
 800cb74:	f8c8 2000 	str.w	r2, [r8]
 800cb78:	f04f 32ff 	mov.w	r2, #4294967295
 800cb7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cb80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cb84:	f8cd 8018 	str.w	r8, [sp, #24]
 800cb88:	9307      	str	r3, [sp, #28]
 800cb8a:	4b9d      	ldr	r3, [pc, #628]	@ (800ce00 <_printf_float+0x2c8>)
 800cb8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb90:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cb94:	f7f3 ffde 	bl	8000b54 <__aeabi_dcmpun>
 800cb98:	bb70      	cbnz	r0, 800cbf8 <_printf_float+0xc0>
 800cb9a:	f04f 32ff 	mov.w	r2, #4294967295
 800cb9e:	4b98      	ldr	r3, [pc, #608]	@ (800ce00 <_printf_float+0x2c8>)
 800cba0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cba4:	f7f3 ffb8 	bl	8000b18 <__aeabi_dcmple>
 800cba8:	bb30      	cbnz	r0, 800cbf8 <_printf_float+0xc0>
 800cbaa:	2200      	movs	r2, #0
 800cbac:	2300      	movs	r3, #0
 800cbae:	4640      	mov	r0, r8
 800cbb0:	4649      	mov	r1, r9
 800cbb2:	f7f3 ffa7 	bl	8000b04 <__aeabi_dcmplt>
 800cbb6:	b110      	cbz	r0, 800cbbe <_printf_float+0x86>
 800cbb8:	232d      	movs	r3, #45	@ 0x2d
 800cbba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cbbe:	4a91      	ldr	r2, [pc, #580]	@ (800ce04 <_printf_float+0x2cc>)
 800cbc0:	4b91      	ldr	r3, [pc, #580]	@ (800ce08 <_printf_float+0x2d0>)
 800cbc2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cbc6:	bf8c      	ite	hi
 800cbc8:	4690      	movhi	r8, r2
 800cbca:	4698      	movls	r8, r3
 800cbcc:	2303      	movs	r3, #3
 800cbce:	f04f 0900 	mov.w	r9, #0
 800cbd2:	6123      	str	r3, [r4, #16]
 800cbd4:	f02b 0304 	bic.w	r3, fp, #4
 800cbd8:	6023      	str	r3, [r4, #0]
 800cbda:	4633      	mov	r3, r6
 800cbdc:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cbde:	4621      	mov	r1, r4
 800cbe0:	4628      	mov	r0, r5
 800cbe2:	9700      	str	r7, [sp, #0]
 800cbe4:	f000 f9d2 	bl	800cf8c <_printf_common>
 800cbe8:	3001      	adds	r0, #1
 800cbea:	f040 808d 	bne.w	800cd08 <_printf_float+0x1d0>
 800cbee:	f04f 30ff 	mov.w	r0, #4294967295
 800cbf2:	b00d      	add	sp, #52	@ 0x34
 800cbf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf8:	4642      	mov	r2, r8
 800cbfa:	464b      	mov	r3, r9
 800cbfc:	4640      	mov	r0, r8
 800cbfe:	4649      	mov	r1, r9
 800cc00:	f7f3 ffa8 	bl	8000b54 <__aeabi_dcmpun>
 800cc04:	b140      	cbz	r0, 800cc18 <_printf_float+0xe0>
 800cc06:	464b      	mov	r3, r9
 800cc08:	4a80      	ldr	r2, [pc, #512]	@ (800ce0c <_printf_float+0x2d4>)
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	bfbc      	itt	lt
 800cc0e:	232d      	movlt	r3, #45	@ 0x2d
 800cc10:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cc14:	4b7e      	ldr	r3, [pc, #504]	@ (800ce10 <_printf_float+0x2d8>)
 800cc16:	e7d4      	b.n	800cbc2 <_printf_float+0x8a>
 800cc18:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cc1c:	6863      	ldr	r3, [r4, #4]
 800cc1e:	9206      	str	r2, [sp, #24]
 800cc20:	1c5a      	adds	r2, r3, #1
 800cc22:	d13b      	bne.n	800cc9c <_printf_float+0x164>
 800cc24:	2306      	movs	r3, #6
 800cc26:	6063      	str	r3, [r4, #4]
 800cc28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	4628      	mov	r0, r5
 800cc30:	6022      	str	r2, [r4, #0]
 800cc32:	9303      	str	r3, [sp, #12]
 800cc34:	ab0a      	add	r3, sp, #40	@ 0x28
 800cc36:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cc3a:	ab09      	add	r3, sp, #36	@ 0x24
 800cc3c:	ec49 8b10 	vmov	d0, r8, r9
 800cc40:	9300      	str	r3, [sp, #0]
 800cc42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cc46:	6861      	ldr	r1, [r4, #4]
 800cc48:	f7ff fed8 	bl	800c9fc <__cvt>
 800cc4c:	9b06      	ldr	r3, [sp, #24]
 800cc4e:	4680      	mov	r8, r0
 800cc50:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cc52:	2b47      	cmp	r3, #71	@ 0x47
 800cc54:	d129      	bne.n	800ccaa <_printf_float+0x172>
 800cc56:	1cc8      	adds	r0, r1, #3
 800cc58:	db02      	blt.n	800cc60 <_printf_float+0x128>
 800cc5a:	6863      	ldr	r3, [r4, #4]
 800cc5c:	4299      	cmp	r1, r3
 800cc5e:	dd41      	ble.n	800cce4 <_printf_float+0x1ac>
 800cc60:	f1aa 0a02 	sub.w	sl, sl, #2
 800cc64:	fa5f fa8a 	uxtb.w	sl, sl
 800cc68:	3901      	subs	r1, #1
 800cc6a:	4652      	mov	r2, sl
 800cc6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cc70:	9109      	str	r1, [sp, #36]	@ 0x24
 800cc72:	f7ff ff28 	bl	800cac6 <__exponent>
 800cc76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc78:	4681      	mov	r9, r0
 800cc7a:	1813      	adds	r3, r2, r0
 800cc7c:	2a01      	cmp	r2, #1
 800cc7e:	6123      	str	r3, [r4, #16]
 800cc80:	dc02      	bgt.n	800cc88 <_printf_float+0x150>
 800cc82:	6822      	ldr	r2, [r4, #0]
 800cc84:	07d2      	lsls	r2, r2, #31
 800cc86:	d501      	bpl.n	800cc8c <_printf_float+0x154>
 800cc88:	3301      	adds	r3, #1
 800cc8a:	6123      	str	r3, [r4, #16]
 800cc8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d0a2      	beq.n	800cbda <_printf_float+0xa2>
 800cc94:	232d      	movs	r3, #45	@ 0x2d
 800cc96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc9a:	e79e      	b.n	800cbda <_printf_float+0xa2>
 800cc9c:	9a06      	ldr	r2, [sp, #24]
 800cc9e:	2a47      	cmp	r2, #71	@ 0x47
 800cca0:	d1c2      	bne.n	800cc28 <_printf_float+0xf0>
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d1c0      	bne.n	800cc28 <_printf_float+0xf0>
 800cca6:	2301      	movs	r3, #1
 800cca8:	e7bd      	b.n	800cc26 <_printf_float+0xee>
 800ccaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ccae:	d9db      	bls.n	800cc68 <_printf_float+0x130>
 800ccb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ccb4:	d118      	bne.n	800cce8 <_printf_float+0x1b0>
 800ccb6:	2900      	cmp	r1, #0
 800ccb8:	6863      	ldr	r3, [r4, #4]
 800ccba:	dd0b      	ble.n	800ccd4 <_printf_float+0x19c>
 800ccbc:	6121      	str	r1, [r4, #16]
 800ccbe:	b913      	cbnz	r3, 800ccc6 <_printf_float+0x18e>
 800ccc0:	6822      	ldr	r2, [r4, #0]
 800ccc2:	07d0      	lsls	r0, r2, #31
 800ccc4:	d502      	bpl.n	800cccc <_printf_float+0x194>
 800ccc6:	3301      	adds	r3, #1
 800ccc8:	440b      	add	r3, r1
 800ccca:	6123      	str	r3, [r4, #16]
 800cccc:	f04f 0900 	mov.w	r9, #0
 800ccd0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ccd2:	e7db      	b.n	800cc8c <_printf_float+0x154>
 800ccd4:	b913      	cbnz	r3, 800ccdc <_printf_float+0x1a4>
 800ccd6:	6822      	ldr	r2, [r4, #0]
 800ccd8:	07d2      	lsls	r2, r2, #31
 800ccda:	d501      	bpl.n	800cce0 <_printf_float+0x1a8>
 800ccdc:	3302      	adds	r3, #2
 800ccde:	e7f4      	b.n	800ccca <_printf_float+0x192>
 800cce0:	2301      	movs	r3, #1
 800cce2:	e7f2      	b.n	800ccca <_printf_float+0x192>
 800cce4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cce8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccea:	4299      	cmp	r1, r3
 800ccec:	db05      	blt.n	800ccfa <_printf_float+0x1c2>
 800ccee:	6823      	ldr	r3, [r4, #0]
 800ccf0:	6121      	str	r1, [r4, #16]
 800ccf2:	07d8      	lsls	r0, r3, #31
 800ccf4:	d5ea      	bpl.n	800cccc <_printf_float+0x194>
 800ccf6:	1c4b      	adds	r3, r1, #1
 800ccf8:	e7e7      	b.n	800ccca <_printf_float+0x192>
 800ccfa:	2900      	cmp	r1, #0
 800ccfc:	bfd4      	ite	le
 800ccfe:	f1c1 0202 	rsble	r2, r1, #2
 800cd02:	2201      	movgt	r2, #1
 800cd04:	4413      	add	r3, r2
 800cd06:	e7e0      	b.n	800ccca <_printf_float+0x192>
 800cd08:	6823      	ldr	r3, [r4, #0]
 800cd0a:	055a      	lsls	r2, r3, #21
 800cd0c:	d407      	bmi.n	800cd1e <_printf_float+0x1e6>
 800cd0e:	6923      	ldr	r3, [r4, #16]
 800cd10:	4642      	mov	r2, r8
 800cd12:	4631      	mov	r1, r6
 800cd14:	4628      	mov	r0, r5
 800cd16:	47b8      	blx	r7
 800cd18:	3001      	adds	r0, #1
 800cd1a:	d12b      	bne.n	800cd74 <_printf_float+0x23c>
 800cd1c:	e767      	b.n	800cbee <_printf_float+0xb6>
 800cd1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cd22:	f240 80dd 	bls.w	800cee0 <_printf_float+0x3a8>
 800cd26:	2200      	movs	r2, #0
 800cd28:	2300      	movs	r3, #0
 800cd2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cd2e:	f7f3 fedf 	bl	8000af0 <__aeabi_dcmpeq>
 800cd32:	2800      	cmp	r0, #0
 800cd34:	d033      	beq.n	800cd9e <_printf_float+0x266>
 800cd36:	2301      	movs	r3, #1
 800cd38:	4a36      	ldr	r2, [pc, #216]	@ (800ce14 <_printf_float+0x2dc>)
 800cd3a:	4631      	mov	r1, r6
 800cd3c:	4628      	mov	r0, r5
 800cd3e:	47b8      	blx	r7
 800cd40:	3001      	adds	r0, #1
 800cd42:	f43f af54 	beq.w	800cbee <_printf_float+0xb6>
 800cd46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cd4a:	4543      	cmp	r3, r8
 800cd4c:	db02      	blt.n	800cd54 <_printf_float+0x21c>
 800cd4e:	6823      	ldr	r3, [r4, #0]
 800cd50:	07d8      	lsls	r0, r3, #31
 800cd52:	d50f      	bpl.n	800cd74 <_printf_float+0x23c>
 800cd54:	4631      	mov	r1, r6
 800cd56:	4628      	mov	r0, r5
 800cd58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd5c:	47b8      	blx	r7
 800cd5e:	3001      	adds	r0, #1
 800cd60:	f43f af45 	beq.w	800cbee <_printf_float+0xb6>
 800cd64:	f04f 0900 	mov.w	r9, #0
 800cd68:	f108 38ff 	add.w	r8, r8, #4294967295
 800cd6c:	f104 0a1a 	add.w	sl, r4, #26
 800cd70:	45c8      	cmp	r8, r9
 800cd72:	dc09      	bgt.n	800cd88 <_printf_float+0x250>
 800cd74:	6823      	ldr	r3, [r4, #0]
 800cd76:	079b      	lsls	r3, r3, #30
 800cd78:	f100 8103 	bmi.w	800cf82 <_printf_float+0x44a>
 800cd7c:	68e0      	ldr	r0, [r4, #12]
 800cd7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd80:	4298      	cmp	r0, r3
 800cd82:	bfb8      	it	lt
 800cd84:	4618      	movlt	r0, r3
 800cd86:	e734      	b.n	800cbf2 <_printf_float+0xba>
 800cd88:	2301      	movs	r3, #1
 800cd8a:	4652      	mov	r2, sl
 800cd8c:	4631      	mov	r1, r6
 800cd8e:	4628      	mov	r0, r5
 800cd90:	47b8      	blx	r7
 800cd92:	3001      	adds	r0, #1
 800cd94:	f43f af2b 	beq.w	800cbee <_printf_float+0xb6>
 800cd98:	f109 0901 	add.w	r9, r9, #1
 800cd9c:	e7e8      	b.n	800cd70 <_printf_float+0x238>
 800cd9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	dc39      	bgt.n	800ce18 <_printf_float+0x2e0>
 800cda4:	2301      	movs	r3, #1
 800cda6:	4a1b      	ldr	r2, [pc, #108]	@ (800ce14 <_printf_float+0x2dc>)
 800cda8:	4631      	mov	r1, r6
 800cdaa:	4628      	mov	r0, r5
 800cdac:	47b8      	blx	r7
 800cdae:	3001      	adds	r0, #1
 800cdb0:	f43f af1d 	beq.w	800cbee <_printf_float+0xb6>
 800cdb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cdb8:	ea59 0303 	orrs.w	r3, r9, r3
 800cdbc:	d102      	bne.n	800cdc4 <_printf_float+0x28c>
 800cdbe:	6823      	ldr	r3, [r4, #0]
 800cdc0:	07d9      	lsls	r1, r3, #31
 800cdc2:	d5d7      	bpl.n	800cd74 <_printf_float+0x23c>
 800cdc4:	4631      	mov	r1, r6
 800cdc6:	4628      	mov	r0, r5
 800cdc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cdcc:	47b8      	blx	r7
 800cdce:	3001      	adds	r0, #1
 800cdd0:	f43f af0d 	beq.w	800cbee <_printf_float+0xb6>
 800cdd4:	f04f 0a00 	mov.w	sl, #0
 800cdd8:	f104 0b1a 	add.w	fp, r4, #26
 800cddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdde:	425b      	negs	r3, r3
 800cde0:	4553      	cmp	r3, sl
 800cde2:	dc01      	bgt.n	800cde8 <_printf_float+0x2b0>
 800cde4:	464b      	mov	r3, r9
 800cde6:	e793      	b.n	800cd10 <_printf_float+0x1d8>
 800cde8:	2301      	movs	r3, #1
 800cdea:	465a      	mov	r2, fp
 800cdec:	4631      	mov	r1, r6
 800cdee:	4628      	mov	r0, r5
 800cdf0:	47b8      	blx	r7
 800cdf2:	3001      	adds	r0, #1
 800cdf4:	f43f aefb 	beq.w	800cbee <_printf_float+0xb6>
 800cdf8:	f10a 0a01 	add.w	sl, sl, #1
 800cdfc:	e7ee      	b.n	800cddc <_printf_float+0x2a4>
 800cdfe:	bf00      	nop
 800ce00:	7fefffff 	.word	0x7fefffff
 800ce04:	0801703b 	.word	0x0801703b
 800ce08:	08017037 	.word	0x08017037
 800ce0c:	08017043 	.word	0x08017043
 800ce10:	0801703f 	.word	0x0801703f
 800ce14:	08017047 	.word	0x08017047
 800ce18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ce1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ce1e:	4553      	cmp	r3, sl
 800ce20:	bfa8      	it	ge
 800ce22:	4653      	movge	r3, sl
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	4699      	mov	r9, r3
 800ce28:	dc36      	bgt.n	800ce98 <_printf_float+0x360>
 800ce2a:	f04f 0b00 	mov.w	fp, #0
 800ce2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce32:	f104 021a 	add.w	r2, r4, #26
 800ce36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ce38:	9306      	str	r3, [sp, #24]
 800ce3a:	eba3 0309 	sub.w	r3, r3, r9
 800ce3e:	455b      	cmp	r3, fp
 800ce40:	dc31      	bgt.n	800cea6 <_printf_float+0x36e>
 800ce42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce44:	459a      	cmp	sl, r3
 800ce46:	dc3a      	bgt.n	800cebe <_printf_float+0x386>
 800ce48:	6823      	ldr	r3, [r4, #0]
 800ce4a:	07da      	lsls	r2, r3, #31
 800ce4c:	d437      	bmi.n	800cebe <_printf_float+0x386>
 800ce4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce50:	ebaa 0903 	sub.w	r9, sl, r3
 800ce54:	9b06      	ldr	r3, [sp, #24]
 800ce56:	ebaa 0303 	sub.w	r3, sl, r3
 800ce5a:	4599      	cmp	r9, r3
 800ce5c:	bfa8      	it	ge
 800ce5e:	4699      	movge	r9, r3
 800ce60:	f1b9 0f00 	cmp.w	r9, #0
 800ce64:	dc33      	bgt.n	800cece <_printf_float+0x396>
 800ce66:	f04f 0800 	mov.w	r8, #0
 800ce6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce6e:	f104 0b1a 	add.w	fp, r4, #26
 800ce72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce74:	ebaa 0303 	sub.w	r3, sl, r3
 800ce78:	eba3 0309 	sub.w	r3, r3, r9
 800ce7c:	4543      	cmp	r3, r8
 800ce7e:	f77f af79 	ble.w	800cd74 <_printf_float+0x23c>
 800ce82:	2301      	movs	r3, #1
 800ce84:	465a      	mov	r2, fp
 800ce86:	4631      	mov	r1, r6
 800ce88:	4628      	mov	r0, r5
 800ce8a:	47b8      	blx	r7
 800ce8c:	3001      	adds	r0, #1
 800ce8e:	f43f aeae 	beq.w	800cbee <_printf_float+0xb6>
 800ce92:	f108 0801 	add.w	r8, r8, #1
 800ce96:	e7ec      	b.n	800ce72 <_printf_float+0x33a>
 800ce98:	4642      	mov	r2, r8
 800ce9a:	4631      	mov	r1, r6
 800ce9c:	4628      	mov	r0, r5
 800ce9e:	47b8      	blx	r7
 800cea0:	3001      	adds	r0, #1
 800cea2:	d1c2      	bne.n	800ce2a <_printf_float+0x2f2>
 800cea4:	e6a3      	b.n	800cbee <_printf_float+0xb6>
 800cea6:	2301      	movs	r3, #1
 800cea8:	4631      	mov	r1, r6
 800ceaa:	4628      	mov	r0, r5
 800ceac:	9206      	str	r2, [sp, #24]
 800ceae:	47b8      	blx	r7
 800ceb0:	3001      	adds	r0, #1
 800ceb2:	f43f ae9c 	beq.w	800cbee <_printf_float+0xb6>
 800ceb6:	f10b 0b01 	add.w	fp, fp, #1
 800ceba:	9a06      	ldr	r2, [sp, #24]
 800cebc:	e7bb      	b.n	800ce36 <_printf_float+0x2fe>
 800cebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cec2:	4631      	mov	r1, r6
 800cec4:	4628      	mov	r0, r5
 800cec6:	47b8      	blx	r7
 800cec8:	3001      	adds	r0, #1
 800ceca:	d1c0      	bne.n	800ce4e <_printf_float+0x316>
 800cecc:	e68f      	b.n	800cbee <_printf_float+0xb6>
 800cece:	9a06      	ldr	r2, [sp, #24]
 800ced0:	464b      	mov	r3, r9
 800ced2:	4631      	mov	r1, r6
 800ced4:	4628      	mov	r0, r5
 800ced6:	4442      	add	r2, r8
 800ced8:	47b8      	blx	r7
 800ceda:	3001      	adds	r0, #1
 800cedc:	d1c3      	bne.n	800ce66 <_printf_float+0x32e>
 800cede:	e686      	b.n	800cbee <_printf_float+0xb6>
 800cee0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cee4:	f1ba 0f01 	cmp.w	sl, #1
 800cee8:	dc01      	bgt.n	800ceee <_printf_float+0x3b6>
 800ceea:	07db      	lsls	r3, r3, #31
 800ceec:	d536      	bpl.n	800cf5c <_printf_float+0x424>
 800ceee:	2301      	movs	r3, #1
 800cef0:	4642      	mov	r2, r8
 800cef2:	4631      	mov	r1, r6
 800cef4:	4628      	mov	r0, r5
 800cef6:	47b8      	blx	r7
 800cef8:	3001      	adds	r0, #1
 800cefa:	f43f ae78 	beq.w	800cbee <_printf_float+0xb6>
 800cefe:	4631      	mov	r1, r6
 800cf00:	4628      	mov	r0, r5
 800cf02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf06:	47b8      	blx	r7
 800cf08:	3001      	adds	r0, #1
 800cf0a:	f43f ae70 	beq.w	800cbee <_printf_float+0xb6>
 800cf0e:	2200      	movs	r2, #0
 800cf10:	2300      	movs	r3, #0
 800cf12:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cf16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cf1a:	f7f3 fde9 	bl	8000af0 <__aeabi_dcmpeq>
 800cf1e:	b9c0      	cbnz	r0, 800cf52 <_printf_float+0x41a>
 800cf20:	4653      	mov	r3, sl
 800cf22:	f108 0201 	add.w	r2, r8, #1
 800cf26:	4631      	mov	r1, r6
 800cf28:	4628      	mov	r0, r5
 800cf2a:	47b8      	blx	r7
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	d10c      	bne.n	800cf4a <_printf_float+0x412>
 800cf30:	e65d      	b.n	800cbee <_printf_float+0xb6>
 800cf32:	2301      	movs	r3, #1
 800cf34:	465a      	mov	r2, fp
 800cf36:	4631      	mov	r1, r6
 800cf38:	4628      	mov	r0, r5
 800cf3a:	47b8      	blx	r7
 800cf3c:	3001      	adds	r0, #1
 800cf3e:	f43f ae56 	beq.w	800cbee <_printf_float+0xb6>
 800cf42:	f108 0801 	add.w	r8, r8, #1
 800cf46:	45d0      	cmp	r8, sl
 800cf48:	dbf3      	blt.n	800cf32 <_printf_float+0x3fa>
 800cf4a:	464b      	mov	r3, r9
 800cf4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cf50:	e6df      	b.n	800cd12 <_printf_float+0x1da>
 800cf52:	f04f 0800 	mov.w	r8, #0
 800cf56:	f104 0b1a 	add.w	fp, r4, #26
 800cf5a:	e7f4      	b.n	800cf46 <_printf_float+0x40e>
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	4642      	mov	r2, r8
 800cf60:	e7e1      	b.n	800cf26 <_printf_float+0x3ee>
 800cf62:	2301      	movs	r3, #1
 800cf64:	464a      	mov	r2, r9
 800cf66:	4631      	mov	r1, r6
 800cf68:	4628      	mov	r0, r5
 800cf6a:	47b8      	blx	r7
 800cf6c:	3001      	adds	r0, #1
 800cf6e:	f43f ae3e 	beq.w	800cbee <_printf_float+0xb6>
 800cf72:	f108 0801 	add.w	r8, r8, #1
 800cf76:	68e3      	ldr	r3, [r4, #12]
 800cf78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cf7a:	1a5b      	subs	r3, r3, r1
 800cf7c:	4543      	cmp	r3, r8
 800cf7e:	dcf0      	bgt.n	800cf62 <_printf_float+0x42a>
 800cf80:	e6fc      	b.n	800cd7c <_printf_float+0x244>
 800cf82:	f04f 0800 	mov.w	r8, #0
 800cf86:	f104 0919 	add.w	r9, r4, #25
 800cf8a:	e7f4      	b.n	800cf76 <_printf_float+0x43e>

0800cf8c <_printf_common>:
 800cf8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf90:	4616      	mov	r6, r2
 800cf92:	4698      	mov	r8, r3
 800cf94:	688a      	ldr	r2, [r1, #8]
 800cf96:	4607      	mov	r7, r0
 800cf98:	690b      	ldr	r3, [r1, #16]
 800cf9a:	460c      	mov	r4, r1
 800cf9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cfa0:	4293      	cmp	r3, r2
 800cfa2:	bfb8      	it	lt
 800cfa4:	4613      	movlt	r3, r2
 800cfa6:	6033      	str	r3, [r6, #0]
 800cfa8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cfac:	b10a      	cbz	r2, 800cfb2 <_printf_common+0x26>
 800cfae:	3301      	adds	r3, #1
 800cfb0:	6033      	str	r3, [r6, #0]
 800cfb2:	6823      	ldr	r3, [r4, #0]
 800cfb4:	0699      	lsls	r1, r3, #26
 800cfb6:	bf42      	ittt	mi
 800cfb8:	6833      	ldrmi	r3, [r6, #0]
 800cfba:	3302      	addmi	r3, #2
 800cfbc:	6033      	strmi	r3, [r6, #0]
 800cfbe:	6825      	ldr	r5, [r4, #0]
 800cfc0:	f015 0506 	ands.w	r5, r5, #6
 800cfc4:	d106      	bne.n	800cfd4 <_printf_common+0x48>
 800cfc6:	f104 0a19 	add.w	sl, r4, #25
 800cfca:	68e3      	ldr	r3, [r4, #12]
 800cfcc:	6832      	ldr	r2, [r6, #0]
 800cfce:	1a9b      	subs	r3, r3, r2
 800cfd0:	42ab      	cmp	r3, r5
 800cfd2:	dc2b      	bgt.n	800d02c <_printf_common+0xa0>
 800cfd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cfd8:	6822      	ldr	r2, [r4, #0]
 800cfda:	3b00      	subs	r3, #0
 800cfdc:	bf18      	it	ne
 800cfde:	2301      	movne	r3, #1
 800cfe0:	0692      	lsls	r2, r2, #26
 800cfe2:	d430      	bmi.n	800d046 <_printf_common+0xba>
 800cfe4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cfe8:	4641      	mov	r1, r8
 800cfea:	4638      	mov	r0, r7
 800cfec:	47c8      	blx	r9
 800cfee:	3001      	adds	r0, #1
 800cff0:	d023      	beq.n	800d03a <_printf_common+0xae>
 800cff2:	6823      	ldr	r3, [r4, #0]
 800cff4:	341a      	adds	r4, #26
 800cff6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cffa:	f003 0306 	and.w	r3, r3, #6
 800cffe:	2b04      	cmp	r3, #4
 800d000:	bf0a      	itet	eq
 800d002:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800d006:	2500      	movne	r5, #0
 800d008:	6833      	ldreq	r3, [r6, #0]
 800d00a:	f04f 0600 	mov.w	r6, #0
 800d00e:	bf08      	it	eq
 800d010:	1aed      	subeq	r5, r5, r3
 800d012:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d016:	bf08      	it	eq
 800d018:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d01c:	4293      	cmp	r3, r2
 800d01e:	bfc4      	itt	gt
 800d020:	1a9b      	subgt	r3, r3, r2
 800d022:	18ed      	addgt	r5, r5, r3
 800d024:	42b5      	cmp	r5, r6
 800d026:	d11a      	bne.n	800d05e <_printf_common+0xd2>
 800d028:	2000      	movs	r0, #0
 800d02a:	e008      	b.n	800d03e <_printf_common+0xb2>
 800d02c:	2301      	movs	r3, #1
 800d02e:	4652      	mov	r2, sl
 800d030:	4641      	mov	r1, r8
 800d032:	4638      	mov	r0, r7
 800d034:	47c8      	blx	r9
 800d036:	3001      	adds	r0, #1
 800d038:	d103      	bne.n	800d042 <_printf_common+0xb6>
 800d03a:	f04f 30ff 	mov.w	r0, #4294967295
 800d03e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d042:	3501      	adds	r5, #1
 800d044:	e7c1      	b.n	800cfca <_printf_common+0x3e>
 800d046:	18e1      	adds	r1, r4, r3
 800d048:	1c5a      	adds	r2, r3, #1
 800d04a:	2030      	movs	r0, #48	@ 0x30
 800d04c:	3302      	adds	r3, #2
 800d04e:	4422      	add	r2, r4
 800d050:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d054:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d058:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d05c:	e7c2      	b.n	800cfe4 <_printf_common+0x58>
 800d05e:	2301      	movs	r3, #1
 800d060:	4622      	mov	r2, r4
 800d062:	4641      	mov	r1, r8
 800d064:	4638      	mov	r0, r7
 800d066:	47c8      	blx	r9
 800d068:	3001      	adds	r0, #1
 800d06a:	d0e6      	beq.n	800d03a <_printf_common+0xae>
 800d06c:	3601      	adds	r6, #1
 800d06e:	e7d9      	b.n	800d024 <_printf_common+0x98>

0800d070 <_printf_i>:
 800d070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d074:	7e0f      	ldrb	r7, [r1, #24]
 800d076:	4691      	mov	r9, r2
 800d078:	4680      	mov	r8, r0
 800d07a:	460c      	mov	r4, r1
 800d07c:	2f78      	cmp	r7, #120	@ 0x78
 800d07e:	469a      	mov	sl, r3
 800d080:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d082:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d086:	d807      	bhi.n	800d098 <_printf_i+0x28>
 800d088:	2f62      	cmp	r7, #98	@ 0x62
 800d08a:	d80a      	bhi.n	800d0a2 <_printf_i+0x32>
 800d08c:	2f00      	cmp	r7, #0
 800d08e:	f000 80d1 	beq.w	800d234 <_printf_i+0x1c4>
 800d092:	2f58      	cmp	r7, #88	@ 0x58
 800d094:	f000 80b8 	beq.w	800d208 <_printf_i+0x198>
 800d098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d09c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d0a0:	e03a      	b.n	800d118 <_printf_i+0xa8>
 800d0a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d0a6:	2b15      	cmp	r3, #21
 800d0a8:	d8f6      	bhi.n	800d098 <_printf_i+0x28>
 800d0aa:	a101      	add	r1, pc, #4	@ (adr r1, 800d0b0 <_printf_i+0x40>)
 800d0ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d0b0:	0800d109 	.word	0x0800d109
 800d0b4:	0800d11d 	.word	0x0800d11d
 800d0b8:	0800d099 	.word	0x0800d099
 800d0bc:	0800d099 	.word	0x0800d099
 800d0c0:	0800d099 	.word	0x0800d099
 800d0c4:	0800d099 	.word	0x0800d099
 800d0c8:	0800d11d 	.word	0x0800d11d
 800d0cc:	0800d099 	.word	0x0800d099
 800d0d0:	0800d099 	.word	0x0800d099
 800d0d4:	0800d099 	.word	0x0800d099
 800d0d8:	0800d099 	.word	0x0800d099
 800d0dc:	0800d21b 	.word	0x0800d21b
 800d0e0:	0800d147 	.word	0x0800d147
 800d0e4:	0800d1d5 	.word	0x0800d1d5
 800d0e8:	0800d099 	.word	0x0800d099
 800d0ec:	0800d099 	.word	0x0800d099
 800d0f0:	0800d23d 	.word	0x0800d23d
 800d0f4:	0800d099 	.word	0x0800d099
 800d0f8:	0800d147 	.word	0x0800d147
 800d0fc:	0800d099 	.word	0x0800d099
 800d100:	0800d099 	.word	0x0800d099
 800d104:	0800d1dd 	.word	0x0800d1dd
 800d108:	6833      	ldr	r3, [r6, #0]
 800d10a:	1d1a      	adds	r2, r3, #4
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	6032      	str	r2, [r6, #0]
 800d110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d114:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d118:	2301      	movs	r3, #1
 800d11a:	e09c      	b.n	800d256 <_printf_i+0x1e6>
 800d11c:	6833      	ldr	r3, [r6, #0]
 800d11e:	6820      	ldr	r0, [r4, #0]
 800d120:	1d19      	adds	r1, r3, #4
 800d122:	6031      	str	r1, [r6, #0]
 800d124:	0606      	lsls	r6, r0, #24
 800d126:	d501      	bpl.n	800d12c <_printf_i+0xbc>
 800d128:	681d      	ldr	r5, [r3, #0]
 800d12a:	e003      	b.n	800d134 <_printf_i+0xc4>
 800d12c:	0645      	lsls	r5, r0, #25
 800d12e:	d5fb      	bpl.n	800d128 <_printf_i+0xb8>
 800d130:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d134:	2d00      	cmp	r5, #0
 800d136:	da03      	bge.n	800d140 <_printf_i+0xd0>
 800d138:	232d      	movs	r3, #45	@ 0x2d
 800d13a:	426d      	negs	r5, r5
 800d13c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d140:	4858      	ldr	r0, [pc, #352]	@ (800d2a4 <_printf_i+0x234>)
 800d142:	230a      	movs	r3, #10
 800d144:	e011      	b.n	800d16a <_printf_i+0xfa>
 800d146:	6821      	ldr	r1, [r4, #0]
 800d148:	6833      	ldr	r3, [r6, #0]
 800d14a:	0608      	lsls	r0, r1, #24
 800d14c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d150:	d402      	bmi.n	800d158 <_printf_i+0xe8>
 800d152:	0649      	lsls	r1, r1, #25
 800d154:	bf48      	it	mi
 800d156:	b2ad      	uxthmi	r5, r5
 800d158:	2f6f      	cmp	r7, #111	@ 0x6f
 800d15a:	6033      	str	r3, [r6, #0]
 800d15c:	4851      	ldr	r0, [pc, #324]	@ (800d2a4 <_printf_i+0x234>)
 800d15e:	bf14      	ite	ne
 800d160:	230a      	movne	r3, #10
 800d162:	2308      	moveq	r3, #8
 800d164:	2100      	movs	r1, #0
 800d166:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d16a:	6866      	ldr	r6, [r4, #4]
 800d16c:	2e00      	cmp	r6, #0
 800d16e:	60a6      	str	r6, [r4, #8]
 800d170:	db05      	blt.n	800d17e <_printf_i+0x10e>
 800d172:	6821      	ldr	r1, [r4, #0]
 800d174:	432e      	orrs	r6, r5
 800d176:	f021 0104 	bic.w	r1, r1, #4
 800d17a:	6021      	str	r1, [r4, #0]
 800d17c:	d04b      	beq.n	800d216 <_printf_i+0x1a6>
 800d17e:	4616      	mov	r6, r2
 800d180:	fbb5 f1f3 	udiv	r1, r5, r3
 800d184:	fb03 5711 	mls	r7, r3, r1, r5
 800d188:	5dc7      	ldrb	r7, [r0, r7]
 800d18a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d18e:	462f      	mov	r7, r5
 800d190:	460d      	mov	r5, r1
 800d192:	42bb      	cmp	r3, r7
 800d194:	d9f4      	bls.n	800d180 <_printf_i+0x110>
 800d196:	2b08      	cmp	r3, #8
 800d198:	d10b      	bne.n	800d1b2 <_printf_i+0x142>
 800d19a:	6823      	ldr	r3, [r4, #0]
 800d19c:	07df      	lsls	r7, r3, #31
 800d19e:	d508      	bpl.n	800d1b2 <_printf_i+0x142>
 800d1a0:	6923      	ldr	r3, [r4, #16]
 800d1a2:	6861      	ldr	r1, [r4, #4]
 800d1a4:	4299      	cmp	r1, r3
 800d1a6:	bfde      	ittt	le
 800d1a8:	2330      	movle	r3, #48	@ 0x30
 800d1aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d1ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d1b2:	1b92      	subs	r2, r2, r6
 800d1b4:	6122      	str	r2, [r4, #16]
 800d1b6:	464b      	mov	r3, r9
 800d1b8:	aa03      	add	r2, sp, #12
 800d1ba:	4621      	mov	r1, r4
 800d1bc:	4640      	mov	r0, r8
 800d1be:	f8cd a000 	str.w	sl, [sp]
 800d1c2:	f7ff fee3 	bl	800cf8c <_printf_common>
 800d1c6:	3001      	adds	r0, #1
 800d1c8:	d14a      	bne.n	800d260 <_printf_i+0x1f0>
 800d1ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ce:	b004      	add	sp, #16
 800d1d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1d4:	6823      	ldr	r3, [r4, #0]
 800d1d6:	f043 0320 	orr.w	r3, r3, #32
 800d1da:	6023      	str	r3, [r4, #0]
 800d1dc:	2778      	movs	r7, #120	@ 0x78
 800d1de:	4832      	ldr	r0, [pc, #200]	@ (800d2a8 <_printf_i+0x238>)
 800d1e0:	6823      	ldr	r3, [r4, #0]
 800d1e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d1e6:	061f      	lsls	r7, r3, #24
 800d1e8:	6831      	ldr	r1, [r6, #0]
 800d1ea:	f851 5b04 	ldr.w	r5, [r1], #4
 800d1ee:	d402      	bmi.n	800d1f6 <_printf_i+0x186>
 800d1f0:	065f      	lsls	r7, r3, #25
 800d1f2:	bf48      	it	mi
 800d1f4:	b2ad      	uxthmi	r5, r5
 800d1f6:	6031      	str	r1, [r6, #0]
 800d1f8:	07d9      	lsls	r1, r3, #31
 800d1fa:	bf44      	itt	mi
 800d1fc:	f043 0320 	orrmi.w	r3, r3, #32
 800d200:	6023      	strmi	r3, [r4, #0]
 800d202:	b11d      	cbz	r5, 800d20c <_printf_i+0x19c>
 800d204:	2310      	movs	r3, #16
 800d206:	e7ad      	b.n	800d164 <_printf_i+0xf4>
 800d208:	4826      	ldr	r0, [pc, #152]	@ (800d2a4 <_printf_i+0x234>)
 800d20a:	e7e9      	b.n	800d1e0 <_printf_i+0x170>
 800d20c:	6823      	ldr	r3, [r4, #0]
 800d20e:	f023 0320 	bic.w	r3, r3, #32
 800d212:	6023      	str	r3, [r4, #0]
 800d214:	e7f6      	b.n	800d204 <_printf_i+0x194>
 800d216:	4616      	mov	r6, r2
 800d218:	e7bd      	b.n	800d196 <_printf_i+0x126>
 800d21a:	6833      	ldr	r3, [r6, #0]
 800d21c:	6825      	ldr	r5, [r4, #0]
 800d21e:	1d18      	adds	r0, r3, #4
 800d220:	6961      	ldr	r1, [r4, #20]
 800d222:	6030      	str	r0, [r6, #0]
 800d224:	062e      	lsls	r6, r5, #24
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	d501      	bpl.n	800d22e <_printf_i+0x1be>
 800d22a:	6019      	str	r1, [r3, #0]
 800d22c:	e002      	b.n	800d234 <_printf_i+0x1c4>
 800d22e:	0668      	lsls	r0, r5, #25
 800d230:	d5fb      	bpl.n	800d22a <_printf_i+0x1ba>
 800d232:	8019      	strh	r1, [r3, #0]
 800d234:	2300      	movs	r3, #0
 800d236:	4616      	mov	r6, r2
 800d238:	6123      	str	r3, [r4, #16]
 800d23a:	e7bc      	b.n	800d1b6 <_printf_i+0x146>
 800d23c:	6833      	ldr	r3, [r6, #0]
 800d23e:	2100      	movs	r1, #0
 800d240:	1d1a      	adds	r2, r3, #4
 800d242:	6032      	str	r2, [r6, #0]
 800d244:	681e      	ldr	r6, [r3, #0]
 800d246:	6862      	ldr	r2, [r4, #4]
 800d248:	4630      	mov	r0, r6
 800d24a:	f000 fa06 	bl	800d65a <memchr>
 800d24e:	b108      	cbz	r0, 800d254 <_printf_i+0x1e4>
 800d250:	1b80      	subs	r0, r0, r6
 800d252:	6060      	str	r0, [r4, #4]
 800d254:	6863      	ldr	r3, [r4, #4]
 800d256:	6123      	str	r3, [r4, #16]
 800d258:	2300      	movs	r3, #0
 800d25a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d25e:	e7aa      	b.n	800d1b6 <_printf_i+0x146>
 800d260:	6923      	ldr	r3, [r4, #16]
 800d262:	4632      	mov	r2, r6
 800d264:	4649      	mov	r1, r9
 800d266:	4640      	mov	r0, r8
 800d268:	47d0      	blx	sl
 800d26a:	3001      	adds	r0, #1
 800d26c:	d0ad      	beq.n	800d1ca <_printf_i+0x15a>
 800d26e:	6823      	ldr	r3, [r4, #0]
 800d270:	079b      	lsls	r3, r3, #30
 800d272:	d413      	bmi.n	800d29c <_printf_i+0x22c>
 800d274:	68e0      	ldr	r0, [r4, #12]
 800d276:	9b03      	ldr	r3, [sp, #12]
 800d278:	4298      	cmp	r0, r3
 800d27a:	bfb8      	it	lt
 800d27c:	4618      	movlt	r0, r3
 800d27e:	e7a6      	b.n	800d1ce <_printf_i+0x15e>
 800d280:	2301      	movs	r3, #1
 800d282:	4632      	mov	r2, r6
 800d284:	4649      	mov	r1, r9
 800d286:	4640      	mov	r0, r8
 800d288:	47d0      	blx	sl
 800d28a:	3001      	adds	r0, #1
 800d28c:	d09d      	beq.n	800d1ca <_printf_i+0x15a>
 800d28e:	3501      	adds	r5, #1
 800d290:	68e3      	ldr	r3, [r4, #12]
 800d292:	9903      	ldr	r1, [sp, #12]
 800d294:	1a5b      	subs	r3, r3, r1
 800d296:	42ab      	cmp	r3, r5
 800d298:	dcf2      	bgt.n	800d280 <_printf_i+0x210>
 800d29a:	e7eb      	b.n	800d274 <_printf_i+0x204>
 800d29c:	2500      	movs	r5, #0
 800d29e:	f104 0619 	add.w	r6, r4, #25
 800d2a2:	e7f5      	b.n	800d290 <_printf_i+0x220>
 800d2a4:	08017049 	.word	0x08017049
 800d2a8:	0801705a 	.word	0x0801705a

0800d2ac <std>:
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	b510      	push	{r4, lr}
 800d2b0:	4604      	mov	r4, r0
 800d2b2:	6083      	str	r3, [r0, #8]
 800d2b4:	8181      	strh	r1, [r0, #12]
 800d2b6:	4619      	mov	r1, r3
 800d2b8:	6643      	str	r3, [r0, #100]	@ 0x64
 800d2ba:	81c2      	strh	r2, [r0, #14]
 800d2bc:	2208      	movs	r2, #8
 800d2be:	6183      	str	r3, [r0, #24]
 800d2c0:	e9c0 3300 	strd	r3, r3, [r0]
 800d2c4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d2c8:	305c      	adds	r0, #92	@ 0x5c
 800d2ca:	f000 f937 	bl	800d53c <memset>
 800d2ce:	4b0d      	ldr	r3, [pc, #52]	@ (800d304 <std+0x58>)
 800d2d0:	6224      	str	r4, [r4, #32]
 800d2d2:	6263      	str	r3, [r4, #36]	@ 0x24
 800d2d4:	4b0c      	ldr	r3, [pc, #48]	@ (800d308 <std+0x5c>)
 800d2d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d2d8:	4b0c      	ldr	r3, [pc, #48]	@ (800d30c <std+0x60>)
 800d2da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d2dc:	4b0c      	ldr	r3, [pc, #48]	@ (800d310 <std+0x64>)
 800d2de:	6323      	str	r3, [r4, #48]	@ 0x30
 800d2e0:	4b0c      	ldr	r3, [pc, #48]	@ (800d314 <std+0x68>)
 800d2e2:	429c      	cmp	r4, r3
 800d2e4:	d006      	beq.n	800d2f4 <std+0x48>
 800d2e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d2ea:	4294      	cmp	r4, r2
 800d2ec:	d002      	beq.n	800d2f4 <std+0x48>
 800d2ee:	33d0      	adds	r3, #208	@ 0xd0
 800d2f0:	429c      	cmp	r4, r3
 800d2f2:	d105      	bne.n	800d300 <std+0x54>
 800d2f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d2f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2fc:	f000 b9aa 	b.w	800d654 <__retarget_lock_init_recursive>
 800d300:	bd10      	pop	{r4, pc}
 800d302:	bf00      	nop
 800d304:	0800d475 	.word	0x0800d475
 800d308:	0800d497 	.word	0x0800d497
 800d30c:	0800d4cf 	.word	0x0800d4cf
 800d310:	0800d4f3 	.word	0x0800d4f3
 800d314:	20000e0c 	.word	0x20000e0c

0800d318 <stdio_exit_handler>:
 800d318:	4a02      	ldr	r2, [pc, #8]	@ (800d324 <stdio_exit_handler+0xc>)
 800d31a:	4903      	ldr	r1, [pc, #12]	@ (800d328 <stdio_exit_handler+0x10>)
 800d31c:	4803      	ldr	r0, [pc, #12]	@ (800d32c <stdio_exit_handler+0x14>)
 800d31e:	f000 b869 	b.w	800d3f4 <_fwalk_sglue>
 800d322:	bf00      	nop
 800d324:	200000e8 	.word	0x200000e8
 800d328:	0800eea5 	.word	0x0800eea5
 800d32c:	200000f8 	.word	0x200000f8

0800d330 <cleanup_stdio>:
 800d330:	6841      	ldr	r1, [r0, #4]
 800d332:	4b0c      	ldr	r3, [pc, #48]	@ (800d364 <cleanup_stdio+0x34>)
 800d334:	4299      	cmp	r1, r3
 800d336:	b510      	push	{r4, lr}
 800d338:	4604      	mov	r4, r0
 800d33a:	d001      	beq.n	800d340 <cleanup_stdio+0x10>
 800d33c:	f001 fdb2 	bl	800eea4 <_fflush_r>
 800d340:	68a1      	ldr	r1, [r4, #8]
 800d342:	4b09      	ldr	r3, [pc, #36]	@ (800d368 <cleanup_stdio+0x38>)
 800d344:	4299      	cmp	r1, r3
 800d346:	d002      	beq.n	800d34e <cleanup_stdio+0x1e>
 800d348:	4620      	mov	r0, r4
 800d34a:	f001 fdab 	bl	800eea4 <_fflush_r>
 800d34e:	68e1      	ldr	r1, [r4, #12]
 800d350:	4b06      	ldr	r3, [pc, #24]	@ (800d36c <cleanup_stdio+0x3c>)
 800d352:	4299      	cmp	r1, r3
 800d354:	d004      	beq.n	800d360 <cleanup_stdio+0x30>
 800d356:	4620      	mov	r0, r4
 800d358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d35c:	f001 bda2 	b.w	800eea4 <_fflush_r>
 800d360:	bd10      	pop	{r4, pc}
 800d362:	bf00      	nop
 800d364:	20000e0c 	.word	0x20000e0c
 800d368:	20000e74 	.word	0x20000e74
 800d36c:	20000edc 	.word	0x20000edc

0800d370 <global_stdio_init.part.0>:
 800d370:	b510      	push	{r4, lr}
 800d372:	4b0b      	ldr	r3, [pc, #44]	@ (800d3a0 <global_stdio_init.part.0+0x30>)
 800d374:	2104      	movs	r1, #4
 800d376:	4c0b      	ldr	r4, [pc, #44]	@ (800d3a4 <global_stdio_init.part.0+0x34>)
 800d378:	4a0b      	ldr	r2, [pc, #44]	@ (800d3a8 <global_stdio_init.part.0+0x38>)
 800d37a:	4620      	mov	r0, r4
 800d37c:	601a      	str	r2, [r3, #0]
 800d37e:	2200      	movs	r2, #0
 800d380:	f7ff ff94 	bl	800d2ac <std>
 800d384:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d388:	2201      	movs	r2, #1
 800d38a:	2109      	movs	r1, #9
 800d38c:	f7ff ff8e 	bl	800d2ac <std>
 800d390:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d394:	2202      	movs	r2, #2
 800d396:	2112      	movs	r1, #18
 800d398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d39c:	f7ff bf86 	b.w	800d2ac <std>
 800d3a0:	20000f44 	.word	0x20000f44
 800d3a4:	20000e0c 	.word	0x20000e0c
 800d3a8:	0800d319 	.word	0x0800d319

0800d3ac <__sfp_lock_acquire>:
 800d3ac:	4801      	ldr	r0, [pc, #4]	@ (800d3b4 <__sfp_lock_acquire+0x8>)
 800d3ae:	f000 b952 	b.w	800d656 <__retarget_lock_acquire_recursive>
 800d3b2:	bf00      	nop
 800d3b4:	20000f4d 	.word	0x20000f4d

0800d3b8 <__sfp_lock_release>:
 800d3b8:	4801      	ldr	r0, [pc, #4]	@ (800d3c0 <__sfp_lock_release+0x8>)
 800d3ba:	f000 b94d 	b.w	800d658 <__retarget_lock_release_recursive>
 800d3be:	bf00      	nop
 800d3c0:	20000f4d 	.word	0x20000f4d

0800d3c4 <__sinit>:
 800d3c4:	b510      	push	{r4, lr}
 800d3c6:	4604      	mov	r4, r0
 800d3c8:	f7ff fff0 	bl	800d3ac <__sfp_lock_acquire>
 800d3cc:	6a23      	ldr	r3, [r4, #32]
 800d3ce:	b11b      	cbz	r3, 800d3d8 <__sinit+0x14>
 800d3d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d3d4:	f7ff bff0 	b.w	800d3b8 <__sfp_lock_release>
 800d3d8:	4b04      	ldr	r3, [pc, #16]	@ (800d3ec <__sinit+0x28>)
 800d3da:	6223      	str	r3, [r4, #32]
 800d3dc:	4b04      	ldr	r3, [pc, #16]	@ (800d3f0 <__sinit+0x2c>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d1f5      	bne.n	800d3d0 <__sinit+0xc>
 800d3e4:	f7ff ffc4 	bl	800d370 <global_stdio_init.part.0>
 800d3e8:	e7f2      	b.n	800d3d0 <__sinit+0xc>
 800d3ea:	bf00      	nop
 800d3ec:	0800d331 	.word	0x0800d331
 800d3f0:	20000f44 	.word	0x20000f44

0800d3f4 <_fwalk_sglue>:
 800d3f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3f8:	4607      	mov	r7, r0
 800d3fa:	4688      	mov	r8, r1
 800d3fc:	4614      	mov	r4, r2
 800d3fe:	2600      	movs	r6, #0
 800d400:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d404:	f1b9 0901 	subs.w	r9, r9, #1
 800d408:	d505      	bpl.n	800d416 <_fwalk_sglue+0x22>
 800d40a:	6824      	ldr	r4, [r4, #0]
 800d40c:	2c00      	cmp	r4, #0
 800d40e:	d1f7      	bne.n	800d400 <_fwalk_sglue+0xc>
 800d410:	4630      	mov	r0, r6
 800d412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d416:	89ab      	ldrh	r3, [r5, #12]
 800d418:	2b01      	cmp	r3, #1
 800d41a:	d907      	bls.n	800d42c <_fwalk_sglue+0x38>
 800d41c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d420:	3301      	adds	r3, #1
 800d422:	d003      	beq.n	800d42c <_fwalk_sglue+0x38>
 800d424:	4629      	mov	r1, r5
 800d426:	4638      	mov	r0, r7
 800d428:	47c0      	blx	r8
 800d42a:	4306      	orrs	r6, r0
 800d42c:	3568      	adds	r5, #104	@ 0x68
 800d42e:	e7e9      	b.n	800d404 <_fwalk_sglue+0x10>

0800d430 <siprintf>:
 800d430:	b40e      	push	{r1, r2, r3}
 800d432:	b510      	push	{r4, lr}
 800d434:	b09d      	sub	sp, #116	@ 0x74
 800d436:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d43a:	2400      	movs	r4, #0
 800d43c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d43e:	9002      	str	r0, [sp, #8]
 800d440:	9006      	str	r0, [sp, #24]
 800d442:	9107      	str	r1, [sp, #28]
 800d444:	9104      	str	r1, [sp, #16]
 800d446:	4809      	ldr	r0, [pc, #36]	@ (800d46c <siprintf+0x3c>)
 800d448:	4909      	ldr	r1, [pc, #36]	@ (800d470 <siprintf+0x40>)
 800d44a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d44e:	9105      	str	r1, [sp, #20]
 800d450:	a902      	add	r1, sp, #8
 800d452:	6800      	ldr	r0, [r0, #0]
 800d454:	9301      	str	r3, [sp, #4]
 800d456:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d458:	f001 fba4 	bl	800eba4 <_svfiprintf_r>
 800d45c:	9b02      	ldr	r3, [sp, #8]
 800d45e:	701c      	strb	r4, [r3, #0]
 800d460:	b01d      	add	sp, #116	@ 0x74
 800d462:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d466:	b003      	add	sp, #12
 800d468:	4770      	bx	lr
 800d46a:	bf00      	nop
 800d46c:	200000f4 	.word	0x200000f4
 800d470:	ffff0208 	.word	0xffff0208

0800d474 <__sread>:
 800d474:	b510      	push	{r4, lr}
 800d476:	460c      	mov	r4, r1
 800d478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d47c:	f000 f88c 	bl	800d598 <_read_r>
 800d480:	2800      	cmp	r0, #0
 800d482:	bfab      	itete	ge
 800d484:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d486:	89a3      	ldrhlt	r3, [r4, #12]
 800d488:	181b      	addge	r3, r3, r0
 800d48a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d48e:	bfac      	ite	ge
 800d490:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d492:	81a3      	strhlt	r3, [r4, #12]
 800d494:	bd10      	pop	{r4, pc}

0800d496 <__swrite>:
 800d496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d49a:	461f      	mov	r7, r3
 800d49c:	898b      	ldrh	r3, [r1, #12]
 800d49e:	4605      	mov	r5, r0
 800d4a0:	460c      	mov	r4, r1
 800d4a2:	05db      	lsls	r3, r3, #23
 800d4a4:	4616      	mov	r6, r2
 800d4a6:	d505      	bpl.n	800d4b4 <__swrite+0x1e>
 800d4a8:	2302      	movs	r3, #2
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4b0:	f000 f860 	bl	800d574 <_lseek_r>
 800d4b4:	89a3      	ldrh	r3, [r4, #12]
 800d4b6:	4632      	mov	r2, r6
 800d4b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d4bc:	4628      	mov	r0, r5
 800d4be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d4c2:	81a3      	strh	r3, [r4, #12]
 800d4c4:	463b      	mov	r3, r7
 800d4c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d4ca:	f000 b887 	b.w	800d5dc <_write_r>

0800d4ce <__sseek>:
 800d4ce:	b510      	push	{r4, lr}
 800d4d0:	460c      	mov	r4, r1
 800d4d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4d6:	f000 f84d 	bl	800d574 <_lseek_r>
 800d4da:	1c43      	adds	r3, r0, #1
 800d4dc:	89a3      	ldrh	r3, [r4, #12]
 800d4de:	bf15      	itete	ne
 800d4e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d4e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d4e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d4ea:	81a3      	strheq	r3, [r4, #12]
 800d4ec:	bf18      	it	ne
 800d4ee:	81a3      	strhne	r3, [r4, #12]
 800d4f0:	bd10      	pop	{r4, pc}

0800d4f2 <__sclose>:
 800d4f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4f6:	f000 b82d 	b.w	800d554 <_close_r>
	...

0800d4fc <_vsiprintf_r>:
 800d4fc:	b510      	push	{r4, lr}
 800d4fe:	b09a      	sub	sp, #104	@ 0x68
 800d500:	2400      	movs	r4, #0
 800d502:	9100      	str	r1, [sp, #0]
 800d504:	9104      	str	r1, [sp, #16]
 800d506:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d50a:	9419      	str	r4, [sp, #100]	@ 0x64
 800d50c:	9105      	str	r1, [sp, #20]
 800d50e:	9102      	str	r1, [sp, #8]
 800d510:	4904      	ldr	r1, [pc, #16]	@ (800d524 <_vsiprintf_r+0x28>)
 800d512:	9103      	str	r1, [sp, #12]
 800d514:	4669      	mov	r1, sp
 800d516:	f001 fb45 	bl	800eba4 <_svfiprintf_r>
 800d51a:	9b00      	ldr	r3, [sp, #0]
 800d51c:	701c      	strb	r4, [r3, #0]
 800d51e:	b01a      	add	sp, #104	@ 0x68
 800d520:	bd10      	pop	{r4, pc}
 800d522:	bf00      	nop
 800d524:	ffff0208 	.word	0xffff0208

0800d528 <vsiprintf>:
 800d528:	4613      	mov	r3, r2
 800d52a:	460a      	mov	r2, r1
 800d52c:	4601      	mov	r1, r0
 800d52e:	4802      	ldr	r0, [pc, #8]	@ (800d538 <vsiprintf+0x10>)
 800d530:	6800      	ldr	r0, [r0, #0]
 800d532:	f7ff bfe3 	b.w	800d4fc <_vsiprintf_r>
 800d536:	bf00      	nop
 800d538:	200000f4 	.word	0x200000f4

0800d53c <memset>:
 800d53c:	4402      	add	r2, r0
 800d53e:	4603      	mov	r3, r0
 800d540:	4293      	cmp	r3, r2
 800d542:	d100      	bne.n	800d546 <memset+0xa>
 800d544:	4770      	bx	lr
 800d546:	f803 1b01 	strb.w	r1, [r3], #1
 800d54a:	e7f9      	b.n	800d540 <memset+0x4>

0800d54c <_localeconv_r>:
 800d54c:	4800      	ldr	r0, [pc, #0]	@ (800d550 <_localeconv_r+0x4>)
 800d54e:	4770      	bx	lr
 800d550:	20000234 	.word	0x20000234

0800d554 <_close_r>:
 800d554:	b538      	push	{r3, r4, r5, lr}
 800d556:	2300      	movs	r3, #0
 800d558:	4d05      	ldr	r5, [pc, #20]	@ (800d570 <_close_r+0x1c>)
 800d55a:	4604      	mov	r4, r0
 800d55c:	4608      	mov	r0, r1
 800d55e:	602b      	str	r3, [r5, #0]
 800d560:	f7f4 fb60 	bl	8001c24 <_close>
 800d564:	1c43      	adds	r3, r0, #1
 800d566:	d102      	bne.n	800d56e <_close_r+0x1a>
 800d568:	682b      	ldr	r3, [r5, #0]
 800d56a:	b103      	cbz	r3, 800d56e <_close_r+0x1a>
 800d56c:	6023      	str	r3, [r4, #0]
 800d56e:	bd38      	pop	{r3, r4, r5, pc}
 800d570:	20000f48 	.word	0x20000f48

0800d574 <_lseek_r>:
 800d574:	b538      	push	{r3, r4, r5, lr}
 800d576:	4604      	mov	r4, r0
 800d578:	4d06      	ldr	r5, [pc, #24]	@ (800d594 <_lseek_r+0x20>)
 800d57a:	4608      	mov	r0, r1
 800d57c:	4611      	mov	r1, r2
 800d57e:	2200      	movs	r2, #0
 800d580:	602a      	str	r2, [r5, #0]
 800d582:	461a      	mov	r2, r3
 800d584:	f7f4 fb75 	bl	8001c72 <_lseek>
 800d588:	1c43      	adds	r3, r0, #1
 800d58a:	d102      	bne.n	800d592 <_lseek_r+0x1e>
 800d58c:	682b      	ldr	r3, [r5, #0]
 800d58e:	b103      	cbz	r3, 800d592 <_lseek_r+0x1e>
 800d590:	6023      	str	r3, [r4, #0]
 800d592:	bd38      	pop	{r3, r4, r5, pc}
 800d594:	20000f48 	.word	0x20000f48

0800d598 <_read_r>:
 800d598:	b538      	push	{r3, r4, r5, lr}
 800d59a:	4604      	mov	r4, r0
 800d59c:	4d06      	ldr	r5, [pc, #24]	@ (800d5b8 <_read_r+0x20>)
 800d59e:	4608      	mov	r0, r1
 800d5a0:	4611      	mov	r1, r2
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	602a      	str	r2, [r5, #0]
 800d5a6:	461a      	mov	r2, r3
 800d5a8:	f7f4 fb03 	bl	8001bb2 <_read>
 800d5ac:	1c43      	adds	r3, r0, #1
 800d5ae:	d102      	bne.n	800d5b6 <_read_r+0x1e>
 800d5b0:	682b      	ldr	r3, [r5, #0]
 800d5b2:	b103      	cbz	r3, 800d5b6 <_read_r+0x1e>
 800d5b4:	6023      	str	r3, [r4, #0]
 800d5b6:	bd38      	pop	{r3, r4, r5, pc}
 800d5b8:	20000f48 	.word	0x20000f48

0800d5bc <_sbrk_r>:
 800d5bc:	b538      	push	{r3, r4, r5, lr}
 800d5be:	2300      	movs	r3, #0
 800d5c0:	4d05      	ldr	r5, [pc, #20]	@ (800d5d8 <_sbrk_r+0x1c>)
 800d5c2:	4604      	mov	r4, r0
 800d5c4:	4608      	mov	r0, r1
 800d5c6:	602b      	str	r3, [r5, #0]
 800d5c8:	f7f4 fb60 	bl	8001c8c <_sbrk>
 800d5cc:	1c43      	adds	r3, r0, #1
 800d5ce:	d102      	bne.n	800d5d6 <_sbrk_r+0x1a>
 800d5d0:	682b      	ldr	r3, [r5, #0]
 800d5d2:	b103      	cbz	r3, 800d5d6 <_sbrk_r+0x1a>
 800d5d4:	6023      	str	r3, [r4, #0]
 800d5d6:	bd38      	pop	{r3, r4, r5, pc}
 800d5d8:	20000f48 	.word	0x20000f48

0800d5dc <_write_r>:
 800d5dc:	b538      	push	{r3, r4, r5, lr}
 800d5de:	4604      	mov	r4, r0
 800d5e0:	4d06      	ldr	r5, [pc, #24]	@ (800d5fc <_write_r+0x20>)
 800d5e2:	4608      	mov	r0, r1
 800d5e4:	4611      	mov	r1, r2
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	602a      	str	r2, [r5, #0]
 800d5ea:	461a      	mov	r2, r3
 800d5ec:	f7f4 fafe 	bl	8001bec <_write>
 800d5f0:	1c43      	adds	r3, r0, #1
 800d5f2:	d102      	bne.n	800d5fa <_write_r+0x1e>
 800d5f4:	682b      	ldr	r3, [r5, #0]
 800d5f6:	b103      	cbz	r3, 800d5fa <_write_r+0x1e>
 800d5f8:	6023      	str	r3, [r4, #0]
 800d5fa:	bd38      	pop	{r3, r4, r5, pc}
 800d5fc:	20000f48 	.word	0x20000f48

0800d600 <__errno>:
 800d600:	4b01      	ldr	r3, [pc, #4]	@ (800d608 <__errno+0x8>)
 800d602:	6818      	ldr	r0, [r3, #0]
 800d604:	4770      	bx	lr
 800d606:	bf00      	nop
 800d608:	200000f4 	.word	0x200000f4

0800d60c <__libc_init_array>:
 800d60c:	b570      	push	{r4, r5, r6, lr}
 800d60e:	4d0d      	ldr	r5, [pc, #52]	@ (800d644 <__libc_init_array+0x38>)
 800d610:	2600      	movs	r6, #0
 800d612:	4c0d      	ldr	r4, [pc, #52]	@ (800d648 <__libc_init_array+0x3c>)
 800d614:	1b64      	subs	r4, r4, r5
 800d616:	10a4      	asrs	r4, r4, #2
 800d618:	42a6      	cmp	r6, r4
 800d61a:	d109      	bne.n	800d630 <__libc_init_array+0x24>
 800d61c:	4d0b      	ldr	r5, [pc, #44]	@ (800d64c <__libc_init_array+0x40>)
 800d61e:	2600      	movs	r6, #0
 800d620:	4c0b      	ldr	r4, [pc, #44]	@ (800d650 <__libc_init_array+0x44>)
 800d622:	f002 fd95 	bl	8010150 <_init>
 800d626:	1b64      	subs	r4, r4, r5
 800d628:	10a4      	asrs	r4, r4, #2
 800d62a:	42a6      	cmp	r6, r4
 800d62c:	d105      	bne.n	800d63a <__libc_init_array+0x2e>
 800d62e:	bd70      	pop	{r4, r5, r6, pc}
 800d630:	f855 3b04 	ldr.w	r3, [r5], #4
 800d634:	3601      	adds	r6, #1
 800d636:	4798      	blx	r3
 800d638:	e7ee      	b.n	800d618 <__libc_init_array+0xc>
 800d63a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d63e:	3601      	adds	r6, #1
 800d640:	4798      	blx	r3
 800d642:	e7f2      	b.n	800d62a <__libc_init_array+0x1e>
 800d644:	0801778c 	.word	0x0801778c
 800d648:	0801778c 	.word	0x0801778c
 800d64c:	0801778c 	.word	0x0801778c
 800d650:	08017790 	.word	0x08017790

0800d654 <__retarget_lock_init_recursive>:
 800d654:	4770      	bx	lr

0800d656 <__retarget_lock_acquire_recursive>:
 800d656:	4770      	bx	lr

0800d658 <__retarget_lock_release_recursive>:
 800d658:	4770      	bx	lr

0800d65a <memchr>:
 800d65a:	b2c9      	uxtb	r1, r1
 800d65c:	4603      	mov	r3, r0
 800d65e:	4402      	add	r2, r0
 800d660:	b510      	push	{r4, lr}
 800d662:	4293      	cmp	r3, r2
 800d664:	4618      	mov	r0, r3
 800d666:	d101      	bne.n	800d66c <memchr+0x12>
 800d668:	2000      	movs	r0, #0
 800d66a:	e003      	b.n	800d674 <memchr+0x1a>
 800d66c:	7804      	ldrb	r4, [r0, #0]
 800d66e:	3301      	adds	r3, #1
 800d670:	428c      	cmp	r4, r1
 800d672:	d1f6      	bne.n	800d662 <memchr+0x8>
 800d674:	bd10      	pop	{r4, pc}

0800d676 <memcpy>:
 800d676:	440a      	add	r2, r1
 800d678:	1e43      	subs	r3, r0, #1
 800d67a:	4291      	cmp	r1, r2
 800d67c:	d100      	bne.n	800d680 <memcpy+0xa>
 800d67e:	4770      	bx	lr
 800d680:	b510      	push	{r4, lr}
 800d682:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d686:	4291      	cmp	r1, r2
 800d688:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d68c:	d1f9      	bne.n	800d682 <memcpy+0xc>
 800d68e:	bd10      	pop	{r4, pc}

0800d690 <quorem>:
 800d690:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d694:	6903      	ldr	r3, [r0, #16]
 800d696:	4607      	mov	r7, r0
 800d698:	690c      	ldr	r4, [r1, #16]
 800d69a:	42a3      	cmp	r3, r4
 800d69c:	f2c0 8083 	blt.w	800d7a6 <quorem+0x116>
 800d6a0:	3c01      	subs	r4, #1
 800d6a2:	f100 0514 	add.w	r5, r0, #20
 800d6a6:	f101 0814 	add.w	r8, r1, #20
 800d6aa:	00a3      	lsls	r3, r4, #2
 800d6ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d6b4:	9300      	str	r3, [sp, #0]
 800d6b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d6ba:	9301      	str	r3, [sp, #4]
 800d6bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d6c0:	3301      	adds	r3, #1
 800d6c2:	429a      	cmp	r2, r3
 800d6c4:	fbb2 f6f3 	udiv	r6, r2, r3
 800d6c8:	d331      	bcc.n	800d72e <quorem+0x9e>
 800d6ca:	f04f 0a00 	mov.w	sl, #0
 800d6ce:	46c4      	mov	ip, r8
 800d6d0:	46ae      	mov	lr, r5
 800d6d2:	46d3      	mov	fp, sl
 800d6d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d6d8:	b298      	uxth	r0, r3
 800d6da:	45e1      	cmp	r9, ip
 800d6dc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d6e0:	fb06 a000 	mla	r0, r6, r0, sl
 800d6e4:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d6e8:	b280      	uxth	r0, r0
 800d6ea:	fb06 2303 	mla	r3, r6, r3, r2
 800d6ee:	f8de 2000 	ldr.w	r2, [lr]
 800d6f2:	b292      	uxth	r2, r2
 800d6f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6f8:	eba2 0200 	sub.w	r2, r2, r0
 800d6fc:	b29b      	uxth	r3, r3
 800d6fe:	f8de 0000 	ldr.w	r0, [lr]
 800d702:	445a      	add	r2, fp
 800d704:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d708:	b292      	uxth	r2, r2
 800d70a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d70e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d712:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d716:	f84e 2b04 	str.w	r2, [lr], #4
 800d71a:	d2db      	bcs.n	800d6d4 <quorem+0x44>
 800d71c:	9b00      	ldr	r3, [sp, #0]
 800d71e:	58eb      	ldr	r3, [r5, r3]
 800d720:	b92b      	cbnz	r3, 800d72e <quorem+0x9e>
 800d722:	9b01      	ldr	r3, [sp, #4]
 800d724:	3b04      	subs	r3, #4
 800d726:	429d      	cmp	r5, r3
 800d728:	461a      	mov	r2, r3
 800d72a:	d330      	bcc.n	800d78e <quorem+0xfe>
 800d72c:	613c      	str	r4, [r7, #16]
 800d72e:	4638      	mov	r0, r7
 800d730:	f001 f8d0 	bl	800e8d4 <__mcmp>
 800d734:	2800      	cmp	r0, #0
 800d736:	db26      	blt.n	800d786 <quorem+0xf6>
 800d738:	4629      	mov	r1, r5
 800d73a:	2000      	movs	r0, #0
 800d73c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d740:	f8d1 c000 	ldr.w	ip, [r1]
 800d744:	fa1f fe82 	uxth.w	lr, r2
 800d748:	45c1      	cmp	r9, r8
 800d74a:	fa1f f38c 	uxth.w	r3, ip
 800d74e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d752:	eba3 030e 	sub.w	r3, r3, lr
 800d756:	4403      	add	r3, r0
 800d758:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d75c:	b29b      	uxth	r3, r3
 800d75e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d762:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d766:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d76a:	f841 3b04 	str.w	r3, [r1], #4
 800d76e:	d2e5      	bcs.n	800d73c <quorem+0xac>
 800d770:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d774:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d778:	b922      	cbnz	r2, 800d784 <quorem+0xf4>
 800d77a:	3b04      	subs	r3, #4
 800d77c:	429d      	cmp	r5, r3
 800d77e:	461a      	mov	r2, r3
 800d780:	d30b      	bcc.n	800d79a <quorem+0x10a>
 800d782:	613c      	str	r4, [r7, #16]
 800d784:	3601      	adds	r6, #1
 800d786:	4630      	mov	r0, r6
 800d788:	b003      	add	sp, #12
 800d78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d78e:	6812      	ldr	r2, [r2, #0]
 800d790:	3b04      	subs	r3, #4
 800d792:	2a00      	cmp	r2, #0
 800d794:	d1ca      	bne.n	800d72c <quorem+0x9c>
 800d796:	3c01      	subs	r4, #1
 800d798:	e7c5      	b.n	800d726 <quorem+0x96>
 800d79a:	6812      	ldr	r2, [r2, #0]
 800d79c:	3b04      	subs	r3, #4
 800d79e:	2a00      	cmp	r2, #0
 800d7a0:	d1ef      	bne.n	800d782 <quorem+0xf2>
 800d7a2:	3c01      	subs	r4, #1
 800d7a4:	e7ea      	b.n	800d77c <quorem+0xec>
 800d7a6:	2000      	movs	r0, #0
 800d7a8:	e7ee      	b.n	800d788 <quorem+0xf8>
 800d7aa:	0000      	movs	r0, r0
 800d7ac:	0000      	movs	r0, r0
	...

0800d7b0 <_dtoa_r>:
 800d7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7b4:	69c7      	ldr	r7, [r0, #28]
 800d7b6:	b097      	sub	sp, #92	@ 0x5c
 800d7b8:	4681      	mov	r9, r0
 800d7ba:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d7bc:	9107      	str	r1, [sp, #28]
 800d7be:	920c      	str	r2, [sp, #48]	@ 0x30
 800d7c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d7c2:	ec55 4b10 	vmov	r4, r5, d0
 800d7c6:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d7ca:	b97f      	cbnz	r7, 800d7ec <_dtoa_r+0x3c>
 800d7cc:	2010      	movs	r0, #16
 800d7ce:	f7ff f857 	bl	800c880 <malloc>
 800d7d2:	4602      	mov	r2, r0
 800d7d4:	f8c9 001c 	str.w	r0, [r9, #28]
 800d7d8:	b920      	cbnz	r0, 800d7e4 <_dtoa_r+0x34>
 800d7da:	4ba9      	ldr	r3, [pc, #676]	@ (800da80 <_dtoa_r+0x2d0>)
 800d7dc:	21ef      	movs	r1, #239	@ 0xef
 800d7de:	48a9      	ldr	r0, [pc, #676]	@ (800da84 <_dtoa_r+0x2d4>)
 800d7e0:	f001 fba2 	bl	800ef28 <__assert_func>
 800d7e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d7e8:	6007      	str	r7, [r0, #0]
 800d7ea:	60c7      	str	r7, [r0, #12]
 800d7ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d7f0:	6819      	ldr	r1, [r3, #0]
 800d7f2:	b159      	cbz	r1, 800d80c <_dtoa_r+0x5c>
 800d7f4:	685a      	ldr	r2, [r3, #4]
 800d7f6:	2301      	movs	r3, #1
 800d7f8:	4648      	mov	r0, r9
 800d7fa:	4093      	lsls	r3, r2
 800d7fc:	604a      	str	r2, [r1, #4]
 800d7fe:	608b      	str	r3, [r1, #8]
 800d800:	f000 fe32 	bl	800e468 <_Bfree>
 800d804:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d808:	2200      	movs	r2, #0
 800d80a:	601a      	str	r2, [r3, #0]
 800d80c:	1e2b      	subs	r3, r5, #0
 800d80e:	bfb7      	itett	lt
 800d810:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d814:	2300      	movge	r3, #0
 800d816:	2201      	movlt	r2, #1
 800d818:	9305      	strlt	r3, [sp, #20]
 800d81a:	bfa8      	it	ge
 800d81c:	6033      	strge	r3, [r6, #0]
 800d81e:	9f05      	ldr	r7, [sp, #20]
 800d820:	4b99      	ldr	r3, [pc, #612]	@ (800da88 <_dtoa_r+0x2d8>)
 800d822:	bfb8      	it	lt
 800d824:	6032      	strlt	r2, [r6, #0]
 800d826:	43bb      	bics	r3, r7
 800d828:	d112      	bne.n	800d850 <_dtoa_r+0xa0>
 800d82a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d82e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d830:	6013      	str	r3, [r2, #0]
 800d832:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d836:	4323      	orrs	r3, r4
 800d838:	f000 855a 	beq.w	800e2f0 <_dtoa_r+0xb40>
 800d83c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d83e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800da9c <_dtoa_r+0x2ec>
 800d842:	2b00      	cmp	r3, #0
 800d844:	f000 855c 	beq.w	800e300 <_dtoa_r+0xb50>
 800d848:	f10a 0303 	add.w	r3, sl, #3
 800d84c:	f000 bd56 	b.w	800e2fc <_dtoa_r+0xb4c>
 800d850:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d854:	2200      	movs	r2, #0
 800d856:	2300      	movs	r3, #0
 800d858:	ec51 0b17 	vmov	r0, r1, d7
 800d85c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d860:	f7f3 f946 	bl	8000af0 <__aeabi_dcmpeq>
 800d864:	4680      	mov	r8, r0
 800d866:	b158      	cbz	r0, 800d880 <_dtoa_r+0xd0>
 800d868:	2301      	movs	r3, #1
 800d86a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d86c:	6013      	str	r3, [r2, #0]
 800d86e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d870:	b113      	cbz	r3, 800d878 <_dtoa_r+0xc8>
 800d872:	4b86      	ldr	r3, [pc, #536]	@ (800da8c <_dtoa_r+0x2dc>)
 800d874:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d876:	6013      	str	r3, [r2, #0]
 800d878:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800daa0 <_dtoa_r+0x2f0>
 800d87c:	f000 bd40 	b.w	800e300 <_dtoa_r+0xb50>
 800d880:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d884:	aa14      	add	r2, sp, #80	@ 0x50
 800d886:	a915      	add	r1, sp, #84	@ 0x54
 800d888:	4648      	mov	r0, r9
 800d88a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d88e:	f001 f8d5 	bl	800ea3c <__d2b>
 800d892:	9002      	str	r0, [sp, #8]
 800d894:	2e00      	cmp	r6, #0
 800d896:	d076      	beq.n	800d986 <_dtoa_r+0x1d6>
 800d898:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d89a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d89e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d8a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d8a6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d8aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d8ae:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d8b2:	4619      	mov	r1, r3
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	4b76      	ldr	r3, [pc, #472]	@ (800da90 <_dtoa_r+0x2e0>)
 800d8b8:	f7f2 fcfa 	bl	80002b0 <__aeabi_dsub>
 800d8bc:	a36a      	add	r3, pc, #424	@ (adr r3, 800da68 <_dtoa_r+0x2b8>)
 800d8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c2:	f7f2 fead 	bl	8000620 <__aeabi_dmul>
 800d8c6:	a36a      	add	r3, pc, #424	@ (adr r3, 800da70 <_dtoa_r+0x2c0>)
 800d8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8cc:	f7f2 fcf2 	bl	80002b4 <__adddf3>
 800d8d0:	4604      	mov	r4, r0
 800d8d2:	460d      	mov	r5, r1
 800d8d4:	4630      	mov	r0, r6
 800d8d6:	f7f2 fe39 	bl	800054c <__aeabi_i2d>
 800d8da:	a367      	add	r3, pc, #412	@ (adr r3, 800da78 <_dtoa_r+0x2c8>)
 800d8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e0:	f7f2 fe9e 	bl	8000620 <__aeabi_dmul>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	460b      	mov	r3, r1
 800d8e8:	4620      	mov	r0, r4
 800d8ea:	4629      	mov	r1, r5
 800d8ec:	f7f2 fce2 	bl	80002b4 <__adddf3>
 800d8f0:	4604      	mov	r4, r0
 800d8f2:	460d      	mov	r5, r1
 800d8f4:	f7f3 f944 	bl	8000b80 <__aeabi_d2iz>
 800d8f8:	2200      	movs	r2, #0
 800d8fa:	4607      	mov	r7, r0
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	4620      	mov	r0, r4
 800d900:	4629      	mov	r1, r5
 800d902:	f7f3 f8ff 	bl	8000b04 <__aeabi_dcmplt>
 800d906:	b140      	cbz	r0, 800d91a <_dtoa_r+0x16a>
 800d908:	4638      	mov	r0, r7
 800d90a:	f7f2 fe1f 	bl	800054c <__aeabi_i2d>
 800d90e:	4622      	mov	r2, r4
 800d910:	462b      	mov	r3, r5
 800d912:	f7f3 f8ed 	bl	8000af0 <__aeabi_dcmpeq>
 800d916:	b900      	cbnz	r0, 800d91a <_dtoa_r+0x16a>
 800d918:	3f01      	subs	r7, #1
 800d91a:	2f16      	cmp	r7, #22
 800d91c:	d852      	bhi.n	800d9c4 <_dtoa_r+0x214>
 800d91e:	4b5d      	ldr	r3, [pc, #372]	@ (800da94 <_dtoa_r+0x2e4>)
 800d920:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d924:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d92c:	f7f3 f8ea 	bl	8000b04 <__aeabi_dcmplt>
 800d930:	2800      	cmp	r0, #0
 800d932:	d049      	beq.n	800d9c8 <_dtoa_r+0x218>
 800d934:	3f01      	subs	r7, #1
 800d936:	2300      	movs	r3, #0
 800d938:	9310      	str	r3, [sp, #64]	@ 0x40
 800d93a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d93c:	1b9b      	subs	r3, r3, r6
 800d93e:	1e5a      	subs	r2, r3, #1
 800d940:	bf4c      	ite	mi
 800d942:	f1c3 0301 	rsbmi	r3, r3, #1
 800d946:	2300      	movpl	r3, #0
 800d948:	9206      	str	r2, [sp, #24]
 800d94a:	bf45      	ittet	mi
 800d94c:	9300      	strmi	r3, [sp, #0]
 800d94e:	2300      	movmi	r3, #0
 800d950:	9300      	strpl	r3, [sp, #0]
 800d952:	9306      	strmi	r3, [sp, #24]
 800d954:	2f00      	cmp	r7, #0
 800d956:	db39      	blt.n	800d9cc <_dtoa_r+0x21c>
 800d958:	9b06      	ldr	r3, [sp, #24]
 800d95a:	970d      	str	r7, [sp, #52]	@ 0x34
 800d95c:	443b      	add	r3, r7
 800d95e:	9306      	str	r3, [sp, #24]
 800d960:	2300      	movs	r3, #0
 800d962:	9308      	str	r3, [sp, #32]
 800d964:	9b07      	ldr	r3, [sp, #28]
 800d966:	2b09      	cmp	r3, #9
 800d968:	d863      	bhi.n	800da32 <_dtoa_r+0x282>
 800d96a:	2b05      	cmp	r3, #5
 800d96c:	bfc5      	ittet	gt
 800d96e:	3b04      	subgt	r3, #4
 800d970:	2400      	movgt	r4, #0
 800d972:	2401      	movle	r4, #1
 800d974:	9307      	strgt	r3, [sp, #28]
 800d976:	9b07      	ldr	r3, [sp, #28]
 800d978:	3b02      	subs	r3, #2
 800d97a:	2b03      	cmp	r3, #3
 800d97c:	d865      	bhi.n	800da4a <_dtoa_r+0x29a>
 800d97e:	e8df f003 	tbb	[pc, r3]
 800d982:	5654      	.short	0x5654
 800d984:	2d39      	.short	0x2d39
 800d986:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d98a:	441e      	add	r6, r3
 800d98c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d990:	2b20      	cmp	r3, #32
 800d992:	bfc9      	itett	gt
 800d994:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d998:	f1c3 0320 	rsble	r3, r3, #32
 800d99c:	409f      	lslgt	r7, r3
 800d99e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d9a2:	bfd8      	it	le
 800d9a4:	fa04 f003 	lslle.w	r0, r4, r3
 800d9a8:	f106 36ff 	add.w	r6, r6, #4294967295
 800d9ac:	bfc4      	itt	gt
 800d9ae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d9b2:	ea47 0003 	orrgt.w	r0, r7, r3
 800d9b6:	f7f2 fdb9 	bl	800052c <__aeabi_ui2d>
 800d9ba:	2201      	movs	r2, #1
 800d9bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d9c0:	9212      	str	r2, [sp, #72]	@ 0x48
 800d9c2:	e776      	b.n	800d8b2 <_dtoa_r+0x102>
 800d9c4:	2301      	movs	r3, #1
 800d9c6:	e7b7      	b.n	800d938 <_dtoa_r+0x188>
 800d9c8:	9010      	str	r0, [sp, #64]	@ 0x40
 800d9ca:	e7b6      	b.n	800d93a <_dtoa_r+0x18a>
 800d9cc:	9b00      	ldr	r3, [sp, #0]
 800d9ce:	1bdb      	subs	r3, r3, r7
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	427b      	negs	r3, r7
 800d9d4:	9308      	str	r3, [sp, #32]
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	930d      	str	r3, [sp, #52]	@ 0x34
 800d9da:	e7c3      	b.n	800d964 <_dtoa_r+0x1b4>
 800d9dc:	2301      	movs	r3, #1
 800d9de:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d9e2:	eb07 0b03 	add.w	fp, r7, r3
 800d9e6:	f10b 0301 	add.w	r3, fp, #1
 800d9ea:	2b01      	cmp	r3, #1
 800d9ec:	9303      	str	r3, [sp, #12]
 800d9ee:	bfb8      	it	lt
 800d9f0:	2301      	movlt	r3, #1
 800d9f2:	e006      	b.n	800da02 <_dtoa_r+0x252>
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	dd28      	ble.n	800da50 <_dtoa_r+0x2a0>
 800d9fe:	469b      	mov	fp, r3
 800da00:	9303      	str	r3, [sp, #12]
 800da02:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800da06:	2100      	movs	r1, #0
 800da08:	2204      	movs	r2, #4
 800da0a:	f102 0514 	add.w	r5, r2, #20
 800da0e:	429d      	cmp	r5, r3
 800da10:	d926      	bls.n	800da60 <_dtoa_r+0x2b0>
 800da12:	6041      	str	r1, [r0, #4]
 800da14:	4648      	mov	r0, r9
 800da16:	f000 fce7 	bl	800e3e8 <_Balloc>
 800da1a:	4682      	mov	sl, r0
 800da1c:	2800      	cmp	r0, #0
 800da1e:	d141      	bne.n	800daa4 <_dtoa_r+0x2f4>
 800da20:	4b1d      	ldr	r3, [pc, #116]	@ (800da98 <_dtoa_r+0x2e8>)
 800da22:	4602      	mov	r2, r0
 800da24:	f240 11af 	movw	r1, #431	@ 0x1af
 800da28:	e6d9      	b.n	800d7de <_dtoa_r+0x2e>
 800da2a:	2300      	movs	r3, #0
 800da2c:	e7e3      	b.n	800d9f6 <_dtoa_r+0x246>
 800da2e:	2300      	movs	r3, #0
 800da30:	e7d5      	b.n	800d9de <_dtoa_r+0x22e>
 800da32:	2401      	movs	r4, #1
 800da34:	2300      	movs	r3, #0
 800da36:	9409      	str	r4, [sp, #36]	@ 0x24
 800da38:	9307      	str	r3, [sp, #28]
 800da3a:	f04f 3bff 	mov.w	fp, #4294967295
 800da3e:	2200      	movs	r2, #0
 800da40:	2312      	movs	r3, #18
 800da42:	f8cd b00c 	str.w	fp, [sp, #12]
 800da46:	920c      	str	r2, [sp, #48]	@ 0x30
 800da48:	e7db      	b.n	800da02 <_dtoa_r+0x252>
 800da4a:	2301      	movs	r3, #1
 800da4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800da4e:	e7f4      	b.n	800da3a <_dtoa_r+0x28a>
 800da50:	f04f 0b01 	mov.w	fp, #1
 800da54:	465b      	mov	r3, fp
 800da56:	f8cd b00c 	str.w	fp, [sp, #12]
 800da5a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800da5e:	e7d0      	b.n	800da02 <_dtoa_r+0x252>
 800da60:	3101      	adds	r1, #1
 800da62:	0052      	lsls	r2, r2, #1
 800da64:	e7d1      	b.n	800da0a <_dtoa_r+0x25a>
 800da66:	bf00      	nop
 800da68:	636f4361 	.word	0x636f4361
 800da6c:	3fd287a7 	.word	0x3fd287a7
 800da70:	8b60c8b3 	.word	0x8b60c8b3
 800da74:	3fc68a28 	.word	0x3fc68a28
 800da78:	509f79fb 	.word	0x509f79fb
 800da7c:	3fd34413 	.word	0x3fd34413
 800da80:	08017078 	.word	0x08017078
 800da84:	0801708f 	.word	0x0801708f
 800da88:	7ff00000 	.word	0x7ff00000
 800da8c:	08017048 	.word	0x08017048
 800da90:	3ff80000 	.word	0x3ff80000
 800da94:	080171e0 	.word	0x080171e0
 800da98:	080170e7 	.word	0x080170e7
 800da9c:	08017074 	.word	0x08017074
 800daa0:	08017047 	.word	0x08017047
 800daa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800daa8:	6018      	str	r0, [r3, #0]
 800daaa:	9b03      	ldr	r3, [sp, #12]
 800daac:	2b0e      	cmp	r3, #14
 800daae:	f200 80a1 	bhi.w	800dbf4 <_dtoa_r+0x444>
 800dab2:	2c00      	cmp	r4, #0
 800dab4:	f000 809e 	beq.w	800dbf4 <_dtoa_r+0x444>
 800dab8:	2f00      	cmp	r7, #0
 800daba:	dd33      	ble.n	800db24 <_dtoa_r+0x374>
 800dabc:	f007 020f 	and.w	r2, r7, #15
 800dac0:	4b9b      	ldr	r3, [pc, #620]	@ (800dd30 <_dtoa_r+0x580>)
 800dac2:	05f8      	lsls	r0, r7, #23
 800dac4:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dac8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dacc:	ed93 7b00 	vldr	d7, [r3]
 800dad0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dad4:	d516      	bpl.n	800db04 <_dtoa_r+0x354>
 800dad6:	4b97      	ldr	r3, [pc, #604]	@ (800dd34 <_dtoa_r+0x584>)
 800dad8:	f004 040f 	and.w	r4, r4, #15
 800dadc:	2603      	movs	r6, #3
 800dade:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dae2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dae6:	f7f2 fec5 	bl	8000874 <__aeabi_ddiv>
 800daea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800daee:	4d91      	ldr	r5, [pc, #580]	@ (800dd34 <_dtoa_r+0x584>)
 800daf0:	b954      	cbnz	r4, 800db08 <_dtoa_r+0x358>
 800daf2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800daf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dafa:	f7f2 febb 	bl	8000874 <__aeabi_ddiv>
 800dafe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db02:	e028      	b.n	800db56 <_dtoa_r+0x3a6>
 800db04:	2602      	movs	r6, #2
 800db06:	e7f2      	b.n	800daee <_dtoa_r+0x33e>
 800db08:	07e1      	lsls	r1, r4, #31
 800db0a:	d508      	bpl.n	800db1e <_dtoa_r+0x36e>
 800db0c:	3601      	adds	r6, #1
 800db0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800db12:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db16:	f7f2 fd83 	bl	8000620 <__aeabi_dmul>
 800db1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800db1e:	1064      	asrs	r4, r4, #1
 800db20:	3508      	adds	r5, #8
 800db22:	e7e5      	b.n	800daf0 <_dtoa_r+0x340>
 800db24:	f000 80af 	beq.w	800dc86 <_dtoa_r+0x4d6>
 800db28:	427c      	negs	r4, r7
 800db2a:	4b81      	ldr	r3, [pc, #516]	@ (800dd30 <_dtoa_r+0x580>)
 800db2c:	4d81      	ldr	r5, [pc, #516]	@ (800dd34 <_dtoa_r+0x584>)
 800db2e:	2602      	movs	r6, #2
 800db30:	f004 020f 	and.w	r2, r4, #15
 800db34:	1124      	asrs	r4, r4, #4
 800db36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800db3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db42:	f7f2 fd6d 	bl	8000620 <__aeabi_dmul>
 800db46:	2300      	movs	r3, #0
 800db48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db4c:	2c00      	cmp	r4, #0
 800db4e:	f040 808f 	bne.w	800dc70 <_dtoa_r+0x4c0>
 800db52:	2b00      	cmp	r3, #0
 800db54:	d1d3      	bne.n	800dafe <_dtoa_r+0x34e>
 800db56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800db58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	f000 8094 	beq.w	800dc8a <_dtoa_r+0x4da>
 800db62:	2200      	movs	r2, #0
 800db64:	4b74      	ldr	r3, [pc, #464]	@ (800dd38 <_dtoa_r+0x588>)
 800db66:	4620      	mov	r0, r4
 800db68:	4629      	mov	r1, r5
 800db6a:	f7f2 ffcb 	bl	8000b04 <__aeabi_dcmplt>
 800db6e:	2800      	cmp	r0, #0
 800db70:	f000 808b 	beq.w	800dc8a <_dtoa_r+0x4da>
 800db74:	9b03      	ldr	r3, [sp, #12]
 800db76:	2b00      	cmp	r3, #0
 800db78:	f000 8087 	beq.w	800dc8a <_dtoa_r+0x4da>
 800db7c:	f1bb 0f00 	cmp.w	fp, #0
 800db80:	dd34      	ble.n	800dbec <_dtoa_r+0x43c>
 800db82:	4620      	mov	r0, r4
 800db84:	f107 38ff 	add.w	r8, r7, #4294967295
 800db88:	3601      	adds	r6, #1
 800db8a:	465c      	mov	r4, fp
 800db8c:	2200      	movs	r2, #0
 800db8e:	4b6b      	ldr	r3, [pc, #428]	@ (800dd3c <_dtoa_r+0x58c>)
 800db90:	4629      	mov	r1, r5
 800db92:	f7f2 fd45 	bl	8000620 <__aeabi_dmul>
 800db96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db9a:	4630      	mov	r0, r6
 800db9c:	f7f2 fcd6 	bl	800054c <__aeabi_i2d>
 800dba0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dba4:	f7f2 fd3c 	bl	8000620 <__aeabi_dmul>
 800dba8:	2200      	movs	r2, #0
 800dbaa:	4b65      	ldr	r3, [pc, #404]	@ (800dd40 <_dtoa_r+0x590>)
 800dbac:	f7f2 fb82 	bl	80002b4 <__adddf3>
 800dbb0:	4605      	mov	r5, r0
 800dbb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dbb6:	2c00      	cmp	r4, #0
 800dbb8:	d16a      	bne.n	800dc90 <_dtoa_r+0x4e0>
 800dbba:	2200      	movs	r2, #0
 800dbbc:	4b61      	ldr	r3, [pc, #388]	@ (800dd44 <_dtoa_r+0x594>)
 800dbbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbc2:	f7f2 fb75 	bl	80002b0 <__aeabi_dsub>
 800dbc6:	4602      	mov	r2, r0
 800dbc8:	460b      	mov	r3, r1
 800dbca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dbce:	462a      	mov	r2, r5
 800dbd0:	4633      	mov	r3, r6
 800dbd2:	f7f2 ffb5 	bl	8000b40 <__aeabi_dcmpgt>
 800dbd6:	2800      	cmp	r0, #0
 800dbd8:	f040 8298 	bne.w	800e10c <_dtoa_r+0x95c>
 800dbdc:	462a      	mov	r2, r5
 800dbde:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dbe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbe6:	f7f2 ff8d 	bl	8000b04 <__aeabi_dcmplt>
 800dbea:	bb38      	cbnz	r0, 800dc3c <_dtoa_r+0x48c>
 800dbec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800dbf0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dbf4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	f2c0 8157 	blt.w	800deaa <_dtoa_r+0x6fa>
 800dbfc:	2f0e      	cmp	r7, #14
 800dbfe:	f300 8154 	bgt.w	800deaa <_dtoa_r+0x6fa>
 800dc02:	4b4b      	ldr	r3, [pc, #300]	@ (800dd30 <_dtoa_r+0x580>)
 800dc04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dc08:	ed93 7b00 	vldr	d7, [r3]
 800dc0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	ed8d 7b00 	vstr	d7, [sp]
 800dc14:	f280 80e5 	bge.w	800dde2 <_dtoa_r+0x632>
 800dc18:	9b03      	ldr	r3, [sp, #12]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	f300 80e1 	bgt.w	800dde2 <_dtoa_r+0x632>
 800dc20:	d10c      	bne.n	800dc3c <_dtoa_r+0x48c>
 800dc22:	2200      	movs	r2, #0
 800dc24:	4b47      	ldr	r3, [pc, #284]	@ (800dd44 <_dtoa_r+0x594>)
 800dc26:	ec51 0b17 	vmov	r0, r1, d7
 800dc2a:	f7f2 fcf9 	bl	8000620 <__aeabi_dmul>
 800dc2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc32:	f7f2 ff7b 	bl	8000b2c <__aeabi_dcmpge>
 800dc36:	2800      	cmp	r0, #0
 800dc38:	f000 8266 	beq.w	800e108 <_dtoa_r+0x958>
 800dc3c:	2400      	movs	r4, #0
 800dc3e:	4625      	mov	r5, r4
 800dc40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc42:	4656      	mov	r6, sl
 800dc44:	ea6f 0803 	mvn.w	r8, r3
 800dc48:	2700      	movs	r7, #0
 800dc4a:	4621      	mov	r1, r4
 800dc4c:	4648      	mov	r0, r9
 800dc4e:	f000 fc0b 	bl	800e468 <_Bfree>
 800dc52:	2d00      	cmp	r5, #0
 800dc54:	f000 80bd 	beq.w	800ddd2 <_dtoa_r+0x622>
 800dc58:	b12f      	cbz	r7, 800dc66 <_dtoa_r+0x4b6>
 800dc5a:	42af      	cmp	r7, r5
 800dc5c:	d003      	beq.n	800dc66 <_dtoa_r+0x4b6>
 800dc5e:	4639      	mov	r1, r7
 800dc60:	4648      	mov	r0, r9
 800dc62:	f000 fc01 	bl	800e468 <_Bfree>
 800dc66:	4629      	mov	r1, r5
 800dc68:	4648      	mov	r0, r9
 800dc6a:	f000 fbfd 	bl	800e468 <_Bfree>
 800dc6e:	e0b0      	b.n	800ddd2 <_dtoa_r+0x622>
 800dc70:	07e2      	lsls	r2, r4, #31
 800dc72:	d505      	bpl.n	800dc80 <_dtoa_r+0x4d0>
 800dc74:	3601      	adds	r6, #1
 800dc76:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc7a:	f7f2 fcd1 	bl	8000620 <__aeabi_dmul>
 800dc7e:	2301      	movs	r3, #1
 800dc80:	1064      	asrs	r4, r4, #1
 800dc82:	3508      	adds	r5, #8
 800dc84:	e762      	b.n	800db4c <_dtoa_r+0x39c>
 800dc86:	2602      	movs	r6, #2
 800dc88:	e765      	b.n	800db56 <_dtoa_r+0x3a6>
 800dc8a:	46b8      	mov	r8, r7
 800dc8c:	9c03      	ldr	r4, [sp, #12]
 800dc8e:	e784      	b.n	800db9a <_dtoa_r+0x3ea>
 800dc90:	4b27      	ldr	r3, [pc, #156]	@ (800dd30 <_dtoa_r+0x580>)
 800dc92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dc94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dc98:	4454      	add	r4, sl
 800dc9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc9e:	2900      	cmp	r1, #0
 800dca0:	d054      	beq.n	800dd4c <_dtoa_r+0x59c>
 800dca2:	2000      	movs	r0, #0
 800dca4:	4928      	ldr	r1, [pc, #160]	@ (800dd48 <_dtoa_r+0x598>)
 800dca6:	f7f2 fde5 	bl	8000874 <__aeabi_ddiv>
 800dcaa:	4633      	mov	r3, r6
 800dcac:	4656      	mov	r6, sl
 800dcae:	462a      	mov	r2, r5
 800dcb0:	f7f2 fafe 	bl	80002b0 <__aeabi_dsub>
 800dcb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dcb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcbc:	f7f2 ff60 	bl	8000b80 <__aeabi_d2iz>
 800dcc0:	4605      	mov	r5, r0
 800dcc2:	f7f2 fc43 	bl	800054c <__aeabi_i2d>
 800dcc6:	4602      	mov	r2, r0
 800dcc8:	460b      	mov	r3, r1
 800dcca:	3530      	adds	r5, #48	@ 0x30
 800dccc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcd0:	f7f2 faee 	bl	80002b0 <__aeabi_dsub>
 800dcd4:	4602      	mov	r2, r0
 800dcd6:	460b      	mov	r3, r1
 800dcd8:	f806 5b01 	strb.w	r5, [r6], #1
 800dcdc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dce0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dce4:	f7f2 ff0e 	bl	8000b04 <__aeabi_dcmplt>
 800dce8:	2800      	cmp	r0, #0
 800dcea:	d172      	bne.n	800ddd2 <_dtoa_r+0x622>
 800dcec:	2000      	movs	r0, #0
 800dcee:	4912      	ldr	r1, [pc, #72]	@ (800dd38 <_dtoa_r+0x588>)
 800dcf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcf4:	f7f2 fadc 	bl	80002b0 <__aeabi_dsub>
 800dcf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dcfc:	f7f2 ff02 	bl	8000b04 <__aeabi_dcmplt>
 800dd00:	2800      	cmp	r0, #0
 800dd02:	f040 80b4 	bne.w	800de6e <_dtoa_r+0x6be>
 800dd06:	42a6      	cmp	r6, r4
 800dd08:	f43f af70 	beq.w	800dbec <_dtoa_r+0x43c>
 800dd0c:	2200      	movs	r2, #0
 800dd0e:	4b0b      	ldr	r3, [pc, #44]	@ (800dd3c <_dtoa_r+0x58c>)
 800dd10:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd14:	f7f2 fc84 	bl	8000620 <__aeabi_dmul>
 800dd18:	2200      	movs	r2, #0
 800dd1a:	4b08      	ldr	r3, [pc, #32]	@ (800dd3c <_dtoa_r+0x58c>)
 800dd1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dd20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd24:	f7f2 fc7c 	bl	8000620 <__aeabi_dmul>
 800dd28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd2c:	e7c4      	b.n	800dcb8 <_dtoa_r+0x508>
 800dd2e:	bf00      	nop
 800dd30:	080171e0 	.word	0x080171e0
 800dd34:	080171b8 	.word	0x080171b8
 800dd38:	3ff00000 	.word	0x3ff00000
 800dd3c:	40240000 	.word	0x40240000
 800dd40:	401c0000 	.word	0x401c0000
 800dd44:	40140000 	.word	0x40140000
 800dd48:	3fe00000 	.word	0x3fe00000
 800dd4c:	4631      	mov	r1, r6
 800dd4e:	4656      	mov	r6, sl
 800dd50:	4628      	mov	r0, r5
 800dd52:	f7f2 fc65 	bl	8000620 <__aeabi_dmul>
 800dd56:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dd58:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dd5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd60:	f7f2 ff0e 	bl	8000b80 <__aeabi_d2iz>
 800dd64:	4605      	mov	r5, r0
 800dd66:	f7f2 fbf1 	bl	800054c <__aeabi_i2d>
 800dd6a:	4602      	mov	r2, r0
 800dd6c:	3530      	adds	r5, #48	@ 0x30
 800dd6e:	460b      	mov	r3, r1
 800dd70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd74:	f7f2 fa9c 	bl	80002b0 <__aeabi_dsub>
 800dd78:	f806 5b01 	strb.w	r5, [r6], #1
 800dd7c:	4602      	mov	r2, r0
 800dd7e:	460b      	mov	r3, r1
 800dd80:	42a6      	cmp	r6, r4
 800dd82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd86:	f04f 0200 	mov.w	r2, #0
 800dd8a:	d124      	bne.n	800ddd6 <_dtoa_r+0x626>
 800dd8c:	4baf      	ldr	r3, [pc, #700]	@ (800e04c <_dtoa_r+0x89c>)
 800dd8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd92:	f7f2 fa8f 	bl	80002b4 <__adddf3>
 800dd96:	4602      	mov	r2, r0
 800dd98:	460b      	mov	r3, r1
 800dd9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd9e:	f7f2 fecf 	bl	8000b40 <__aeabi_dcmpgt>
 800dda2:	2800      	cmp	r0, #0
 800dda4:	d163      	bne.n	800de6e <_dtoa_r+0x6be>
 800dda6:	2000      	movs	r0, #0
 800dda8:	49a8      	ldr	r1, [pc, #672]	@ (800e04c <_dtoa_r+0x89c>)
 800ddaa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ddae:	f7f2 fa7f 	bl	80002b0 <__aeabi_dsub>
 800ddb2:	4602      	mov	r2, r0
 800ddb4:	460b      	mov	r3, r1
 800ddb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddba:	f7f2 fea3 	bl	8000b04 <__aeabi_dcmplt>
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	f43f af14 	beq.w	800dbec <_dtoa_r+0x43c>
 800ddc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ddc6:	1e73      	subs	r3, r6, #1
 800ddc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ddca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ddce:	2b30      	cmp	r3, #48	@ 0x30
 800ddd0:	d0f8      	beq.n	800ddc4 <_dtoa_r+0x614>
 800ddd2:	4647      	mov	r7, r8
 800ddd4:	e03b      	b.n	800de4e <_dtoa_r+0x69e>
 800ddd6:	4b9e      	ldr	r3, [pc, #632]	@ (800e050 <_dtoa_r+0x8a0>)
 800ddd8:	f7f2 fc22 	bl	8000620 <__aeabi_dmul>
 800dddc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dde0:	e7bc      	b.n	800dd5c <_dtoa_r+0x5ac>
 800dde2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dde6:	4656      	mov	r6, sl
 800dde8:	4620      	mov	r0, r4
 800ddea:	4629      	mov	r1, r5
 800ddec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddf0:	f7f2 fd40 	bl	8000874 <__aeabi_ddiv>
 800ddf4:	f7f2 fec4 	bl	8000b80 <__aeabi_d2iz>
 800ddf8:	4680      	mov	r8, r0
 800ddfa:	f7f2 fba7 	bl	800054c <__aeabi_i2d>
 800ddfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de02:	f7f2 fc0d 	bl	8000620 <__aeabi_dmul>
 800de06:	4602      	mov	r2, r0
 800de08:	4620      	mov	r0, r4
 800de0a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800de0e:	460b      	mov	r3, r1
 800de10:	4629      	mov	r1, r5
 800de12:	f7f2 fa4d 	bl	80002b0 <__aeabi_dsub>
 800de16:	9d03      	ldr	r5, [sp, #12]
 800de18:	f806 4b01 	strb.w	r4, [r6], #1
 800de1c:	eba6 040a 	sub.w	r4, r6, sl
 800de20:	4602      	mov	r2, r0
 800de22:	460b      	mov	r3, r1
 800de24:	42a5      	cmp	r5, r4
 800de26:	d133      	bne.n	800de90 <_dtoa_r+0x6e0>
 800de28:	f7f2 fa44 	bl	80002b4 <__adddf3>
 800de2c:	4604      	mov	r4, r0
 800de2e:	460d      	mov	r5, r1
 800de30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de34:	f7f2 fe84 	bl	8000b40 <__aeabi_dcmpgt>
 800de38:	b9c0      	cbnz	r0, 800de6c <_dtoa_r+0x6bc>
 800de3a:	4620      	mov	r0, r4
 800de3c:	4629      	mov	r1, r5
 800de3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de42:	f7f2 fe55 	bl	8000af0 <__aeabi_dcmpeq>
 800de46:	b110      	cbz	r0, 800de4e <_dtoa_r+0x69e>
 800de48:	f018 0f01 	tst.w	r8, #1
 800de4c:	d10e      	bne.n	800de6c <_dtoa_r+0x6bc>
 800de4e:	9902      	ldr	r1, [sp, #8]
 800de50:	4648      	mov	r0, r9
 800de52:	f000 fb09 	bl	800e468 <_Bfree>
 800de56:	2300      	movs	r3, #0
 800de58:	3701      	adds	r7, #1
 800de5a:	7033      	strb	r3, [r6, #0]
 800de5c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800de5e:	601f      	str	r7, [r3, #0]
 800de60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de62:	2b00      	cmp	r3, #0
 800de64:	f000 824c 	beq.w	800e300 <_dtoa_r+0xb50>
 800de68:	601e      	str	r6, [r3, #0]
 800de6a:	e249      	b.n	800e300 <_dtoa_r+0xb50>
 800de6c:	46b8      	mov	r8, r7
 800de6e:	4633      	mov	r3, r6
 800de70:	461e      	mov	r6, r3
 800de72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de76:	2a39      	cmp	r2, #57	@ 0x39
 800de78:	d106      	bne.n	800de88 <_dtoa_r+0x6d8>
 800de7a:	459a      	cmp	sl, r3
 800de7c:	d1f8      	bne.n	800de70 <_dtoa_r+0x6c0>
 800de7e:	2230      	movs	r2, #48	@ 0x30
 800de80:	f108 0801 	add.w	r8, r8, #1
 800de84:	f88a 2000 	strb.w	r2, [sl]
 800de88:	781a      	ldrb	r2, [r3, #0]
 800de8a:	3201      	adds	r2, #1
 800de8c:	701a      	strb	r2, [r3, #0]
 800de8e:	e7a0      	b.n	800ddd2 <_dtoa_r+0x622>
 800de90:	2200      	movs	r2, #0
 800de92:	4b6f      	ldr	r3, [pc, #444]	@ (800e050 <_dtoa_r+0x8a0>)
 800de94:	f7f2 fbc4 	bl	8000620 <__aeabi_dmul>
 800de98:	2200      	movs	r2, #0
 800de9a:	2300      	movs	r3, #0
 800de9c:	4604      	mov	r4, r0
 800de9e:	460d      	mov	r5, r1
 800dea0:	f7f2 fe26 	bl	8000af0 <__aeabi_dcmpeq>
 800dea4:	2800      	cmp	r0, #0
 800dea6:	d09f      	beq.n	800dde8 <_dtoa_r+0x638>
 800dea8:	e7d1      	b.n	800de4e <_dtoa_r+0x69e>
 800deaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800deac:	2a00      	cmp	r2, #0
 800deae:	f000 80ea 	beq.w	800e086 <_dtoa_r+0x8d6>
 800deb2:	9a07      	ldr	r2, [sp, #28]
 800deb4:	2a01      	cmp	r2, #1
 800deb6:	f300 80cd 	bgt.w	800e054 <_dtoa_r+0x8a4>
 800deba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800debc:	2a00      	cmp	r2, #0
 800debe:	f000 80c1 	beq.w	800e044 <_dtoa_r+0x894>
 800dec2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dec6:	9c08      	ldr	r4, [sp, #32]
 800dec8:	9e00      	ldr	r6, [sp, #0]
 800deca:	9a00      	ldr	r2, [sp, #0]
 800decc:	2101      	movs	r1, #1
 800dece:	4648      	mov	r0, r9
 800ded0:	441a      	add	r2, r3
 800ded2:	9200      	str	r2, [sp, #0]
 800ded4:	9a06      	ldr	r2, [sp, #24]
 800ded6:	441a      	add	r2, r3
 800ded8:	9206      	str	r2, [sp, #24]
 800deda:	f000 fb7b 	bl	800e5d4 <__i2b>
 800dede:	4605      	mov	r5, r0
 800dee0:	b166      	cbz	r6, 800defc <_dtoa_r+0x74c>
 800dee2:	9b06      	ldr	r3, [sp, #24]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	dd09      	ble.n	800defc <_dtoa_r+0x74c>
 800dee8:	42b3      	cmp	r3, r6
 800deea:	9a00      	ldr	r2, [sp, #0]
 800deec:	bfa8      	it	ge
 800deee:	4633      	movge	r3, r6
 800def0:	1ad2      	subs	r2, r2, r3
 800def2:	1af6      	subs	r6, r6, r3
 800def4:	9200      	str	r2, [sp, #0]
 800def6:	9a06      	ldr	r2, [sp, #24]
 800def8:	1ad3      	subs	r3, r2, r3
 800defa:	9306      	str	r3, [sp, #24]
 800defc:	9b08      	ldr	r3, [sp, #32]
 800defe:	b30b      	cbz	r3, 800df44 <_dtoa_r+0x794>
 800df00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df02:	2b00      	cmp	r3, #0
 800df04:	f000 80c6 	beq.w	800e094 <_dtoa_r+0x8e4>
 800df08:	2c00      	cmp	r4, #0
 800df0a:	f000 80c0 	beq.w	800e08e <_dtoa_r+0x8de>
 800df0e:	4629      	mov	r1, r5
 800df10:	4622      	mov	r2, r4
 800df12:	4648      	mov	r0, r9
 800df14:	f000 fc18 	bl	800e748 <__pow5mult>
 800df18:	9a02      	ldr	r2, [sp, #8]
 800df1a:	4601      	mov	r1, r0
 800df1c:	4605      	mov	r5, r0
 800df1e:	4648      	mov	r0, r9
 800df20:	f000 fb6e 	bl	800e600 <__multiply>
 800df24:	9902      	ldr	r1, [sp, #8]
 800df26:	4680      	mov	r8, r0
 800df28:	4648      	mov	r0, r9
 800df2a:	f000 fa9d 	bl	800e468 <_Bfree>
 800df2e:	9b08      	ldr	r3, [sp, #32]
 800df30:	1b1b      	subs	r3, r3, r4
 800df32:	9308      	str	r3, [sp, #32]
 800df34:	f000 80b1 	beq.w	800e09a <_dtoa_r+0x8ea>
 800df38:	9a08      	ldr	r2, [sp, #32]
 800df3a:	4641      	mov	r1, r8
 800df3c:	4648      	mov	r0, r9
 800df3e:	f000 fc03 	bl	800e748 <__pow5mult>
 800df42:	9002      	str	r0, [sp, #8]
 800df44:	2101      	movs	r1, #1
 800df46:	4648      	mov	r0, r9
 800df48:	f000 fb44 	bl	800e5d4 <__i2b>
 800df4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df4e:	4604      	mov	r4, r0
 800df50:	2b00      	cmp	r3, #0
 800df52:	f000 81d9 	beq.w	800e308 <_dtoa_r+0xb58>
 800df56:	461a      	mov	r2, r3
 800df58:	4601      	mov	r1, r0
 800df5a:	4648      	mov	r0, r9
 800df5c:	f000 fbf4 	bl	800e748 <__pow5mult>
 800df60:	9b07      	ldr	r3, [sp, #28]
 800df62:	4604      	mov	r4, r0
 800df64:	2b01      	cmp	r3, #1
 800df66:	f300 809f 	bgt.w	800e0a8 <_dtoa_r+0x8f8>
 800df6a:	9b04      	ldr	r3, [sp, #16]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	f040 8097 	bne.w	800e0a0 <_dtoa_r+0x8f0>
 800df72:	9b05      	ldr	r3, [sp, #20]
 800df74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df78:	2b00      	cmp	r3, #0
 800df7a:	f040 8093 	bne.w	800e0a4 <_dtoa_r+0x8f4>
 800df7e:	9b05      	ldr	r3, [sp, #20]
 800df80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800df84:	0d1b      	lsrs	r3, r3, #20
 800df86:	051b      	lsls	r3, r3, #20
 800df88:	b133      	cbz	r3, 800df98 <_dtoa_r+0x7e8>
 800df8a:	9b00      	ldr	r3, [sp, #0]
 800df8c:	3301      	adds	r3, #1
 800df8e:	9300      	str	r3, [sp, #0]
 800df90:	9b06      	ldr	r3, [sp, #24]
 800df92:	3301      	adds	r3, #1
 800df94:	9306      	str	r3, [sp, #24]
 800df96:	2301      	movs	r3, #1
 800df98:	9308      	str	r3, [sp, #32]
 800df9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	f000 81b9 	beq.w	800e314 <_dtoa_r+0xb64>
 800dfa2:	6923      	ldr	r3, [r4, #16]
 800dfa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dfa8:	6918      	ldr	r0, [r3, #16]
 800dfaa:	f000 fac7 	bl	800e53c <__hi0bits>
 800dfae:	f1c0 0020 	rsb	r0, r0, #32
 800dfb2:	9b06      	ldr	r3, [sp, #24]
 800dfb4:	4418      	add	r0, r3
 800dfb6:	f010 001f 	ands.w	r0, r0, #31
 800dfba:	f000 8082 	beq.w	800e0c2 <_dtoa_r+0x912>
 800dfbe:	f1c0 0320 	rsb	r3, r0, #32
 800dfc2:	2b04      	cmp	r3, #4
 800dfc4:	dd73      	ble.n	800e0ae <_dtoa_r+0x8fe>
 800dfc6:	f1c0 001c 	rsb	r0, r0, #28
 800dfca:	9b00      	ldr	r3, [sp, #0]
 800dfcc:	4403      	add	r3, r0
 800dfce:	4406      	add	r6, r0
 800dfd0:	9300      	str	r3, [sp, #0]
 800dfd2:	9b06      	ldr	r3, [sp, #24]
 800dfd4:	4403      	add	r3, r0
 800dfd6:	9306      	str	r3, [sp, #24]
 800dfd8:	9b00      	ldr	r3, [sp, #0]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	dd05      	ble.n	800dfea <_dtoa_r+0x83a>
 800dfde:	461a      	mov	r2, r3
 800dfe0:	9902      	ldr	r1, [sp, #8]
 800dfe2:	4648      	mov	r0, r9
 800dfe4:	f000 fc0a 	bl	800e7fc <__lshift>
 800dfe8:	9002      	str	r0, [sp, #8]
 800dfea:	9b06      	ldr	r3, [sp, #24]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	dd05      	ble.n	800dffc <_dtoa_r+0x84c>
 800dff0:	4621      	mov	r1, r4
 800dff2:	461a      	mov	r2, r3
 800dff4:	4648      	mov	r0, r9
 800dff6:	f000 fc01 	bl	800e7fc <__lshift>
 800dffa:	4604      	mov	r4, r0
 800dffc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d061      	beq.n	800e0c6 <_dtoa_r+0x916>
 800e002:	4621      	mov	r1, r4
 800e004:	9802      	ldr	r0, [sp, #8]
 800e006:	f000 fc65 	bl	800e8d4 <__mcmp>
 800e00a:	2800      	cmp	r0, #0
 800e00c:	da5b      	bge.n	800e0c6 <_dtoa_r+0x916>
 800e00e:	2300      	movs	r3, #0
 800e010:	220a      	movs	r2, #10
 800e012:	9902      	ldr	r1, [sp, #8]
 800e014:	4648      	mov	r0, r9
 800e016:	f000 fa49 	bl	800e4ac <__multadd>
 800e01a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e01c:	f107 38ff 	add.w	r8, r7, #4294967295
 800e020:	9002      	str	r0, [sp, #8]
 800e022:	2b00      	cmp	r3, #0
 800e024:	f000 8178 	beq.w	800e318 <_dtoa_r+0xb68>
 800e028:	4629      	mov	r1, r5
 800e02a:	2300      	movs	r3, #0
 800e02c:	220a      	movs	r2, #10
 800e02e:	4648      	mov	r0, r9
 800e030:	f000 fa3c 	bl	800e4ac <__multadd>
 800e034:	f1bb 0f00 	cmp.w	fp, #0
 800e038:	4605      	mov	r5, r0
 800e03a:	dc6f      	bgt.n	800e11c <_dtoa_r+0x96c>
 800e03c:	9b07      	ldr	r3, [sp, #28]
 800e03e:	2b02      	cmp	r3, #2
 800e040:	dc49      	bgt.n	800e0d6 <_dtoa_r+0x926>
 800e042:	e06b      	b.n	800e11c <_dtoa_r+0x96c>
 800e044:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e046:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e04a:	e73c      	b.n	800dec6 <_dtoa_r+0x716>
 800e04c:	3fe00000 	.word	0x3fe00000
 800e050:	40240000 	.word	0x40240000
 800e054:	9b03      	ldr	r3, [sp, #12]
 800e056:	1e5c      	subs	r4, r3, #1
 800e058:	9b08      	ldr	r3, [sp, #32]
 800e05a:	42a3      	cmp	r3, r4
 800e05c:	db09      	blt.n	800e072 <_dtoa_r+0x8c2>
 800e05e:	1b1c      	subs	r4, r3, r4
 800e060:	9b03      	ldr	r3, [sp, #12]
 800e062:	2b00      	cmp	r3, #0
 800e064:	f6bf af30 	bge.w	800dec8 <_dtoa_r+0x718>
 800e068:	9b00      	ldr	r3, [sp, #0]
 800e06a:	9a03      	ldr	r2, [sp, #12]
 800e06c:	1a9e      	subs	r6, r3, r2
 800e06e:	2300      	movs	r3, #0
 800e070:	e72b      	b.n	800deca <_dtoa_r+0x71a>
 800e072:	9b08      	ldr	r3, [sp, #32]
 800e074:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e076:	1ae3      	subs	r3, r4, r3
 800e078:	9408      	str	r4, [sp, #32]
 800e07a:	9e00      	ldr	r6, [sp, #0]
 800e07c:	2400      	movs	r4, #0
 800e07e:	441a      	add	r2, r3
 800e080:	9b03      	ldr	r3, [sp, #12]
 800e082:	920d      	str	r2, [sp, #52]	@ 0x34
 800e084:	e721      	b.n	800deca <_dtoa_r+0x71a>
 800e086:	9c08      	ldr	r4, [sp, #32]
 800e088:	9e00      	ldr	r6, [sp, #0]
 800e08a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e08c:	e728      	b.n	800dee0 <_dtoa_r+0x730>
 800e08e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e092:	e751      	b.n	800df38 <_dtoa_r+0x788>
 800e094:	9a08      	ldr	r2, [sp, #32]
 800e096:	9902      	ldr	r1, [sp, #8]
 800e098:	e750      	b.n	800df3c <_dtoa_r+0x78c>
 800e09a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e09e:	e751      	b.n	800df44 <_dtoa_r+0x794>
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	e779      	b.n	800df98 <_dtoa_r+0x7e8>
 800e0a4:	9b04      	ldr	r3, [sp, #16]
 800e0a6:	e777      	b.n	800df98 <_dtoa_r+0x7e8>
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	9308      	str	r3, [sp, #32]
 800e0ac:	e779      	b.n	800dfa2 <_dtoa_r+0x7f2>
 800e0ae:	d093      	beq.n	800dfd8 <_dtoa_r+0x828>
 800e0b0:	331c      	adds	r3, #28
 800e0b2:	9a00      	ldr	r2, [sp, #0]
 800e0b4:	441a      	add	r2, r3
 800e0b6:	441e      	add	r6, r3
 800e0b8:	9200      	str	r2, [sp, #0]
 800e0ba:	9a06      	ldr	r2, [sp, #24]
 800e0bc:	441a      	add	r2, r3
 800e0be:	9206      	str	r2, [sp, #24]
 800e0c0:	e78a      	b.n	800dfd8 <_dtoa_r+0x828>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	e7f4      	b.n	800e0b0 <_dtoa_r+0x900>
 800e0c6:	9b03      	ldr	r3, [sp, #12]
 800e0c8:	46b8      	mov	r8, r7
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	dc20      	bgt.n	800e110 <_dtoa_r+0x960>
 800e0ce:	469b      	mov	fp, r3
 800e0d0:	9b07      	ldr	r3, [sp, #28]
 800e0d2:	2b02      	cmp	r3, #2
 800e0d4:	dd1e      	ble.n	800e114 <_dtoa_r+0x964>
 800e0d6:	f1bb 0f00 	cmp.w	fp, #0
 800e0da:	f47f adb1 	bne.w	800dc40 <_dtoa_r+0x490>
 800e0de:	4621      	mov	r1, r4
 800e0e0:	465b      	mov	r3, fp
 800e0e2:	2205      	movs	r2, #5
 800e0e4:	4648      	mov	r0, r9
 800e0e6:	f000 f9e1 	bl	800e4ac <__multadd>
 800e0ea:	4601      	mov	r1, r0
 800e0ec:	4604      	mov	r4, r0
 800e0ee:	9802      	ldr	r0, [sp, #8]
 800e0f0:	f000 fbf0 	bl	800e8d4 <__mcmp>
 800e0f4:	2800      	cmp	r0, #0
 800e0f6:	f77f ada3 	ble.w	800dc40 <_dtoa_r+0x490>
 800e0fa:	4656      	mov	r6, sl
 800e0fc:	2331      	movs	r3, #49	@ 0x31
 800e0fe:	f108 0801 	add.w	r8, r8, #1
 800e102:	f806 3b01 	strb.w	r3, [r6], #1
 800e106:	e59f      	b.n	800dc48 <_dtoa_r+0x498>
 800e108:	46b8      	mov	r8, r7
 800e10a:	9c03      	ldr	r4, [sp, #12]
 800e10c:	4625      	mov	r5, r4
 800e10e:	e7f4      	b.n	800e0fa <_dtoa_r+0x94a>
 800e110:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e116:	2b00      	cmp	r3, #0
 800e118:	f000 8102 	beq.w	800e320 <_dtoa_r+0xb70>
 800e11c:	2e00      	cmp	r6, #0
 800e11e:	dd05      	ble.n	800e12c <_dtoa_r+0x97c>
 800e120:	4629      	mov	r1, r5
 800e122:	4632      	mov	r2, r6
 800e124:	4648      	mov	r0, r9
 800e126:	f000 fb69 	bl	800e7fc <__lshift>
 800e12a:	4605      	mov	r5, r0
 800e12c:	9b08      	ldr	r3, [sp, #32]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d05c      	beq.n	800e1ec <_dtoa_r+0xa3c>
 800e132:	6869      	ldr	r1, [r5, #4]
 800e134:	4648      	mov	r0, r9
 800e136:	f000 f957 	bl	800e3e8 <_Balloc>
 800e13a:	4606      	mov	r6, r0
 800e13c:	b928      	cbnz	r0, 800e14a <_dtoa_r+0x99a>
 800e13e:	4b83      	ldr	r3, [pc, #524]	@ (800e34c <_dtoa_r+0xb9c>)
 800e140:	4602      	mov	r2, r0
 800e142:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e146:	f7ff bb4a 	b.w	800d7de <_dtoa_r+0x2e>
 800e14a:	692a      	ldr	r2, [r5, #16]
 800e14c:	f105 010c 	add.w	r1, r5, #12
 800e150:	300c      	adds	r0, #12
 800e152:	3202      	adds	r2, #2
 800e154:	0092      	lsls	r2, r2, #2
 800e156:	f7ff fa8e 	bl	800d676 <memcpy>
 800e15a:	2201      	movs	r2, #1
 800e15c:	4631      	mov	r1, r6
 800e15e:	4648      	mov	r0, r9
 800e160:	f000 fb4c 	bl	800e7fc <__lshift>
 800e164:	f10a 0301 	add.w	r3, sl, #1
 800e168:	462f      	mov	r7, r5
 800e16a:	4605      	mov	r5, r0
 800e16c:	9300      	str	r3, [sp, #0]
 800e16e:	eb0a 030b 	add.w	r3, sl, fp
 800e172:	9308      	str	r3, [sp, #32]
 800e174:	9b04      	ldr	r3, [sp, #16]
 800e176:	f003 0301 	and.w	r3, r3, #1
 800e17a:	9306      	str	r3, [sp, #24]
 800e17c:	9b00      	ldr	r3, [sp, #0]
 800e17e:	4621      	mov	r1, r4
 800e180:	9802      	ldr	r0, [sp, #8]
 800e182:	f103 3bff 	add.w	fp, r3, #4294967295
 800e186:	f7ff fa83 	bl	800d690 <quorem>
 800e18a:	4603      	mov	r3, r0
 800e18c:	4639      	mov	r1, r7
 800e18e:	9003      	str	r0, [sp, #12]
 800e190:	3330      	adds	r3, #48	@ 0x30
 800e192:	9802      	ldr	r0, [sp, #8]
 800e194:	9309      	str	r3, [sp, #36]	@ 0x24
 800e196:	f000 fb9d 	bl	800e8d4 <__mcmp>
 800e19a:	462a      	mov	r2, r5
 800e19c:	9004      	str	r0, [sp, #16]
 800e19e:	4621      	mov	r1, r4
 800e1a0:	4648      	mov	r0, r9
 800e1a2:	f000 fbb3 	bl	800e90c <__mdiff>
 800e1a6:	68c2      	ldr	r2, [r0, #12]
 800e1a8:	4606      	mov	r6, r0
 800e1aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1ac:	bb02      	cbnz	r2, 800e1f0 <_dtoa_r+0xa40>
 800e1ae:	4601      	mov	r1, r0
 800e1b0:	9802      	ldr	r0, [sp, #8]
 800e1b2:	f000 fb8f 	bl	800e8d4 <__mcmp>
 800e1b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1b8:	4602      	mov	r2, r0
 800e1ba:	4631      	mov	r1, r6
 800e1bc:	4648      	mov	r0, r9
 800e1be:	920c      	str	r2, [sp, #48]	@ 0x30
 800e1c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1c2:	f000 f951 	bl	800e468 <_Bfree>
 800e1c6:	9b07      	ldr	r3, [sp, #28]
 800e1c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e1ca:	9e00      	ldr	r6, [sp, #0]
 800e1cc:	ea42 0103 	orr.w	r1, r2, r3
 800e1d0:	9b06      	ldr	r3, [sp, #24]
 800e1d2:	4319      	orrs	r1, r3
 800e1d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1d6:	d10d      	bne.n	800e1f4 <_dtoa_r+0xa44>
 800e1d8:	2b39      	cmp	r3, #57	@ 0x39
 800e1da:	d027      	beq.n	800e22c <_dtoa_r+0xa7c>
 800e1dc:	9a04      	ldr	r2, [sp, #16]
 800e1de:	2a00      	cmp	r2, #0
 800e1e0:	dd01      	ble.n	800e1e6 <_dtoa_r+0xa36>
 800e1e2:	9b03      	ldr	r3, [sp, #12]
 800e1e4:	3331      	adds	r3, #49	@ 0x31
 800e1e6:	f88b 3000 	strb.w	r3, [fp]
 800e1ea:	e52e      	b.n	800dc4a <_dtoa_r+0x49a>
 800e1ec:	4628      	mov	r0, r5
 800e1ee:	e7b9      	b.n	800e164 <_dtoa_r+0x9b4>
 800e1f0:	2201      	movs	r2, #1
 800e1f2:	e7e2      	b.n	800e1ba <_dtoa_r+0xa0a>
 800e1f4:	9904      	ldr	r1, [sp, #16]
 800e1f6:	2900      	cmp	r1, #0
 800e1f8:	db04      	blt.n	800e204 <_dtoa_r+0xa54>
 800e1fa:	9807      	ldr	r0, [sp, #28]
 800e1fc:	4301      	orrs	r1, r0
 800e1fe:	9806      	ldr	r0, [sp, #24]
 800e200:	4301      	orrs	r1, r0
 800e202:	d120      	bne.n	800e246 <_dtoa_r+0xa96>
 800e204:	2a00      	cmp	r2, #0
 800e206:	ddee      	ble.n	800e1e6 <_dtoa_r+0xa36>
 800e208:	2201      	movs	r2, #1
 800e20a:	9902      	ldr	r1, [sp, #8]
 800e20c:	4648      	mov	r0, r9
 800e20e:	9300      	str	r3, [sp, #0]
 800e210:	f000 faf4 	bl	800e7fc <__lshift>
 800e214:	4621      	mov	r1, r4
 800e216:	9002      	str	r0, [sp, #8]
 800e218:	f000 fb5c 	bl	800e8d4 <__mcmp>
 800e21c:	2800      	cmp	r0, #0
 800e21e:	9b00      	ldr	r3, [sp, #0]
 800e220:	dc02      	bgt.n	800e228 <_dtoa_r+0xa78>
 800e222:	d1e0      	bne.n	800e1e6 <_dtoa_r+0xa36>
 800e224:	07da      	lsls	r2, r3, #31
 800e226:	d5de      	bpl.n	800e1e6 <_dtoa_r+0xa36>
 800e228:	2b39      	cmp	r3, #57	@ 0x39
 800e22a:	d1da      	bne.n	800e1e2 <_dtoa_r+0xa32>
 800e22c:	2339      	movs	r3, #57	@ 0x39
 800e22e:	f88b 3000 	strb.w	r3, [fp]
 800e232:	4633      	mov	r3, r6
 800e234:	461e      	mov	r6, r3
 800e236:	3b01      	subs	r3, #1
 800e238:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e23c:	2a39      	cmp	r2, #57	@ 0x39
 800e23e:	d04f      	beq.n	800e2e0 <_dtoa_r+0xb30>
 800e240:	3201      	adds	r2, #1
 800e242:	701a      	strb	r2, [r3, #0]
 800e244:	e501      	b.n	800dc4a <_dtoa_r+0x49a>
 800e246:	2a00      	cmp	r2, #0
 800e248:	dd03      	ble.n	800e252 <_dtoa_r+0xaa2>
 800e24a:	2b39      	cmp	r3, #57	@ 0x39
 800e24c:	d0ee      	beq.n	800e22c <_dtoa_r+0xa7c>
 800e24e:	3301      	adds	r3, #1
 800e250:	e7c9      	b.n	800e1e6 <_dtoa_r+0xa36>
 800e252:	9a00      	ldr	r2, [sp, #0]
 800e254:	9908      	ldr	r1, [sp, #32]
 800e256:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e25a:	428a      	cmp	r2, r1
 800e25c:	d029      	beq.n	800e2b2 <_dtoa_r+0xb02>
 800e25e:	2300      	movs	r3, #0
 800e260:	220a      	movs	r2, #10
 800e262:	9902      	ldr	r1, [sp, #8]
 800e264:	4648      	mov	r0, r9
 800e266:	f000 f921 	bl	800e4ac <__multadd>
 800e26a:	42af      	cmp	r7, r5
 800e26c:	9002      	str	r0, [sp, #8]
 800e26e:	f04f 0300 	mov.w	r3, #0
 800e272:	f04f 020a 	mov.w	r2, #10
 800e276:	4639      	mov	r1, r7
 800e278:	4648      	mov	r0, r9
 800e27a:	d107      	bne.n	800e28c <_dtoa_r+0xadc>
 800e27c:	f000 f916 	bl	800e4ac <__multadd>
 800e280:	4607      	mov	r7, r0
 800e282:	4605      	mov	r5, r0
 800e284:	9b00      	ldr	r3, [sp, #0]
 800e286:	3301      	adds	r3, #1
 800e288:	9300      	str	r3, [sp, #0]
 800e28a:	e777      	b.n	800e17c <_dtoa_r+0x9cc>
 800e28c:	f000 f90e 	bl	800e4ac <__multadd>
 800e290:	4629      	mov	r1, r5
 800e292:	4607      	mov	r7, r0
 800e294:	2300      	movs	r3, #0
 800e296:	220a      	movs	r2, #10
 800e298:	4648      	mov	r0, r9
 800e29a:	f000 f907 	bl	800e4ac <__multadd>
 800e29e:	4605      	mov	r5, r0
 800e2a0:	e7f0      	b.n	800e284 <_dtoa_r+0xad4>
 800e2a2:	f1bb 0f00 	cmp.w	fp, #0
 800e2a6:	f04f 0700 	mov.w	r7, #0
 800e2aa:	bfcc      	ite	gt
 800e2ac:	465e      	movgt	r6, fp
 800e2ae:	2601      	movle	r6, #1
 800e2b0:	4456      	add	r6, sl
 800e2b2:	2201      	movs	r2, #1
 800e2b4:	9902      	ldr	r1, [sp, #8]
 800e2b6:	4648      	mov	r0, r9
 800e2b8:	9300      	str	r3, [sp, #0]
 800e2ba:	f000 fa9f 	bl	800e7fc <__lshift>
 800e2be:	4621      	mov	r1, r4
 800e2c0:	9002      	str	r0, [sp, #8]
 800e2c2:	f000 fb07 	bl	800e8d4 <__mcmp>
 800e2c6:	2800      	cmp	r0, #0
 800e2c8:	dcb3      	bgt.n	800e232 <_dtoa_r+0xa82>
 800e2ca:	d102      	bne.n	800e2d2 <_dtoa_r+0xb22>
 800e2cc:	9b00      	ldr	r3, [sp, #0]
 800e2ce:	07db      	lsls	r3, r3, #31
 800e2d0:	d4af      	bmi.n	800e232 <_dtoa_r+0xa82>
 800e2d2:	4633      	mov	r3, r6
 800e2d4:	461e      	mov	r6, r3
 800e2d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2da:	2a30      	cmp	r2, #48	@ 0x30
 800e2dc:	d0fa      	beq.n	800e2d4 <_dtoa_r+0xb24>
 800e2de:	e4b4      	b.n	800dc4a <_dtoa_r+0x49a>
 800e2e0:	459a      	cmp	sl, r3
 800e2e2:	d1a7      	bne.n	800e234 <_dtoa_r+0xa84>
 800e2e4:	2331      	movs	r3, #49	@ 0x31
 800e2e6:	f108 0801 	add.w	r8, r8, #1
 800e2ea:	f88a 3000 	strb.w	r3, [sl]
 800e2ee:	e4ac      	b.n	800dc4a <_dtoa_r+0x49a>
 800e2f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e2f2:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e350 <_dtoa_r+0xba0>
 800e2f6:	b11b      	cbz	r3, 800e300 <_dtoa_r+0xb50>
 800e2f8:	f10a 0308 	add.w	r3, sl, #8
 800e2fc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e2fe:	6013      	str	r3, [r2, #0]
 800e300:	4650      	mov	r0, sl
 800e302:	b017      	add	sp, #92	@ 0x5c
 800e304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e308:	9b07      	ldr	r3, [sp, #28]
 800e30a:	2b01      	cmp	r3, #1
 800e30c:	f77f ae2d 	ble.w	800df6a <_dtoa_r+0x7ba>
 800e310:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e312:	9308      	str	r3, [sp, #32]
 800e314:	2001      	movs	r0, #1
 800e316:	e64c      	b.n	800dfb2 <_dtoa_r+0x802>
 800e318:	f1bb 0f00 	cmp.w	fp, #0
 800e31c:	f77f aed8 	ble.w	800e0d0 <_dtoa_r+0x920>
 800e320:	4656      	mov	r6, sl
 800e322:	4621      	mov	r1, r4
 800e324:	9802      	ldr	r0, [sp, #8]
 800e326:	f7ff f9b3 	bl	800d690 <quorem>
 800e32a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e32e:	f806 3b01 	strb.w	r3, [r6], #1
 800e332:	eba6 020a 	sub.w	r2, r6, sl
 800e336:	4593      	cmp	fp, r2
 800e338:	ddb3      	ble.n	800e2a2 <_dtoa_r+0xaf2>
 800e33a:	2300      	movs	r3, #0
 800e33c:	220a      	movs	r2, #10
 800e33e:	9902      	ldr	r1, [sp, #8]
 800e340:	4648      	mov	r0, r9
 800e342:	f000 f8b3 	bl	800e4ac <__multadd>
 800e346:	9002      	str	r0, [sp, #8]
 800e348:	e7eb      	b.n	800e322 <_dtoa_r+0xb72>
 800e34a:	bf00      	nop
 800e34c:	080170e7 	.word	0x080170e7
 800e350:	0801706b 	.word	0x0801706b

0800e354 <_free_r>:
 800e354:	b538      	push	{r3, r4, r5, lr}
 800e356:	4605      	mov	r5, r0
 800e358:	2900      	cmp	r1, #0
 800e35a:	d041      	beq.n	800e3e0 <_free_r+0x8c>
 800e35c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e360:	1f0c      	subs	r4, r1, #4
 800e362:	2b00      	cmp	r3, #0
 800e364:	bfb8      	it	lt
 800e366:	18e4      	addlt	r4, r4, r3
 800e368:	f7fe fb3c 	bl	800c9e4 <__malloc_lock>
 800e36c:	4a1d      	ldr	r2, [pc, #116]	@ (800e3e4 <_free_r+0x90>)
 800e36e:	6813      	ldr	r3, [r2, #0]
 800e370:	b933      	cbnz	r3, 800e380 <_free_r+0x2c>
 800e372:	6063      	str	r3, [r4, #4]
 800e374:	6014      	str	r4, [r2, #0]
 800e376:	4628      	mov	r0, r5
 800e378:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e37c:	f7fe bb38 	b.w	800c9f0 <__malloc_unlock>
 800e380:	42a3      	cmp	r3, r4
 800e382:	d908      	bls.n	800e396 <_free_r+0x42>
 800e384:	6820      	ldr	r0, [r4, #0]
 800e386:	1821      	adds	r1, r4, r0
 800e388:	428b      	cmp	r3, r1
 800e38a:	bf01      	itttt	eq
 800e38c:	6819      	ldreq	r1, [r3, #0]
 800e38e:	685b      	ldreq	r3, [r3, #4]
 800e390:	1809      	addeq	r1, r1, r0
 800e392:	6021      	streq	r1, [r4, #0]
 800e394:	e7ed      	b.n	800e372 <_free_r+0x1e>
 800e396:	461a      	mov	r2, r3
 800e398:	685b      	ldr	r3, [r3, #4]
 800e39a:	b10b      	cbz	r3, 800e3a0 <_free_r+0x4c>
 800e39c:	42a3      	cmp	r3, r4
 800e39e:	d9fa      	bls.n	800e396 <_free_r+0x42>
 800e3a0:	6811      	ldr	r1, [r2, #0]
 800e3a2:	1850      	adds	r0, r2, r1
 800e3a4:	42a0      	cmp	r0, r4
 800e3a6:	d10b      	bne.n	800e3c0 <_free_r+0x6c>
 800e3a8:	6820      	ldr	r0, [r4, #0]
 800e3aa:	4401      	add	r1, r0
 800e3ac:	1850      	adds	r0, r2, r1
 800e3ae:	6011      	str	r1, [r2, #0]
 800e3b0:	4283      	cmp	r3, r0
 800e3b2:	d1e0      	bne.n	800e376 <_free_r+0x22>
 800e3b4:	6818      	ldr	r0, [r3, #0]
 800e3b6:	685b      	ldr	r3, [r3, #4]
 800e3b8:	4408      	add	r0, r1
 800e3ba:	6053      	str	r3, [r2, #4]
 800e3bc:	6010      	str	r0, [r2, #0]
 800e3be:	e7da      	b.n	800e376 <_free_r+0x22>
 800e3c0:	d902      	bls.n	800e3c8 <_free_r+0x74>
 800e3c2:	230c      	movs	r3, #12
 800e3c4:	602b      	str	r3, [r5, #0]
 800e3c6:	e7d6      	b.n	800e376 <_free_r+0x22>
 800e3c8:	6820      	ldr	r0, [r4, #0]
 800e3ca:	1821      	adds	r1, r4, r0
 800e3cc:	428b      	cmp	r3, r1
 800e3ce:	bf02      	ittt	eq
 800e3d0:	6819      	ldreq	r1, [r3, #0]
 800e3d2:	685b      	ldreq	r3, [r3, #4]
 800e3d4:	1809      	addeq	r1, r1, r0
 800e3d6:	6063      	str	r3, [r4, #4]
 800e3d8:	bf08      	it	eq
 800e3da:	6021      	streq	r1, [r4, #0]
 800e3dc:	6054      	str	r4, [r2, #4]
 800e3de:	e7ca      	b.n	800e376 <_free_r+0x22>
 800e3e0:	bd38      	pop	{r3, r4, r5, pc}
 800e3e2:	bf00      	nop
 800e3e4:	20000e08 	.word	0x20000e08

0800e3e8 <_Balloc>:
 800e3e8:	b570      	push	{r4, r5, r6, lr}
 800e3ea:	69c6      	ldr	r6, [r0, #28]
 800e3ec:	4604      	mov	r4, r0
 800e3ee:	460d      	mov	r5, r1
 800e3f0:	b976      	cbnz	r6, 800e410 <_Balloc+0x28>
 800e3f2:	2010      	movs	r0, #16
 800e3f4:	f7fe fa44 	bl	800c880 <malloc>
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	61e0      	str	r0, [r4, #28]
 800e3fc:	b920      	cbnz	r0, 800e408 <_Balloc+0x20>
 800e3fe:	4b18      	ldr	r3, [pc, #96]	@ (800e460 <_Balloc+0x78>)
 800e400:	216b      	movs	r1, #107	@ 0x6b
 800e402:	4818      	ldr	r0, [pc, #96]	@ (800e464 <_Balloc+0x7c>)
 800e404:	f000 fd90 	bl	800ef28 <__assert_func>
 800e408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e40c:	6006      	str	r6, [r0, #0]
 800e40e:	60c6      	str	r6, [r0, #12]
 800e410:	69e6      	ldr	r6, [r4, #28]
 800e412:	68f3      	ldr	r3, [r6, #12]
 800e414:	b183      	cbz	r3, 800e438 <_Balloc+0x50>
 800e416:	69e3      	ldr	r3, [r4, #28]
 800e418:	68db      	ldr	r3, [r3, #12]
 800e41a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e41e:	b9b8      	cbnz	r0, 800e450 <_Balloc+0x68>
 800e420:	2101      	movs	r1, #1
 800e422:	4620      	mov	r0, r4
 800e424:	fa01 f605 	lsl.w	r6, r1, r5
 800e428:	1d72      	adds	r2, r6, #5
 800e42a:	0092      	lsls	r2, r2, #2
 800e42c:	f000 fd9a 	bl	800ef64 <_calloc_r>
 800e430:	b160      	cbz	r0, 800e44c <_Balloc+0x64>
 800e432:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e436:	e00e      	b.n	800e456 <_Balloc+0x6e>
 800e438:	2221      	movs	r2, #33	@ 0x21
 800e43a:	2104      	movs	r1, #4
 800e43c:	4620      	mov	r0, r4
 800e43e:	f000 fd91 	bl	800ef64 <_calloc_r>
 800e442:	69e3      	ldr	r3, [r4, #28]
 800e444:	60f0      	str	r0, [r6, #12]
 800e446:	68db      	ldr	r3, [r3, #12]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d1e4      	bne.n	800e416 <_Balloc+0x2e>
 800e44c:	2000      	movs	r0, #0
 800e44e:	bd70      	pop	{r4, r5, r6, pc}
 800e450:	6802      	ldr	r2, [r0, #0]
 800e452:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e456:	2300      	movs	r3, #0
 800e458:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e45c:	e7f7      	b.n	800e44e <_Balloc+0x66>
 800e45e:	bf00      	nop
 800e460:	08017078 	.word	0x08017078
 800e464:	080170f8 	.word	0x080170f8

0800e468 <_Bfree>:
 800e468:	b570      	push	{r4, r5, r6, lr}
 800e46a:	69c6      	ldr	r6, [r0, #28]
 800e46c:	4605      	mov	r5, r0
 800e46e:	460c      	mov	r4, r1
 800e470:	b976      	cbnz	r6, 800e490 <_Bfree+0x28>
 800e472:	2010      	movs	r0, #16
 800e474:	f7fe fa04 	bl	800c880 <malloc>
 800e478:	4602      	mov	r2, r0
 800e47a:	61e8      	str	r0, [r5, #28]
 800e47c:	b920      	cbnz	r0, 800e488 <_Bfree+0x20>
 800e47e:	4b09      	ldr	r3, [pc, #36]	@ (800e4a4 <_Bfree+0x3c>)
 800e480:	218f      	movs	r1, #143	@ 0x8f
 800e482:	4809      	ldr	r0, [pc, #36]	@ (800e4a8 <_Bfree+0x40>)
 800e484:	f000 fd50 	bl	800ef28 <__assert_func>
 800e488:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e48c:	6006      	str	r6, [r0, #0]
 800e48e:	60c6      	str	r6, [r0, #12]
 800e490:	b13c      	cbz	r4, 800e4a2 <_Bfree+0x3a>
 800e492:	69eb      	ldr	r3, [r5, #28]
 800e494:	6862      	ldr	r2, [r4, #4]
 800e496:	68db      	ldr	r3, [r3, #12]
 800e498:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e49c:	6021      	str	r1, [r4, #0]
 800e49e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e4a2:	bd70      	pop	{r4, r5, r6, pc}
 800e4a4:	08017078 	.word	0x08017078
 800e4a8:	080170f8 	.word	0x080170f8

0800e4ac <__multadd>:
 800e4ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4b0:	f101 0c14 	add.w	ip, r1, #20
 800e4b4:	4607      	mov	r7, r0
 800e4b6:	460c      	mov	r4, r1
 800e4b8:	461e      	mov	r6, r3
 800e4ba:	690d      	ldr	r5, [r1, #16]
 800e4bc:	2000      	movs	r0, #0
 800e4be:	f8dc 3000 	ldr.w	r3, [ip]
 800e4c2:	3001      	adds	r0, #1
 800e4c4:	b299      	uxth	r1, r3
 800e4c6:	4285      	cmp	r5, r0
 800e4c8:	fb02 6101 	mla	r1, r2, r1, r6
 800e4cc:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e4d0:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e4d4:	b289      	uxth	r1, r1
 800e4d6:	fb02 3306 	mla	r3, r2, r6, r3
 800e4da:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e4de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e4e2:	f84c 1b04 	str.w	r1, [ip], #4
 800e4e6:	dcea      	bgt.n	800e4be <__multadd+0x12>
 800e4e8:	b30e      	cbz	r6, 800e52e <__multadd+0x82>
 800e4ea:	68a3      	ldr	r3, [r4, #8]
 800e4ec:	42ab      	cmp	r3, r5
 800e4ee:	dc19      	bgt.n	800e524 <__multadd+0x78>
 800e4f0:	6861      	ldr	r1, [r4, #4]
 800e4f2:	4638      	mov	r0, r7
 800e4f4:	3101      	adds	r1, #1
 800e4f6:	f7ff ff77 	bl	800e3e8 <_Balloc>
 800e4fa:	4680      	mov	r8, r0
 800e4fc:	b928      	cbnz	r0, 800e50a <__multadd+0x5e>
 800e4fe:	4602      	mov	r2, r0
 800e500:	4b0c      	ldr	r3, [pc, #48]	@ (800e534 <__multadd+0x88>)
 800e502:	21ba      	movs	r1, #186	@ 0xba
 800e504:	480c      	ldr	r0, [pc, #48]	@ (800e538 <__multadd+0x8c>)
 800e506:	f000 fd0f 	bl	800ef28 <__assert_func>
 800e50a:	6922      	ldr	r2, [r4, #16]
 800e50c:	f104 010c 	add.w	r1, r4, #12
 800e510:	300c      	adds	r0, #12
 800e512:	3202      	adds	r2, #2
 800e514:	0092      	lsls	r2, r2, #2
 800e516:	f7ff f8ae 	bl	800d676 <memcpy>
 800e51a:	4621      	mov	r1, r4
 800e51c:	4644      	mov	r4, r8
 800e51e:	4638      	mov	r0, r7
 800e520:	f7ff ffa2 	bl	800e468 <_Bfree>
 800e524:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e528:	3501      	adds	r5, #1
 800e52a:	615e      	str	r6, [r3, #20]
 800e52c:	6125      	str	r5, [r4, #16]
 800e52e:	4620      	mov	r0, r4
 800e530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e534:	080170e7 	.word	0x080170e7
 800e538:	080170f8 	.word	0x080170f8

0800e53c <__hi0bits>:
 800e53c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e540:	4603      	mov	r3, r0
 800e542:	bf36      	itet	cc
 800e544:	0403      	lslcc	r3, r0, #16
 800e546:	2000      	movcs	r0, #0
 800e548:	2010      	movcc	r0, #16
 800e54a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e54e:	bf3c      	itt	cc
 800e550:	021b      	lslcc	r3, r3, #8
 800e552:	3008      	addcc	r0, #8
 800e554:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e558:	bf3c      	itt	cc
 800e55a:	011b      	lslcc	r3, r3, #4
 800e55c:	3004      	addcc	r0, #4
 800e55e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e562:	bf3c      	itt	cc
 800e564:	009b      	lslcc	r3, r3, #2
 800e566:	3002      	addcc	r0, #2
 800e568:	2b00      	cmp	r3, #0
 800e56a:	db05      	blt.n	800e578 <__hi0bits+0x3c>
 800e56c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e570:	f100 0001 	add.w	r0, r0, #1
 800e574:	bf08      	it	eq
 800e576:	2020      	moveq	r0, #32
 800e578:	4770      	bx	lr

0800e57a <__lo0bits>:
 800e57a:	6803      	ldr	r3, [r0, #0]
 800e57c:	4602      	mov	r2, r0
 800e57e:	f013 0007 	ands.w	r0, r3, #7
 800e582:	d00b      	beq.n	800e59c <__lo0bits+0x22>
 800e584:	07d9      	lsls	r1, r3, #31
 800e586:	d421      	bmi.n	800e5cc <__lo0bits+0x52>
 800e588:	0798      	lsls	r0, r3, #30
 800e58a:	bf47      	ittee	mi
 800e58c:	085b      	lsrmi	r3, r3, #1
 800e58e:	2001      	movmi	r0, #1
 800e590:	089b      	lsrpl	r3, r3, #2
 800e592:	2002      	movpl	r0, #2
 800e594:	bf4c      	ite	mi
 800e596:	6013      	strmi	r3, [r2, #0]
 800e598:	6013      	strpl	r3, [r2, #0]
 800e59a:	4770      	bx	lr
 800e59c:	b299      	uxth	r1, r3
 800e59e:	b909      	cbnz	r1, 800e5a4 <__lo0bits+0x2a>
 800e5a0:	0c1b      	lsrs	r3, r3, #16
 800e5a2:	2010      	movs	r0, #16
 800e5a4:	b2d9      	uxtb	r1, r3
 800e5a6:	b909      	cbnz	r1, 800e5ac <__lo0bits+0x32>
 800e5a8:	3008      	adds	r0, #8
 800e5aa:	0a1b      	lsrs	r3, r3, #8
 800e5ac:	0719      	lsls	r1, r3, #28
 800e5ae:	bf04      	itt	eq
 800e5b0:	091b      	lsreq	r3, r3, #4
 800e5b2:	3004      	addeq	r0, #4
 800e5b4:	0799      	lsls	r1, r3, #30
 800e5b6:	bf04      	itt	eq
 800e5b8:	089b      	lsreq	r3, r3, #2
 800e5ba:	3002      	addeq	r0, #2
 800e5bc:	07d9      	lsls	r1, r3, #31
 800e5be:	d403      	bmi.n	800e5c8 <__lo0bits+0x4e>
 800e5c0:	085b      	lsrs	r3, r3, #1
 800e5c2:	f100 0001 	add.w	r0, r0, #1
 800e5c6:	d003      	beq.n	800e5d0 <__lo0bits+0x56>
 800e5c8:	6013      	str	r3, [r2, #0]
 800e5ca:	4770      	bx	lr
 800e5cc:	2000      	movs	r0, #0
 800e5ce:	4770      	bx	lr
 800e5d0:	2020      	movs	r0, #32
 800e5d2:	4770      	bx	lr

0800e5d4 <__i2b>:
 800e5d4:	b510      	push	{r4, lr}
 800e5d6:	460c      	mov	r4, r1
 800e5d8:	2101      	movs	r1, #1
 800e5da:	f7ff ff05 	bl	800e3e8 <_Balloc>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	b928      	cbnz	r0, 800e5ee <__i2b+0x1a>
 800e5e2:	4b05      	ldr	r3, [pc, #20]	@ (800e5f8 <__i2b+0x24>)
 800e5e4:	f240 1145 	movw	r1, #325	@ 0x145
 800e5e8:	4804      	ldr	r0, [pc, #16]	@ (800e5fc <__i2b+0x28>)
 800e5ea:	f000 fc9d 	bl	800ef28 <__assert_func>
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	6144      	str	r4, [r0, #20]
 800e5f2:	6103      	str	r3, [r0, #16]
 800e5f4:	bd10      	pop	{r4, pc}
 800e5f6:	bf00      	nop
 800e5f8:	080170e7 	.word	0x080170e7
 800e5fc:	080170f8 	.word	0x080170f8

0800e600 <__multiply>:
 800e600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e604:	4617      	mov	r7, r2
 800e606:	690a      	ldr	r2, [r1, #16]
 800e608:	4689      	mov	r9, r1
 800e60a:	b085      	sub	sp, #20
 800e60c:	693b      	ldr	r3, [r7, #16]
 800e60e:	429a      	cmp	r2, r3
 800e610:	bfa2      	ittt	ge
 800e612:	463b      	movge	r3, r7
 800e614:	460f      	movge	r7, r1
 800e616:	4699      	movge	r9, r3
 800e618:	693d      	ldr	r5, [r7, #16]
 800e61a:	68bb      	ldr	r3, [r7, #8]
 800e61c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e620:	6879      	ldr	r1, [r7, #4]
 800e622:	eb05 060a 	add.w	r6, r5, sl
 800e626:	42b3      	cmp	r3, r6
 800e628:	bfb8      	it	lt
 800e62a:	3101      	addlt	r1, #1
 800e62c:	f7ff fedc 	bl	800e3e8 <_Balloc>
 800e630:	b930      	cbnz	r0, 800e640 <__multiply+0x40>
 800e632:	4602      	mov	r2, r0
 800e634:	4b42      	ldr	r3, [pc, #264]	@ (800e740 <__multiply+0x140>)
 800e636:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e63a:	4842      	ldr	r0, [pc, #264]	@ (800e744 <__multiply+0x144>)
 800e63c:	f000 fc74 	bl	800ef28 <__assert_func>
 800e640:	f100 0414 	add.w	r4, r0, #20
 800e644:	2200      	movs	r2, #0
 800e646:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e64a:	4623      	mov	r3, r4
 800e64c:	4573      	cmp	r3, lr
 800e64e:	d320      	bcc.n	800e692 <__multiply+0x92>
 800e650:	f107 0814 	add.w	r8, r7, #20
 800e654:	f109 0114 	add.w	r1, r9, #20
 800e658:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e65c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e660:	9302      	str	r3, [sp, #8]
 800e662:	1beb      	subs	r3, r5, r7
 800e664:	3715      	adds	r7, #21
 800e666:	3b15      	subs	r3, #21
 800e668:	f023 0303 	bic.w	r3, r3, #3
 800e66c:	3304      	adds	r3, #4
 800e66e:	42bd      	cmp	r5, r7
 800e670:	bf38      	it	cc
 800e672:	2304      	movcc	r3, #4
 800e674:	9301      	str	r3, [sp, #4]
 800e676:	9b02      	ldr	r3, [sp, #8]
 800e678:	9103      	str	r1, [sp, #12]
 800e67a:	428b      	cmp	r3, r1
 800e67c:	d80c      	bhi.n	800e698 <__multiply+0x98>
 800e67e:	2e00      	cmp	r6, #0
 800e680:	dd03      	ble.n	800e68a <__multiply+0x8a>
 800e682:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e686:	2b00      	cmp	r3, #0
 800e688:	d057      	beq.n	800e73a <__multiply+0x13a>
 800e68a:	6106      	str	r6, [r0, #16]
 800e68c:	b005      	add	sp, #20
 800e68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e692:	f843 2b04 	str.w	r2, [r3], #4
 800e696:	e7d9      	b.n	800e64c <__multiply+0x4c>
 800e698:	f8b1 a000 	ldrh.w	sl, [r1]
 800e69c:	f1ba 0f00 	cmp.w	sl, #0
 800e6a0:	d021      	beq.n	800e6e6 <__multiply+0xe6>
 800e6a2:	46c4      	mov	ip, r8
 800e6a4:	46a1      	mov	r9, r4
 800e6a6:	2700      	movs	r7, #0
 800e6a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e6ac:	f8d9 3000 	ldr.w	r3, [r9]
 800e6b0:	fa1f fb82 	uxth.w	fp, r2
 800e6b4:	4565      	cmp	r5, ip
 800e6b6:	b29b      	uxth	r3, r3
 800e6b8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800e6bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800e6c0:	443b      	add	r3, r7
 800e6c2:	f8d9 7000 	ldr.w	r7, [r9]
 800e6c6:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800e6ca:	fb0a 7202 	mla	r2, sl, r2, r7
 800e6ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e6d2:	b29b      	uxth	r3, r3
 800e6d4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e6d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6dc:	f849 3b04 	str.w	r3, [r9], #4
 800e6e0:	d8e2      	bhi.n	800e6a8 <__multiply+0xa8>
 800e6e2:	9b01      	ldr	r3, [sp, #4]
 800e6e4:	50e7      	str	r7, [r4, r3]
 800e6e6:	9b03      	ldr	r3, [sp, #12]
 800e6e8:	3104      	adds	r1, #4
 800e6ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e6ee:	f1b9 0f00 	cmp.w	r9, #0
 800e6f2:	d020      	beq.n	800e736 <__multiply+0x136>
 800e6f4:	6823      	ldr	r3, [r4, #0]
 800e6f6:	4647      	mov	r7, r8
 800e6f8:	46a4      	mov	ip, r4
 800e6fa:	f04f 0a00 	mov.w	sl, #0
 800e6fe:	f8b7 b000 	ldrh.w	fp, [r7]
 800e702:	b29b      	uxth	r3, r3
 800e704:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e708:	fb09 220b 	mla	r2, r9, fp, r2
 800e70c:	4452      	add	r2, sl
 800e70e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e712:	f84c 3b04 	str.w	r3, [ip], #4
 800e716:	f857 3b04 	ldr.w	r3, [r7], #4
 800e71a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e71e:	f8bc 3000 	ldrh.w	r3, [ip]
 800e722:	42bd      	cmp	r5, r7
 800e724:	fb09 330a 	mla	r3, r9, sl, r3
 800e728:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e72c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e730:	d8e5      	bhi.n	800e6fe <__multiply+0xfe>
 800e732:	9a01      	ldr	r2, [sp, #4]
 800e734:	50a3      	str	r3, [r4, r2]
 800e736:	3404      	adds	r4, #4
 800e738:	e79d      	b.n	800e676 <__multiply+0x76>
 800e73a:	3e01      	subs	r6, #1
 800e73c:	e79f      	b.n	800e67e <__multiply+0x7e>
 800e73e:	bf00      	nop
 800e740:	080170e7 	.word	0x080170e7
 800e744:	080170f8 	.word	0x080170f8

0800e748 <__pow5mult>:
 800e748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e74c:	4615      	mov	r5, r2
 800e74e:	f012 0203 	ands.w	r2, r2, #3
 800e752:	4607      	mov	r7, r0
 800e754:	460e      	mov	r6, r1
 800e756:	d007      	beq.n	800e768 <__pow5mult+0x20>
 800e758:	3a01      	subs	r2, #1
 800e75a:	4c25      	ldr	r4, [pc, #148]	@ (800e7f0 <__pow5mult+0xa8>)
 800e75c:	2300      	movs	r3, #0
 800e75e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e762:	f7ff fea3 	bl	800e4ac <__multadd>
 800e766:	4606      	mov	r6, r0
 800e768:	10ad      	asrs	r5, r5, #2
 800e76a:	d03d      	beq.n	800e7e8 <__pow5mult+0xa0>
 800e76c:	69fc      	ldr	r4, [r7, #28]
 800e76e:	b97c      	cbnz	r4, 800e790 <__pow5mult+0x48>
 800e770:	2010      	movs	r0, #16
 800e772:	f7fe f885 	bl	800c880 <malloc>
 800e776:	4602      	mov	r2, r0
 800e778:	61f8      	str	r0, [r7, #28]
 800e77a:	b928      	cbnz	r0, 800e788 <__pow5mult+0x40>
 800e77c:	4b1d      	ldr	r3, [pc, #116]	@ (800e7f4 <__pow5mult+0xac>)
 800e77e:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e782:	481d      	ldr	r0, [pc, #116]	@ (800e7f8 <__pow5mult+0xb0>)
 800e784:	f000 fbd0 	bl	800ef28 <__assert_func>
 800e788:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e78c:	6004      	str	r4, [r0, #0]
 800e78e:	60c4      	str	r4, [r0, #12]
 800e790:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e794:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e798:	b94c      	cbnz	r4, 800e7ae <__pow5mult+0x66>
 800e79a:	f240 2171 	movw	r1, #625	@ 0x271
 800e79e:	4638      	mov	r0, r7
 800e7a0:	f7ff ff18 	bl	800e5d4 <__i2b>
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	4604      	mov	r4, r0
 800e7a8:	f8c8 0008 	str.w	r0, [r8, #8]
 800e7ac:	6003      	str	r3, [r0, #0]
 800e7ae:	f04f 0900 	mov.w	r9, #0
 800e7b2:	07eb      	lsls	r3, r5, #31
 800e7b4:	d50a      	bpl.n	800e7cc <__pow5mult+0x84>
 800e7b6:	4631      	mov	r1, r6
 800e7b8:	4622      	mov	r2, r4
 800e7ba:	4638      	mov	r0, r7
 800e7bc:	f7ff ff20 	bl	800e600 <__multiply>
 800e7c0:	4680      	mov	r8, r0
 800e7c2:	4631      	mov	r1, r6
 800e7c4:	4638      	mov	r0, r7
 800e7c6:	4646      	mov	r6, r8
 800e7c8:	f7ff fe4e 	bl	800e468 <_Bfree>
 800e7cc:	106d      	asrs	r5, r5, #1
 800e7ce:	d00b      	beq.n	800e7e8 <__pow5mult+0xa0>
 800e7d0:	6820      	ldr	r0, [r4, #0]
 800e7d2:	b938      	cbnz	r0, 800e7e4 <__pow5mult+0x9c>
 800e7d4:	4622      	mov	r2, r4
 800e7d6:	4621      	mov	r1, r4
 800e7d8:	4638      	mov	r0, r7
 800e7da:	f7ff ff11 	bl	800e600 <__multiply>
 800e7de:	6020      	str	r0, [r4, #0]
 800e7e0:	f8c0 9000 	str.w	r9, [r0]
 800e7e4:	4604      	mov	r4, r0
 800e7e6:	e7e4      	b.n	800e7b2 <__pow5mult+0x6a>
 800e7e8:	4630      	mov	r0, r6
 800e7ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7ee:	bf00      	nop
 800e7f0:	080171a8 	.word	0x080171a8
 800e7f4:	08017078 	.word	0x08017078
 800e7f8:	080170f8 	.word	0x080170f8

0800e7fc <__lshift>:
 800e7fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e800:	460c      	mov	r4, r1
 800e802:	4607      	mov	r7, r0
 800e804:	4691      	mov	r9, r2
 800e806:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e80a:	6923      	ldr	r3, [r4, #16]
 800e80c:	6849      	ldr	r1, [r1, #4]
 800e80e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e812:	68a3      	ldr	r3, [r4, #8]
 800e814:	f108 0601 	add.w	r6, r8, #1
 800e818:	42b3      	cmp	r3, r6
 800e81a:	db0b      	blt.n	800e834 <__lshift+0x38>
 800e81c:	4638      	mov	r0, r7
 800e81e:	f7ff fde3 	bl	800e3e8 <_Balloc>
 800e822:	4605      	mov	r5, r0
 800e824:	b948      	cbnz	r0, 800e83a <__lshift+0x3e>
 800e826:	4602      	mov	r2, r0
 800e828:	4b28      	ldr	r3, [pc, #160]	@ (800e8cc <__lshift+0xd0>)
 800e82a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e82e:	4828      	ldr	r0, [pc, #160]	@ (800e8d0 <__lshift+0xd4>)
 800e830:	f000 fb7a 	bl	800ef28 <__assert_func>
 800e834:	3101      	adds	r1, #1
 800e836:	005b      	lsls	r3, r3, #1
 800e838:	e7ee      	b.n	800e818 <__lshift+0x1c>
 800e83a:	2300      	movs	r3, #0
 800e83c:	f100 0114 	add.w	r1, r0, #20
 800e840:	f100 0210 	add.w	r2, r0, #16
 800e844:	4618      	mov	r0, r3
 800e846:	4553      	cmp	r3, sl
 800e848:	db33      	blt.n	800e8b2 <__lshift+0xb6>
 800e84a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e84e:	f104 0314 	add.w	r3, r4, #20
 800e852:	6920      	ldr	r0, [r4, #16]
 800e854:	f019 091f 	ands.w	r9, r9, #31
 800e858:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e85c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e860:	d02b      	beq.n	800e8ba <__lshift+0xbe>
 800e862:	f1c9 0e20 	rsb	lr, r9, #32
 800e866:	468a      	mov	sl, r1
 800e868:	2200      	movs	r2, #0
 800e86a:	6818      	ldr	r0, [r3, #0]
 800e86c:	fa00 f009 	lsl.w	r0, r0, r9
 800e870:	4310      	orrs	r0, r2
 800e872:	f84a 0b04 	str.w	r0, [sl], #4
 800e876:	f853 2b04 	ldr.w	r2, [r3], #4
 800e87a:	459c      	cmp	ip, r3
 800e87c:	fa22 f20e 	lsr.w	r2, r2, lr
 800e880:	d8f3      	bhi.n	800e86a <__lshift+0x6e>
 800e882:	ebac 0304 	sub.w	r3, ip, r4
 800e886:	f104 0015 	add.w	r0, r4, #21
 800e88a:	3b15      	subs	r3, #21
 800e88c:	f023 0303 	bic.w	r3, r3, #3
 800e890:	3304      	adds	r3, #4
 800e892:	4560      	cmp	r0, ip
 800e894:	bf88      	it	hi
 800e896:	2304      	movhi	r3, #4
 800e898:	50ca      	str	r2, [r1, r3]
 800e89a:	b10a      	cbz	r2, 800e8a0 <__lshift+0xa4>
 800e89c:	f108 0602 	add.w	r6, r8, #2
 800e8a0:	3e01      	subs	r6, #1
 800e8a2:	4638      	mov	r0, r7
 800e8a4:	4621      	mov	r1, r4
 800e8a6:	612e      	str	r6, [r5, #16]
 800e8a8:	f7ff fdde 	bl	800e468 <_Bfree>
 800e8ac:	4628      	mov	r0, r5
 800e8ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8b2:	3301      	adds	r3, #1
 800e8b4:	f842 0f04 	str.w	r0, [r2, #4]!
 800e8b8:	e7c5      	b.n	800e846 <__lshift+0x4a>
 800e8ba:	3904      	subs	r1, #4
 800e8bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8c0:	459c      	cmp	ip, r3
 800e8c2:	f841 2f04 	str.w	r2, [r1, #4]!
 800e8c6:	d8f9      	bhi.n	800e8bc <__lshift+0xc0>
 800e8c8:	e7ea      	b.n	800e8a0 <__lshift+0xa4>
 800e8ca:	bf00      	nop
 800e8cc:	080170e7 	.word	0x080170e7
 800e8d0:	080170f8 	.word	0x080170f8

0800e8d4 <__mcmp>:
 800e8d4:	4603      	mov	r3, r0
 800e8d6:	690a      	ldr	r2, [r1, #16]
 800e8d8:	6900      	ldr	r0, [r0, #16]
 800e8da:	1a80      	subs	r0, r0, r2
 800e8dc:	b530      	push	{r4, r5, lr}
 800e8de:	d10e      	bne.n	800e8fe <__mcmp+0x2a>
 800e8e0:	3314      	adds	r3, #20
 800e8e2:	3114      	adds	r1, #20
 800e8e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e8e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e8ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e8f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e8f4:	4295      	cmp	r5, r2
 800e8f6:	d003      	beq.n	800e900 <__mcmp+0x2c>
 800e8f8:	d205      	bcs.n	800e906 <__mcmp+0x32>
 800e8fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e8fe:	bd30      	pop	{r4, r5, pc}
 800e900:	42a3      	cmp	r3, r4
 800e902:	d3f3      	bcc.n	800e8ec <__mcmp+0x18>
 800e904:	e7fb      	b.n	800e8fe <__mcmp+0x2a>
 800e906:	2001      	movs	r0, #1
 800e908:	e7f9      	b.n	800e8fe <__mcmp+0x2a>
	...

0800e90c <__mdiff>:
 800e90c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e910:	4689      	mov	r9, r1
 800e912:	4606      	mov	r6, r0
 800e914:	4611      	mov	r1, r2
 800e916:	4614      	mov	r4, r2
 800e918:	4648      	mov	r0, r9
 800e91a:	f7ff ffdb 	bl	800e8d4 <__mcmp>
 800e91e:	1e05      	subs	r5, r0, #0
 800e920:	d112      	bne.n	800e948 <__mdiff+0x3c>
 800e922:	4629      	mov	r1, r5
 800e924:	4630      	mov	r0, r6
 800e926:	f7ff fd5f 	bl	800e3e8 <_Balloc>
 800e92a:	4602      	mov	r2, r0
 800e92c:	b928      	cbnz	r0, 800e93a <__mdiff+0x2e>
 800e92e:	4b41      	ldr	r3, [pc, #260]	@ (800ea34 <__mdiff+0x128>)
 800e930:	f240 2137 	movw	r1, #567	@ 0x237
 800e934:	4840      	ldr	r0, [pc, #256]	@ (800ea38 <__mdiff+0x12c>)
 800e936:	f000 faf7 	bl	800ef28 <__assert_func>
 800e93a:	2301      	movs	r3, #1
 800e93c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e940:	4610      	mov	r0, r2
 800e942:	b003      	add	sp, #12
 800e944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e948:	bfbc      	itt	lt
 800e94a:	464b      	movlt	r3, r9
 800e94c:	46a1      	movlt	r9, r4
 800e94e:	4630      	mov	r0, r6
 800e950:	bfb8      	it	lt
 800e952:	2501      	movlt	r5, #1
 800e954:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e958:	bfb4      	ite	lt
 800e95a:	461c      	movlt	r4, r3
 800e95c:	2500      	movge	r5, #0
 800e95e:	f7ff fd43 	bl	800e3e8 <_Balloc>
 800e962:	4602      	mov	r2, r0
 800e964:	b918      	cbnz	r0, 800e96e <__mdiff+0x62>
 800e966:	4b33      	ldr	r3, [pc, #204]	@ (800ea34 <__mdiff+0x128>)
 800e968:	f240 2145 	movw	r1, #581	@ 0x245
 800e96c:	e7e2      	b.n	800e934 <__mdiff+0x28>
 800e96e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e972:	f104 0e14 	add.w	lr, r4, #20
 800e976:	6926      	ldr	r6, [r4, #16]
 800e978:	f100 0b14 	add.w	fp, r0, #20
 800e97c:	60c5      	str	r5, [r0, #12]
 800e97e:	f109 0514 	add.w	r5, r9, #20
 800e982:	f109 0310 	add.w	r3, r9, #16
 800e986:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e98a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e98e:	46d9      	mov	r9, fp
 800e990:	f04f 0c00 	mov.w	ip, #0
 800e994:	9301      	str	r3, [sp, #4]
 800e996:	9b01      	ldr	r3, [sp, #4]
 800e998:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e99c:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e9a0:	4576      	cmp	r6, lr
 800e9a2:	9301      	str	r3, [sp, #4]
 800e9a4:	fa1f f38a 	uxth.w	r3, sl
 800e9a8:	4619      	mov	r1, r3
 800e9aa:	b283      	uxth	r3, r0
 800e9ac:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800e9b0:	eba1 0303 	sub.w	r3, r1, r3
 800e9b4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e9b8:	4463      	add	r3, ip
 800e9ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e9be:	b29b      	uxth	r3, r3
 800e9c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e9c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e9c8:	f849 3b04 	str.w	r3, [r9], #4
 800e9cc:	d8e3      	bhi.n	800e996 <__mdiff+0x8a>
 800e9ce:	1b33      	subs	r3, r6, r4
 800e9d0:	3415      	adds	r4, #21
 800e9d2:	3b15      	subs	r3, #21
 800e9d4:	f023 0303 	bic.w	r3, r3, #3
 800e9d8:	3304      	adds	r3, #4
 800e9da:	42a6      	cmp	r6, r4
 800e9dc:	bf38      	it	cc
 800e9de:	2304      	movcc	r3, #4
 800e9e0:	441d      	add	r5, r3
 800e9e2:	445b      	add	r3, fp
 800e9e4:	462c      	mov	r4, r5
 800e9e6:	461e      	mov	r6, r3
 800e9e8:	4544      	cmp	r4, r8
 800e9ea:	d30e      	bcc.n	800ea0a <__mdiff+0xfe>
 800e9ec:	f108 0103 	add.w	r1, r8, #3
 800e9f0:	1b49      	subs	r1, r1, r5
 800e9f2:	3d03      	subs	r5, #3
 800e9f4:	f021 0103 	bic.w	r1, r1, #3
 800e9f8:	45a8      	cmp	r8, r5
 800e9fa:	bf38      	it	cc
 800e9fc:	2100      	movcc	r1, #0
 800e9fe:	440b      	add	r3, r1
 800ea00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ea04:	b199      	cbz	r1, 800ea2e <__mdiff+0x122>
 800ea06:	6117      	str	r7, [r2, #16]
 800ea08:	e79a      	b.n	800e940 <__mdiff+0x34>
 800ea0a:	f854 1b04 	ldr.w	r1, [r4], #4
 800ea0e:	46e6      	mov	lr, ip
 800ea10:	fa1f fc81 	uxth.w	ip, r1
 800ea14:	0c08      	lsrs	r0, r1, #16
 800ea16:	4471      	add	r1, lr
 800ea18:	44f4      	add	ip, lr
 800ea1a:	b289      	uxth	r1, r1
 800ea1c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ea20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ea24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ea28:	f846 1b04 	str.w	r1, [r6], #4
 800ea2c:	e7dc      	b.n	800e9e8 <__mdiff+0xdc>
 800ea2e:	3f01      	subs	r7, #1
 800ea30:	e7e6      	b.n	800ea00 <__mdiff+0xf4>
 800ea32:	bf00      	nop
 800ea34:	080170e7 	.word	0x080170e7
 800ea38:	080170f8 	.word	0x080170f8

0800ea3c <__d2b>:
 800ea3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea40:	460f      	mov	r7, r1
 800ea42:	2101      	movs	r1, #1
 800ea44:	4616      	mov	r6, r2
 800ea46:	ec59 8b10 	vmov	r8, r9, d0
 800ea4a:	f7ff fccd 	bl	800e3e8 <_Balloc>
 800ea4e:	4604      	mov	r4, r0
 800ea50:	b930      	cbnz	r0, 800ea60 <__d2b+0x24>
 800ea52:	4602      	mov	r2, r0
 800ea54:	4b23      	ldr	r3, [pc, #140]	@ (800eae4 <__d2b+0xa8>)
 800ea56:	f240 310f 	movw	r1, #783	@ 0x30f
 800ea5a:	4823      	ldr	r0, [pc, #140]	@ (800eae8 <__d2b+0xac>)
 800ea5c:	f000 fa64 	bl	800ef28 <__assert_func>
 800ea60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ea64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ea68:	b10d      	cbz	r5, 800ea6e <__d2b+0x32>
 800ea6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea6e:	9301      	str	r3, [sp, #4]
 800ea70:	f1b8 0300 	subs.w	r3, r8, #0
 800ea74:	d023      	beq.n	800eabe <__d2b+0x82>
 800ea76:	4668      	mov	r0, sp
 800ea78:	9300      	str	r3, [sp, #0]
 800ea7a:	f7ff fd7e 	bl	800e57a <__lo0bits>
 800ea7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ea82:	b1d0      	cbz	r0, 800eaba <__d2b+0x7e>
 800ea84:	f1c0 0320 	rsb	r3, r0, #32
 800ea88:	fa02 f303 	lsl.w	r3, r2, r3
 800ea8c:	40c2      	lsrs	r2, r0
 800ea8e:	430b      	orrs	r3, r1
 800ea90:	9201      	str	r2, [sp, #4]
 800ea92:	6163      	str	r3, [r4, #20]
 800ea94:	9b01      	ldr	r3, [sp, #4]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	61a3      	str	r3, [r4, #24]
 800ea9a:	bf0c      	ite	eq
 800ea9c:	2201      	moveq	r2, #1
 800ea9e:	2202      	movne	r2, #2
 800eaa0:	6122      	str	r2, [r4, #16]
 800eaa2:	b1a5      	cbz	r5, 800eace <__d2b+0x92>
 800eaa4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eaa8:	4405      	add	r5, r0
 800eaaa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eaae:	603d      	str	r5, [r7, #0]
 800eab0:	6030      	str	r0, [r6, #0]
 800eab2:	4620      	mov	r0, r4
 800eab4:	b003      	add	sp, #12
 800eab6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eaba:	6161      	str	r1, [r4, #20]
 800eabc:	e7ea      	b.n	800ea94 <__d2b+0x58>
 800eabe:	a801      	add	r0, sp, #4
 800eac0:	f7ff fd5b 	bl	800e57a <__lo0bits>
 800eac4:	9b01      	ldr	r3, [sp, #4]
 800eac6:	3020      	adds	r0, #32
 800eac8:	2201      	movs	r2, #1
 800eaca:	6163      	str	r3, [r4, #20]
 800eacc:	e7e8      	b.n	800eaa0 <__d2b+0x64>
 800eace:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ead2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ead6:	6038      	str	r0, [r7, #0]
 800ead8:	6918      	ldr	r0, [r3, #16]
 800eada:	f7ff fd2f 	bl	800e53c <__hi0bits>
 800eade:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eae2:	e7e5      	b.n	800eab0 <__d2b+0x74>
 800eae4:	080170e7 	.word	0x080170e7
 800eae8:	080170f8 	.word	0x080170f8

0800eaec <__ssputs_r>:
 800eaec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eaf0:	461f      	mov	r7, r3
 800eaf2:	688e      	ldr	r6, [r1, #8]
 800eaf4:	4682      	mov	sl, r0
 800eaf6:	460c      	mov	r4, r1
 800eaf8:	42be      	cmp	r6, r7
 800eafa:	4690      	mov	r8, r2
 800eafc:	680b      	ldr	r3, [r1, #0]
 800eafe:	d82d      	bhi.n	800eb5c <__ssputs_r+0x70>
 800eb00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eb08:	d026      	beq.n	800eb58 <__ssputs_r+0x6c>
 800eb0a:	6965      	ldr	r5, [r4, #20]
 800eb0c:	6909      	ldr	r1, [r1, #16]
 800eb0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb12:	eba3 0901 	sub.w	r9, r3, r1
 800eb16:	1c7b      	adds	r3, r7, #1
 800eb18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eb1c:	444b      	add	r3, r9
 800eb1e:	106d      	asrs	r5, r5, #1
 800eb20:	429d      	cmp	r5, r3
 800eb22:	bf38      	it	cc
 800eb24:	461d      	movcc	r5, r3
 800eb26:	0553      	lsls	r3, r2, #21
 800eb28:	d527      	bpl.n	800eb7a <__ssputs_r+0x8e>
 800eb2a:	4629      	mov	r1, r5
 800eb2c:	f7fd feda 	bl	800c8e4 <_malloc_r>
 800eb30:	4606      	mov	r6, r0
 800eb32:	b360      	cbz	r0, 800eb8e <__ssputs_r+0xa2>
 800eb34:	464a      	mov	r2, r9
 800eb36:	6921      	ldr	r1, [r4, #16]
 800eb38:	f7fe fd9d 	bl	800d676 <memcpy>
 800eb3c:	89a3      	ldrh	r3, [r4, #12]
 800eb3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800eb42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb46:	81a3      	strh	r3, [r4, #12]
 800eb48:	6126      	str	r6, [r4, #16]
 800eb4a:	444e      	add	r6, r9
 800eb4c:	6165      	str	r5, [r4, #20]
 800eb4e:	eba5 0509 	sub.w	r5, r5, r9
 800eb52:	6026      	str	r6, [r4, #0]
 800eb54:	463e      	mov	r6, r7
 800eb56:	60a5      	str	r5, [r4, #8]
 800eb58:	42be      	cmp	r6, r7
 800eb5a:	d900      	bls.n	800eb5e <__ssputs_r+0x72>
 800eb5c:	463e      	mov	r6, r7
 800eb5e:	4632      	mov	r2, r6
 800eb60:	4641      	mov	r1, r8
 800eb62:	6820      	ldr	r0, [r4, #0]
 800eb64:	f000 f9c6 	bl	800eef4 <memmove>
 800eb68:	68a3      	ldr	r3, [r4, #8]
 800eb6a:	2000      	movs	r0, #0
 800eb6c:	1b9b      	subs	r3, r3, r6
 800eb6e:	60a3      	str	r3, [r4, #8]
 800eb70:	6823      	ldr	r3, [r4, #0]
 800eb72:	4433      	add	r3, r6
 800eb74:	6023      	str	r3, [r4, #0]
 800eb76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb7a:	462a      	mov	r2, r5
 800eb7c:	f000 fa18 	bl	800efb0 <_realloc_r>
 800eb80:	4606      	mov	r6, r0
 800eb82:	2800      	cmp	r0, #0
 800eb84:	d1e0      	bne.n	800eb48 <__ssputs_r+0x5c>
 800eb86:	6921      	ldr	r1, [r4, #16]
 800eb88:	4650      	mov	r0, sl
 800eb8a:	f7ff fbe3 	bl	800e354 <_free_r>
 800eb8e:	230c      	movs	r3, #12
 800eb90:	f04f 30ff 	mov.w	r0, #4294967295
 800eb94:	f8ca 3000 	str.w	r3, [sl]
 800eb98:	89a3      	ldrh	r3, [r4, #12]
 800eb9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb9e:	81a3      	strh	r3, [r4, #12]
 800eba0:	e7e9      	b.n	800eb76 <__ssputs_r+0x8a>
	...

0800eba4 <_svfiprintf_r>:
 800eba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eba8:	4698      	mov	r8, r3
 800ebaa:	898b      	ldrh	r3, [r1, #12]
 800ebac:	b09d      	sub	sp, #116	@ 0x74
 800ebae:	4607      	mov	r7, r0
 800ebb0:	061b      	lsls	r3, r3, #24
 800ebb2:	460d      	mov	r5, r1
 800ebb4:	4614      	mov	r4, r2
 800ebb6:	d510      	bpl.n	800ebda <_svfiprintf_r+0x36>
 800ebb8:	690b      	ldr	r3, [r1, #16]
 800ebba:	b973      	cbnz	r3, 800ebda <_svfiprintf_r+0x36>
 800ebbc:	2140      	movs	r1, #64	@ 0x40
 800ebbe:	f7fd fe91 	bl	800c8e4 <_malloc_r>
 800ebc2:	6028      	str	r0, [r5, #0]
 800ebc4:	6128      	str	r0, [r5, #16]
 800ebc6:	b930      	cbnz	r0, 800ebd6 <_svfiprintf_r+0x32>
 800ebc8:	230c      	movs	r3, #12
 800ebca:	603b      	str	r3, [r7, #0]
 800ebcc:	f04f 30ff 	mov.w	r0, #4294967295
 800ebd0:	b01d      	add	sp, #116	@ 0x74
 800ebd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebd6:	2340      	movs	r3, #64	@ 0x40
 800ebd8:	616b      	str	r3, [r5, #20]
 800ebda:	2300      	movs	r3, #0
 800ebdc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ebe0:	f04f 0901 	mov.w	r9, #1
 800ebe4:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ed88 <_svfiprintf_r+0x1e4>
 800ebe8:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebea:	2320      	movs	r3, #32
 800ebec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ebf0:	2330      	movs	r3, #48	@ 0x30
 800ebf2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ebf6:	4623      	mov	r3, r4
 800ebf8:	469a      	mov	sl, r3
 800ebfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebfe:	b10a      	cbz	r2, 800ec04 <_svfiprintf_r+0x60>
 800ec00:	2a25      	cmp	r2, #37	@ 0x25
 800ec02:	d1f9      	bne.n	800ebf8 <_svfiprintf_r+0x54>
 800ec04:	ebba 0b04 	subs.w	fp, sl, r4
 800ec08:	d00b      	beq.n	800ec22 <_svfiprintf_r+0x7e>
 800ec0a:	465b      	mov	r3, fp
 800ec0c:	4622      	mov	r2, r4
 800ec0e:	4629      	mov	r1, r5
 800ec10:	4638      	mov	r0, r7
 800ec12:	f7ff ff6b 	bl	800eaec <__ssputs_r>
 800ec16:	3001      	adds	r0, #1
 800ec18:	f000 80a7 	beq.w	800ed6a <_svfiprintf_r+0x1c6>
 800ec1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec1e:	445a      	add	r2, fp
 800ec20:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec22:	f89a 3000 	ldrb.w	r3, [sl]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	f000 809f 	beq.w	800ed6a <_svfiprintf_r+0x1c6>
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ec32:	f10a 0a01 	add.w	sl, sl, #1
 800ec36:	9304      	str	r3, [sp, #16]
 800ec38:	9307      	str	r3, [sp, #28]
 800ec3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ec3e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ec40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec44:	4654      	mov	r4, sl
 800ec46:	2205      	movs	r2, #5
 800ec48:	484f      	ldr	r0, [pc, #316]	@ (800ed88 <_svfiprintf_r+0x1e4>)
 800ec4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec4e:	f7fe fd04 	bl	800d65a <memchr>
 800ec52:	9a04      	ldr	r2, [sp, #16]
 800ec54:	b9d8      	cbnz	r0, 800ec8e <_svfiprintf_r+0xea>
 800ec56:	06d0      	lsls	r0, r2, #27
 800ec58:	bf44      	itt	mi
 800ec5a:	2320      	movmi	r3, #32
 800ec5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec60:	0711      	lsls	r1, r2, #28
 800ec62:	bf44      	itt	mi
 800ec64:	232b      	movmi	r3, #43	@ 0x2b
 800ec66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ec6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec70:	d015      	beq.n	800ec9e <_svfiprintf_r+0xfa>
 800ec72:	9a07      	ldr	r2, [sp, #28]
 800ec74:	4654      	mov	r4, sl
 800ec76:	2000      	movs	r0, #0
 800ec78:	f04f 0c0a 	mov.w	ip, #10
 800ec7c:	4621      	mov	r1, r4
 800ec7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec82:	3b30      	subs	r3, #48	@ 0x30
 800ec84:	2b09      	cmp	r3, #9
 800ec86:	d94b      	bls.n	800ed20 <_svfiprintf_r+0x17c>
 800ec88:	b1b0      	cbz	r0, 800ecb8 <_svfiprintf_r+0x114>
 800ec8a:	9207      	str	r2, [sp, #28]
 800ec8c:	e014      	b.n	800ecb8 <_svfiprintf_r+0x114>
 800ec8e:	eba0 0308 	sub.w	r3, r0, r8
 800ec92:	46a2      	mov	sl, r4
 800ec94:	fa09 f303 	lsl.w	r3, r9, r3
 800ec98:	4313      	orrs	r3, r2
 800ec9a:	9304      	str	r3, [sp, #16]
 800ec9c:	e7d2      	b.n	800ec44 <_svfiprintf_r+0xa0>
 800ec9e:	9b03      	ldr	r3, [sp, #12]
 800eca0:	1d19      	adds	r1, r3, #4
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	9103      	str	r1, [sp, #12]
 800eca8:	bfbb      	ittet	lt
 800ecaa:	425b      	neglt	r3, r3
 800ecac:	f042 0202 	orrlt.w	r2, r2, #2
 800ecb0:	9307      	strge	r3, [sp, #28]
 800ecb2:	9307      	strlt	r3, [sp, #28]
 800ecb4:	bfb8      	it	lt
 800ecb6:	9204      	strlt	r2, [sp, #16]
 800ecb8:	7823      	ldrb	r3, [r4, #0]
 800ecba:	2b2e      	cmp	r3, #46	@ 0x2e
 800ecbc:	d10a      	bne.n	800ecd4 <_svfiprintf_r+0x130>
 800ecbe:	7863      	ldrb	r3, [r4, #1]
 800ecc0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecc2:	d132      	bne.n	800ed2a <_svfiprintf_r+0x186>
 800ecc4:	9b03      	ldr	r3, [sp, #12]
 800ecc6:	3402      	adds	r4, #2
 800ecc8:	1d1a      	adds	r2, r3, #4
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ecd0:	9203      	str	r2, [sp, #12]
 800ecd2:	9305      	str	r3, [sp, #20]
 800ecd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ed98 <_svfiprintf_r+0x1f4>
 800ecd8:	2203      	movs	r2, #3
 800ecda:	7821      	ldrb	r1, [r4, #0]
 800ecdc:	4650      	mov	r0, sl
 800ecde:	f7fe fcbc 	bl	800d65a <memchr>
 800ece2:	b138      	cbz	r0, 800ecf4 <_svfiprintf_r+0x150>
 800ece4:	eba0 000a 	sub.w	r0, r0, sl
 800ece8:	2240      	movs	r2, #64	@ 0x40
 800ecea:	9b04      	ldr	r3, [sp, #16]
 800ecec:	3401      	adds	r4, #1
 800ecee:	4082      	lsls	r2, r0
 800ecf0:	4313      	orrs	r3, r2
 800ecf2:	9304      	str	r3, [sp, #16]
 800ecf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecf8:	2206      	movs	r2, #6
 800ecfa:	4824      	ldr	r0, [pc, #144]	@ (800ed8c <_svfiprintf_r+0x1e8>)
 800ecfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed00:	f7fe fcab 	bl	800d65a <memchr>
 800ed04:	2800      	cmp	r0, #0
 800ed06:	d036      	beq.n	800ed76 <_svfiprintf_r+0x1d2>
 800ed08:	4b21      	ldr	r3, [pc, #132]	@ (800ed90 <_svfiprintf_r+0x1ec>)
 800ed0a:	bb1b      	cbnz	r3, 800ed54 <_svfiprintf_r+0x1b0>
 800ed0c:	9b03      	ldr	r3, [sp, #12]
 800ed0e:	3307      	adds	r3, #7
 800ed10:	f023 0307 	bic.w	r3, r3, #7
 800ed14:	3308      	adds	r3, #8
 800ed16:	9303      	str	r3, [sp, #12]
 800ed18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed1a:	4433      	add	r3, r6
 800ed1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed1e:	e76a      	b.n	800ebf6 <_svfiprintf_r+0x52>
 800ed20:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed24:	460c      	mov	r4, r1
 800ed26:	2001      	movs	r0, #1
 800ed28:	e7a8      	b.n	800ec7c <_svfiprintf_r+0xd8>
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	3401      	adds	r4, #1
 800ed2e:	f04f 0c0a 	mov.w	ip, #10
 800ed32:	4619      	mov	r1, r3
 800ed34:	9305      	str	r3, [sp, #20]
 800ed36:	4620      	mov	r0, r4
 800ed38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed3c:	3a30      	subs	r2, #48	@ 0x30
 800ed3e:	2a09      	cmp	r2, #9
 800ed40:	d903      	bls.n	800ed4a <_svfiprintf_r+0x1a6>
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d0c6      	beq.n	800ecd4 <_svfiprintf_r+0x130>
 800ed46:	9105      	str	r1, [sp, #20]
 800ed48:	e7c4      	b.n	800ecd4 <_svfiprintf_r+0x130>
 800ed4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed4e:	4604      	mov	r4, r0
 800ed50:	2301      	movs	r3, #1
 800ed52:	e7f0      	b.n	800ed36 <_svfiprintf_r+0x192>
 800ed54:	ab03      	add	r3, sp, #12
 800ed56:	462a      	mov	r2, r5
 800ed58:	a904      	add	r1, sp, #16
 800ed5a:	4638      	mov	r0, r7
 800ed5c:	9300      	str	r3, [sp, #0]
 800ed5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ed94 <_svfiprintf_r+0x1f0>)
 800ed60:	f7fd feea 	bl	800cb38 <_printf_float>
 800ed64:	1c42      	adds	r2, r0, #1
 800ed66:	4606      	mov	r6, r0
 800ed68:	d1d6      	bne.n	800ed18 <_svfiprintf_r+0x174>
 800ed6a:	89ab      	ldrh	r3, [r5, #12]
 800ed6c:	065b      	lsls	r3, r3, #25
 800ed6e:	f53f af2d 	bmi.w	800ebcc <_svfiprintf_r+0x28>
 800ed72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ed74:	e72c      	b.n	800ebd0 <_svfiprintf_r+0x2c>
 800ed76:	ab03      	add	r3, sp, #12
 800ed78:	462a      	mov	r2, r5
 800ed7a:	a904      	add	r1, sp, #16
 800ed7c:	4638      	mov	r0, r7
 800ed7e:	9300      	str	r3, [sp, #0]
 800ed80:	4b04      	ldr	r3, [pc, #16]	@ (800ed94 <_svfiprintf_r+0x1f0>)
 800ed82:	f7fe f975 	bl	800d070 <_printf_i>
 800ed86:	e7ed      	b.n	800ed64 <_svfiprintf_r+0x1c0>
 800ed88:	08017151 	.word	0x08017151
 800ed8c:	0801715b 	.word	0x0801715b
 800ed90:	0800cb39 	.word	0x0800cb39
 800ed94:	0800eaed 	.word	0x0800eaed
 800ed98:	08017157 	.word	0x08017157

0800ed9c <__sflush_r>:
 800ed9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eda0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eda4:	0716      	lsls	r6, r2, #28
 800eda6:	4605      	mov	r5, r0
 800eda8:	460c      	mov	r4, r1
 800edaa:	d454      	bmi.n	800ee56 <__sflush_r+0xba>
 800edac:	684b      	ldr	r3, [r1, #4]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	dc02      	bgt.n	800edb8 <__sflush_r+0x1c>
 800edb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	dd48      	ble.n	800ee4a <__sflush_r+0xae>
 800edb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800edba:	2e00      	cmp	r6, #0
 800edbc:	d045      	beq.n	800ee4a <__sflush_r+0xae>
 800edbe:	2300      	movs	r3, #0
 800edc0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800edc4:	682f      	ldr	r7, [r5, #0]
 800edc6:	6a21      	ldr	r1, [r4, #32]
 800edc8:	602b      	str	r3, [r5, #0]
 800edca:	d030      	beq.n	800ee2e <__sflush_r+0x92>
 800edcc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800edce:	89a3      	ldrh	r3, [r4, #12]
 800edd0:	0759      	lsls	r1, r3, #29
 800edd2:	d505      	bpl.n	800ede0 <__sflush_r+0x44>
 800edd4:	6863      	ldr	r3, [r4, #4]
 800edd6:	1ad2      	subs	r2, r2, r3
 800edd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800edda:	b10b      	cbz	r3, 800ede0 <__sflush_r+0x44>
 800eddc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800edde:	1ad2      	subs	r2, r2, r3
 800ede0:	2300      	movs	r3, #0
 800ede2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ede4:	6a21      	ldr	r1, [r4, #32]
 800ede6:	4628      	mov	r0, r5
 800ede8:	47b0      	blx	r6
 800edea:	1c43      	adds	r3, r0, #1
 800edec:	89a3      	ldrh	r3, [r4, #12]
 800edee:	d106      	bne.n	800edfe <__sflush_r+0x62>
 800edf0:	6829      	ldr	r1, [r5, #0]
 800edf2:	291d      	cmp	r1, #29
 800edf4:	d82b      	bhi.n	800ee4e <__sflush_r+0xb2>
 800edf6:	4a2a      	ldr	r2, [pc, #168]	@ (800eea0 <__sflush_r+0x104>)
 800edf8:	40ca      	lsrs	r2, r1
 800edfa:	07d6      	lsls	r6, r2, #31
 800edfc:	d527      	bpl.n	800ee4e <__sflush_r+0xb2>
 800edfe:	2200      	movs	r2, #0
 800ee00:	04d9      	lsls	r1, r3, #19
 800ee02:	6062      	str	r2, [r4, #4]
 800ee04:	6922      	ldr	r2, [r4, #16]
 800ee06:	6022      	str	r2, [r4, #0]
 800ee08:	d504      	bpl.n	800ee14 <__sflush_r+0x78>
 800ee0a:	1c42      	adds	r2, r0, #1
 800ee0c:	d101      	bne.n	800ee12 <__sflush_r+0x76>
 800ee0e:	682b      	ldr	r3, [r5, #0]
 800ee10:	b903      	cbnz	r3, 800ee14 <__sflush_r+0x78>
 800ee12:	6560      	str	r0, [r4, #84]	@ 0x54
 800ee14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ee16:	602f      	str	r7, [r5, #0]
 800ee18:	b1b9      	cbz	r1, 800ee4a <__sflush_r+0xae>
 800ee1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ee1e:	4299      	cmp	r1, r3
 800ee20:	d002      	beq.n	800ee28 <__sflush_r+0x8c>
 800ee22:	4628      	mov	r0, r5
 800ee24:	f7ff fa96 	bl	800e354 <_free_r>
 800ee28:	2300      	movs	r3, #0
 800ee2a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ee2c:	e00d      	b.n	800ee4a <__sflush_r+0xae>
 800ee2e:	2301      	movs	r3, #1
 800ee30:	4628      	mov	r0, r5
 800ee32:	47b0      	blx	r6
 800ee34:	4602      	mov	r2, r0
 800ee36:	1c50      	adds	r0, r2, #1
 800ee38:	d1c9      	bne.n	800edce <__sflush_r+0x32>
 800ee3a:	682b      	ldr	r3, [r5, #0]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d0c6      	beq.n	800edce <__sflush_r+0x32>
 800ee40:	2b1d      	cmp	r3, #29
 800ee42:	d001      	beq.n	800ee48 <__sflush_r+0xac>
 800ee44:	2b16      	cmp	r3, #22
 800ee46:	d11d      	bne.n	800ee84 <__sflush_r+0xe8>
 800ee48:	602f      	str	r7, [r5, #0]
 800ee4a:	2000      	movs	r0, #0
 800ee4c:	e021      	b.n	800ee92 <__sflush_r+0xf6>
 800ee4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee52:	b21b      	sxth	r3, r3
 800ee54:	e01a      	b.n	800ee8c <__sflush_r+0xf0>
 800ee56:	690f      	ldr	r7, [r1, #16]
 800ee58:	2f00      	cmp	r7, #0
 800ee5a:	d0f6      	beq.n	800ee4a <__sflush_r+0xae>
 800ee5c:	0793      	lsls	r3, r2, #30
 800ee5e:	680e      	ldr	r6, [r1, #0]
 800ee60:	600f      	str	r7, [r1, #0]
 800ee62:	bf0c      	ite	eq
 800ee64:	694b      	ldreq	r3, [r1, #20]
 800ee66:	2300      	movne	r3, #0
 800ee68:	eba6 0807 	sub.w	r8, r6, r7
 800ee6c:	608b      	str	r3, [r1, #8]
 800ee6e:	f1b8 0f00 	cmp.w	r8, #0
 800ee72:	ddea      	ble.n	800ee4a <__sflush_r+0xae>
 800ee74:	4643      	mov	r3, r8
 800ee76:	463a      	mov	r2, r7
 800ee78:	6a21      	ldr	r1, [r4, #32]
 800ee7a:	4628      	mov	r0, r5
 800ee7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ee7e:	47b0      	blx	r6
 800ee80:	2800      	cmp	r0, #0
 800ee82:	dc08      	bgt.n	800ee96 <__sflush_r+0xfa>
 800ee84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee90:	81a3      	strh	r3, [r4, #12]
 800ee92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee96:	4407      	add	r7, r0
 800ee98:	eba8 0800 	sub.w	r8, r8, r0
 800ee9c:	e7e7      	b.n	800ee6e <__sflush_r+0xd2>
 800ee9e:	bf00      	nop
 800eea0:	20400001 	.word	0x20400001

0800eea4 <_fflush_r>:
 800eea4:	b538      	push	{r3, r4, r5, lr}
 800eea6:	690b      	ldr	r3, [r1, #16]
 800eea8:	4605      	mov	r5, r0
 800eeaa:	460c      	mov	r4, r1
 800eeac:	b913      	cbnz	r3, 800eeb4 <_fflush_r+0x10>
 800eeae:	2500      	movs	r5, #0
 800eeb0:	4628      	mov	r0, r5
 800eeb2:	bd38      	pop	{r3, r4, r5, pc}
 800eeb4:	b118      	cbz	r0, 800eebe <_fflush_r+0x1a>
 800eeb6:	6a03      	ldr	r3, [r0, #32]
 800eeb8:	b90b      	cbnz	r3, 800eebe <_fflush_r+0x1a>
 800eeba:	f7fe fa83 	bl	800d3c4 <__sinit>
 800eebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d0f3      	beq.n	800eeae <_fflush_r+0xa>
 800eec6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eec8:	07d0      	lsls	r0, r2, #31
 800eeca:	d404      	bmi.n	800eed6 <_fflush_r+0x32>
 800eecc:	0599      	lsls	r1, r3, #22
 800eece:	d402      	bmi.n	800eed6 <_fflush_r+0x32>
 800eed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eed2:	f7fe fbc0 	bl	800d656 <__retarget_lock_acquire_recursive>
 800eed6:	4628      	mov	r0, r5
 800eed8:	4621      	mov	r1, r4
 800eeda:	f7ff ff5f 	bl	800ed9c <__sflush_r>
 800eede:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eee0:	4605      	mov	r5, r0
 800eee2:	07da      	lsls	r2, r3, #31
 800eee4:	d4e4      	bmi.n	800eeb0 <_fflush_r+0xc>
 800eee6:	89a3      	ldrh	r3, [r4, #12]
 800eee8:	059b      	lsls	r3, r3, #22
 800eeea:	d4e1      	bmi.n	800eeb0 <_fflush_r+0xc>
 800eeec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eeee:	f7fe fbb3 	bl	800d658 <__retarget_lock_release_recursive>
 800eef2:	e7dd      	b.n	800eeb0 <_fflush_r+0xc>

0800eef4 <memmove>:
 800eef4:	4288      	cmp	r0, r1
 800eef6:	b510      	push	{r4, lr}
 800eef8:	eb01 0402 	add.w	r4, r1, r2
 800eefc:	d902      	bls.n	800ef04 <memmove+0x10>
 800eefe:	4284      	cmp	r4, r0
 800ef00:	4623      	mov	r3, r4
 800ef02:	d807      	bhi.n	800ef14 <memmove+0x20>
 800ef04:	1e43      	subs	r3, r0, #1
 800ef06:	42a1      	cmp	r1, r4
 800ef08:	d008      	beq.n	800ef1c <memmove+0x28>
 800ef0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ef12:	e7f8      	b.n	800ef06 <memmove+0x12>
 800ef14:	4402      	add	r2, r0
 800ef16:	4601      	mov	r1, r0
 800ef18:	428a      	cmp	r2, r1
 800ef1a:	d100      	bne.n	800ef1e <memmove+0x2a>
 800ef1c:	bd10      	pop	{r4, pc}
 800ef1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ef22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ef26:	e7f7      	b.n	800ef18 <memmove+0x24>

0800ef28 <__assert_func>:
 800ef28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef2a:	4614      	mov	r4, r2
 800ef2c:	461a      	mov	r2, r3
 800ef2e:	4b09      	ldr	r3, [pc, #36]	@ (800ef54 <__assert_func+0x2c>)
 800ef30:	4605      	mov	r5, r0
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	68d8      	ldr	r0, [r3, #12]
 800ef36:	b14c      	cbz	r4, 800ef4c <__assert_func+0x24>
 800ef38:	4b07      	ldr	r3, [pc, #28]	@ (800ef58 <__assert_func+0x30>)
 800ef3a:	9100      	str	r1, [sp, #0]
 800ef3c:	4907      	ldr	r1, [pc, #28]	@ (800ef5c <__assert_func+0x34>)
 800ef3e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef42:	462b      	mov	r3, r5
 800ef44:	f000 f870 	bl	800f028 <fiprintf>
 800ef48:	f000 f880 	bl	800f04c <abort>
 800ef4c:	4b04      	ldr	r3, [pc, #16]	@ (800ef60 <__assert_func+0x38>)
 800ef4e:	461c      	mov	r4, r3
 800ef50:	e7f3      	b.n	800ef3a <__assert_func+0x12>
 800ef52:	bf00      	nop
 800ef54:	200000f4 	.word	0x200000f4
 800ef58:	0801716c 	.word	0x0801716c
 800ef5c:	08017179 	.word	0x08017179
 800ef60:	080171a7 	.word	0x080171a7

0800ef64 <_calloc_r>:
 800ef64:	b570      	push	{r4, r5, r6, lr}
 800ef66:	fba1 5402 	umull	r5, r4, r1, r2
 800ef6a:	b934      	cbnz	r4, 800ef7a <_calloc_r+0x16>
 800ef6c:	4629      	mov	r1, r5
 800ef6e:	f7fd fcb9 	bl	800c8e4 <_malloc_r>
 800ef72:	4606      	mov	r6, r0
 800ef74:	b928      	cbnz	r0, 800ef82 <_calloc_r+0x1e>
 800ef76:	4630      	mov	r0, r6
 800ef78:	bd70      	pop	{r4, r5, r6, pc}
 800ef7a:	220c      	movs	r2, #12
 800ef7c:	2600      	movs	r6, #0
 800ef7e:	6002      	str	r2, [r0, #0]
 800ef80:	e7f9      	b.n	800ef76 <_calloc_r+0x12>
 800ef82:	462a      	mov	r2, r5
 800ef84:	4621      	mov	r1, r4
 800ef86:	f7fe fad9 	bl	800d53c <memset>
 800ef8a:	e7f4      	b.n	800ef76 <_calloc_r+0x12>

0800ef8c <__ascii_mbtowc>:
 800ef8c:	b082      	sub	sp, #8
 800ef8e:	b901      	cbnz	r1, 800ef92 <__ascii_mbtowc+0x6>
 800ef90:	a901      	add	r1, sp, #4
 800ef92:	b142      	cbz	r2, 800efa6 <__ascii_mbtowc+0x1a>
 800ef94:	b14b      	cbz	r3, 800efaa <__ascii_mbtowc+0x1e>
 800ef96:	7813      	ldrb	r3, [r2, #0]
 800ef98:	600b      	str	r3, [r1, #0]
 800ef9a:	7812      	ldrb	r2, [r2, #0]
 800ef9c:	1e10      	subs	r0, r2, #0
 800ef9e:	bf18      	it	ne
 800efa0:	2001      	movne	r0, #1
 800efa2:	b002      	add	sp, #8
 800efa4:	4770      	bx	lr
 800efa6:	4610      	mov	r0, r2
 800efa8:	e7fb      	b.n	800efa2 <__ascii_mbtowc+0x16>
 800efaa:	f06f 0001 	mvn.w	r0, #1
 800efae:	e7f8      	b.n	800efa2 <__ascii_mbtowc+0x16>

0800efb0 <_realloc_r>:
 800efb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efb4:	4607      	mov	r7, r0
 800efb6:	4614      	mov	r4, r2
 800efb8:	460d      	mov	r5, r1
 800efba:	b921      	cbnz	r1, 800efc6 <_realloc_r+0x16>
 800efbc:	4611      	mov	r1, r2
 800efbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efc2:	f7fd bc8f 	b.w	800c8e4 <_malloc_r>
 800efc6:	b92a      	cbnz	r2, 800efd4 <_realloc_r+0x24>
 800efc8:	4625      	mov	r5, r4
 800efca:	f7ff f9c3 	bl	800e354 <_free_r>
 800efce:	4628      	mov	r0, r5
 800efd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efd4:	f000 f841 	bl	800f05a <_malloc_usable_size_r>
 800efd8:	4284      	cmp	r4, r0
 800efda:	4606      	mov	r6, r0
 800efdc:	d802      	bhi.n	800efe4 <_realloc_r+0x34>
 800efde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800efe2:	d8f4      	bhi.n	800efce <_realloc_r+0x1e>
 800efe4:	4621      	mov	r1, r4
 800efe6:	4638      	mov	r0, r7
 800efe8:	f7fd fc7c 	bl	800c8e4 <_malloc_r>
 800efec:	4680      	mov	r8, r0
 800efee:	b908      	cbnz	r0, 800eff4 <_realloc_r+0x44>
 800eff0:	4645      	mov	r5, r8
 800eff2:	e7ec      	b.n	800efce <_realloc_r+0x1e>
 800eff4:	42b4      	cmp	r4, r6
 800eff6:	4622      	mov	r2, r4
 800eff8:	4629      	mov	r1, r5
 800effa:	bf28      	it	cs
 800effc:	4632      	movcs	r2, r6
 800effe:	f7fe fb3a 	bl	800d676 <memcpy>
 800f002:	4629      	mov	r1, r5
 800f004:	4638      	mov	r0, r7
 800f006:	f7ff f9a5 	bl	800e354 <_free_r>
 800f00a:	e7f1      	b.n	800eff0 <_realloc_r+0x40>

0800f00c <__ascii_wctomb>:
 800f00c:	4603      	mov	r3, r0
 800f00e:	4608      	mov	r0, r1
 800f010:	b141      	cbz	r1, 800f024 <__ascii_wctomb+0x18>
 800f012:	2aff      	cmp	r2, #255	@ 0xff
 800f014:	d904      	bls.n	800f020 <__ascii_wctomb+0x14>
 800f016:	228a      	movs	r2, #138	@ 0x8a
 800f018:	f04f 30ff 	mov.w	r0, #4294967295
 800f01c:	601a      	str	r2, [r3, #0]
 800f01e:	4770      	bx	lr
 800f020:	2001      	movs	r0, #1
 800f022:	700a      	strb	r2, [r1, #0]
 800f024:	4770      	bx	lr
	...

0800f028 <fiprintf>:
 800f028:	b40e      	push	{r1, r2, r3}
 800f02a:	b503      	push	{r0, r1, lr}
 800f02c:	ab03      	add	r3, sp, #12
 800f02e:	4601      	mov	r1, r0
 800f030:	4805      	ldr	r0, [pc, #20]	@ (800f048 <fiprintf+0x20>)
 800f032:	f853 2b04 	ldr.w	r2, [r3], #4
 800f036:	6800      	ldr	r0, [r0, #0]
 800f038:	9301      	str	r3, [sp, #4]
 800f03a:	f000 f83f 	bl	800f0bc <_vfiprintf_r>
 800f03e:	b002      	add	sp, #8
 800f040:	f85d eb04 	ldr.w	lr, [sp], #4
 800f044:	b003      	add	sp, #12
 800f046:	4770      	bx	lr
 800f048:	200000f4 	.word	0x200000f4

0800f04c <abort>:
 800f04c:	2006      	movs	r0, #6
 800f04e:	b508      	push	{r3, lr}
 800f050:	f000 fa08 	bl	800f464 <raise>
 800f054:	2001      	movs	r0, #1
 800f056:	f7f2 fda1 	bl	8001b9c <_exit>

0800f05a <_malloc_usable_size_r>:
 800f05a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f05e:	1f18      	subs	r0, r3, #4
 800f060:	2b00      	cmp	r3, #0
 800f062:	bfbc      	itt	lt
 800f064:	580b      	ldrlt	r3, [r1, r0]
 800f066:	18c0      	addlt	r0, r0, r3
 800f068:	4770      	bx	lr

0800f06a <__sfputc_r>:
 800f06a:	6893      	ldr	r3, [r2, #8]
 800f06c:	3b01      	subs	r3, #1
 800f06e:	2b00      	cmp	r3, #0
 800f070:	b410      	push	{r4}
 800f072:	6093      	str	r3, [r2, #8]
 800f074:	da08      	bge.n	800f088 <__sfputc_r+0x1e>
 800f076:	6994      	ldr	r4, [r2, #24]
 800f078:	42a3      	cmp	r3, r4
 800f07a:	db01      	blt.n	800f080 <__sfputc_r+0x16>
 800f07c:	290a      	cmp	r1, #10
 800f07e:	d103      	bne.n	800f088 <__sfputc_r+0x1e>
 800f080:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f084:	f000 b932 	b.w	800f2ec <__swbuf_r>
 800f088:	6813      	ldr	r3, [r2, #0]
 800f08a:	1c58      	adds	r0, r3, #1
 800f08c:	6010      	str	r0, [r2, #0]
 800f08e:	4608      	mov	r0, r1
 800f090:	7019      	strb	r1, [r3, #0]
 800f092:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f096:	4770      	bx	lr

0800f098 <__sfputs_r>:
 800f098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f09a:	4606      	mov	r6, r0
 800f09c:	460f      	mov	r7, r1
 800f09e:	4614      	mov	r4, r2
 800f0a0:	18d5      	adds	r5, r2, r3
 800f0a2:	42ac      	cmp	r4, r5
 800f0a4:	d101      	bne.n	800f0aa <__sfputs_r+0x12>
 800f0a6:	2000      	movs	r0, #0
 800f0a8:	e007      	b.n	800f0ba <__sfputs_r+0x22>
 800f0aa:	463a      	mov	r2, r7
 800f0ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0b0:	4630      	mov	r0, r6
 800f0b2:	f7ff ffda 	bl	800f06a <__sfputc_r>
 800f0b6:	1c43      	adds	r3, r0, #1
 800f0b8:	d1f3      	bne.n	800f0a2 <__sfputs_r+0xa>
 800f0ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f0bc <_vfiprintf_r>:
 800f0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0c0:	460d      	mov	r5, r1
 800f0c2:	b09d      	sub	sp, #116	@ 0x74
 800f0c4:	4614      	mov	r4, r2
 800f0c6:	4698      	mov	r8, r3
 800f0c8:	4606      	mov	r6, r0
 800f0ca:	b118      	cbz	r0, 800f0d4 <_vfiprintf_r+0x18>
 800f0cc:	6a03      	ldr	r3, [r0, #32]
 800f0ce:	b90b      	cbnz	r3, 800f0d4 <_vfiprintf_r+0x18>
 800f0d0:	f7fe f978 	bl	800d3c4 <__sinit>
 800f0d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0d6:	07d9      	lsls	r1, r3, #31
 800f0d8:	d405      	bmi.n	800f0e6 <_vfiprintf_r+0x2a>
 800f0da:	89ab      	ldrh	r3, [r5, #12]
 800f0dc:	059a      	lsls	r2, r3, #22
 800f0de:	d402      	bmi.n	800f0e6 <_vfiprintf_r+0x2a>
 800f0e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0e2:	f7fe fab8 	bl	800d656 <__retarget_lock_acquire_recursive>
 800f0e6:	89ab      	ldrh	r3, [r5, #12]
 800f0e8:	071b      	lsls	r3, r3, #28
 800f0ea:	d501      	bpl.n	800f0f0 <_vfiprintf_r+0x34>
 800f0ec:	692b      	ldr	r3, [r5, #16]
 800f0ee:	b99b      	cbnz	r3, 800f118 <_vfiprintf_r+0x5c>
 800f0f0:	4629      	mov	r1, r5
 800f0f2:	4630      	mov	r0, r6
 800f0f4:	f000 f938 	bl	800f368 <__swsetup_r>
 800f0f8:	b170      	cbz	r0, 800f118 <_vfiprintf_r+0x5c>
 800f0fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0fc:	07dc      	lsls	r4, r3, #31
 800f0fe:	d504      	bpl.n	800f10a <_vfiprintf_r+0x4e>
 800f100:	f04f 30ff 	mov.w	r0, #4294967295
 800f104:	b01d      	add	sp, #116	@ 0x74
 800f106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f10a:	89ab      	ldrh	r3, [r5, #12]
 800f10c:	0598      	lsls	r0, r3, #22
 800f10e:	d4f7      	bmi.n	800f100 <_vfiprintf_r+0x44>
 800f110:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f112:	f7fe faa1 	bl	800d658 <__retarget_lock_release_recursive>
 800f116:	e7f3      	b.n	800f100 <_vfiprintf_r+0x44>
 800f118:	2300      	movs	r3, #0
 800f11a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f11e:	f04f 0901 	mov.w	r9, #1
 800f122:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800f2d8 <_vfiprintf_r+0x21c>
 800f126:	9309      	str	r3, [sp, #36]	@ 0x24
 800f128:	2320      	movs	r3, #32
 800f12a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f12e:	2330      	movs	r3, #48	@ 0x30
 800f130:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f134:	4623      	mov	r3, r4
 800f136:	469a      	mov	sl, r3
 800f138:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f13c:	b10a      	cbz	r2, 800f142 <_vfiprintf_r+0x86>
 800f13e:	2a25      	cmp	r2, #37	@ 0x25
 800f140:	d1f9      	bne.n	800f136 <_vfiprintf_r+0x7a>
 800f142:	ebba 0b04 	subs.w	fp, sl, r4
 800f146:	d00b      	beq.n	800f160 <_vfiprintf_r+0xa4>
 800f148:	465b      	mov	r3, fp
 800f14a:	4622      	mov	r2, r4
 800f14c:	4629      	mov	r1, r5
 800f14e:	4630      	mov	r0, r6
 800f150:	f7ff ffa2 	bl	800f098 <__sfputs_r>
 800f154:	3001      	adds	r0, #1
 800f156:	f000 80a7 	beq.w	800f2a8 <_vfiprintf_r+0x1ec>
 800f15a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f15c:	445a      	add	r2, fp
 800f15e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f160:	f89a 3000 	ldrb.w	r3, [sl]
 800f164:	2b00      	cmp	r3, #0
 800f166:	f000 809f 	beq.w	800f2a8 <_vfiprintf_r+0x1ec>
 800f16a:	2300      	movs	r3, #0
 800f16c:	f04f 32ff 	mov.w	r2, #4294967295
 800f170:	f10a 0a01 	add.w	sl, sl, #1
 800f174:	9304      	str	r3, [sp, #16]
 800f176:	9307      	str	r3, [sp, #28]
 800f178:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f17c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f17e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f182:	4654      	mov	r4, sl
 800f184:	2205      	movs	r2, #5
 800f186:	4854      	ldr	r0, [pc, #336]	@ (800f2d8 <_vfiprintf_r+0x21c>)
 800f188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f18c:	f7fe fa65 	bl	800d65a <memchr>
 800f190:	9a04      	ldr	r2, [sp, #16]
 800f192:	b9d8      	cbnz	r0, 800f1cc <_vfiprintf_r+0x110>
 800f194:	06d1      	lsls	r1, r2, #27
 800f196:	bf44      	itt	mi
 800f198:	2320      	movmi	r3, #32
 800f19a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f19e:	0713      	lsls	r3, r2, #28
 800f1a0:	bf44      	itt	mi
 800f1a2:	232b      	movmi	r3, #43	@ 0x2b
 800f1a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1a8:	f89a 3000 	ldrb.w	r3, [sl]
 800f1ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1ae:	d015      	beq.n	800f1dc <_vfiprintf_r+0x120>
 800f1b0:	9a07      	ldr	r2, [sp, #28]
 800f1b2:	4654      	mov	r4, sl
 800f1b4:	2000      	movs	r0, #0
 800f1b6:	f04f 0c0a 	mov.w	ip, #10
 800f1ba:	4621      	mov	r1, r4
 800f1bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1c0:	3b30      	subs	r3, #48	@ 0x30
 800f1c2:	2b09      	cmp	r3, #9
 800f1c4:	d94b      	bls.n	800f25e <_vfiprintf_r+0x1a2>
 800f1c6:	b1b0      	cbz	r0, 800f1f6 <_vfiprintf_r+0x13a>
 800f1c8:	9207      	str	r2, [sp, #28]
 800f1ca:	e014      	b.n	800f1f6 <_vfiprintf_r+0x13a>
 800f1cc:	eba0 0308 	sub.w	r3, r0, r8
 800f1d0:	46a2      	mov	sl, r4
 800f1d2:	fa09 f303 	lsl.w	r3, r9, r3
 800f1d6:	4313      	orrs	r3, r2
 800f1d8:	9304      	str	r3, [sp, #16]
 800f1da:	e7d2      	b.n	800f182 <_vfiprintf_r+0xc6>
 800f1dc:	9b03      	ldr	r3, [sp, #12]
 800f1de:	1d19      	adds	r1, r3, #4
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	9103      	str	r1, [sp, #12]
 800f1e6:	bfbb      	ittet	lt
 800f1e8:	425b      	neglt	r3, r3
 800f1ea:	f042 0202 	orrlt.w	r2, r2, #2
 800f1ee:	9307      	strge	r3, [sp, #28]
 800f1f0:	9307      	strlt	r3, [sp, #28]
 800f1f2:	bfb8      	it	lt
 800f1f4:	9204      	strlt	r2, [sp, #16]
 800f1f6:	7823      	ldrb	r3, [r4, #0]
 800f1f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800f1fa:	d10a      	bne.n	800f212 <_vfiprintf_r+0x156>
 800f1fc:	7863      	ldrb	r3, [r4, #1]
 800f1fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800f200:	d132      	bne.n	800f268 <_vfiprintf_r+0x1ac>
 800f202:	9b03      	ldr	r3, [sp, #12]
 800f204:	3402      	adds	r4, #2
 800f206:	1d1a      	adds	r2, r3, #4
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f20e:	9203      	str	r2, [sp, #12]
 800f210:	9305      	str	r3, [sp, #20]
 800f212:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f2e8 <_vfiprintf_r+0x22c>
 800f216:	2203      	movs	r2, #3
 800f218:	7821      	ldrb	r1, [r4, #0]
 800f21a:	4650      	mov	r0, sl
 800f21c:	f7fe fa1d 	bl	800d65a <memchr>
 800f220:	b138      	cbz	r0, 800f232 <_vfiprintf_r+0x176>
 800f222:	eba0 000a 	sub.w	r0, r0, sl
 800f226:	2240      	movs	r2, #64	@ 0x40
 800f228:	9b04      	ldr	r3, [sp, #16]
 800f22a:	3401      	adds	r4, #1
 800f22c:	4082      	lsls	r2, r0
 800f22e:	4313      	orrs	r3, r2
 800f230:	9304      	str	r3, [sp, #16]
 800f232:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f236:	2206      	movs	r2, #6
 800f238:	4828      	ldr	r0, [pc, #160]	@ (800f2dc <_vfiprintf_r+0x220>)
 800f23a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f23e:	f7fe fa0c 	bl	800d65a <memchr>
 800f242:	2800      	cmp	r0, #0
 800f244:	d03f      	beq.n	800f2c6 <_vfiprintf_r+0x20a>
 800f246:	4b26      	ldr	r3, [pc, #152]	@ (800f2e0 <_vfiprintf_r+0x224>)
 800f248:	bb1b      	cbnz	r3, 800f292 <_vfiprintf_r+0x1d6>
 800f24a:	9b03      	ldr	r3, [sp, #12]
 800f24c:	3307      	adds	r3, #7
 800f24e:	f023 0307 	bic.w	r3, r3, #7
 800f252:	3308      	adds	r3, #8
 800f254:	9303      	str	r3, [sp, #12]
 800f256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f258:	443b      	add	r3, r7
 800f25a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f25c:	e76a      	b.n	800f134 <_vfiprintf_r+0x78>
 800f25e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f262:	460c      	mov	r4, r1
 800f264:	2001      	movs	r0, #1
 800f266:	e7a8      	b.n	800f1ba <_vfiprintf_r+0xfe>
 800f268:	2300      	movs	r3, #0
 800f26a:	3401      	adds	r4, #1
 800f26c:	f04f 0c0a 	mov.w	ip, #10
 800f270:	4619      	mov	r1, r3
 800f272:	9305      	str	r3, [sp, #20]
 800f274:	4620      	mov	r0, r4
 800f276:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f27a:	3a30      	subs	r2, #48	@ 0x30
 800f27c:	2a09      	cmp	r2, #9
 800f27e:	d903      	bls.n	800f288 <_vfiprintf_r+0x1cc>
 800f280:	2b00      	cmp	r3, #0
 800f282:	d0c6      	beq.n	800f212 <_vfiprintf_r+0x156>
 800f284:	9105      	str	r1, [sp, #20]
 800f286:	e7c4      	b.n	800f212 <_vfiprintf_r+0x156>
 800f288:	fb0c 2101 	mla	r1, ip, r1, r2
 800f28c:	4604      	mov	r4, r0
 800f28e:	2301      	movs	r3, #1
 800f290:	e7f0      	b.n	800f274 <_vfiprintf_r+0x1b8>
 800f292:	ab03      	add	r3, sp, #12
 800f294:	462a      	mov	r2, r5
 800f296:	a904      	add	r1, sp, #16
 800f298:	4630      	mov	r0, r6
 800f29a:	9300      	str	r3, [sp, #0]
 800f29c:	4b11      	ldr	r3, [pc, #68]	@ (800f2e4 <_vfiprintf_r+0x228>)
 800f29e:	f7fd fc4b 	bl	800cb38 <_printf_float>
 800f2a2:	4607      	mov	r7, r0
 800f2a4:	1c78      	adds	r0, r7, #1
 800f2a6:	d1d6      	bne.n	800f256 <_vfiprintf_r+0x19a>
 800f2a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2aa:	07d9      	lsls	r1, r3, #31
 800f2ac:	d405      	bmi.n	800f2ba <_vfiprintf_r+0x1fe>
 800f2ae:	89ab      	ldrh	r3, [r5, #12]
 800f2b0:	059a      	lsls	r2, r3, #22
 800f2b2:	d402      	bmi.n	800f2ba <_vfiprintf_r+0x1fe>
 800f2b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f2b6:	f7fe f9cf 	bl	800d658 <__retarget_lock_release_recursive>
 800f2ba:	89ab      	ldrh	r3, [r5, #12]
 800f2bc:	065b      	lsls	r3, r3, #25
 800f2be:	f53f af1f 	bmi.w	800f100 <_vfiprintf_r+0x44>
 800f2c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f2c4:	e71e      	b.n	800f104 <_vfiprintf_r+0x48>
 800f2c6:	ab03      	add	r3, sp, #12
 800f2c8:	462a      	mov	r2, r5
 800f2ca:	a904      	add	r1, sp, #16
 800f2cc:	4630      	mov	r0, r6
 800f2ce:	9300      	str	r3, [sp, #0]
 800f2d0:	4b04      	ldr	r3, [pc, #16]	@ (800f2e4 <_vfiprintf_r+0x228>)
 800f2d2:	f7fd fecd 	bl	800d070 <_printf_i>
 800f2d6:	e7e4      	b.n	800f2a2 <_vfiprintf_r+0x1e6>
 800f2d8:	08017151 	.word	0x08017151
 800f2dc:	0801715b 	.word	0x0801715b
 800f2e0:	0800cb39 	.word	0x0800cb39
 800f2e4:	0800f099 	.word	0x0800f099
 800f2e8:	08017157 	.word	0x08017157

0800f2ec <__swbuf_r>:
 800f2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2ee:	460e      	mov	r6, r1
 800f2f0:	4614      	mov	r4, r2
 800f2f2:	4605      	mov	r5, r0
 800f2f4:	b118      	cbz	r0, 800f2fe <__swbuf_r+0x12>
 800f2f6:	6a03      	ldr	r3, [r0, #32]
 800f2f8:	b90b      	cbnz	r3, 800f2fe <__swbuf_r+0x12>
 800f2fa:	f7fe f863 	bl	800d3c4 <__sinit>
 800f2fe:	69a3      	ldr	r3, [r4, #24]
 800f300:	60a3      	str	r3, [r4, #8]
 800f302:	89a3      	ldrh	r3, [r4, #12]
 800f304:	071a      	lsls	r2, r3, #28
 800f306:	d501      	bpl.n	800f30c <__swbuf_r+0x20>
 800f308:	6923      	ldr	r3, [r4, #16]
 800f30a:	b943      	cbnz	r3, 800f31e <__swbuf_r+0x32>
 800f30c:	4621      	mov	r1, r4
 800f30e:	4628      	mov	r0, r5
 800f310:	f000 f82a 	bl	800f368 <__swsetup_r>
 800f314:	b118      	cbz	r0, 800f31e <__swbuf_r+0x32>
 800f316:	f04f 37ff 	mov.w	r7, #4294967295
 800f31a:	4638      	mov	r0, r7
 800f31c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f31e:	6823      	ldr	r3, [r4, #0]
 800f320:	b2f6      	uxtb	r6, r6
 800f322:	6922      	ldr	r2, [r4, #16]
 800f324:	4637      	mov	r7, r6
 800f326:	1a98      	subs	r0, r3, r2
 800f328:	6963      	ldr	r3, [r4, #20]
 800f32a:	4283      	cmp	r3, r0
 800f32c:	dc05      	bgt.n	800f33a <__swbuf_r+0x4e>
 800f32e:	4621      	mov	r1, r4
 800f330:	4628      	mov	r0, r5
 800f332:	f7ff fdb7 	bl	800eea4 <_fflush_r>
 800f336:	2800      	cmp	r0, #0
 800f338:	d1ed      	bne.n	800f316 <__swbuf_r+0x2a>
 800f33a:	68a3      	ldr	r3, [r4, #8]
 800f33c:	3b01      	subs	r3, #1
 800f33e:	60a3      	str	r3, [r4, #8]
 800f340:	6823      	ldr	r3, [r4, #0]
 800f342:	1c5a      	adds	r2, r3, #1
 800f344:	6022      	str	r2, [r4, #0]
 800f346:	701e      	strb	r6, [r3, #0]
 800f348:	1c43      	adds	r3, r0, #1
 800f34a:	6962      	ldr	r2, [r4, #20]
 800f34c:	429a      	cmp	r2, r3
 800f34e:	d004      	beq.n	800f35a <__swbuf_r+0x6e>
 800f350:	89a3      	ldrh	r3, [r4, #12]
 800f352:	07db      	lsls	r3, r3, #31
 800f354:	d5e1      	bpl.n	800f31a <__swbuf_r+0x2e>
 800f356:	2e0a      	cmp	r6, #10
 800f358:	d1df      	bne.n	800f31a <__swbuf_r+0x2e>
 800f35a:	4621      	mov	r1, r4
 800f35c:	4628      	mov	r0, r5
 800f35e:	f7ff fda1 	bl	800eea4 <_fflush_r>
 800f362:	2800      	cmp	r0, #0
 800f364:	d0d9      	beq.n	800f31a <__swbuf_r+0x2e>
 800f366:	e7d6      	b.n	800f316 <__swbuf_r+0x2a>

0800f368 <__swsetup_r>:
 800f368:	b538      	push	{r3, r4, r5, lr}
 800f36a:	4b29      	ldr	r3, [pc, #164]	@ (800f410 <__swsetup_r+0xa8>)
 800f36c:	4605      	mov	r5, r0
 800f36e:	460c      	mov	r4, r1
 800f370:	6818      	ldr	r0, [r3, #0]
 800f372:	b118      	cbz	r0, 800f37c <__swsetup_r+0x14>
 800f374:	6a03      	ldr	r3, [r0, #32]
 800f376:	b90b      	cbnz	r3, 800f37c <__swsetup_r+0x14>
 800f378:	f7fe f824 	bl	800d3c4 <__sinit>
 800f37c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f380:	0719      	lsls	r1, r3, #28
 800f382:	d422      	bmi.n	800f3ca <__swsetup_r+0x62>
 800f384:	06da      	lsls	r2, r3, #27
 800f386:	d407      	bmi.n	800f398 <__swsetup_r+0x30>
 800f388:	2209      	movs	r2, #9
 800f38a:	602a      	str	r2, [r5, #0]
 800f38c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f390:	f04f 30ff 	mov.w	r0, #4294967295
 800f394:	81a3      	strh	r3, [r4, #12]
 800f396:	e033      	b.n	800f400 <__swsetup_r+0x98>
 800f398:	0758      	lsls	r0, r3, #29
 800f39a:	d512      	bpl.n	800f3c2 <__swsetup_r+0x5a>
 800f39c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f39e:	b141      	cbz	r1, 800f3b2 <__swsetup_r+0x4a>
 800f3a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f3a4:	4299      	cmp	r1, r3
 800f3a6:	d002      	beq.n	800f3ae <__swsetup_r+0x46>
 800f3a8:	4628      	mov	r0, r5
 800f3aa:	f7fe ffd3 	bl	800e354 <_free_r>
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800f3b2:	89a3      	ldrh	r3, [r4, #12]
 800f3b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f3b8:	81a3      	strh	r3, [r4, #12]
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	6063      	str	r3, [r4, #4]
 800f3be:	6923      	ldr	r3, [r4, #16]
 800f3c0:	6023      	str	r3, [r4, #0]
 800f3c2:	89a3      	ldrh	r3, [r4, #12]
 800f3c4:	f043 0308 	orr.w	r3, r3, #8
 800f3c8:	81a3      	strh	r3, [r4, #12]
 800f3ca:	6923      	ldr	r3, [r4, #16]
 800f3cc:	b94b      	cbnz	r3, 800f3e2 <__swsetup_r+0x7a>
 800f3ce:	89a3      	ldrh	r3, [r4, #12]
 800f3d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f3d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f3d8:	d003      	beq.n	800f3e2 <__swsetup_r+0x7a>
 800f3da:	4621      	mov	r1, r4
 800f3dc:	4628      	mov	r0, r5
 800f3de:	f000 f882 	bl	800f4e6 <__smakebuf_r>
 800f3e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3e6:	f013 0201 	ands.w	r2, r3, #1
 800f3ea:	d00a      	beq.n	800f402 <__swsetup_r+0x9a>
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	60a2      	str	r2, [r4, #8]
 800f3f0:	6962      	ldr	r2, [r4, #20]
 800f3f2:	4252      	negs	r2, r2
 800f3f4:	61a2      	str	r2, [r4, #24]
 800f3f6:	6922      	ldr	r2, [r4, #16]
 800f3f8:	b942      	cbnz	r2, 800f40c <__swsetup_r+0xa4>
 800f3fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f3fe:	d1c5      	bne.n	800f38c <__swsetup_r+0x24>
 800f400:	bd38      	pop	{r3, r4, r5, pc}
 800f402:	0799      	lsls	r1, r3, #30
 800f404:	bf58      	it	pl
 800f406:	6962      	ldrpl	r2, [r4, #20]
 800f408:	60a2      	str	r2, [r4, #8]
 800f40a:	e7f4      	b.n	800f3f6 <__swsetup_r+0x8e>
 800f40c:	2000      	movs	r0, #0
 800f40e:	e7f7      	b.n	800f400 <__swsetup_r+0x98>
 800f410:	200000f4 	.word	0x200000f4

0800f414 <_raise_r>:
 800f414:	291f      	cmp	r1, #31
 800f416:	b538      	push	{r3, r4, r5, lr}
 800f418:	4605      	mov	r5, r0
 800f41a:	460c      	mov	r4, r1
 800f41c:	d904      	bls.n	800f428 <_raise_r+0x14>
 800f41e:	2316      	movs	r3, #22
 800f420:	6003      	str	r3, [r0, #0]
 800f422:	f04f 30ff 	mov.w	r0, #4294967295
 800f426:	bd38      	pop	{r3, r4, r5, pc}
 800f428:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f42a:	b112      	cbz	r2, 800f432 <_raise_r+0x1e>
 800f42c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f430:	b94b      	cbnz	r3, 800f446 <_raise_r+0x32>
 800f432:	4628      	mov	r0, r5
 800f434:	f000 f830 	bl	800f498 <_getpid_r>
 800f438:	4622      	mov	r2, r4
 800f43a:	4601      	mov	r1, r0
 800f43c:	4628      	mov	r0, r5
 800f43e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f442:	f000 b817 	b.w	800f474 <_kill_r>
 800f446:	2b01      	cmp	r3, #1
 800f448:	d00a      	beq.n	800f460 <_raise_r+0x4c>
 800f44a:	1c59      	adds	r1, r3, #1
 800f44c:	d103      	bne.n	800f456 <_raise_r+0x42>
 800f44e:	2316      	movs	r3, #22
 800f450:	6003      	str	r3, [r0, #0]
 800f452:	2001      	movs	r0, #1
 800f454:	e7e7      	b.n	800f426 <_raise_r+0x12>
 800f456:	2100      	movs	r1, #0
 800f458:	4620      	mov	r0, r4
 800f45a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f45e:	4798      	blx	r3
 800f460:	2000      	movs	r0, #0
 800f462:	e7e0      	b.n	800f426 <_raise_r+0x12>

0800f464 <raise>:
 800f464:	4b02      	ldr	r3, [pc, #8]	@ (800f470 <raise+0xc>)
 800f466:	4601      	mov	r1, r0
 800f468:	6818      	ldr	r0, [r3, #0]
 800f46a:	f7ff bfd3 	b.w	800f414 <_raise_r>
 800f46e:	bf00      	nop
 800f470:	200000f4 	.word	0x200000f4

0800f474 <_kill_r>:
 800f474:	b538      	push	{r3, r4, r5, lr}
 800f476:	2300      	movs	r3, #0
 800f478:	4d06      	ldr	r5, [pc, #24]	@ (800f494 <_kill_r+0x20>)
 800f47a:	4604      	mov	r4, r0
 800f47c:	4608      	mov	r0, r1
 800f47e:	4611      	mov	r1, r2
 800f480:	602b      	str	r3, [r5, #0]
 800f482:	f7f2 fb7b 	bl	8001b7c <_kill>
 800f486:	1c43      	adds	r3, r0, #1
 800f488:	d102      	bne.n	800f490 <_kill_r+0x1c>
 800f48a:	682b      	ldr	r3, [r5, #0]
 800f48c:	b103      	cbz	r3, 800f490 <_kill_r+0x1c>
 800f48e:	6023      	str	r3, [r4, #0]
 800f490:	bd38      	pop	{r3, r4, r5, pc}
 800f492:	bf00      	nop
 800f494:	20000f48 	.word	0x20000f48

0800f498 <_getpid_r>:
 800f498:	f7f2 bb68 	b.w	8001b6c <_getpid>

0800f49c <__swhatbuf_r>:
 800f49c:	b570      	push	{r4, r5, r6, lr}
 800f49e:	460c      	mov	r4, r1
 800f4a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4a4:	b096      	sub	sp, #88	@ 0x58
 800f4a6:	4615      	mov	r5, r2
 800f4a8:	2900      	cmp	r1, #0
 800f4aa:	461e      	mov	r6, r3
 800f4ac:	da0c      	bge.n	800f4c8 <__swhatbuf_r+0x2c>
 800f4ae:	89a3      	ldrh	r3, [r4, #12]
 800f4b0:	2100      	movs	r1, #0
 800f4b2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f4b6:	bf14      	ite	ne
 800f4b8:	2340      	movne	r3, #64	@ 0x40
 800f4ba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f4be:	2000      	movs	r0, #0
 800f4c0:	6031      	str	r1, [r6, #0]
 800f4c2:	602b      	str	r3, [r5, #0]
 800f4c4:	b016      	add	sp, #88	@ 0x58
 800f4c6:	bd70      	pop	{r4, r5, r6, pc}
 800f4c8:	466a      	mov	r2, sp
 800f4ca:	f000 f849 	bl	800f560 <_fstat_r>
 800f4ce:	2800      	cmp	r0, #0
 800f4d0:	dbed      	blt.n	800f4ae <__swhatbuf_r+0x12>
 800f4d2:	9901      	ldr	r1, [sp, #4]
 800f4d4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f4d8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f4dc:	4259      	negs	r1, r3
 800f4de:	4159      	adcs	r1, r3
 800f4e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f4e4:	e7eb      	b.n	800f4be <__swhatbuf_r+0x22>

0800f4e6 <__smakebuf_r>:
 800f4e6:	898b      	ldrh	r3, [r1, #12]
 800f4e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4ea:	079d      	lsls	r5, r3, #30
 800f4ec:	4606      	mov	r6, r0
 800f4ee:	460c      	mov	r4, r1
 800f4f0:	d507      	bpl.n	800f502 <__smakebuf_r+0x1c>
 800f4f2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f4f6:	6023      	str	r3, [r4, #0]
 800f4f8:	6123      	str	r3, [r4, #16]
 800f4fa:	2301      	movs	r3, #1
 800f4fc:	6163      	str	r3, [r4, #20]
 800f4fe:	b003      	add	sp, #12
 800f500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f502:	ab01      	add	r3, sp, #4
 800f504:	466a      	mov	r2, sp
 800f506:	f7ff ffc9 	bl	800f49c <__swhatbuf_r>
 800f50a:	9f00      	ldr	r7, [sp, #0]
 800f50c:	4605      	mov	r5, r0
 800f50e:	4630      	mov	r0, r6
 800f510:	4639      	mov	r1, r7
 800f512:	f7fd f9e7 	bl	800c8e4 <_malloc_r>
 800f516:	b948      	cbnz	r0, 800f52c <__smakebuf_r+0x46>
 800f518:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f51c:	059a      	lsls	r2, r3, #22
 800f51e:	d4ee      	bmi.n	800f4fe <__smakebuf_r+0x18>
 800f520:	f023 0303 	bic.w	r3, r3, #3
 800f524:	f043 0302 	orr.w	r3, r3, #2
 800f528:	81a3      	strh	r3, [r4, #12]
 800f52a:	e7e2      	b.n	800f4f2 <__smakebuf_r+0xc>
 800f52c:	89a3      	ldrh	r3, [r4, #12]
 800f52e:	6020      	str	r0, [r4, #0]
 800f530:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f534:	81a3      	strh	r3, [r4, #12]
 800f536:	9b01      	ldr	r3, [sp, #4]
 800f538:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f53c:	b15b      	cbz	r3, 800f556 <__smakebuf_r+0x70>
 800f53e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f542:	4630      	mov	r0, r6
 800f544:	f000 f81e 	bl	800f584 <_isatty_r>
 800f548:	b128      	cbz	r0, 800f556 <__smakebuf_r+0x70>
 800f54a:	89a3      	ldrh	r3, [r4, #12]
 800f54c:	f023 0303 	bic.w	r3, r3, #3
 800f550:	f043 0301 	orr.w	r3, r3, #1
 800f554:	81a3      	strh	r3, [r4, #12]
 800f556:	89a3      	ldrh	r3, [r4, #12]
 800f558:	431d      	orrs	r5, r3
 800f55a:	81a5      	strh	r5, [r4, #12]
 800f55c:	e7cf      	b.n	800f4fe <__smakebuf_r+0x18>
	...

0800f560 <_fstat_r>:
 800f560:	b538      	push	{r3, r4, r5, lr}
 800f562:	2300      	movs	r3, #0
 800f564:	4d06      	ldr	r5, [pc, #24]	@ (800f580 <_fstat_r+0x20>)
 800f566:	4604      	mov	r4, r0
 800f568:	4608      	mov	r0, r1
 800f56a:	4611      	mov	r1, r2
 800f56c:	602b      	str	r3, [r5, #0]
 800f56e:	f7f2 fb65 	bl	8001c3c <_fstat>
 800f572:	1c43      	adds	r3, r0, #1
 800f574:	d102      	bne.n	800f57c <_fstat_r+0x1c>
 800f576:	682b      	ldr	r3, [r5, #0]
 800f578:	b103      	cbz	r3, 800f57c <_fstat_r+0x1c>
 800f57a:	6023      	str	r3, [r4, #0]
 800f57c:	bd38      	pop	{r3, r4, r5, pc}
 800f57e:	bf00      	nop
 800f580:	20000f48 	.word	0x20000f48

0800f584 <_isatty_r>:
 800f584:	b538      	push	{r3, r4, r5, lr}
 800f586:	2300      	movs	r3, #0
 800f588:	4d05      	ldr	r5, [pc, #20]	@ (800f5a0 <_isatty_r+0x1c>)
 800f58a:	4604      	mov	r4, r0
 800f58c:	4608      	mov	r0, r1
 800f58e:	602b      	str	r3, [r5, #0]
 800f590:	f7f2 fb64 	bl	8001c5c <_isatty>
 800f594:	1c43      	adds	r3, r0, #1
 800f596:	d102      	bne.n	800f59e <_isatty_r+0x1a>
 800f598:	682b      	ldr	r3, [r5, #0]
 800f59a:	b103      	cbz	r3, 800f59e <_isatty_r+0x1a>
 800f59c:	6023      	str	r3, [r4, #0]
 800f59e:	bd38      	pop	{r3, r4, r5, pc}
 800f5a0:	20000f48 	.word	0x20000f48

0800f5a4 <fmodf>:
 800f5a4:	b508      	push	{r3, lr}
 800f5a6:	ed2d 8b02 	vpush	{d8}
 800f5aa:	eef0 8a40 	vmov.f32	s17, s0
 800f5ae:	eeb0 8a60 	vmov.f32	s16, s1
 800f5b2:	f000 f941 	bl	800f838 <__ieee754_fmodf>
 800f5b6:	eef4 8a48 	vcmp.f32	s17, s16
 800f5ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5be:	d60c      	bvs.n	800f5da <fmodf+0x36>
 800f5c0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f5e0 <fmodf+0x3c>
 800f5c4:	eeb4 8a68 	vcmp.f32	s16, s17
 800f5c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5cc:	d105      	bne.n	800f5da <fmodf+0x36>
 800f5ce:	f7fe f817 	bl	800d600 <__errno>
 800f5d2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f5d6:	2321      	movs	r3, #33	@ 0x21
 800f5d8:	6003      	str	r3, [r0, #0]
 800f5da:	ecbd 8b02 	vpop	{d8}
 800f5de:	bd08      	pop	{r3, pc}
 800f5e0:	00000000 	.word	0x00000000

0800f5e4 <cosf>:
 800f5e4:	ee10 3a10 	vmov	r3, s0
 800f5e8:	b507      	push	{r0, r1, r2, lr}
 800f5ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f5ee:	4a1d      	ldr	r2, [pc, #116]	@ (800f664 <cosf+0x80>)
 800f5f0:	4293      	cmp	r3, r2
 800f5f2:	d806      	bhi.n	800f602 <cosf+0x1e>
 800f5f4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800f668 <cosf+0x84>
 800f5f8:	b003      	add	sp, #12
 800f5fa:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5fe:	f000 b87b 	b.w	800f6f8 <__kernel_cosf>
 800f602:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f606:	d304      	bcc.n	800f612 <cosf+0x2e>
 800f608:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f60c:	b003      	add	sp, #12
 800f60e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f612:	4668      	mov	r0, sp
 800f614:	f000 f994 	bl	800f940 <__ieee754_rem_pio2f>
 800f618:	f000 0003 	and.w	r0, r0, #3
 800f61c:	2801      	cmp	r0, #1
 800f61e:	d009      	beq.n	800f634 <cosf+0x50>
 800f620:	2802      	cmp	r0, #2
 800f622:	d010      	beq.n	800f646 <cosf+0x62>
 800f624:	b9b0      	cbnz	r0, 800f654 <cosf+0x70>
 800f626:	eddd 0a01 	vldr	s1, [sp, #4]
 800f62a:	ed9d 0a00 	vldr	s0, [sp]
 800f62e:	f000 f863 	bl	800f6f8 <__kernel_cosf>
 800f632:	e7eb      	b.n	800f60c <cosf+0x28>
 800f634:	eddd 0a01 	vldr	s1, [sp, #4]
 800f638:	ed9d 0a00 	vldr	s0, [sp]
 800f63c:	f000 f8b4 	bl	800f7a8 <__kernel_sinf>
 800f640:	eeb1 0a40 	vneg.f32	s0, s0
 800f644:	e7e2      	b.n	800f60c <cosf+0x28>
 800f646:	eddd 0a01 	vldr	s1, [sp, #4]
 800f64a:	ed9d 0a00 	vldr	s0, [sp]
 800f64e:	f000 f853 	bl	800f6f8 <__kernel_cosf>
 800f652:	e7f5      	b.n	800f640 <cosf+0x5c>
 800f654:	2001      	movs	r0, #1
 800f656:	eddd 0a01 	vldr	s1, [sp, #4]
 800f65a:	ed9d 0a00 	vldr	s0, [sp]
 800f65e:	f000 f8a3 	bl	800f7a8 <__kernel_sinf>
 800f662:	e7d3      	b.n	800f60c <cosf+0x28>
 800f664:	3f490fd8 	.word	0x3f490fd8
 800f668:	00000000 	.word	0x00000000

0800f66c <sinf>:
 800f66c:	ee10 3a10 	vmov	r3, s0
 800f670:	b507      	push	{r0, r1, r2, lr}
 800f672:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f676:	4a1e      	ldr	r2, [pc, #120]	@ (800f6f0 <sinf+0x84>)
 800f678:	4293      	cmp	r3, r2
 800f67a:	d807      	bhi.n	800f68c <sinf+0x20>
 800f67c:	2000      	movs	r0, #0
 800f67e:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f6f4 <sinf+0x88>
 800f682:	b003      	add	sp, #12
 800f684:	f85d eb04 	ldr.w	lr, [sp], #4
 800f688:	f000 b88e 	b.w	800f7a8 <__kernel_sinf>
 800f68c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f690:	d304      	bcc.n	800f69c <sinf+0x30>
 800f692:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f696:	b003      	add	sp, #12
 800f698:	f85d fb04 	ldr.w	pc, [sp], #4
 800f69c:	4668      	mov	r0, sp
 800f69e:	f000 f94f 	bl	800f940 <__ieee754_rem_pio2f>
 800f6a2:	f000 0003 	and.w	r0, r0, #3
 800f6a6:	2801      	cmp	r0, #1
 800f6a8:	d00a      	beq.n	800f6c0 <sinf+0x54>
 800f6aa:	2802      	cmp	r0, #2
 800f6ac:	d00f      	beq.n	800f6ce <sinf+0x62>
 800f6ae:	b9c0      	cbnz	r0, 800f6e2 <sinf+0x76>
 800f6b0:	2001      	movs	r0, #1
 800f6b2:	eddd 0a01 	vldr	s1, [sp, #4]
 800f6b6:	ed9d 0a00 	vldr	s0, [sp]
 800f6ba:	f000 f875 	bl	800f7a8 <__kernel_sinf>
 800f6be:	e7ea      	b.n	800f696 <sinf+0x2a>
 800f6c0:	eddd 0a01 	vldr	s1, [sp, #4]
 800f6c4:	ed9d 0a00 	vldr	s0, [sp]
 800f6c8:	f000 f816 	bl	800f6f8 <__kernel_cosf>
 800f6cc:	e7e3      	b.n	800f696 <sinf+0x2a>
 800f6ce:	2001      	movs	r0, #1
 800f6d0:	eddd 0a01 	vldr	s1, [sp, #4]
 800f6d4:	ed9d 0a00 	vldr	s0, [sp]
 800f6d8:	f000 f866 	bl	800f7a8 <__kernel_sinf>
 800f6dc:	eeb1 0a40 	vneg.f32	s0, s0
 800f6e0:	e7d9      	b.n	800f696 <sinf+0x2a>
 800f6e2:	eddd 0a01 	vldr	s1, [sp, #4]
 800f6e6:	ed9d 0a00 	vldr	s0, [sp]
 800f6ea:	f000 f805 	bl	800f6f8 <__kernel_cosf>
 800f6ee:	e7f5      	b.n	800f6dc <sinf+0x70>
 800f6f0:	3f490fd8 	.word	0x3f490fd8
 800f6f4:	00000000 	.word	0x00000000

0800f6f8 <__kernel_cosf>:
 800f6f8:	ee10 3a10 	vmov	r3, s0
 800f6fc:	eef0 6a40 	vmov.f32	s13, s0
 800f700:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f704:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f708:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800f70c:	d204      	bcs.n	800f718 <__kernel_cosf+0x20>
 800f70e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800f712:	ee17 2a90 	vmov	r2, s15
 800f716:	b342      	cbz	r2, 800f76a <__kernel_cosf+0x72>
 800f718:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800f71c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800f788 <__kernel_cosf+0x90>
 800f720:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800f78c <__kernel_cosf+0x94>
 800f724:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800f728:	4a19      	ldr	r2, [pc, #100]	@ (800f790 <__kernel_cosf+0x98>)
 800f72a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800f72e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f794 <__kernel_cosf+0x9c>
 800f732:	4293      	cmp	r3, r2
 800f734:	eee6 7a07 	vfma.f32	s15, s12, s14
 800f738:	ed9f 6a17 	vldr	s12, [pc, #92]	@ 800f798 <__kernel_cosf+0xa0>
 800f73c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800f740:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800f79c <__kernel_cosf+0xa4>
 800f744:	eee6 7a07 	vfma.f32	s15, s12, s14
 800f748:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800f7a0 <__kernel_cosf+0xa8>
 800f74c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800f750:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f754:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f758:	ee26 6a07 	vmul.f32	s12, s12, s14
 800f75c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800f760:	d804      	bhi.n	800f76c <__kernel_cosf+0x74>
 800f762:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800f766:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f76a:	4770      	bx	lr
 800f76c:	4a0d      	ldr	r2, [pc, #52]	@ (800f7a4 <__kernel_cosf+0xac>)
 800f76e:	4293      	cmp	r3, r2
 800f770:	bf96      	itet	ls
 800f772:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800f776:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800f77a:	ee07 3a10 	vmovls	s14, r3
 800f77e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f782:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f786:	e7ec      	b.n	800f762 <__kernel_cosf+0x6a>
 800f788:	ad47d74e 	.word	0xad47d74e
 800f78c:	310f74f6 	.word	0x310f74f6
 800f790:	3e999999 	.word	0x3e999999
 800f794:	b493f27c 	.word	0xb493f27c
 800f798:	37d00d01 	.word	0x37d00d01
 800f79c:	bab60b61 	.word	0xbab60b61
 800f7a0:	3d2aaaab 	.word	0x3d2aaaab
 800f7a4:	3f480000 	.word	0x3f480000

0800f7a8 <__kernel_sinf>:
 800f7a8:	ee10 3a10 	vmov	r3, s0
 800f7ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f7b0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800f7b4:	d204      	bcs.n	800f7c0 <__kernel_sinf+0x18>
 800f7b6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800f7ba:	ee17 3a90 	vmov	r3, s15
 800f7be:	b35b      	cbz	r3, 800f818 <__kernel_sinf+0x70>
 800f7c0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f7c4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800f81c <__kernel_sinf+0x74>
 800f7c8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800f820 <__kernel_sinf+0x78>
 800f7cc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800f7d0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800f824 <__kernel_sinf+0x7c>
 800f7d4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800f7d8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800f7dc:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800f828 <__kernel_sinf+0x80>
 800f7e0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800f7e4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800f82c <__kernel_sinf+0x84>
 800f7e8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800f7ec:	b930      	cbnz	r0, 800f7fc <__kernel_sinf+0x54>
 800f7ee:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800f830 <__kernel_sinf+0x88>
 800f7f2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800f7f6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800f7fa:	4770      	bx	lr
 800f7fc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800f800:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800f804:	eee0 7a86 	vfma.f32	s15, s1, s12
 800f808:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800f80c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800f834 <__kernel_sinf+0x8c>
 800f810:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800f814:	ee30 0a60 	vsub.f32	s0, s0, s1
 800f818:	4770      	bx	lr
 800f81a:	bf00      	nop
 800f81c:	2f2ec9d3 	.word	0x2f2ec9d3
 800f820:	b2d72f34 	.word	0xb2d72f34
 800f824:	3638ef1b 	.word	0x3638ef1b
 800f828:	b9500d01 	.word	0xb9500d01
 800f82c:	3c088889 	.word	0x3c088889
 800f830:	be2aaaab 	.word	0xbe2aaaab
 800f834:	3e2aaaab 	.word	0x3e2aaaab

0800f838 <__ieee754_fmodf>:
 800f838:	b570      	push	{r4, r5, r6, lr}
 800f83a:	ee10 6a90 	vmov	r6, s1
 800f83e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800f842:	1e5a      	subs	r2, r3, #1
 800f844:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f848:	d206      	bcs.n	800f858 <__ieee754_fmodf+0x20>
 800f84a:	ee10 4a10 	vmov	r4, s0
 800f84e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800f852:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f856:	d304      	bcc.n	800f862 <__ieee754_fmodf+0x2a>
 800f858:	ee60 0a20 	vmul.f32	s1, s0, s1
 800f85c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800f860:	bd70      	pop	{r4, r5, r6, pc}
 800f862:	4299      	cmp	r1, r3
 800f864:	dbfc      	blt.n	800f860 <__ieee754_fmodf+0x28>
 800f866:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800f86a:	d105      	bne.n	800f878 <__ieee754_fmodf+0x40>
 800f86c:	4b33      	ldr	r3, [pc, #204]	@ (800f93c <__ieee754_fmodf+0x104>)
 800f86e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800f872:	ed93 0a00 	vldr	s0, [r3]
 800f876:	e7f3      	b.n	800f860 <__ieee754_fmodf+0x28>
 800f878:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800f87c:	d147      	bne.n	800f90e <__ieee754_fmodf+0xd6>
 800f87e:	020a      	lsls	r2, r1, #8
 800f880:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800f884:	2a00      	cmp	r2, #0
 800f886:	dc3f      	bgt.n	800f908 <__ieee754_fmodf+0xd0>
 800f888:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800f88c:	bf0b      	itete	eq
 800f88e:	021a      	lsleq	r2, r3, #8
 800f890:	15da      	asrne	r2, r3, #23
 800f892:	fab2 f282 	clzeq	r2, r2
 800f896:	3a7f      	subne	r2, #127	@ 0x7f
 800f898:	bf02      	ittt	eq
 800f89a:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800f89e:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800f8a2:	3282      	addeq	r2, #130	@ 0x82
 800f8a4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800f8a8:	bfb5      	itete	lt
 800f8aa:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800f8ae:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800f8b2:	1a24      	sublt	r4, r4, r0
 800f8b4:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800f8b8:	eba0 0002 	sub.w	r0, r0, r2
 800f8bc:	bfb8      	it	lt
 800f8be:	40a1      	lsllt	r1, r4
 800f8c0:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800f8c4:	bfb5      	itete	lt
 800f8c6:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800f8ca:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800f8ce:	1aa4      	sublt	r4, r4, r2
 800f8d0:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800f8d4:	bfb8      	it	lt
 800f8d6:	fa03 f404 	lsllt.w	r4, r3, r4
 800f8da:	1b0b      	subs	r3, r1, r4
 800f8dc:	b9d0      	cbnz	r0, 800f914 <__ieee754_fmodf+0xdc>
 800f8de:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800f8e2:	bf28      	it	cs
 800f8e4:	460b      	movcs	r3, r1
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d0c0      	beq.n	800f86c <__ieee754_fmodf+0x34>
 800f8ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f8ee:	db19      	blt.n	800f924 <__ieee754_fmodf+0xec>
 800f8f0:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800f8f4:	db19      	blt.n	800f92a <__ieee754_fmodf+0xf2>
 800f8f6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800f8fa:	327f      	adds	r2, #127	@ 0x7f
 800f8fc:	432b      	orrs	r3, r5
 800f8fe:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800f902:	ee00 3a10 	vmov	s0, r3
 800f906:	e7ab      	b.n	800f860 <__ieee754_fmodf+0x28>
 800f908:	3801      	subs	r0, #1
 800f90a:	0052      	lsls	r2, r2, #1
 800f90c:	e7ba      	b.n	800f884 <__ieee754_fmodf+0x4c>
 800f90e:	15c8      	asrs	r0, r1, #23
 800f910:	387f      	subs	r0, #127	@ 0x7f
 800f912:	e7b9      	b.n	800f888 <__ieee754_fmodf+0x50>
 800f914:	2b00      	cmp	r3, #0
 800f916:	da02      	bge.n	800f91e <__ieee754_fmodf+0xe6>
 800f918:	0049      	lsls	r1, r1, #1
 800f91a:	3801      	subs	r0, #1
 800f91c:	e7dd      	b.n	800f8da <__ieee754_fmodf+0xa2>
 800f91e:	d0a5      	beq.n	800f86c <__ieee754_fmodf+0x34>
 800f920:	0059      	lsls	r1, r3, #1
 800f922:	e7fa      	b.n	800f91a <__ieee754_fmodf+0xe2>
 800f924:	005b      	lsls	r3, r3, #1
 800f926:	3a01      	subs	r2, #1
 800f928:	e7df      	b.n	800f8ea <__ieee754_fmodf+0xb2>
 800f92a:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800f92e:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800f932:	3282      	adds	r2, #130	@ 0x82
 800f934:	4113      	asrs	r3, r2
 800f936:	432b      	orrs	r3, r5
 800f938:	e7e3      	b.n	800f902 <__ieee754_fmodf+0xca>
 800f93a:	bf00      	nop
 800f93c:	080173ac 	.word	0x080173ac

0800f940 <__ieee754_rem_pio2f>:
 800f940:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f942:	ee10 6a10 	vmov	r6, s0
 800f946:	4b87      	ldr	r3, [pc, #540]	@ (800fb64 <__ieee754_rem_pio2f+0x224>)
 800f948:	b087      	sub	sp, #28
 800f94a:	4604      	mov	r4, r0
 800f94c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800f950:	429d      	cmp	r5, r3
 800f952:	d805      	bhi.n	800f960 <__ieee754_rem_pio2f+0x20>
 800f954:	2300      	movs	r3, #0
 800f956:	ed80 0a00 	vstr	s0, [r0]
 800f95a:	6043      	str	r3, [r0, #4]
 800f95c:	2000      	movs	r0, #0
 800f95e:	e022      	b.n	800f9a6 <__ieee754_rem_pio2f+0x66>
 800f960:	4b81      	ldr	r3, [pc, #516]	@ (800fb68 <__ieee754_rem_pio2f+0x228>)
 800f962:	429d      	cmp	r5, r3
 800f964:	d83a      	bhi.n	800f9dc <__ieee754_rem_pio2f+0x9c>
 800f966:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800f96a:	2e00      	cmp	r6, #0
 800f96c:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 800fb6c <__ieee754_rem_pio2f+0x22c>
 800f970:	f023 030f 	bic.w	r3, r3, #15
 800f974:	4a7e      	ldr	r2, [pc, #504]	@ (800fb70 <__ieee754_rem_pio2f+0x230>)
 800f976:	dd18      	ble.n	800f9aa <__ieee754_rem_pio2f+0x6a>
 800f978:	4293      	cmp	r3, r2
 800f97a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800f97e:	bf09      	itett	eq
 800f980:	ed9f 7a7c 	vldreq	s14, [pc, #496]	@ 800fb74 <__ieee754_rem_pio2f+0x234>
 800f984:	eddf 6a7c 	vldrne	s13, [pc, #496]	@ 800fb78 <__ieee754_rem_pio2f+0x238>
 800f988:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800f98c:	eddf 6a7b 	vldreq	s13, [pc, #492]	@ 800fb7c <__ieee754_rem_pio2f+0x23c>
 800f990:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800f994:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f998:	ed80 7a00 	vstr	s14, [r0]
 800f99c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f9a0:	edc0 7a01 	vstr	s15, [r0, #4]
 800f9a4:	2001      	movs	r0, #1
 800f9a6:	b007      	add	sp, #28
 800f9a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9aa:	4293      	cmp	r3, r2
 800f9ac:	ee70 7a07 	vadd.f32	s15, s0, s14
 800f9b0:	bf09      	itett	eq
 800f9b2:	ed9f 7a70 	vldreq	s14, [pc, #448]	@ 800fb74 <__ieee754_rem_pio2f+0x234>
 800f9b6:	eddf 6a70 	vldrne	s13, [pc, #448]	@ 800fb78 <__ieee754_rem_pio2f+0x238>
 800f9ba:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800f9be:	eddf 6a6f 	vldreq	s13, [pc, #444]	@ 800fb7c <__ieee754_rem_pio2f+0x23c>
 800f9c2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f9c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f9ca:	ed80 7a00 	vstr	s14, [r0]
 800f9ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f9d2:	edc0 7a01 	vstr	s15, [r0, #4]
 800f9d6:	f04f 30ff 	mov.w	r0, #4294967295
 800f9da:	e7e4      	b.n	800f9a6 <__ieee754_rem_pio2f+0x66>
 800f9dc:	4b68      	ldr	r3, [pc, #416]	@ (800fb80 <__ieee754_rem_pio2f+0x240>)
 800f9de:	429d      	cmp	r5, r3
 800f9e0:	d872      	bhi.n	800fac8 <__ieee754_rem_pio2f+0x188>
 800f9e2:	f000 f8db 	bl	800fb9c <fabsf>
 800f9e6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f9ea:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800fb84 <__ieee754_rem_pio2f+0x244>
 800f9ee:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f9f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f9f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f9fa:	ee17 0a90 	vmov	r0, s15
 800f9fe:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 800fb6c <__ieee754_rem_pio2f+0x22c>
 800fa02:	281f      	cmp	r0, #31
 800fa04:	eea7 0a67 	vfms.f32	s0, s14, s15
 800fa08:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 800fb78 <__ieee754_rem_pio2f+0x238>
 800fa0c:	eeb1 6a47 	vneg.f32	s12, s14
 800fa10:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fa14:	ee70 6a67 	vsub.f32	s13, s0, s15
 800fa18:	ee16 1a90 	vmov	r1, s13
 800fa1c:	dc09      	bgt.n	800fa32 <__ieee754_rem_pio2f+0xf2>
 800fa1e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800fa22:	1e47      	subs	r7, r0, #1
 800fa24:	4a58      	ldr	r2, [pc, #352]	@ (800fb88 <__ieee754_rem_pio2f+0x248>)
 800fa26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800fa2a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800fa2e:	4293      	cmp	r3, r2
 800fa30:	d106      	bne.n	800fa40 <__ieee754_rem_pio2f+0x100>
 800fa32:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800fa36:	15eb      	asrs	r3, r5, #23
 800fa38:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800fa3c:	2a08      	cmp	r2, #8
 800fa3e:	dc14      	bgt.n	800fa6a <__ieee754_rem_pio2f+0x12a>
 800fa40:	6021      	str	r1, [r4, #0]
 800fa42:	ed94 7a00 	vldr	s14, [r4]
 800fa46:	2e00      	cmp	r6, #0
 800fa48:	ee30 0a47 	vsub.f32	s0, s0, s14
 800fa4c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fa50:	ed84 0a01 	vstr	s0, [r4, #4]
 800fa54:	daa7      	bge.n	800f9a6 <__ieee754_rem_pio2f+0x66>
 800fa56:	eeb1 7a47 	vneg.f32	s14, s14
 800fa5a:	eeb1 0a40 	vneg.f32	s0, s0
 800fa5e:	ed84 7a00 	vstr	s14, [r4]
 800fa62:	ed84 0a01 	vstr	s0, [r4, #4]
 800fa66:	4240      	negs	r0, r0
 800fa68:	e79d      	b.n	800f9a6 <__ieee754_rem_pio2f+0x66>
 800fa6a:	eef0 6a40 	vmov.f32	s13, s0
 800fa6e:	eddf 5a41 	vldr	s11, [pc, #260]	@ 800fb74 <__ieee754_rem_pio2f+0x234>
 800fa72:	eee6 6a25 	vfma.f32	s13, s12, s11
 800fa76:	ee70 7a66 	vsub.f32	s15, s0, s13
 800fa7a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fa7e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800fb7c <__ieee754_rem_pio2f+0x23c>
 800fa82:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800fa86:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800fa8a:	ee15 2a90 	vmov	r2, s11
 800fa8e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800fa92:	1a5b      	subs	r3, r3, r1
 800fa94:	2b19      	cmp	r3, #25
 800fa96:	dc04      	bgt.n	800faa2 <__ieee754_rem_pio2f+0x162>
 800fa98:	eeb0 0a66 	vmov.f32	s0, s13
 800fa9c:	edc4 5a00 	vstr	s11, [r4]
 800faa0:	e7cf      	b.n	800fa42 <__ieee754_rem_pio2f+0x102>
 800faa2:	eeb0 0a66 	vmov.f32	s0, s13
 800faa6:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800fb8c <__ieee754_rem_pio2f+0x24c>
 800faaa:	eea6 0a25 	vfma.f32	s0, s12, s11
 800faae:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800fab2:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800fb90 <__ieee754_rem_pio2f+0x250>
 800fab6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800faba:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800fabe:	ee30 7a67 	vsub.f32	s14, s0, s15
 800fac2:	ed84 7a00 	vstr	s14, [r4]
 800fac6:	e7bc      	b.n	800fa42 <__ieee754_rem_pio2f+0x102>
 800fac8:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800facc:	d306      	bcc.n	800fadc <__ieee754_rem_pio2f+0x19c>
 800face:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fad2:	edc0 7a01 	vstr	s15, [r0, #4]
 800fad6:	edc0 7a00 	vstr	s15, [r0]
 800fada:	e73f      	b.n	800f95c <__ieee754_rem_pio2f+0x1c>
 800fadc:	15ea      	asrs	r2, r5, #23
 800fade:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800fb94 <__ieee754_rem_pio2f+0x254>
 800fae2:	3a86      	subs	r2, #134	@ 0x86
 800fae4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800fae8:	ee07 3a90 	vmov	s15, r3
 800faec:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800faf0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800faf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800faf8:	ed8d 7a03 	vstr	s14, [sp, #12]
 800fafc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fb00:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800fb04:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fb08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fb0c:	ed8d 7a04 	vstr	s14, [sp, #16]
 800fb10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fb14:	eef5 7a40 	vcmp.f32	s15, #0.0
 800fb18:	edcd 7a05 	vstr	s15, [sp, #20]
 800fb1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb20:	d11e      	bne.n	800fb60 <__ieee754_rem_pio2f+0x220>
 800fb22:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800fb26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb2a:	bf0c      	ite	eq
 800fb2c:	2301      	moveq	r3, #1
 800fb2e:	2302      	movne	r3, #2
 800fb30:	4919      	ldr	r1, [pc, #100]	@ (800fb98 <__ieee754_rem_pio2f+0x258>)
 800fb32:	a803      	add	r0, sp, #12
 800fb34:	9101      	str	r1, [sp, #4]
 800fb36:	2102      	movs	r1, #2
 800fb38:	9100      	str	r1, [sp, #0]
 800fb3a:	4621      	mov	r1, r4
 800fb3c:	f000 f836 	bl	800fbac <__kernel_rem_pio2f>
 800fb40:	2e00      	cmp	r6, #0
 800fb42:	f6bf af30 	bge.w	800f9a6 <__ieee754_rem_pio2f+0x66>
 800fb46:	edd4 7a00 	vldr	s15, [r4]
 800fb4a:	eef1 7a67 	vneg.f32	s15, s15
 800fb4e:	edc4 7a00 	vstr	s15, [r4]
 800fb52:	edd4 7a01 	vldr	s15, [r4, #4]
 800fb56:	eef1 7a67 	vneg.f32	s15, s15
 800fb5a:	edc4 7a01 	vstr	s15, [r4, #4]
 800fb5e:	e782      	b.n	800fa66 <__ieee754_rem_pio2f+0x126>
 800fb60:	2303      	movs	r3, #3
 800fb62:	e7e5      	b.n	800fb30 <__ieee754_rem_pio2f+0x1f0>
 800fb64:	3f490fd8 	.word	0x3f490fd8
 800fb68:	4016cbe3 	.word	0x4016cbe3
 800fb6c:	3fc90f80 	.word	0x3fc90f80
 800fb70:	3fc90fd0 	.word	0x3fc90fd0
 800fb74:	37354400 	.word	0x37354400
 800fb78:	37354443 	.word	0x37354443
 800fb7c:	2e85a308 	.word	0x2e85a308
 800fb80:	43490f80 	.word	0x43490f80
 800fb84:	3f22f984 	.word	0x3f22f984
 800fb88:	080173b4 	.word	0x080173b4
 800fb8c:	2e85a300 	.word	0x2e85a300
 800fb90:	248d3132 	.word	0x248d3132
 800fb94:	43800000 	.word	0x43800000
 800fb98:	08017434 	.word	0x08017434

0800fb9c <fabsf>:
 800fb9c:	ee10 3a10 	vmov	r3, s0
 800fba0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fba4:	ee00 3a10 	vmov	s0, r3
 800fba8:	4770      	bx	lr
	...

0800fbac <__kernel_rem_pio2f>:
 800fbac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbb0:	4690      	mov	r8, r2
 800fbb2:	4ab9      	ldr	r2, [pc, #740]	@ (800fe98 <__kernel_rem_pio2f+0x2ec>)
 800fbb4:	460f      	mov	r7, r1
 800fbb6:	f103 3bff 	add.w	fp, r3, #4294967295
 800fbba:	f118 0f04 	cmn.w	r8, #4
 800fbbe:	ed2d 8b04 	vpush	{d8-d9}
 800fbc2:	b0d9      	sub	sp, #356	@ 0x164
 800fbc4:	9001      	str	r0, [sp, #4]
 800fbc6:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800fbc8:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800fbcc:	db26      	blt.n	800fc1c <__kernel_rem_pio2f+0x70>
 800fbce:	f1b8 0203 	subs.w	r2, r8, #3
 800fbd2:	bf48      	it	mi
 800fbd4:	f108 0204 	addmi.w	r2, r8, #4
 800fbd8:	10d2      	asrs	r2, r2, #3
 800fbda:	1c55      	adds	r5, r2, #1
 800fbdc:	eba2 060b 	sub.w	r6, r2, fp
 800fbe0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800fbe2:	eb0a 0c0b 	add.w	ip, sl, fp
 800fbe6:	00e8      	lsls	r0, r5, #3
 800fbe8:	ac1c      	add	r4, sp, #112	@ 0x70
 800fbea:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800fbee:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 800fea8 <__kernel_rem_pio2f+0x2fc>
 800fbf2:	9002      	str	r0, [sp, #8]
 800fbf4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800fbf8:	2000      	movs	r0, #0
 800fbfa:	4560      	cmp	r0, ip
 800fbfc:	dd10      	ble.n	800fc20 <__kernel_rem_pio2f+0x74>
 800fbfe:	a91c      	add	r1, sp, #112	@ 0x70
 800fc00:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800fc04:	2600      	movs	r6, #0
 800fc06:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800fc0a:	4556      	cmp	r6, sl
 800fc0c:	dc26      	bgt.n	800fc5c <__kernel_rem_pio2f+0xb0>
 800fc0e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800fc12:	4684      	mov	ip, r0
 800fc14:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800fea8 <__kernel_rem_pio2f+0x2fc>
 800fc18:	2400      	movs	r4, #0
 800fc1a:	e018      	b.n	800fc4e <__kernel_rem_pio2f+0xa2>
 800fc1c:	2200      	movs	r2, #0
 800fc1e:	e7dc      	b.n	800fbda <__kernel_rem_pio2f+0x2e>
 800fc20:	42c6      	cmn	r6, r0
 800fc22:	bf54      	ite	pl
 800fc24:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800fc28:	eef0 7a47 	vmovmi.f32	s15, s14
 800fc2c:	f100 0001 	add.w	r0, r0, #1
 800fc30:	bf5c      	itt	pl
 800fc32:	ee07 1a90 	vmovpl	s15, r1
 800fc36:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800fc3a:	ece4 7a01 	vstmia	r4!, {s15}
 800fc3e:	e7dc      	b.n	800fbfa <__kernel_rem_pio2f+0x4e>
 800fc40:	ecfe 6a01 	vldmia	lr!, {s13}
 800fc44:	3401      	adds	r4, #1
 800fc46:	ed3c 7a01 	vldmdb	ip!, {s14}
 800fc4a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fc4e:	455c      	cmp	r4, fp
 800fc50:	ddf6      	ble.n	800fc40 <__kernel_rem_pio2f+0x94>
 800fc52:	3601      	adds	r6, #1
 800fc54:	3004      	adds	r0, #4
 800fc56:	ece9 7a01 	vstmia	r9!, {s15}
 800fc5a:	e7d6      	b.n	800fc0a <__kernel_rem_pio2f+0x5e>
 800fc5c:	a908      	add	r1, sp, #32
 800fc5e:	4654      	mov	r4, sl
 800fc60:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800fea4 <__kernel_rem_pio2f+0x2f8>
 800fc64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fc68:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800fea0 <__kernel_rem_pio2f+0x2f4>
 800fc6c:	9104      	str	r1, [sp, #16]
 800fc6e:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800fc70:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800fc74:	9203      	str	r2, [sp, #12]
 800fc76:	00a2      	lsls	r2, r4, #2
 800fc78:	a944      	add	r1, sp, #272	@ 0x110
 800fc7a:	4626      	mov	r6, r4
 800fc7c:	9205      	str	r2, [sp, #20]
 800fc7e:	aa58      	add	r2, sp, #352	@ 0x160
 800fc80:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800fc84:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800fc88:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800fc8c:	aa08      	add	r2, sp, #32
 800fc8e:	4694      	mov	ip, r2
 800fc90:	2e00      	cmp	r6, #0
 800fc92:	dc4c      	bgt.n	800fd2e <__kernel_rem_pio2f+0x182>
 800fc94:	4628      	mov	r0, r5
 800fc96:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fc9a:	f000 f9f1 	bl	8010080 <scalbnf>
 800fc9e:	eeb0 8a40 	vmov.f32	s16, s0
 800fca2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800fca6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800fcaa:	f000 fa4d 	bl	8010148 <floorf>
 800fcae:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800fcb2:	2d00      	cmp	r5, #0
 800fcb4:	eea0 8a67 	vfms.f32	s16, s0, s15
 800fcb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fcbc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800fcc0:	ee17 9a90 	vmov	r9, s15
 800fcc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fcc8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800fccc:	dd41      	ble.n	800fd52 <__kernel_rem_pio2f+0x1a6>
 800fcce:	f104 3cff 	add.w	ip, r4, #4294967295
 800fcd2:	a908      	add	r1, sp, #32
 800fcd4:	f1c5 0e08 	rsb	lr, r5, #8
 800fcd8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800fcdc:	fa46 f00e 	asr.w	r0, r6, lr
 800fce0:	4481      	add	r9, r0
 800fce2:	fa00 f00e 	lsl.w	r0, r0, lr
 800fce6:	1a36      	subs	r6, r6, r0
 800fce8:	f1c5 0007 	rsb	r0, r5, #7
 800fcec:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800fcf0:	4106      	asrs	r6, r0
 800fcf2:	2e00      	cmp	r6, #0
 800fcf4:	dd3c      	ble.n	800fd70 <__kernel_rem_pio2f+0x1c4>
 800fcf6:	f04f 0e00 	mov.w	lr, #0
 800fcfa:	f109 0901 	add.w	r9, r9, #1
 800fcfe:	4670      	mov	r0, lr
 800fd00:	4574      	cmp	r4, lr
 800fd02:	dc68      	bgt.n	800fdd6 <__kernel_rem_pio2f+0x22a>
 800fd04:	2d00      	cmp	r5, #0
 800fd06:	dd03      	ble.n	800fd10 <__kernel_rem_pio2f+0x164>
 800fd08:	2d01      	cmp	r5, #1
 800fd0a:	d074      	beq.n	800fdf6 <__kernel_rem_pio2f+0x24a>
 800fd0c:	2d02      	cmp	r5, #2
 800fd0e:	d07d      	beq.n	800fe0c <__kernel_rem_pio2f+0x260>
 800fd10:	2e02      	cmp	r6, #2
 800fd12:	d12d      	bne.n	800fd70 <__kernel_rem_pio2f+0x1c4>
 800fd14:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fd18:	ee30 8a48 	vsub.f32	s16, s0, s16
 800fd1c:	b340      	cbz	r0, 800fd70 <__kernel_rem_pio2f+0x1c4>
 800fd1e:	4628      	mov	r0, r5
 800fd20:	9306      	str	r3, [sp, #24]
 800fd22:	f000 f9ad 	bl	8010080 <scalbnf>
 800fd26:	9b06      	ldr	r3, [sp, #24]
 800fd28:	ee38 8a40 	vsub.f32	s16, s16, s0
 800fd2c:	e020      	b.n	800fd70 <__kernel_rem_pio2f+0x1c4>
 800fd2e:	ee60 7a28 	vmul.f32	s15, s0, s17
 800fd32:	3e01      	subs	r6, #1
 800fd34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fd38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd3c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800fd40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fd44:	ecac 0a01 	vstmia	ip!, {s0}
 800fd48:	ed30 0a01 	vldmdb	r0!, {s0}
 800fd4c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800fd50:	e79e      	b.n	800fc90 <__kernel_rem_pio2f+0xe4>
 800fd52:	d105      	bne.n	800fd60 <__kernel_rem_pio2f+0x1b4>
 800fd54:	1e60      	subs	r0, r4, #1
 800fd56:	a908      	add	r1, sp, #32
 800fd58:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800fd5c:	11f6      	asrs	r6, r6, #7
 800fd5e:	e7c8      	b.n	800fcf2 <__kernel_rem_pio2f+0x146>
 800fd60:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fd64:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fd68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd6c:	da31      	bge.n	800fdd2 <__kernel_rem_pio2f+0x226>
 800fd6e:	2600      	movs	r6, #0
 800fd70:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800fd74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd78:	f040 8098 	bne.w	800feac <__kernel_rem_pio2f+0x300>
 800fd7c:	1e60      	subs	r0, r4, #1
 800fd7e:	2200      	movs	r2, #0
 800fd80:	4550      	cmp	r0, sl
 800fd82:	da4b      	bge.n	800fe1c <__kernel_rem_pio2f+0x270>
 800fd84:	2a00      	cmp	r2, #0
 800fd86:	d065      	beq.n	800fe54 <__kernel_rem_pio2f+0x2a8>
 800fd88:	3c01      	subs	r4, #1
 800fd8a:	ab08      	add	r3, sp, #32
 800fd8c:	3d08      	subs	r5, #8
 800fd8e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d0f8      	beq.n	800fd88 <__kernel_rem_pio2f+0x1dc>
 800fd96:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fd9a:	4628      	mov	r0, r5
 800fd9c:	f000 f970 	bl	8010080 <scalbnf>
 800fda0:	1c63      	adds	r3, r4, #1
 800fda2:	aa44      	add	r2, sp, #272	@ 0x110
 800fda4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800fea4 <__kernel_rem_pio2f+0x2f8>
 800fda8:	0099      	lsls	r1, r3, #2
 800fdaa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fdae:	4623      	mov	r3, r4
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	f280 80a9 	bge.w	800ff08 <__kernel_rem_pio2f+0x35c>
 800fdb6:	4623      	mov	r3, r4
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	f2c0 80c7 	blt.w	800ff4c <__kernel_rem_pio2f+0x3a0>
 800fdbe:	aa44      	add	r2, sp, #272	@ 0x110
 800fdc0:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 800fe9c <__kernel_rem_pio2f+0x2f0>
 800fdc4:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800fea8 <__kernel_rem_pio2f+0x2fc>
 800fdc8:	2000      	movs	r0, #0
 800fdca:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800fdce:	1ae2      	subs	r2, r4, r3
 800fdd0:	e0b1      	b.n	800ff36 <__kernel_rem_pio2f+0x38a>
 800fdd2:	2602      	movs	r6, #2
 800fdd4:	e78f      	b.n	800fcf6 <__kernel_rem_pio2f+0x14a>
 800fdd6:	f852 1b04 	ldr.w	r1, [r2], #4
 800fdda:	b948      	cbnz	r0, 800fdf0 <__kernel_rem_pio2f+0x244>
 800fddc:	b121      	cbz	r1, 800fde8 <__kernel_rem_pio2f+0x23c>
 800fdde:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800fde2:	f842 1c04 	str.w	r1, [r2, #-4]
 800fde6:	2101      	movs	r1, #1
 800fde8:	f10e 0e01 	add.w	lr, lr, #1
 800fdec:	4608      	mov	r0, r1
 800fdee:	e787      	b.n	800fd00 <__kernel_rem_pio2f+0x154>
 800fdf0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800fdf4:	e7f5      	b.n	800fde2 <__kernel_rem_pio2f+0x236>
 800fdf6:	f104 3cff 	add.w	ip, r4, #4294967295
 800fdfa:	aa08      	add	r2, sp, #32
 800fdfc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800fe00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800fe04:	a908      	add	r1, sp, #32
 800fe06:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800fe0a:	e781      	b.n	800fd10 <__kernel_rem_pio2f+0x164>
 800fe0c:	f104 3cff 	add.w	ip, r4, #4294967295
 800fe10:	aa08      	add	r2, sp, #32
 800fe12:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800fe16:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800fe1a:	e7f3      	b.n	800fe04 <__kernel_rem_pio2f+0x258>
 800fe1c:	a908      	add	r1, sp, #32
 800fe1e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800fe22:	3801      	subs	r0, #1
 800fe24:	430a      	orrs	r2, r1
 800fe26:	e7ab      	b.n	800fd80 <__kernel_rem_pio2f+0x1d4>
 800fe28:	3201      	adds	r2, #1
 800fe2a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800fe2e:	2e00      	cmp	r6, #0
 800fe30:	d0fa      	beq.n	800fe28 <__kernel_rem_pio2f+0x27c>
 800fe32:	9905      	ldr	r1, [sp, #20]
 800fe34:	18e6      	adds	r6, r4, r3
 800fe36:	f104 0c01 	add.w	ip, r4, #1
 800fe3a:	4422      	add	r2, r4
 800fe3c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800fe40:	eb0d 0001 	add.w	r0, sp, r1
 800fe44:	a91c      	add	r1, sp, #112	@ 0x70
 800fe46:	384c      	subs	r0, #76	@ 0x4c
 800fe48:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800fe4c:	4562      	cmp	r2, ip
 800fe4e:	da04      	bge.n	800fe5a <__kernel_rem_pio2f+0x2ae>
 800fe50:	4614      	mov	r4, r2
 800fe52:	e710      	b.n	800fc76 <__kernel_rem_pio2f+0xca>
 800fe54:	9804      	ldr	r0, [sp, #16]
 800fe56:	2201      	movs	r2, #1
 800fe58:	e7e7      	b.n	800fe2a <__kernel_rem_pio2f+0x27e>
 800fe5a:	9903      	ldr	r1, [sp, #12]
 800fe5c:	2400      	movs	r4, #0
 800fe5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800fe62:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800fe66:	ee07 1a90 	vmov	s15, r1
 800fe6a:	9105      	str	r1, [sp, #20]
 800fe6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fe70:	ece6 7a01 	vstmia	r6!, {s15}
 800fe74:	46b1      	mov	r9, r6
 800fe76:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800fea8 <__kernel_rem_pio2f+0x2fc>
 800fe7a:	455c      	cmp	r4, fp
 800fe7c:	dd04      	ble.n	800fe88 <__kernel_rem_pio2f+0x2dc>
 800fe7e:	f10c 0c01 	add.w	ip, ip, #1
 800fe82:	ece0 7a01 	vstmia	r0!, {s15}
 800fe86:	e7e1      	b.n	800fe4c <__kernel_rem_pio2f+0x2a0>
 800fe88:	ecfe 6a01 	vldmia	lr!, {s13}
 800fe8c:	3401      	adds	r4, #1
 800fe8e:	ed39 7a01 	vldmdb	r9!, {s14}
 800fe92:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fe96:	e7f0      	b.n	800fe7a <__kernel_rem_pio2f+0x2ce>
 800fe98:	08017778 	.word	0x08017778
 800fe9c:	0801774c 	.word	0x0801774c
 800fea0:	43800000 	.word	0x43800000
 800fea4:	3b800000 	.word	0x3b800000
 800fea8:	00000000 	.word	0x00000000
 800feac:	9b02      	ldr	r3, [sp, #8]
 800feae:	eeb0 0a48 	vmov.f32	s0, s16
 800feb2:	eba3 0008 	sub.w	r0, r3, r8
 800feb6:	f000 f8e3 	bl	8010080 <scalbnf>
 800feba:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800fea0 <__kernel_rem_pio2f+0x2f4>
 800febe:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800fec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fec6:	db19      	blt.n	800fefc <__kernel_rem_pio2f+0x350>
 800fec8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800fea4 <__kernel_rem_pio2f+0x2f8>
 800fecc:	aa08      	add	r2, sp, #32
 800fece:	3508      	adds	r5, #8
 800fed0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800fed4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fed8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fedc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800fee0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fee4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fee8:	ee10 3a10 	vmov	r3, s0
 800feec:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800fef0:	3401      	adds	r4, #1
 800fef2:	ee17 3a90 	vmov	r3, s15
 800fef6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800fefa:	e74c      	b.n	800fd96 <__kernel_rem_pio2f+0x1ea>
 800fefc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ff00:	aa08      	add	r2, sp, #32
 800ff02:	ee10 3a10 	vmov	r3, s0
 800ff06:	e7f6      	b.n	800fef6 <__kernel_rem_pio2f+0x34a>
 800ff08:	a808      	add	r0, sp, #32
 800ff0a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800ff0e:	3b01      	subs	r3, #1
 800ff10:	ee07 0a90 	vmov	s15, r0
 800ff14:	9001      	str	r0, [sp, #4]
 800ff16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ff1a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ff1e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ff22:	ed62 7a01 	vstmdb	r2!, {s15}
 800ff26:	e743      	b.n	800fdb0 <__kernel_rem_pio2f+0x204>
 800ff28:	ecfc 6a01 	vldmia	ip!, {s13}
 800ff2c:	3001      	adds	r0, #1
 800ff2e:	ecb5 7a01 	vldmia	r5!, {s14}
 800ff32:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ff36:	4550      	cmp	r0, sl
 800ff38:	dc01      	bgt.n	800ff3e <__kernel_rem_pio2f+0x392>
 800ff3a:	4290      	cmp	r0, r2
 800ff3c:	ddf4      	ble.n	800ff28 <__kernel_rem_pio2f+0x37c>
 800ff3e:	a858      	add	r0, sp, #352	@ 0x160
 800ff40:	3b01      	subs	r3, #1
 800ff42:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ff46:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800ff4a:	e735      	b.n	800fdb8 <__kernel_rem_pio2f+0x20c>
 800ff4c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ff4e:	2b02      	cmp	r3, #2
 800ff50:	dc09      	bgt.n	800ff66 <__kernel_rem_pio2f+0x3ba>
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	dc27      	bgt.n	800ffa6 <__kernel_rem_pio2f+0x3fa>
 800ff56:	d040      	beq.n	800ffda <__kernel_rem_pio2f+0x42e>
 800ff58:	f009 0007 	and.w	r0, r9, #7
 800ff5c:	b059      	add	sp, #356	@ 0x164
 800ff5e:	ecbd 8b04 	vpop	{d8-d9}
 800ff62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff66:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ff68:	2b03      	cmp	r3, #3
 800ff6a:	d1f5      	bne.n	800ff58 <__kernel_rem_pio2f+0x3ac>
 800ff6c:	aa30      	add	r2, sp, #192	@ 0xc0
 800ff6e:	1f0b      	subs	r3, r1, #4
 800ff70:	4620      	mov	r0, r4
 800ff72:	4413      	add	r3, r2
 800ff74:	461a      	mov	r2, r3
 800ff76:	2800      	cmp	r0, #0
 800ff78:	dc50      	bgt.n	801001c <__kernel_rem_pio2f+0x470>
 800ff7a:	4622      	mov	r2, r4
 800ff7c:	2a01      	cmp	r2, #1
 800ff7e:	dc5d      	bgt.n	801003c <__kernel_rem_pio2f+0x490>
 800ff80:	ab30      	add	r3, sp, #192	@ 0xc0
 800ff82:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800fea8 <__kernel_rem_pio2f+0x2fc>
 800ff86:	440b      	add	r3, r1
 800ff88:	2c01      	cmp	r4, #1
 800ff8a:	dc67      	bgt.n	801005c <__kernel_rem_pio2f+0x4b0>
 800ff8c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800ff90:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ff94:	2e00      	cmp	r6, #0
 800ff96:	d167      	bne.n	8010068 <__kernel_rem_pio2f+0x4bc>
 800ff98:	edc7 6a00 	vstr	s13, [r7]
 800ff9c:	ed87 7a01 	vstr	s14, [r7, #4]
 800ffa0:	edc7 7a02 	vstr	s15, [r7, #8]
 800ffa4:	e7d8      	b.n	800ff58 <__kernel_rem_pio2f+0x3ac>
 800ffa6:	ab30      	add	r3, sp, #192	@ 0xc0
 800ffa8:	4622      	mov	r2, r4
 800ffaa:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800fea8 <__kernel_rem_pio2f+0x2fc>
 800ffae:	440b      	add	r3, r1
 800ffb0:	2a00      	cmp	r2, #0
 800ffb2:	da24      	bge.n	800fffe <__kernel_rem_pio2f+0x452>
 800ffb4:	b34e      	cbz	r6, 801000a <__kernel_rem_pio2f+0x45e>
 800ffb6:	eef1 7a47 	vneg.f32	s15, s14
 800ffba:	edc7 7a00 	vstr	s15, [r7]
 800ffbe:	aa31      	add	r2, sp, #196	@ 0xc4
 800ffc0:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800ffc4:	2301      	movs	r3, #1
 800ffc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ffca:	429c      	cmp	r4, r3
 800ffcc:	da20      	bge.n	8010010 <__kernel_rem_pio2f+0x464>
 800ffce:	b10e      	cbz	r6, 800ffd4 <__kernel_rem_pio2f+0x428>
 800ffd0:	eef1 7a67 	vneg.f32	s15, s15
 800ffd4:	edc7 7a01 	vstr	s15, [r7, #4]
 800ffd8:	e7be      	b.n	800ff58 <__kernel_rem_pio2f+0x3ac>
 800ffda:	ab30      	add	r3, sp, #192	@ 0xc0
 800ffdc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800fea8 <__kernel_rem_pio2f+0x2fc>
 800ffe0:	440b      	add	r3, r1
 800ffe2:	2c00      	cmp	r4, #0
 800ffe4:	da05      	bge.n	800fff2 <__kernel_rem_pio2f+0x446>
 800ffe6:	b10e      	cbz	r6, 800ffec <__kernel_rem_pio2f+0x440>
 800ffe8:	eef1 7a67 	vneg.f32	s15, s15
 800ffec:	edc7 7a00 	vstr	s15, [r7]
 800fff0:	e7b2      	b.n	800ff58 <__kernel_rem_pio2f+0x3ac>
 800fff2:	ed33 7a01 	vldmdb	r3!, {s14}
 800fff6:	3c01      	subs	r4, #1
 800fff8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fffc:	e7f1      	b.n	800ffe2 <__kernel_rem_pio2f+0x436>
 800fffe:	ed73 7a01 	vldmdb	r3!, {s15}
 8010002:	3a01      	subs	r2, #1
 8010004:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010008:	e7d2      	b.n	800ffb0 <__kernel_rem_pio2f+0x404>
 801000a:	eef0 7a47 	vmov.f32	s15, s14
 801000e:	e7d4      	b.n	800ffba <__kernel_rem_pio2f+0x40e>
 8010010:	ecb2 7a01 	vldmia	r2!, {s14}
 8010014:	3301      	adds	r3, #1
 8010016:	ee77 7a87 	vadd.f32	s15, s15, s14
 801001a:	e7d6      	b.n	800ffca <__kernel_rem_pio2f+0x41e>
 801001c:	ed72 7a01 	vldmdb	r2!, {s15}
 8010020:	3801      	subs	r0, #1
 8010022:	edd2 6a01 	vldr	s13, [r2, #4]
 8010026:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801002a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801002e:	ed82 7a00 	vstr	s14, [r2]
 8010032:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010036:	edc2 7a01 	vstr	s15, [r2, #4]
 801003a:	e79c      	b.n	800ff76 <__kernel_rem_pio2f+0x3ca>
 801003c:	ed73 7a01 	vldmdb	r3!, {s15}
 8010040:	3a01      	subs	r2, #1
 8010042:	edd3 6a01 	vldr	s13, [r3, #4]
 8010046:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801004a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801004e:	ed83 7a00 	vstr	s14, [r3]
 8010052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010056:	edc3 7a01 	vstr	s15, [r3, #4]
 801005a:	e78f      	b.n	800ff7c <__kernel_rem_pio2f+0x3d0>
 801005c:	ed33 7a01 	vldmdb	r3!, {s14}
 8010060:	3c01      	subs	r4, #1
 8010062:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010066:	e78f      	b.n	800ff88 <__kernel_rem_pio2f+0x3dc>
 8010068:	eef1 6a66 	vneg.f32	s13, s13
 801006c:	eeb1 7a47 	vneg.f32	s14, s14
 8010070:	eef1 7a67 	vneg.f32	s15, s15
 8010074:	edc7 6a00 	vstr	s13, [r7]
 8010078:	ed87 7a01 	vstr	s14, [r7, #4]
 801007c:	e790      	b.n	800ffa0 <__kernel_rem_pio2f+0x3f4>
 801007e:	bf00      	nop

08010080 <scalbnf>:
 8010080:	ee10 3a10 	vmov	r3, s0
 8010084:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010088:	d02a      	beq.n	80100e0 <scalbnf+0x60>
 801008a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801008e:	d302      	bcc.n	8010096 <scalbnf+0x16>
 8010090:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010094:	4770      	bx	lr
 8010096:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801009a:	d122      	bne.n	80100e2 <scalbnf+0x62>
 801009c:	4b23      	ldr	r3, [pc, #140]	@ (801012c <scalbnf+0xac>)
 801009e:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8010130 <scalbnf+0xb0>
 80100a2:	4298      	cmp	r0, r3
 80100a4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80100a8:	db16      	blt.n	80100d8 <scalbnf+0x58>
 80100aa:	ee10 3a10 	vmov	r3, s0
 80100ae:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80100b2:	3a19      	subs	r2, #25
 80100b4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80100b8:	4288      	cmp	r0, r1
 80100ba:	dd14      	ble.n	80100e6 <scalbnf+0x66>
 80100bc:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 8010134 <scalbnf+0xb4>
 80100c0:	ee10 3a10 	vmov	r3, s0
 80100c4:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8010138 <scalbnf+0xb8>
 80100c8:	eeb0 7a67 	vmov.f32	s14, s15
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	fe67 7aa6 	vselge.f32	s15, s15, s13
 80100d2:	ee27 0a87 	vmul.f32	s0, s15, s14
 80100d6:	4770      	bx	lr
 80100d8:	eddf 7a18 	vldr	s15, [pc, #96]	@ 801013c <scalbnf+0xbc>
 80100dc:	ee27 0a80 	vmul.f32	s0, s15, s0
 80100e0:	4770      	bx	lr
 80100e2:	0dd2      	lsrs	r2, r2, #23
 80100e4:	e7e6      	b.n	80100b4 <scalbnf+0x34>
 80100e6:	4410      	add	r0, r2
 80100e8:	28fe      	cmp	r0, #254	@ 0xfe
 80100ea:	dce7      	bgt.n	80100bc <scalbnf+0x3c>
 80100ec:	2800      	cmp	r0, #0
 80100ee:	dd06      	ble.n	80100fe <scalbnf+0x7e>
 80100f0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80100f4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80100f8:	ee00 3a10 	vmov	s0, r3
 80100fc:	4770      	bx	lr
 80100fe:	f110 0f16 	cmn.w	r0, #22
 8010102:	da09      	bge.n	8010118 <scalbnf+0x98>
 8010104:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 801013c <scalbnf+0xbc>
 8010108:	ee10 3a10 	vmov	r3, s0
 801010c:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8010140 <scalbnf+0xc0>
 8010110:	eeb0 7a67 	vmov.f32	s14, s15
 8010114:	2b00      	cmp	r3, #0
 8010116:	e7da      	b.n	80100ce <scalbnf+0x4e>
 8010118:	3019      	adds	r0, #25
 801011a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801011e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8010144 <scalbnf+0xc4>
 8010122:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010126:	ee07 3a90 	vmov	s15, r3
 801012a:	e7d7      	b.n	80100dc <scalbnf+0x5c>
 801012c:	ffff3cb0 	.word	0xffff3cb0
 8010130:	4c000000 	.word	0x4c000000
 8010134:	7149f2ca 	.word	0x7149f2ca
 8010138:	f149f2ca 	.word	0xf149f2ca
 801013c:	0da24260 	.word	0x0da24260
 8010140:	8da24260 	.word	0x8da24260
 8010144:	33000000 	.word	0x33000000

08010148 <floorf>:
 8010148:	febb 0a40 	vrintm.f32	s0, s0
 801014c:	4770      	bx	lr
	...

08010150 <_init>:
 8010150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010152:	bf00      	nop
 8010154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010156:	bc08      	pop	{r3}
 8010158:	469e      	mov	lr, r3
 801015a:	4770      	bx	lr

0801015c <_fini>:
 801015c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801015e:	bf00      	nop
 8010160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010162:	bc08      	pop	{r3}
 8010164:	469e      	mov	lr, r3
 8010166:	4770      	bx	lr
