(S (SBAR (IN Though) (S (NP (NNP CNNs)) (VP (VBP are) (NP (ADJP (RB highly) (JJ parallel)) (NNS workloads))))) (, ,) (PP (IN in) (NP (NP (DT the) (NN absence)) (PP (IN of) (NP (JJ efficient) (JJ on-chip) (NN memory) (NN reuse) (NNS techniques))))) (, ,) (NP (NP (DT an) (NN accelerator)) (PP (IN for) (NP (PRP them)))) (ADVP (RB quickly)) (VP (VBZ becomes) (ADJP (NN memory) (NN bound))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (NNP CNN) (NN accelerator) (NN design)) (PP (IN for) (NP (NN inference))) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (ADJP (JJ able) (S (VP (TO to) (VP (VB exploit) (NP (NP (DT all) (NNS forms)) (PP (IN of) (NP (NN reuse))) (ADJP (JJ available))) (S (VP (TO to) (VP (VB minimize) (NP (JJ off-chip) (NN memory) (NN access)) (SBAR (IN while) (S (VP (VBG increasing) (NP (NP (NN utilization)) (PP (IN of) (NP (JJ available) (NNS resources))))))))))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN design)) (VP (VBZ is) (VP (VBN composed) (PP (IN of) (NP (NP (NNS cores)) (, ,) (SBAR (WHNP (NP (DT each)) (WHPP (IN of) (WHNP (WDT which)))) (S (VP (VBZ contains) (NP (NP (DT a) (JJ one-dimensional) (NN array)) (PP (IN of) (NP (NN processing) (NNS elements))))))))))) (. .))
(S (S (NP (DT These) (NNS cores)) (VP (MD can) (VP (VB exploit) (NP (NP (JJ different) (NNS types)) (PP (IN of) (NP (NN reuse))) (ADJP (JJ available) (PP (IN in) (NP (NP (NNP CNN) (NNS layers)) (PP (IN of) (NP (VBG varying) (NNS shapes))))))) (PP (IN without) (S (VP (VBG requiring) (NP (DT any) (NN reconfiguration)))))))) (: ;) (S (PP (IN in) (NP (JJ particular))) (, ,) (NP (PRP$ our) (NN design)) (VP (VBZ minimizes) (NP (NP (NN underutilization)) (PP (JJ due) (PP (TO to) (NP (NP (NN problem) (NNS sizes)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (RB not) (NP (NP (JJ perfect) (NNS multiples)) (PP (IN of) (NP (DT the) (VBG underlying) (NN hardware) (JJ array) (NNS dimensions))))))))))))) (. .))
(S (NP (NP (DT A) (JJ major) (NN obstacle)) (PP (IN in) (NP (NP (DT the) (NN adoption)) (PP (IN of) (NP (NNP FPGAs))) (PP (IN as) (NP (NP (DT a) (NN platform)) (PP (IN for) (NP (NNP CNN) (NN inference)))))))) (VP (VBZ is) (NP (DT the) (NN difficulty) (S (VP (TO to) (VP (NN program) (NP (DT these) (NNS devices)) (S (VP (VBG using) (NP (NN hardware) (NN description) (NNS languages))))))))) (. .))
(S (S (NP (PRP$ Our) (NN end) (NN goal)) (VP (VBZ is) (S (VP (TO to) (ADVP (RB also)) (VP (VB address) (NP (DT this))))))) (, ,) (CC and) (S (NP (PRP we)) (VP (VBP develop) (NP (JJ preliminary) (NN software) (NN support)) (PP (IN via) (NP (DT a) (NN codesign))) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB leverage) (NP (DT the) (NN accelerator)) (PP (IN through) (NP (NP (NNP TensorFlow)) (, ,) (NP (DT a) (JJ dominant) (JJ high-level) (NN programming) (NN model)))))))))) (. .))
(S (NP (PRP$ Our) (NN framework)) (VP (VP (VBZ takes) (NP (NN care)) (PP (IN of) (NP (NP (VBG tiling) (CC and) (NN scheduling)) (PP (IN of) (NP (JJ neural) (NN network) (NNS layers)))))) (CC and) (VP (NNS generates) (NP (NP (JJ necessary) (JJ low-level) (NNS commands)) (SBAR (S (VP (TO to) (VP (VB execute) (NP (DT the) (NNP CNN))))))))) (. .))
(S (NP (NP (JJ Experimental) (NN evaluation)) (PP (IN on) (NP (NP (DT a) (JJ real) (NN system)) (PP (IN with) (NP (DT a) (ADJP (NNP PCI-express) (VBN based)) (NNP Xilinx) (NNP VC709) (NN board)))))) (VP (VBZ demonstrates) (NP (NP (DT the) (NN effectiveness)) (PP (IN of) (NP (PRP$ our) (NN approach))))) (. .))
(S (PP (IN As) (NP (NP (DT a) (NN result)) (PP (IN of) (NP (DT an) (JJ effective) (NN interconnection))))) (, ,) (NP (DT the) (NN design)) (VP (VBZ maintains) (NP (DT a) (JJ high) (NN frequency)) (SBAR (WHADVP (WRB when)) (S (NP (PRP we)) (VP (VBP scale) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NNP PEs)))))))) (. .))
(S (NP (DT The) (JJ sustained) (NN performance)) (ADVP (NN overall)) (VP (VBZ is) (NP (NP (DT a) (JJ good) (NN fraction)) (PP (IN of) (NP (NP (DT the) (NN accelerator) (POS 's)) (JJ theoretical) (NN peak) (NN performance))))) (. .))
