(module "VY2472M41Y5VS63V7" (layer F.Cu)
  (descr "VY2472M41Y5VS63V7-1")
  (tags "Capacitor")
  (fp_text reference C** (at 3.750 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 3.750 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "VY2472M41Y5VS63V7" (at 3.750 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -1.5 2.5) (end 9 2.5) (layer F.Fab) (width 0.1))
  (fp_line (start 9 2.5) (end 9 -2.5) (layer F.Fab) (width 0.1))
  (fp_line (start 9 -2.5) (end -1.5 -2.5) (layer F.Fab) (width 0.1))
  (fp_line (start -1.5 -2.5) (end -1.5 2.5) (layer F.Fab) (width 0.1))
  (fp_line (start -1.5 -2.5) (end 9 -2.5) (layer F.SilkS) (width 0.2))
  (fp_line (start 9 -2.5) (end 9 2.5) (layer F.SilkS) (width 0.2))
  (fp_line (start 9 2.5) (end -1.5 2.5) (layer F.SilkS) (width 0.2))
  (fp_line (start -1.5 2.5) (end -1.5 -2.5) (layer F.SilkS) (width 0.2))
  (fp_line (start -2.5 -3.5) (end 10 -3.5) (layer F.CrtYd) (width 0.1))
  (fp_line (start 10 -3.5) (end 10 3.5) (layer F.CrtYd) (width 0.1))
  (fp_line (start 10 3.5) (end -2.5 3.5) (layer F.CrtYd) (width 0.1))
  (fp_line (start -2.5 3.5) (end -2.5 -3.5) (layer F.CrtYd) (width 0.1))
  (fp_line (start -2.1 -0) (end -2.1 -0) (layer F.SilkS) (width 0.1))
  (fp_line (start -2 -0) (end -2 -0) (layer F.SilkS) (width 0.1))
  (fp_arc (start -2.05 -0) (end -2.100 -0) (angle -180) (layer F.SilkS) (width 0.1))
  (fp_arc (start -2.05 -0) (end -2.000 -0) (angle -180) (layer F.SilkS) (width 0.1))
  (pad 1 thru_hole rect (at 0.000 -0) (size 1.300 1.300) (drill 0.8) (layers *.Cu *.Mask))
  (pad 2 thru_hole circle (at 7.500 -0) (size 1.300 1.300) (drill 0.8) (layers *.Cu *.Mask))
  (model VY2472M41Y5VS63V7.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
