<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="Map" num="236" delta="unknown" >The MAP option, &quot;-k&quot; (MAP to Input Functions), will be  disabled for this architecture in the next software release.

</msg>

<msg type="info" file="MapLib" num="562" delta="unknown" >No environment variables are currently set.
</msg>

<msg type="info" file="MapLib" num="856" delta="unknown" >PLL_ADV <arg fmt="%s" index="1">Inst_DCM2PLL/PLL_ADV_INST</arg> CLKIN2 pin was disconnected because a constant 1 is driving the CLKINSEL pin.
</msg>

<msg type="info" file="MapLib" num="856" delta="unknown" >PLL_ADV <arg fmt="%s" index="1">clk_gen_pll/PLL_ADV_INST</arg> CLKIN2 pin was disconnected because a constant 1 is driving the CLKINSEL pin.
</msg>

<msg type="info" file="MapLib" num="841" delta="unknown" >Changing COMPENSATION attribute from <arg fmt="%s" index="1">SYSTEM_SYNCHRONOUS</arg> to <arg fmt="%s" index="2">INTERNAL</arg> for PLL_ADV <arg fmt="%s" index="3">clk_gen_pll/PLL_ADV_INST</arg>.
</msg>

<msg type="info" file="LIT" num="244" delta="unknown" >All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.
</msg>

<msg type="info" file="Pack" num="1716" delta="unknown" >Initializing temperature to <arg fmt="%0.3f" index="1">85.000</arg> Celsius. (default - Range: <arg fmt="%0.3f" index="2">0.000</arg> to <arg fmt="%0.3f" index="3">85.000</arg> Celsius)
</msg>

<msg type="info" file="Pack" num="1720" delta="unknown" >Initializing voltage to <arg fmt="%0.3f" index="1">0.950</arg> Volts. (default - Range: <arg fmt="%0.3f" index="2">0.950</arg> to <arg fmt="%0.3f" index="3">1.050</arg> Volts)
</msg>

<msg type="warning" file="Timing" num="3232" delta="unknown" >Timing Constraint 
&quot;<arg fmt="%s" index="1">PERIOD analysis for net &quot;clk_gen_pll/CLKOUT1_BUF&quot; derived from
 Autotimespec constraint for clock net clk_gen_pll/CLKIN1_IBUFG
 divided by 5.00  to 2 nS  
</arg>&quot;
 fails the minimum period check for clock &quot;<arg fmt="%s" index="2">fe_clk_i_0</arg>&quot; because the period constraint value (<arg fmt="%d" index="3">2000</arg> ps) is less than the minimum internal period limit of <arg fmt="%d" index="4">2500</arg> ps  on pin &quot;<arg fmt="%s" index="5">/cru/PACKED/cru/fe_clk_mux/fe_clk_mux/I0</arg>&quot;.   Please increase the period of the constraint to remove this timing failure.</msg>

<msg type="warning" file="Timing" num="3232" delta="unknown" >Timing Constraint 
&quot;<arg fmt="%s" index="1">PERIOD analysis for net &quot;Inst_DCM2PLL/CLKOUT1_BUF&quot; derived from
 Autotimespec constraint for clock net Inst_DCM2PLL/CLKIN_IBUFGDS_OUT
 divided by 5.00  to 2 nS  
</arg>&quot;
 fails the minimum period check for clock &quot;<arg fmt="%s" index="2">fe_clk_i_1</arg>&quot; because the period constraint value (<arg fmt="%d" index="3">2000</arg> ps) is less than the minimum internal period limit of <arg fmt="%d" index="4">2500</arg> ps  on pin &quot;<arg fmt="%s" index="5">/cru/PACKED/cru/fe_clk_mux/fe_clk_mux/I1</arg>&quot;.   Please increase the period of the constraint to remove this timing failure.</msg>

<msg type="warning" file="Timing" num="3232" delta="unknown" >Timing Constraint 
&quot;<arg fmt="%s" index="1">PERIOD analysis for net &quot;Inst_DCM2PLL/CLKOUT1_BUF&quot; derived from
 Autotimespec constraint for clock net Inst_DCM2PLL/CLK0_BUF
 divided by 5.00  to 2 nS  
</arg>&quot;
 fails the minimum period check for clock &quot;<arg fmt="%s" index="2">fe_clk_i_1</arg>&quot; because the period constraint value (<arg fmt="%d" index="3">2000</arg> ps) is less than the minimum internal period limit of <arg fmt="%d" index="4">2500</arg> ps  on pin &quot;<arg fmt="%s" index="5">/cru/PACKED/cru/fe_clk_mux/fe_clk_mux/I1</arg>&quot;.   Please increase the period of the constraint to remove this timing failure.</msg>

<msg type="info" file="Map" num="215" delta="unknown" >The Interim Design Summary has been generated in the MAP Report (.mrp).
</msg>

<msg type="info" file="Place" num="834" delta="unknown" >Only a subset of IOs are locked. Out of <arg fmt="%d" index="1">20</arg> IOs, <arg fmt="%d" index="2">10</arg> are locked and <arg fmt="%d" index="3">10</arg> are not locked. <arg fmt="%s" index="4">If you would like to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1.</arg> 
</msg>

<msg type="info" file="Pack" num="1650" delta="unknown" >Map created a placed design.
</msg>

</messages>

