# This is another sample padframe configuration that was used for a real
# tapeout. However, this config file does not showcase all of the available
# features of padrick and might implement things in a way that have been made
# simpler since. Have a look at the 'sample_padframe.yml' file for a more
# up-to-date example of the config file format and it's features.
name: kraken_padframe
manifest_version: 3
pad_domains:
  - name: aon # User defined name of the pad_domain
    pad_types: # This section contains a list of pads  
      - name: IN22FDX_GPIO18_10M3S40PI_IO_H
        description: "gf22 pad"
        template: |
          IN22FDX_GPIO18_10M3S40PI_IO_H ${instance_name} (
            .PAD(${conn["pad"]}),
            .DATA(${conn["chip2pad"]}),
            .Y(${conn["pad2chip"]}),
            .TRIEN(${conn["trie"]}),
            .RXEN(${conn["rxe"]}),
            .PUEN(${conn["pue"]}),
            .PDEN(${conn["pde"]}),
            .NDIN(1'b0),
            .NDOUT(),
            .DRV(${conn["drv"]}),
            .SLW(${conn["slw"]}),
            .SMT(${conn["smt"]}),
            .PWROK(PWROK_S),
            .IOPWROK(IOPWROK_S),
            .BIAS(BIAS_S),
            .RETC(RETC_S)
          );
        pad_signals: &IN22FDX_SIGNALS
          - name: pad 
            size: 1
            kind: pad
          - name: chip2pad
            description: "The signal that connects to the pads TX driver"
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
          - name: pad2chip
            description: "The signal that connects to the pads RX buffer"
            size: 1
            kind: output
            conn_type: dynamic
          - name: rxe
            description: "Active high RX driver enable "
            size: 1
            kind: input
            conn_type: dynamic
            # by default, the output driver is disabled
            default_reset_value: 1
            default_static_value: 1'b1
          - name: trie
            description: " Active high tri-state enable (active low TX driver enable)"
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 1
            default_static_value: 1'b1
          - name: pue
            description: "Pull up resistor enable"
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
          - name: pde
            description: "Pull down resistor enable"
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
          - name: drv
            description: "Driving strength selector"
            size: 2
            kind: input
            conn_type: dynamic
            default_reset_value: 3
            default_static_value: 2'b11
          - name: slw
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
          - name: smt
            description: "Schmit trigger enable"
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
        
      - name: IN22FDX_GPIO18_10M3S40PI_IO_V
        description: "gf22 pad"
        template: |
          IN22FDX_GPIO18_10M3S40PI_IO_V ${instance_name} (
            .PAD(${conn["pad"]}),
            .DATA(${conn["chip2pad"]}),
            .Y(${conn["pad2chip"]}),
            .TRIEN(${conn["trie"]}),
            .RXEN(${conn["rxe"]}),
            .PUEN(${conn["pue"]}),
            .PDEN(${conn["pde"]}),
            .NDIN(1'b0),
            .NDOUT(),
            .DRV(${conn["drv"]}),
            .SLW(${conn["slw"]}),
            .SMT(${conn["smt"]}),
            .PWROK(PWROK_S),
            .IOPWROK(IOPWROK_S),
            .BIAS(BIAS_S),
            .RETC(RETC_S)
          );
        pad_signals: *IN22FDX_SIGNALS

      - name: IN22FDX_GPIO18_10M3S40PI_PWRDET_V
        description: ""
        template: |
          wire PWROK_S, IOPWROK_S, BIAS_S, RETC_S;

          IN22FDX_GPIO18_10M3S40PI_PWRDET_TIE_V ${instance_name} (
            .RETCOUT (RETC_S),
            .PWROKOUT (PWROK_S),
            .IOPWROKOUT (IOPWROK_S),
            .RETCIN(1'b0),
            .BIAS(BIAS_S)
          );

     #####  #######    #    ####### ###  #####     ######     #    ######   #####  
    #     #    #      # #      #     #  #     #    #     #   # #   #     # #     # 
    #          #     #   #     #     #  #          #     #  #   #  #     # #       
     #####     #    #     #    #     #  #          ######  #     # #     #  #####  
          #    #    #######    #     #  #          #       ####### #     #       # 
    #     #    #    #     #    #     #  #     #    #       #     # #     # #     # 
     #####     #    #     #    #    ###  #####     #       #     # ######   #####  
    # padframe physical pad instances
    pad_list:
      - name: pwrdet
        description: "pwrdet pad"
        pad_type: IN22FDX_GPIO18_10M3S40PI_PWRDET_V
        is_static: true

      - name: pad_bypass_fll 
        description: "boot option selection pin" 
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_bypass_fll
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_ext_clk 
        description: "boot option selection pin"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_ext_clk
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_ref_clk 
        description: "32kHz reference clock"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_ref_clk
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_bootsel0 
        description: "boot option selection pin"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_boot_sel0
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_bootsel1 
        description: "boot option selection pin"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_boot_sel1
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_bypass 
        description: "boot option selection pin"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_H
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_bypass
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      #- name: pad_testmode 
      #  description: "test mode selection pin"  
      #  pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
      #  is_static: true # not muxed pad (static)
      #  connections:
      #    pad2chip: st_testmode
      #    chip2pad: 1'b0
      #    trie: 1'b1
      #    rxe: 1'b1

      - name: pad_reset 
        description: "Chip global reset"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_rst_n
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_jtag_tck 
        description: "JTAG clock"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_jtag_tck
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_jtag_tms 
        description: "JTAG tms"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_jtag_tms
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_jtag_tdi 
        description: "JTAG tdi"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_jtag_tdi
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_jtag_trstn 
        description: "JTAG reset"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_H
        is_static: true # not muxed pad (static)
        connections:
          pad2chip: st_jtag_trstn
          chip2pad: 1'b0
          trie: 1'b1
          rxe: 1'b1

      - name: pad_jtag_tdo 
        description: "JTAG tdo"  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          #pad2chip: 0
          chip2pad: st_jtag_tdo
          trie: 1'b0
          rxe: 1'b0

      - name: pad_hyp_cs0 
        description: "HYPER chip select 0 "  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          #pad2chip: 0
          chip2pad: st_hyper_cs0_no
          trie: 1'b0
          rxe: 1'b0

      - name: pad_hyp_cs1 
        description: "HYPER chip select 1 "  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          #pad2chip: 0
          chip2pad: st_hyper_cs1_no
          trie: 1'b0
          rxe: 1'b0 

      #################### FOR this pair we need to see if there is a differential pad
      - name: pad_hyp_ck 
        description: "HYPER clock "  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          #pad2chip: 0
          chip2pad: st_hyper_ck_o
          trie: 1'b0
          rxe: 1'b0
          

      - name: pad_hyp_ckn 
        description: "HYPER clock "  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          #pad2chip: 0
          chip2pad: st_hyper_ck_no
          trie: 1'b0
          rxe: 1'b0

      - name: pad_hyp_rwds 
        description: "HYPER rwds "  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          #pad2chip: 0
          chip2pad: st_hyper_rwds_o
          pad2chip: st_hyper_rwds_i
          trie: ~st_hyper_rwds_oe
          rxe: ~st_hyper_rwds_oe

      - name: pad_hyp_reset 
        description: "HYPER reset "  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          #pad2chip: 0
          chip2pad: st_hyper_reset_no
          trie: 1'b0
          rxe: 1'b0
          
      - name: pad_hyp_dq{i}
        multiple: 8
        description: "HYPER dq{i} "  
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: true # not muxed pad (static)
        connections:
          chip2pad: st_hyper_dq{i}_o
          pad2chip: st_hyper_dq{i}_i
          trie: ~st_hyper_dq_oe
          rxe: ~st_hyper_dq_oe

      #     # #     # #     # ####### ######     ######     #    ######   #####  
      ##   ## #     #  #   #  #       #     #    #     #   # #   #     # #     # 
      # # # # #     #   # #   #       #     #    #     #  #   #  #     # #       
      #  #  # #     #    #    #####   #     #    ######  #     # #     #  #####  
      #     # #     #   # #   #       #     #    #       ####### #     #       # 
      #     # #     #  #   #  #       #     #    #       #     # #     # #     # 
      #     #  #####  #     # ####### ######     #       #     # ######   ##### 
          
      - name: pad_gpioa{i}
        mux_groups: [mx_gpioa, self]
        description: "General Purpose Input and Outpud pads. These pads can be configured to connect to any peripheral pad port."
        multiple: 5 # left gpioa pads
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_H
        is_static: false

      - name: pad_gpioa{i+5}
        mux_groups: [mx_gpioa, self]
        description: "General Purpose Input and Outpud pads. These pads can be configured to connect to any peripheral pad port."
        multiple: 3 # bottom gpioa pads
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: false

      - name: pad_gpioa{i+8}
        mux_groups: [mx_gpioa, self]
        description: "General Purpose Input and Outpud pads. These pads can be configured to connect to any peripheral pad port."
        multiple: 17 # right gpioa pads
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_H
        is_static: false

      - name: pad_gpioa{i+25}
        mux_groups: [mx_gpioa, self]
        description: "General Purpose Input and Outpud pads. These pads can be configured to connect to any peripheral pad port."
        multiple: 1 # top gpioa pads
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: false

      - name: pad_gpiob{i}
        mux_groups: [mx_gpiob , self]
        description: "General Purpose Input and Outpud pads. These pads can be configured to connect to any peripheral pad port."
        multiple: 16 # 16 generic io pads
        pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
        is_static: false 

      #- name: pad_gpioc
      #  mux_groups: mx_gpioc 
      #  description: "General Purpose Input and Outpud pads. These pads can be configured to connect to any peripheral pad port."
      #  multiple: 4 # 4 generic io pads
      #  pad_type: IN22FDX_GPIO18_10M3S40PI_IO_V
      #  is_static: false       


     #####  #######  #####     ######  ####### ######  #######  #####  
    #     # #     # #     #    #     # #     # #     #    #    #     # 
    #       #     # #          #     # #     # #     #    #    #       
     #####  #     # #          ######  #     # ######     #     #####  
          # #     # #          #       #     # #   #      #          # 
    #     # #     # #     #    #       #     # #    #     #    #     # 
     #####  #######  #####     #       ####### #     #    #     #####    
    # soc io connections, IO peripherals and GPIOs
    port_groups:
      # A port is a collection of signals intended to be multiplexed to one
      # particular pad within the pad domain. The connectivity is runtime
      # configurable via the pad_frames configuration interface. I.e. an SPI
      # master peripheral exposes the SCK, MOSI, MISO and CS ports. These ports
      # can be routed to an arbitrary pad within the same pad_domain.
      - name: qspi{i}
        multiple: 4
        mux_groups: ["mx_gpio{i/2:c}"]
        output_defaults: 1'b0
        ports:
          - name: spi_sdio{i}
            multiple: 4
            description: "IO data port {i} of the SPI master peripheral" # An optional description of the signal
            connections:
              chip2pad: sd{i}_o
              sd{i}_i: pad2chip
              trie: ~sd{i}_oe
              rxe: ~sd{i}_oe
          - name: spi_sck
            connections:
              chip2pad: sck_o
              trie: 1'b0
              rxe: 1'b0
          - name: spi_csn{i}
            multiple: 4
            connections:
              chip2pad: csn{i}_o
              trie: 1'b0
              rxe: 1'b0
      - name: uart{i}
        multiple: 2
        mux_groups: ["mx_gpio{(i+1)%2:c}"]
        output_defaults:
          rx_i: 1'b1
        ports:
          - name: rx
            description: "UART RX signal"
            connections:
              chip2pad: 1'b1
              rx_i: pad2chip
              trie: 1'b1
              rxe: 1'b1
          - name: tx
            description: "UART TX signal"
            connections:
              chip2pad: tx_o
              trie: 1'b0
              rxe: 1'b0

      - name: timer{i}
        multiple: 4
        mux_groups: ["mx_gpio{i/2:c}"]
        ports:
          - name: out{i}
            multiple: 4
            description: "TIMER 0 out {i}"
            connections:
              chip2pad: out{i}_o

      - name: i2c{i}
        multiple: 4
        mux_groups: [mx_gpioa]
        output_defaults: 1'b1
        ports:
          - name: i2c_sda
            description: "Bidirectional I2C SDA signal"
            connections:
              chip2pad: sda_o
              sda_i: pad2chip
              trie: ~sda_oe
              rxe: ~sda_oe
          - name: i2c_scl
            description: "Bidirectional I2C clock signal"
            connections:
              chip2pad: scl_o
              scl_i: pad2chip
              trie: ~scl_oe
              rxe: ~scl_oe

      - name: dvsi0
        mux_groups: [mx_gpioa]
        output_defaults: 1'b0
        ports:
          - name: xydata{i}
            multiple: 8
            description: "TDB"
            connections:
              xydata{i}_i: pad2chip
          - name: on{i}
            multiple: 4
            description: "TDB"
            connections:
              on{i}_i: pad2chip
          - name: off{i}
            multiple: 4
            description: "TDB"
            connections:
              off{i}_i: pad2chip
          - name: asa
            description: "TBD"
            connections:
              chip2pad: asa_o
          - name: are
            description: "TBD"
            connections:
              chip2pad: are_o
          - name: asy
            description: "TBD"
            connections:
              chip2pad: asy_o
          - name: ynrst
            description: "TBD"
            connections:
              chip2pad: ynrst_o
          - name: yclk
            description: "TBD"
            connections:
              chip2pad: yclk_o
          - name: sxy
            description: "TBD"
            connections:
              chip2pad: sxy_o
          - name: xclk
            description: "TBD"
            connections:
              chip2pad: xclk_o
          - name: xnrst
            description: "TBD"
            connections:
              chip2pad: xnrst_o
          - name: cfg{i}
            multiple: 8
            description: "TBD"
            connections:
              chip2pad: cfg{i}_o
      
      # gpio A ports
      - name: gpio_a
        output_defaults: 1'b0
        ports:
          - name: gpio{i}
            multiple: 26
            mux_groups: ["pad_gpioa{i}"]
            description: "Bidirectional GPIO {i} signal"
            connections:
              chip2pad: gpio{i}_o
              gpio{i}_i: pad2chip
              trie: gpio{i}_dir
              rxe: gpio{i}_dir

      # gpio B ports
      - name: gpio_b
        output_defaults: 1'b0
        ports:
          - name: gpio{i}
            multiple: 16
            mux_groups: ["pad_gpiob{i}"]
            description: "Bidirectional GPIO {i} signal"
            connections:
              chip2pad: gpio{i}_o
              gpio{i}_i: pad2chip
              trie: gpio{i}_dir
              rxe: gpio{i}_dir
