Project Information                           d:\maxplus2\max2lib\lab4\res.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 23:22:55

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

res       EP1800ILC-70     30       4        2       24          50 %
res1      EP1800ILC-70     29       5        2       25          52 %
res2      EP1800ILC-70     32       10       1       26          54 %
res3      EP1800ILC-70     26       8        2       28          58 %
res4      EP1800ILC-70     28       6        2       26          54 %
res5      EP1800ILC-70     27       7        2       27          56 %
res6      EP1800ILC-70     29       3        2       23          47 %
res7      EP1800ILC-70     26       8        2       28          58 %
res8      EP610ILC-10      6        0        1       1           6  %

TOTAL:                     233      51       16      208         52 %

User Pins:                 14       32       16 



Project Information                           d:\maxplus2\max2lib\lab4\res.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                           d:\maxplus2\max2lib\lab4\res.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'P7'
Connect: {res6@23,      res2@31}

For node name 'Q7'
Connect: {res6@24,      res2@32}

For node name 'Q3'
Connect: {res8@5,       res2@19}

For node name 'Q3_7'
Connect: {res2@33,      res6@19}

For node name 'Q0_7'
Connect: {res2@34,      res6@17}

For node name 'AP5'
Connect: {res6@48,      res@48,       res2@48,      res7@48,      res4@48,
          res3@48,      res5@48,      res1@48}

For node name 'AP4'
Connect: {res6@49,      res@49,       res2@49,      res7@49,      res4@49,
          res3@49,      res5@49,      res1@49}

For node name 'AP3'
Connect: {res6@50,      res@50,       res2@50,      res7@50,      res4@50,
          res3@50,      res5@50,      res1@50}

For node name 'AP2'
Connect: {res6@54,      res@54,       res2@54,      res7@54,      res4@54,
          res3@54,      res5@54,      res1@54}

For node name 'WP'
Connect: {res6@51,      res@51,       res2@51,      res7@51,      res4@51,
          res3@51,      res5@51,      res1@51}

For node name 'AQ5'
Connect: {res6@14,      res8@17,      res@14,       res2@14,      res7@14,
          res4@14,      res3@14,      res5@14,      res1@14}

For node name 'AQ4'
Connect: {res6@15,      res8@27,      res@15,       res2@15,      res7@15,
          res4@15,      res3@15,      res5@15,      res1@15}

For node name 'AQ3'
Connect: {res6@16,      res@16,       res2@16,      res7@16,      res4@16,
          res3@16,      res5@16,      res1@16}

For node name 'AQ2'
Connect: {res6@20,      res@20,       res2@20,      res7@20,      res4@20,
          res3@20,      res5@20,      res1@20}

For node name 'AQ1'
Connect: {res6@21,      res@21,       res2@21,      res7@21,      res4@21,
          res3@21,      res5@21,      res1@21}

For node name 'AQ0'
Connect: {res6@22,      res@22,       res2@22,      res7@22,      res4@22,
          res3@22,      res5@22,      res1@22}

For node name 'WQ'
Connect: {res6@53,      res8@6,       res@53,       res2@53,      res7@53,
          res4@53,      res3@53,      res5@53,      res1@53}

For node name 'AP1'
Connect: {res6@55,      res@55,       res2@55,      res7@55,      res4@55,
          res3@55,      res5@55,      res1@55}

For node name 'AP0'
Connect: {res6@56,      res@56,       res2@56,      res7@56,      res4@56,
          res3@56,      res5@56,      res1@56}

Connect: {res7@34,      res1@17,      res5@17,      res2@2,       res@17,
          res3@17,      res4@17,      res6@36}

Connect: {res1@9,       res7@17,      res5@19,      res2@27,      res@19,
          res3@19,      res4@19,      res6@2}

Connect: {res5@68,      res1@19,      res7@19,      res2@61,      res@27,
          res3@61,      res4@2,       res6@3}

Connect: {res3@68,      res1@27,      res7@27,      res5@36,      res2@62,
          res@60,       res4@27,      res6@26}

Connect: {res3@9,       res1@2,       res7@2,       res5@37,      res2@3,
          res@2,        res4@3,       res6@61}

Connect: {res4@34,      res1@28,      res7@36,      res5@61,      res2@47,
          res@3,        res3@2,       res6@25}

Connect: {res3@8,       res1@29,      res7@37,      res5@13,      res2@46,
          res@28,       res4@36,      res6@33}

Connect: {res7@9,       res1@36,      res5@27,      res2@28,      res@29,
          res3@26,      res4@37,      res6@37}

Connect: {res7@8,       res1@37,      res5@38,      res2@4,       res@59,
          res3@36,      res4@4,       res6@4}

Connect: {res2@68,      res1@38,      res7@38,      res5@62,      res@36,
          res3@62,      res4@5,       res6@38}

Connect: {res6@68,      res1@59,      res7@29,      res5@29,      res2@30,
          res@5,        res3@39,      res4@28}

Connect: {res4@33,      res1@3,       res7@28,      res5@39,      res2@39,
          res@30,       res3@37,      res6@62}

Connect: {res3@7,       res1@30,      res7@3,       res5@28,      res@4,
          res4@38,      res2@17}

Connect: {res5@34,      res1@39,      res7@60,      res2@40,      res@37,
          res3@25,      res4@60,      res6@39}

Connect: {res5@67,      res1@60,      res7@59,      res2@63,      res@38,
          res3@38,      res4@59,      res6@63}

Connect: {res7@43,      res1@4,       res5@12,      res@39,       res3@63,
          res4@39,      res2@29}

Connect: {res2@43,      res8@13}

Connect: {res2@42,      res8@3}

Connect: {res2@9,       res8@4}


Project Information                           d:\maxplus2\max2lib\lab4\res.rpt

** FILE HIERARCHY **



|dc4:8|
|dc4:9|
|out8_8:24|
|out8_8:24|out8_4:13|
|out8_8:24|out8_4:13|out:1|
|out8_8:24|out8_4:13|out:22|
|out8_8:24|out8_4:13|out:21|
|out8_8:24|out8_4:13|out:20|
|out8_8:24|out8_4:13|out:19|
|out8_8:24|out8_4:13|out:18|
|out8_8:24|out8_4:13|out:17|
|out8_8:24|out8_4:13|out:16|
|out8_8:24|out8_4:16|
|out8_8:24|out8_4:16|out:1|
|out8_8:24|out8_4:16|out:22|
|out8_8:24|out8_4:16|out:21|
|out8_8:24|out8_4:16|out:20|
|out8_8:24|out8_4:16|out:19|
|out8_8:24|out8_4:16|out:18|
|out8_8:24|out8_4:16|out:17|
|out8_8:24|out8_4:16|out:16|
|out8_8:24|out8_4:15|
|out8_8:24|out8_4:15|out:1|
|out8_8:24|out8_4:15|out:22|
|out8_8:24|out8_4:15|out:21|
|out8_8:24|out8_4:15|out:20|
|out8_8:24|out8_4:15|out:19|
|out8_8:24|out8_4:15|out:18|
|out8_8:24|out8_4:15|out:17|
|out8_8:24|out8_4:15|out:16|
|out8_8:24|out8_4:14|
|out8_8:24|out8_4:14|out:1|
|out8_8:24|out8_4:14|out:22|
|out8_8:24|out8_4:14|out:21|
|out8_8:24|out8_4:14|out:20|
|out8_8:24|out8_4:14|out:19|
|out8_8:24|out8_4:14|out:18|
|out8_8:24|out8_4:14|out:17|
|out8_8:24|out8_4:14|out:16|
|out8_8:32|
|out8_8:32|out8_4:13|
|out8_8:32|out8_4:13|out:1|
|out8_8:32|out8_4:13|out:22|
|out8_8:32|out8_4:13|out:21|
|out8_8:32|out8_4:13|out:20|
|out8_8:32|out8_4:13|out:19|
|out8_8:32|out8_4:13|out:18|
|out8_8:32|out8_4:13|out:17|
|out8_8:32|out8_4:13|out:16|
|out8_8:32|out8_4:16|
|out8_8:32|out8_4:16|out:1|
|out8_8:32|out8_4:16|out:22|
|out8_8:32|out8_4:16|out:21|
|out8_8:32|out8_4:16|out:20|
|out8_8:32|out8_4:16|out:19|
|out8_8:32|out8_4:16|out:18|
|out8_8:32|out8_4:16|out:17|
|out8_8:32|out8_4:16|out:16|
|out8_8:32|out8_4:15|
|out8_8:32|out8_4:15|out:1|
|out8_8:32|out8_4:15|out:22|
|out8_8:32|out8_4:15|out:21|
|out8_8:32|out8_4:15|out:20|
|out8_8:32|out8_4:15|out:19|
|out8_8:32|out8_4:15|out:18|
|out8_8:32|out8_4:15|out:17|
|out8_8:32|out8_4:15|out:16|
|out8_8:32|out8_4:14|
|out8_8:32|out8_4:14|out:1|
|out8_8:32|out8_4:14|out:22|
|out8_8:32|out8_4:14|out:21|
|out8_8:32|out8_4:14|out:20|
|out8_8:32|out8_4:14|out:19|
|out8_8:32|out8_4:14|out:18|
|out8_8:32|out8_4:14|out:17|
|out8_8:32|out8_4:14|out:16|
|d8_4:25|
|d8_4:25|c4:14|
|d8_4:25|cxcy4:19|
|d8_4:25|d8_1:22|
|d8_4:25|d8_1:22|d1:24|
|d8_4:25|d8_1:22|d1:30|
|d8_4:25|d8_1:22|d1:31|
|d8_4:25|d8_1:22|d1:28|
|d8_4:25|d8_1:22|d1:29|
|d8_4:25|d8_1:22|d1:27|
|d8_4:25|d8_1:22|d1:26|
|d8_4:25|d8_1:22|d1:25|
|d8_4:25|d8_1:25|
|d8_4:25|d8_1:25|d1:24|
|d8_4:25|d8_1:25|d1:30|
|d8_4:25|d8_1:25|d1:31|
|d8_4:25|d8_1:25|d1:28|
|d8_4:25|d8_1:25|d1:29|
|d8_4:25|d8_1:25|d1:27|
|d8_4:25|d8_1:25|d1:26|
|d8_4:25|d8_1:25|d1:25|
|d8_4:25|d8_1:24|
|d8_4:25|d8_1:24|d1:24|
|d8_4:25|d8_1:24|d1:30|
|d8_4:25|d8_1:24|d1:31|
|d8_4:25|d8_1:24|d1:28|
|d8_4:25|d8_1:24|d1:29|
|d8_4:25|d8_1:24|d1:27|
|d8_4:25|d8_1:24|d1:26|
|d8_4:25|d8_1:24|d1:25|
|d8_4:25|d8_1:23|
|d8_4:25|d8_1:23|d1:24|
|d8_4:25|d8_1:23|d1:30|
|d8_4:25|d8_1:23|d1:31|
|d8_4:25|d8_1:23|d1:28|
|d8_4:25|d8_1:23|d1:29|
|d8_4:25|d8_1:23|d1:27|
|d8_4:25|d8_1:23|d1:26|
|d8_4:25|d8_1:23|d1:25|
|d8_4:31|
|d8_4:31|c4:14|
|d8_4:31|cxcy4:19|
|d8_4:31|d8_1:22|
|d8_4:31|d8_1:22|d1:24|
|d8_4:31|d8_1:22|d1:30|
|d8_4:31|d8_1:22|d1:31|
|d8_4:31|d8_1:22|d1:28|
|d8_4:31|d8_1:22|d1:29|
|d8_4:31|d8_1:22|d1:27|
|d8_4:31|d8_1:22|d1:26|
|d8_4:31|d8_1:22|d1:25|
|d8_4:31|d8_1:25|
|d8_4:31|d8_1:25|d1:24|
|d8_4:31|d8_1:25|d1:30|
|d8_4:31|d8_1:25|d1:31|
|d8_4:31|d8_1:25|d1:28|
|d8_4:31|d8_1:25|d1:29|
|d8_4:31|d8_1:25|d1:27|
|d8_4:31|d8_1:25|d1:26|
|d8_4:31|d8_1:25|d1:25|
|d8_4:31|d8_1:24|
|d8_4:31|d8_1:24|d1:24|
|d8_4:31|d8_1:24|d1:30|
|d8_4:31|d8_1:24|d1:31|
|d8_4:31|d8_1:24|d1:28|
|d8_4:31|d8_1:24|d1:29|
|d8_4:31|d8_1:24|d1:27|
|d8_4:31|d8_1:24|d1:26|
|d8_4:31|d8_1:24|d1:25|
|d8_4:31|d8_1:23|
|d8_4:31|d8_1:23|d1:24|
|d8_4:31|d8_1:23|d1:30|
|d8_4:31|d8_1:23|d1:31|
|d8_4:31|d8_1:23|d1:28|
|d8_4:31|d8_1:23|d1:29|
|d8_4:31|d8_1:23|d1:27|
|d8_4:31|d8_1:23|d1:26|
|d8_4:31|d8_1:23|d1:25|
|d8_4:30|
|d8_4:30|c4:14|
|d8_4:30|cxcy4:19|
|d8_4:30|d8_1:22|
|d8_4:30|d8_1:22|d1:24|
|d8_4:30|d8_1:22|d1:30|
|d8_4:30|d8_1:22|d1:31|
|d8_4:30|d8_1:22|d1:28|
|d8_4:30|d8_1:22|d1:29|
|d8_4:30|d8_1:22|d1:27|
|d8_4:30|d8_1:22|d1:26|
|d8_4:30|d8_1:22|d1:25|
|d8_4:30|d8_1:25|
|d8_4:30|d8_1:25|d1:24|
|d8_4:30|d8_1:25|d1:30|
|d8_4:30|d8_1:25|d1:31|
|d8_4:30|d8_1:25|d1:28|
|d8_4:30|d8_1:25|d1:29|
|d8_4:30|d8_1:25|d1:27|
|d8_4:30|d8_1:25|d1:26|
|d8_4:30|d8_1:25|d1:25|
|d8_4:30|d8_1:24|
|d8_4:30|d8_1:24|d1:24|
|d8_4:30|d8_1:24|d1:30|
|d8_4:30|d8_1:24|d1:31|
|d8_4:30|d8_1:24|d1:28|
|d8_4:30|d8_1:24|d1:29|
|d8_4:30|d8_1:24|d1:27|
|d8_4:30|d8_1:24|d1:26|
|d8_4:30|d8_1:24|d1:25|
|d8_4:30|d8_1:23|
|d8_4:30|d8_1:23|d1:24|
|d8_4:30|d8_1:23|d1:30|
|d8_4:30|d8_1:23|d1:31|
|d8_4:30|d8_1:23|d1:28|
|d8_4:30|d8_1:23|d1:29|
|d8_4:30|d8_1:23|d1:27|
|d8_4:30|d8_1:23|d1:26|
|d8_4:30|d8_1:23|d1:25|
|d8_4:29|
|d8_4:29|c4:14|
|d8_4:29|cxcy4:19|
|d8_4:29|d8_1:22|
|d8_4:29|d8_1:22|d1:24|
|d8_4:29|d8_1:22|d1:30|
|d8_4:29|d8_1:22|d1:31|
|d8_4:29|d8_1:22|d1:28|
|d8_4:29|d8_1:22|d1:29|
|d8_4:29|d8_1:22|d1:27|
|d8_4:29|d8_1:22|d1:26|
|d8_4:29|d8_1:22|d1:25|
|d8_4:29|d8_1:25|
|d8_4:29|d8_1:25|d1:24|
|d8_4:29|d8_1:25|d1:30|
|d8_4:29|d8_1:25|d1:31|
|d8_4:29|d8_1:25|d1:28|
|d8_4:29|d8_1:25|d1:29|
|d8_4:29|d8_1:25|d1:27|
|d8_4:29|d8_1:25|d1:26|
|d8_4:29|d8_1:25|d1:25|
|d8_4:29|d8_1:24|
|d8_4:29|d8_1:24|d1:24|
|d8_4:29|d8_1:24|d1:30|
|d8_4:29|d8_1:24|d1:31|
|d8_4:29|d8_1:24|d1:28|
|d8_4:29|d8_1:24|d1:29|
|d8_4:29|d8_1:24|d1:27|
|d8_4:29|d8_1:24|d1:26|
|d8_4:29|d8_1:24|d1:25|
|d8_4:29|d8_1:23|
|d8_4:29|d8_1:23|d1:24|
|d8_4:29|d8_1:23|d1:30|
|d8_4:29|d8_1:23|d1:31|
|d8_4:29|d8_1:23|d1:28|
|d8_4:29|d8_1:23|d1:29|
|d8_4:29|d8_1:23|d1:27|
|d8_4:29|d8_1:23|d1:26|
|d8_4:29|d8_1:23|d1:25|


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

***** Logic for device 'res' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                 R  R  R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~     E  E  E  E  E  E  E  E  
              S  S  S  S  P  P  P  P     S  S  S  S  S  S  S  S  
              E  E  E  E  I  I  I  I     E  E  E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     R  R  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  V  V  V  V  V  V  V  V  
              E  E  E  E  1  1  0  0  N  E  E  E  E  E  E  E  E  
              D  D  D  D  5  1  5  4  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN003 
RESERVED | 11                                                  59 | ~PIN008 
RESERVED | 12                                                  58 | Q4 
    Q3_4 | 13                                                  57 | P4 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
 ~PIN000 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN001 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | Q2_4 
RESERVED | 24                                                  46 | Q1_4 
RESERVED | 25                                                  45 | Q0_4 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  0  R  R  R  R  
              0  0  0  1  V  V  V  V     0  1  1  1  V  V  V  V  
              2  6  7  0  E  E  E  E     9  2  3  4  E  E  E  E  
                          D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   5/12( 41%) 
B:    LC13 - LC24     4/12( 33%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   7/12( 58%) 
D:    LC37 - LC48    12/12(100%)   4/12( 33%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            20/48     ( 41%)
Total logic cells used:                         24/48     ( 50%)
Average fan-in:                                  15.91
Total fan-in:                                   382

Total input pins required:                      30
Total output pins required:                      4
Total bidirectional pins required:               2
Total logic cells required:                     24
Total flipflops required:                       16

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    4   15  AP0
  55      -   -       INPUT              0    0    4   15  AP1
  54      -   -       INPUT              0    0    4   15  AP2
  50      -   -       INPUT              0    0    4   15  AP3
  49      -   -       INPUT              0    0    5   15  AP4
  48      -   -       INPUT              0    0    5   15  AP5
  22      -   -       INPUT              0    0    4   15  AQ0
  21      -   -       INPUT              0    0    4   15  AQ1
  20      -   -       INPUT              0    0    4   15  AQ2
  16      -   -       INPUT              0    0    4   15  AQ3
  15      -   -       INPUT              0    0    5   15  AQ4
  14      -   -       INPUT              0    0    5   15  AQ5
  17      -   -       INPUT    s         0    0    0    1  ~PIN000
  19      -   -       INPUT    s         0    0    0    1  ~PIN001
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN002
  60   (40)  (D)      INPUT    sg        0    0    0    1  ~PIN003
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN004
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN005
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN006
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN007
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN008
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN009
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN010
   4    (3)  (A)      INPUT    s         0    0    1    0  ~PIN011
  37   (26)  (C)      INPUT    s         0    0    1    0  ~PIN012
  38   (27)  (C)      INPUT    s         0    0    1    0  ~PIN013
  39   (28)  (C)      INPUT    s         0    0    1    0  ~PIN014
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN015
  57     37    D      BIDIR     g        3    3    4   12  P4
  58     38    D      BIDIR     g        3    3    4   12  Q4
  51      -   -       INPUT              0    0    5   15  WP
  53      -   -       INPUT              0    0    5   15  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D        TRI     g        3    3    4   12  P4
  45     34    C         FF     g       15    2    0    4  Q0_4 (|d8_4:25|d8_1:25|d1:27|:9)
  46     35    C         FF     g       15    2    0    4  Q1_4 (|d8_4:25|d8_1:24|d1:27|:9)
  47     36    C         FF     g       15    2    0    4  Q2_4 (|d8_4:25|d8_1:23|d1:27|:9)
  13     12    A         FF     g       15    2    0    4  Q3_4 (|d8_4:25|d8_1:22|d1:27|:9)
  58     38    D        TRI     g        3    3    4   12  Q4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (60)    40    D        DFF             15    2    0    2  |d8_4:29|d8_1:22|d1:27|O (|d8_4:29|d8_1:22|d1:27|:9)
 (23)    13    B        DFF     g       15    2    0    4  |d8_4:29|d8_1:23|d1:27|O (|d8_4:29|d8_1:23|d1:27|:9)
 (10)     9    A        DFF     g       15    2    0    4  |d8_4:29|d8_1:24|d1:27|O (|d8_4:29|d8_1:24|d1:27|:9)
 (44)    33    C        DFF     g       15    2    0    4  |d8_4:29|d8_1:25|d1:27|O (|d8_4:29|d8_1:25|d1:27|:9)
 (11)    10    A        DFF     g       15    2    0    2  |d8_4:30|d8_1:22|d1:27|O (|d8_4:30|d8_1:22|d1:27|:9)
 (24)    14    B        DFF     g       15    2    0    4  |d8_4:30|d8_1:23|d1:27|O (|d8_4:30|d8_1:23|d1:27|:9)
 (25)    15    B        DFF     g       15    2    0    4  |d8_4:30|d8_1:24|d1:27|O (|d8_4:30|d8_1:24|d1:27|:9)
 (12)    11    A        DFF     g       15    2    0    4  |d8_4:30|d8_1:25|d1:27|O (|d8_4:30|d8_1:25|d1:27|:9)
 (59)    39    D        DFF             15    2    0    2  |d8_4:31|d8_1:22|d1:27|O (|d8_4:31|d8_1:22|d1:27|:9)
 (61)    41    D        DFF             15    2    0    2  |d8_4:31|d8_1:23|d1:27|O (|d8_4:31|d8_1:23|d1:27|:9)
 (26)    16    B        DFF     g       15    2    0    4  |d8_4:31|d8_1:24|d1:27|O (|d8_4:31|d8_1:24|d1:27|:9)
 (62)    42    D        DFF             15    2    0    4  |d8_4:31|d8_1:25|d1:27|O (|d8_4:31|d8_1:25|d1:27|:9)
 (63)    43    D       SOFT    s         7   16    1    0  |out8_8:24|out8_4:13|out:18|~8~1~3~2
 (64)    44    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:18|~8~1~3~3
 (65)    45    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:18|~8~1~3~4
 (66)    46    D       SOFT    s         7   16    1    0  |out8_8:32|out8_4:13|out:18|~8~1~3~2
 (67)    47    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:18|~8~1~3~3
 (68)    48    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:18|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:29|d8_1:24|d1:27|O
        | +----- LC10 |d8_4:30|d8_1:22|d1:27|O
        | | +--- LC11 |d8_4:30|d8_1:25|d1:27|O
        | | | +- LC12 Q3_4
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:29|d8_1:24|d1:27|O
LC10 -> - - - - | <-- |d8_4:30|d8_1:22|d1:27|O
LC11 -> - - - - | <-- |d8_4:30|d8_1:25|d1:27|O
LC12 -> - - - - | <-- Q3_4

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN001
2    -> - * - - | <-- ~PIN004
3    -> - - * - | <-- ~PIN005
4    -> - - - * | <-- ~PIN011
5    -> * - - - | <-- ~PIN015
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P4
LC38 -> * * * * | <-- Q4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:29|d8_1:23|d1:27|O
        | +----- LC14 |d8_4:30|d8_1:23|d1:27|O
        | | +--- LC15 |d8_4:30|d8_1:24|d1:27|O
        | | | +- LC16 |d8_4:31|d8_1:24|d1:27|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:29|d8_1:23|d1:27|O
LC14 -> - - - - | <-- |d8_4:30|d8_1:23|d1:27|O
LC15 -> - - - - | <-- |d8_4:30|d8_1:24|d1:27|O
LC16 -> - - - - | <-- |d8_4:31|d8_1:24|d1:27|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN001
27   -> - - - * | <-- ~PIN002
28   -> - - * - | <-- ~PIN006
29   -> - * - - | <-- ~PIN007
30   -> * - - - | <-- ~PIN010
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P4
LC38 -> * * * * | <-- Q4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:29|d8_1:25|d1:27|O
        | +----- LC34 Q0_4
        | | +--- LC35 Q1_4
        | | | +- LC36 Q2_4
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:29|d8_1:25|d1:27|O
LC34 -> - - - - | <-- Q0_4
LC35 -> - - - - | <-- Q1_4
LC36 -> - - - - | <-- Q2_4

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN001
36   -> * - - - | <-- ~PIN009
37   -> - - - * | <-- ~PIN012
38   -> - - * - | <-- ~PIN013
39   -> - * - - | <-- ~PIN014
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P4
LC38 -> * * * * | <-- Q4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC40 |d8_4:29|d8_1:22|d1:27|O
        | +--------------------- LC39 |d8_4:31|d8_1:22|d1:27|O
        | | +------------------- LC41 |d8_4:31|d8_1:23|d1:27|O
        | | | +----------------- LC42 |d8_4:31|d8_1:25|d1:27|O
        | | | | +--------------- LC43 |out8_8:24|out8_4:13|out:18|~8~1~3~2
        | | | | | +------------- LC44 |out8_8:24|out8_4:13|out:18|~8~1~3~3
        | | | | | | +----------- LC45 |out8_8:24|out8_4:13|out:18|~8~1~3~4
        | | | | | | | +--------- LC46 |out8_8:32|out8_4:13|out:18|~8~1~3~2
        | | | | | | | | +------- LC47 |out8_8:32|out8_4:13|out:18|~8~1~3~3
        | | | | | | | | | +----- LC48 |out8_8:32|out8_4:13|out:18|~8~1~3~4
        | | | | | | | | | | +--- LC37 P4
        | | | | | | | | | | | +- LC38 Q4
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC40 -> - - - - @ - - @ - - - - | <-- |d8_4:29|d8_1:22|d1:27|O
LC39 -> - - - - @ - - @ - - - - | <-- |d8_4:31|d8_1:22|d1:27|O
LC41 -> - - - - @ - - @ - - - - | <-- |d8_4:31|d8_1:23|d1:27|O
LC42 -> - - - - @ @ - @ @ - - - | <-- |d8_4:31|d8_1:25|d1:27|O
LC43 -> - - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:18|~8~1~3~2
LC44 -> - - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:18|~8~1~3~3
LC45 -> - - - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:18|~8~1~3~4
LC46 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:18|~8~1~3~2
LC47 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:18|~8~1~3~3
LC48 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:18|~8~1~3~4
LC37 -> * * * * - - - - - - - - | <-- P4
LC38 -> * * * * - - - - - - - - | <-- Q4

Pin
56   -> @ @ @ @ @ @ @ - - - - - | <-- AP0
55   -> @ @ @ @ @ @ @ - - - - - | <-- AP1
54   -> @ @ @ @ @ @ @ - - - - - | <-- AP2
50   -> @ @ @ @ @ @ @ - - - - - | <-- AP3
49   -> @ @ @ @ @ @ @ - - - @ - | <-- AP4
48   -> @ @ @ @ @ @ @ - - - @ - | <-- AP5
22   -> @ @ @ @ - - - @ @ @ - - | <-- AQ0
21   -> @ @ @ @ - - - @ @ @ - - | <-- AQ1
20   -> @ @ @ @ - - - @ @ @ - - | <-- AQ2
16   -> @ @ @ @ - - - @ @ @ - - | <-- AQ3
15   -> @ @ @ @ - - - @ @ @ - @ | <-- AQ4
14   -> @ @ @ @ - - - @ @ @ - @ | <-- AQ5
17   -> - @ - - - - - - - - - - | <-- ~PIN000
19   -> - - - @ - - - - - - - - | <-- ~PIN001
60   -> - - * - - - - - - - - - | <-- ~PIN003
59   -> * - - - - - - - - - - - | <-- ~PIN008
51   -> @ @ @ @ @ @ @ - - - @ - | <-- WP
53   -> @ @ @ @ - - - @ @ @ - @ | <-- WQ
LC13 -> - - - - * * - * * - - - | <-- |d8_4:29|d8_1:23|d1:27|O
LC9  -> - - - - * * - * * - - - | <-- |d8_4:29|d8_1:24|d1:27|O
LC33 -> - - - - * - * * - * - - | <-- |d8_4:29|d8_1:25|d1:27|O
LC10 -> - - - - * - - * - - - - | <-- |d8_4:30|d8_1:22|d1:27|O
LC14 -> - - - - * * - * * - - - | <-- |d8_4:30|d8_1:23|d1:27|O
LC15 -> - - - - * * - * * - - - | <-- |d8_4:30|d8_1:24|d1:27|O
LC11 -> - - - - * * - * * - - - | <-- |d8_4:30|d8_1:25|d1:27|O
LC16 -> - - - - * * - * * - - - | <-- |d8_4:31|d8_1:24|d1:27|O
LC34 -> - - - - * - * * - * - - | <-- Q0_4
LC35 -> - - - - * - * * - * - - | <-- Q1_4
LC36 -> - - - - * - * * - * - - | <-- Q2_4
LC12 -> - - - - * * - * * - - - | <-- Q3_4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;

-- Node name is 'P4' 
-- Equation name is 'P4', location is LC037, type is bidir.
P4       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC043 & !_LC044 & !_LC045;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0_4' = '|d8_4:25|d8_1:25|d1:27|O' 
-- Equation name is 'Q0_4', type is output 
 Q0_4    = DFF( _EQ003,  ~PIN014,  VCC,  VCC);
  _EQ003 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is 'Q1_4' = '|d8_4:25|d8_1:24|d1:27|O' 
-- Equation name is 'Q1_4', type is output 
 Q1_4    = DFF( _EQ004,  ~PIN013,  VCC,  VCC);
  _EQ004 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is 'Q2_4' = '|d8_4:25|d8_1:23|d1:27|O' 
-- Equation name is 'Q2_4', type is output 
 Q2_4    = DFF( _EQ005,  ~PIN012,  VCC,  VCC);
  _EQ005 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is 'Q3_4' = '|d8_4:25|d8_1:22|d1:27|O' 
-- Equation name is 'Q3_4', type is output 
 Q3_4    = DFF( _EQ006,  ~PIN011,  VCC,  VCC);
  _EQ006 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is 'Q4' 
-- Equation name is 'Q4', location is LC038, type is bidir.
Q4       = TRI(_LC038,  _EQ007);
_LC038   = LCELL( _EQ008);
  _EQ008 = !_LC046 & !_LC047 & !_LC048;
  _EQ007 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:29|d8_1:22|d1:27|:9' = '|d8_4:29|d8_1:22|d1:27|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ009,  ~PIN008,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:27|:9' = '|d8_4:29|d8_1:23|d1:27|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ010,  ~PIN010,  VCC,  VCC);
  _EQ010 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:27|:9' = '|d8_4:29|d8_1:24|d1:27|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ011,  ~PIN015,  VCC,  VCC);
  _EQ011 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:27|:9' = '|d8_4:29|d8_1:25|d1:27|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ012,  ~PIN009,  VCC,  VCC);
  _EQ012 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:27|:9' = '|d8_4:30|d8_1:22|d1:27|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ013,  ~PIN004,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:27|:9' = '|d8_4:30|d8_1:23|d1:27|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ014,  ~PIN007,  VCC,  VCC);
  _EQ014 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:27|:9' = '|d8_4:30|d8_1:24|d1:27|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ015,  ~PIN006,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:27|:9' = '|d8_4:30|d8_1:25|d1:27|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ016,  ~PIN005,  VCC,  VCC);
  _EQ016 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:27|:9' = '|d8_4:31|d8_1:22|d1:27|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ017,  ~PIN000,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:27|:9' = '|d8_4:31|d8_1:23|d1:27|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ018,  ~PIN003,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:27|:9' = '|d8_4:31|d8_1:24|d1:27|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ019,  ~PIN002,  VCC,  VCC);
  _EQ019 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:27|:9' = '|d8_4:31|d8_1:25|d1:27|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( _EQ020,  ~PIN001,  VCC,  VCC);
  _EQ020 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q4 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P4 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:18|~8~1~3~2' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ021);
  _EQ021 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !_LC039 & !_LC041 & !_LC042 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC011 & !_LC014 & !_LC015 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC013 & !_LC033 & !_LC040 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_4 & !Q1_4 & !Q2_4 & !Q3_4 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC040 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:18|~8~1~3~3' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ022);
  _EQ022 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC014 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC042 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_4 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:18|~8~1~3~4' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ023);
  _EQ023 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_4 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_4 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_4 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:18|~8~1~3~2' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ024);
  _EQ024 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !_LC039 & !_LC041 & !_LC042 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC011 & !_LC014 & !_LC015 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC013 & !_LC033 & !_LC040 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_4 & !Q1_4 & !Q2_4 & !Q3_4 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:18|~8~1~3~3' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ025);
  _EQ025 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC042 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_4 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:18|~8~1~3~4' 
-- Equation name is '_LC048', type is buried 
-- synthesized logic cell 
_LC048   = LCELL( _EQ026);
  _EQ026 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_4 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_4 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_4 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

***** Logic for device 'res1' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R                 R  R  R  R  R  R  R  
              ~  E  E  E  E  ~  ~  ~        E  E  E  E  E  E  E  
              P  S  S  S  S  P  P  P        S  S  S  S  S  S  S  
              I  E  E  E  E  I  I  I        E  E  E  E  E  E  E  
              N  R  R  R  R  N  N  N     Q  R  R  R  R  R  R  R  
              0  V  V  V  V  0  0  0  G  1  V  V  V  V  V  V  V  
              0  E  E  E  E  1  1  0  N  _  E  E  E  E  E  E  E  
              1  D  D  D  D  4  0  4  D  0  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN013 
RESERVED | 11                                                  59 | ~PIN015 
RESERVED | 12                                                  58 | Q0 
    Q0_0 | 13                                                  57 | P0 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
 ~PIN000 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN002 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | Q2_0 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
    Q3_0 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  R  R  R  R  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  P  E  E  E  E  N  P  P  P  P  E  E  E  E  
              I  I  I  I  S  S  S  S  D  I  I  I  I  S  S  S  S  
              N  N  N  N  E  E  E  E     N  N  N  N  E  E  E  E  
              0  0  0  0  R  R  R  R     0  0  0  0  R  R  R  R  
              0  0  0  1  V  V  V  V     0  0  0  1  V  V  V  V  
              3  5  6  1  E  E  E  E     7  8  9  2  E  E  E  E  
                          D  D  D  D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     5/12( 41%)   5/12( 41%) 
B:    LC13 - LC24     4/12( 33%)   5/12( 41%) 
C:    LC25 - LC36     4/12( 33%)   5/12( 41%) 
D:    LC37 - LC48    12/12(100%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            20/48     ( 41%)
Total logic cells used:                         25/48     ( 52%)
Average fan-in:                                  15.84
Total fan-in:                                   396

Total input pins required:                      29
Total output pins required:                      5
Total bidirectional pins required:               2
Total logic cells required:                     25
Total flipflops required:                       16

Synthesized logic cells:                         7/  48   ( 14%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    5   15  AP0
  55      -   -       INPUT              0    0    5   15  AP1
  54      -   -       INPUT              0    0    5   15  AP2
  50      -   -       INPUT              0    0    5   15  AP3
  49      -   -       INPUT              0    0    6   15  AP4
  48      -   -       INPUT              0    0    6   15  AP5
  22      -   -       INPUT              0    0    5   15  AQ0
  21      -   -       INPUT              0    0    5   15  AQ1
  20      -   -       INPUT              0    0    5   15  AQ2
  16      -   -       INPUT              0    0    5   15  AQ3
  15      -   -       INPUT              0    0    6   15  AQ4
  14      -   -       INPUT              0    0    6   15  AQ5
  17      -   -       INPUT    s         0    0    0    1  ~PIN000
  19      -   -       INPUT    s         0    0    0    1  ~PIN002
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN003
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN004
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN005
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN006
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN007
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN008
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN009
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN010
  30   (20)  (B)      INPUT    s         0    0    1    0  ~PIN011
  39   (28)  (C)      INPUT    s         0    0    1    0  ~PIN012
  60   (40)  (D)      INPUT    sg        0    0    1    0  ~PIN013
   4    (3)  (A)      INPUT    s         0    0    1    0  ~PIN014
  59   (39)  (D)      INPUT    sg        0    0    0    1  ~PIN015
  57     37    D      BIDIR     g        3    3    4   12  P0
  58     38    D      BIDIR     g        3    3    4   12  Q0
  51      -   -       INPUT              0    0    6   15  WP
  53      -   -       INPUT              0    0    6   15  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   9      8    A     OUTPUT    s        14    0    0    1  ~PIN001
  57     37    D        TRI     g        3    3    4   12  P0
  13     12    A         FF     g       15    2    0    4  Q0_0 (|d8_4:25|d8_1:25|d1:31|:9)
  58     38    D        TRI     g        3    3    4   12  Q0
  68     48    D         FF             15    2    0    4  Q1_0 (|d8_4:25|d8_1:24|d1:31|:9)
  47     36    C         FF     g       15    2    0    4  Q2_0 (|d8_4:25|d8_1:23|d1:31|:9)
  26     16    B         FF     g       15    2    0    4  Q3_0 (|d8_4:25|d8_1:22|d1:31|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (44)    33    C        DFF     g       15    2    0    2  |d8_4:29|d8_1:22|d1:31|O (|d8_4:29|d8_1:22|d1:31|:9)
 (10)     9    A        DFF     g       15    2    0    4  |d8_4:29|d8_1:23|d1:31|O (|d8_4:29|d8_1:23|d1:31|:9)
 (60)    40    D        DFF             15    2    0    4  |d8_4:29|d8_1:24|d1:31|O (|d8_4:29|d8_1:24|d1:31|:9)
 (45)    34    C        DFF     g       15    2    0    4  |d8_4:29|d8_1:25|d1:31|O (|d8_4:29|d8_1:25|d1:31|:9)
 (11)    10    A        DFF     g       15    2    0    2  |d8_4:30|d8_1:22|d1:31|O (|d8_4:30|d8_1:22|d1:31|:9)
 (46)    35    C        DFF     g       15    2    0    4  |d8_4:30|d8_1:23|d1:31|O (|d8_4:30|d8_1:23|d1:31|:9)
 (23)    13    B        DFF     g       15    2    0    4  |d8_4:30|d8_1:24|d1:31|O (|d8_4:30|d8_1:24|d1:31|:9)
 (24)    14    B        DFF     g       15    2    0    4  |d8_4:30|d8_1:25|d1:31|O (|d8_4:30|d8_1:25|d1:31|:9)
 (59)    39    D        DFF             15    2    0    2  |d8_4:31|d8_1:22|d1:31|O (|d8_4:31|d8_1:22|d1:31|:9)
 (25)    15    B        DFF     g       15    2    0    2  |d8_4:31|d8_1:23|d1:31|O (|d8_4:31|d8_1:23|d1:31|:9)
 (61)    41    D        DFF             15    2    0    4  |d8_4:31|d8_1:24|d1:31|O (|d8_4:31|d8_1:24|d1:31|:9)
 (12)    11    A        DFF     g       14    3    0    4  |d8_4:31|d8_1:25|d1:31|O (|d8_4:31|d8_1:25|d1:31|:9)
 (62)    42    D       SOFT    s         7   16    1    0  |out8_8:24|out8_4:13|out:22|~8~1~3~2
 (63)    43    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:22|~8~1~3~3
 (64)    44    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:22|~8~1~3~4
 (65)    45    D       SOFT    s         7   16    1    0  |out8_8:32|out8_4:13|out:22|~8~1~3~2
 (66)    46    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:22|~8~1~3~3
 (67)    47    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:22|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'A'
        +--------- LC9 |d8_4:29|d8_1:23|d1:31|O
        | +------- LC10 |d8_4:30|d8_1:22|d1:31|O
        | | +----- LC11 |d8_4:31|d8_1:25|d1:31|O
        | | | +--- LC8 ~PIN001
        | | | | +- LC12 Q0_0
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'A'
LC      | | | | | 
LC9  -> - - - - - | <-- |d8_4:29|d8_1:23|d1:31|O
LC10 -> - - - - - | <-- |d8_4:30|d8_1:22|d1:31|O
LC11 -> - - - - - | <-- |d8_4:31|d8_1:25|d1:31|O
LC8  -> - - @ - - | <-- ~PIN001
LC12 -> - - - - - | <-- Q0_0

Pin
56   -> @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ | <-- AQ5
17   -> - - - - - | <-- ~PIN000
19   -> - - - - - | <-- ~PIN002
2    -> - * - - - | <-- ~PIN004
3    -> * - - - - | <-- ~PIN010
4    -> - - - - * | <-- ~PIN014
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ
LC37 -> * * * - * | <-- P0
LC38 -> * * * - * | <-- Q0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |d8_4:30|d8_1:24|d1:31|O
        | +----- LC14 |d8_4:30|d8_1:25|d1:31|O
        | | +--- LC15 |d8_4:31|d8_1:23|d1:31|O
        | | | +- LC16 Q3_0
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |d8_4:30|d8_1:24|d1:31|O
LC14 -> - - - - | <-- |d8_4:30|d8_1:25|d1:31|O
LC15 -> - - - - | <-- |d8_4:31|d8_1:23|d1:31|O
LC16 -> - - - - | <-- Q3_0

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN002
27   -> - - * - | <-- ~PIN003
28   -> - * - - | <-- ~PIN005
29   -> * - - - | <-- ~PIN006
30   -> - - - * | <-- ~PIN011
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P0
LC38 -> * * * * | <-- Q0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:29|d8_1:22|d1:31|O
        | +----- LC34 |d8_4:29|d8_1:25|d1:31|O
        | | +--- LC35 |d8_4:30|d8_1:23|d1:31|O
        | | | +- LC36 Q2_0
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:29|d8_1:22|d1:31|O
LC34 -> - - - - | <-- |d8_4:29|d8_1:25|d1:31|O
LC35 -> - - - - | <-- |d8_4:30|d8_1:23|d1:31|O
LC36 -> - - - - | <-- Q2_0

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN002
36   -> - - * - | <-- ~PIN007
37   -> * - - - | <-- ~PIN008
38   -> - * - - | <-- ~PIN009
39   -> - - - * | <-- ~PIN012
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P0
LC38 -> * * * * | <-- Q0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC40 |d8_4:29|d8_1:24|d1:31|O
        | +--------------------- LC39 |d8_4:31|d8_1:22|d1:31|O
        | | +------------------- LC41 |d8_4:31|d8_1:24|d1:31|O
        | | | +----------------- LC42 |out8_8:24|out8_4:13|out:22|~8~1~3~2
        | | | | +--------------- LC43 |out8_8:24|out8_4:13|out:22|~8~1~3~3
        | | | | | +------------- LC44 |out8_8:24|out8_4:13|out:22|~8~1~3~4
        | | | | | | +----------- LC45 |out8_8:32|out8_4:13|out:22|~8~1~3~2
        | | | | | | | +--------- LC46 |out8_8:32|out8_4:13|out:22|~8~1~3~3
        | | | | | | | | +------- LC47 |out8_8:32|out8_4:13|out:22|~8~1~3~4
        | | | | | | | | | +----- LC37 P0
        | | | | | | | | | | +--- LC38 Q0
        | | | | | | | | | | | +- LC48 Q1_0
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC40 -> - - - @ @ - @ @ - - - - | <-- |d8_4:29|d8_1:24|d1:31|O
LC39 -> - - - @ - - @ - - - - - | <-- |d8_4:31|d8_1:22|d1:31|O
LC41 -> - - - @ @ - @ @ - - - - | <-- |d8_4:31|d8_1:24|d1:31|O
LC42 -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:22|~8~1~3~2
LC43 -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:22|~8~1~3~3
LC44 -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:22|~8~1~3~4
LC45 -> - - - - - - - - - - @ - | <-- |out8_8:32|out8_4:13|out:22|~8~1~3~2
LC46 -> - - - - - - - - - - @ - | <-- |out8_8:32|out8_4:13|out:22|~8~1~3~3
LC47 -> - - - - - - - - - - @ - | <-- |out8_8:32|out8_4:13|out:22|~8~1~3~4
LC37 -> * * * - - - - - - - - * | <-- P0
LC38 -> * * * - - - - - - - - * | <-- Q0
LC48 -> - - - @ - @ @ - @ - - - | <-- Q1_0

Pin
56   -> @ @ @ @ @ @ - - - - - @ | <-- AP0
55   -> @ @ @ @ @ @ - - - - - @ | <-- AP1
54   -> @ @ @ @ @ @ - - - - - @ | <-- AP2
50   -> @ @ @ @ @ @ - - - - - @ | <-- AP3
49   -> @ @ @ @ @ @ - - - @ - @ | <-- AP4
48   -> @ @ @ @ @ @ - - - @ - @ | <-- AP5
22   -> @ @ @ - - - @ @ @ - - @ | <-- AQ0
21   -> @ @ @ - - - @ @ @ - - @ | <-- AQ1
20   -> @ @ @ - - - @ @ @ - - @ | <-- AQ2
16   -> @ @ @ - - - @ @ @ - - @ | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ @ | <-- AQ5
17   -> - @ - - - - - - - - - - | <-- ~PIN000
19   -> - - @ - - - - - - - - - | <-- ~PIN002
60   -> - - - - - - - - - - - * | <-- ~PIN013
59   -> * - - - - - - - - - - - | <-- ~PIN015
51   -> @ @ @ @ @ @ - - - @ - @ | <-- WP
53   -> @ @ @ - - - @ @ @ - @ @ | <-- WQ
LC33 -> - - - * - - * - - - - - | <-- |d8_4:29|d8_1:22|d1:31|O
LC9  -> - - - * * - * * - - - - | <-- |d8_4:29|d8_1:23|d1:31|O
LC34 -> - - - * - * * - * - - - | <-- |d8_4:29|d8_1:25|d1:31|O
LC10 -> - - - * - - * - - - - - | <-- |d8_4:30|d8_1:22|d1:31|O
LC35 -> - - - * * - * * - - - - | <-- |d8_4:30|d8_1:23|d1:31|O
LC13 -> - - - * * - * * - - - - | <-- |d8_4:30|d8_1:24|d1:31|O
LC14 -> - - - * * - * * - - - - | <-- |d8_4:30|d8_1:25|d1:31|O
LC15 -> - - - * - - * - - - - - | <-- |d8_4:31|d8_1:23|d1:31|O
LC11 -> - - - * * - * * - - - - | <-- |d8_4:31|d8_1:25|d1:31|O
LC12 -> - - - * - * * - * - - - | <-- Q0_0
LC36 -> - - - * - * * - * - - - | <-- Q2_0
LC16 -> - - - * * - * * - - - - | <-- Q3_0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res1

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;

-- Node name is 'P0' 
-- Equation name is 'P0', location is LC037, type is bidir.
P0       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC042 & !_LC043 & !_LC044;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0_0' = '|d8_4:25|d8_1:25|d1:31|O' 
-- Equation name is 'Q0_0', type is output 
 Q0_0    = DFF( _EQ003,  ~PIN014,  VCC,  VCC);
  _EQ003 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is 'Q0' 
-- Equation name is 'Q0', location is LC038, type is bidir.
Q0       = TRI(_LC038,  _EQ004);
_LC038   = LCELL( _EQ005);
  _EQ005 = !_LC045 & !_LC046 & !_LC047;
  _EQ004 = !AQ4 & !AQ5 & !WQ;

-- Node name is 'Q1_0' = '|d8_4:25|d8_1:24|d1:31|O' 
-- Equation name is 'Q1_0', type is output 
 Q1_0    = DFF( _EQ006,  ~PIN013,  VCC,  VCC);
  _EQ006 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is 'Q2_0' = '|d8_4:25|d8_1:23|d1:31|O' 
-- Equation name is 'Q2_0', type is output 
 Q2_0    = DFF( _EQ007,  ~PIN012,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is 'Q3_0' = '|d8_4:25|d8_1:22|d1:31|O' 
-- Equation name is 'Q3_0', type is output 
 Q3_0    = DFF( _EQ008,  ~PIN011,  VCC,  VCC);
  _EQ008 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:29|d8_1:22|d1:31|:9' = '|d8_4:29|d8_1:22|d1:31|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ009,  ~PIN008,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:31|:9' = '|d8_4:29|d8_1:23|d1:31|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ010,  ~PIN010,  VCC,  VCC);
  _EQ010 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:31|:9' = '|d8_4:29|d8_1:24|d1:31|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ011,  ~PIN015,  VCC,  VCC);
  _EQ011 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:31|:9' = '|d8_4:29|d8_1:25|d1:31|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ012,  ~PIN009,  VCC,  VCC);
  _EQ012 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:31|:9' = '|d8_4:30|d8_1:22|d1:31|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ013,  ~PIN004,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:31|:9' = '|d8_4:30|d8_1:23|d1:31|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ014,  ~PIN007,  VCC,  VCC);
  _EQ014 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:31|:9' = '|d8_4:30|d8_1:24|d1:31|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ015,  ~PIN006,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:31|:9' = '|d8_4:30|d8_1:25|d1:31|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ016,  ~PIN005,  VCC,  VCC);
  _EQ016 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:31|:9' = '|d8_4:31|d8_1:22|d1:31|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ017,  ~PIN000,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:31|:9' = '|d8_4:31|d8_1:23|d1:31|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ018,  ~PIN003,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:31|:9' = '|d8_4:31|d8_1:24|d1:31|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( _EQ019,  ~PIN002,  VCC,  VCC);
  _EQ019 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:31|:9' = '|d8_4:31|d8_1:25|d1:31|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ020,  ~PIN001,  VCC,  VCC);
  _EQ020 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q0 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P0 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:22|~8~1~3~2' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ021);
  _EQ021 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC015 & !_LC039 & !_LC041 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC013 & !_LC014 & !_LC035 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC033 & !_LC034 & !_LC040 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_0 & !Q1_0 & !Q2_0 & !Q3_0 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:22|~8~1~3~3' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ022);
  _EQ022 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC041 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC040 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_0 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC014 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:22|~8~1~3~4' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ023);
  _EQ023 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC034 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_0 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_0 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_0 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:22|~8~1~3~2' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ024);
  _EQ024 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC015 & !_LC039 & !_LC041 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC013 & !_LC014 & !_LC035 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC033 & !_LC034 & !_LC040 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_0 & !Q1_0 & !Q2_0 & !Q3_0 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:22|~8~1~3~3' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ025);
  _EQ025 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC041 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_0 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:22|~8~1~3~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ026);
  _EQ026 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_0 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_0 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_0 & !WQ;

-- Node name is '|d8_4:31|c4:14|~22~1' = '~PIN001' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN001 = LCELL( _EQ027);
  _EQ027 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

***** Logic for device 'res2' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R                 R  R  R  R           
              ~  E  E  E  E  ~  ~  ~     ~  E  E  E  E  ~  ~  ~  
              P  S  S  S  S  P  P  P     P  S  S  S  S  P  P  P  
              I  E  E  E  E  I  I  I     I  E  E  E  E  I  I  I  
              N  R  R  R  R  N  N  N     N  R  R  R  R  N  N  N  
              0  V  V  V  V  0  0  0  G  0  V  V  V  V  0  0  0  
              1  E  E  E  E  0  0  0  N  0  E  E  E  E  1  0  0  
              8  D  D  D  D  8  4  0  D  9  D  D  D  D  3  3  2  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | Q1_3 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
 ~PIN011 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
      Q3 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | ~PIN005 
RESERVED | 24                                                  46 | ~PIN006 
RESERVED | 25                                                  45 | Q2_3 
    Q0_3 | 26                                                  44 | P3 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  ~  P  Q  Q  Q  G  R  R  R  ~  ~  Q  ~  ~  
              P  P  P  P  7  7  3  0  N  E  E  E  P  P  3  P  P  
              I  I  I  I        _  _  D  S  S  S  I  I  _  I  I  
              N  N  N  N        7  7     E  E  E  N  N  3  N  N  
              0  0  0  0                 R  R  R  0  0     0  0  
              0  0  1  1                 V  V  V  1  1     1  1  
              1  7  4  5                 E  E  E  0  2     7  6  
                                         D  D  D                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     5/12( 41%)   4/12( 33%) 
B:    LC13 - LC24     6/12( 50%)   9/12( 75%) 
C:    LC25 - LC36    10/12( 83%)   9/12( 75%) 
D:    LC37 - LC48     5/12( 41%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            27/48     ( 56%)
Total logic cells used:                         26/48     ( 54%)
Average fan-in:                                  16.30
Total fan-in:                                   424

Total input pins required:                      32
Total output pins required:                     10
Total bidirectional pins required:               1
Total logic cells required:                     26
Total flipflops required:                       18

Synthesized logic cells:                         7/  48   ( 14%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    7   15  AP0
  55      -   -       INPUT              0    0    7   15  AP1
  54      -   -       INPUT              0    0    7   15  AP2
  50      -   -       INPUT              0    0    7   15  AP3
  49      -   -       INPUT              0    0    8   15  AP4
  48      -   -       INPUT              0    0    8   15  AP5
  22      -   -       INPUT              0    0   10   12  AQ0
  21      -   -       INPUT              0    0   10   12  AQ1
  20      -   -       INPUT              0    0   10   12  AQ2
  16      -   -       INPUT              0    0   10   12  AQ3
  15      -   -       INPUT              0    0   10   12  AQ4
  14      -   -       INPUT              0    0   10   12  AQ5
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN000
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN001
  61   (41)  (D)      INPUT    s         0    0    0    1  ~PIN002
  62   (42)  (D)      INPUT    s         0    0    0    1  ~PIN003
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN004
  47   (36)  (C)      INPUT    sg        0    0    0    1  ~PIN005
  46   (35)  (C)      INPUT    sg        0    0    0    1  ~PIN006
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN007
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN008
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN010
  17      -   -       INPUT    s         0    0    2    0  ~PIN011
  40   (29)  (C)      INPUT    s         0    0    1    0  ~PIN012
  63   (43)  (D)      INPUT    s         0    0    1    0  ~PIN013
  29   (19)  (B)      INPUT    s         0    0    2    0  ~PIN014
  30   (20)  (B)      INPUT    s         0    0    0    1  ~PIN015
  44     33    C      BIDIR     g        3    3    4   12  P3
  31   (21)  (B)      INPUT    s         0    0    2    0  P7
  19      -   -       INPUT    s         0    0    4   12  Q3
  32   (22)  (B)      INPUT    s         0    0    2    0  Q7
  51      -   -       INPUT              0    0    8   15  WP
  53      -   -       INPUT              0    0   10   12  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s        14    0    0    1  ~PIN009
  43     32    C     OUTPUT    s         7   16    0    0  ~PIN016
  42     31    C     OUTPUT    s         7    8    0    0  ~PIN017
   9      8    A     OUTPUT    s         7    4    0    0  ~PIN018
  44     33    C        TRI     g        3    3    4   12  P3
  26     16    B         FF     g       16    1    2    2  Q0_3 (|d8_4:25|d8_1:25|d1:28|:9)
  34     24    B         FF             17    0    0    0  Q0_7 (|d8_4:25|d8_1:25|d1:24|:9)
  60     40    D         FF     g       16    1    2    2  Q1_3 (|d8_4:25|d8_1:24|d1:28|:9)
  45     34    C         FF     g       16    1    2    2  Q2_3 (|d8_4:25|d8_1:23|d1:28|:9)
  41     30    C         FF             16    1    2    2  Q3_3 (|d8_4:25|d8_1:22|d1:28|:9)
  33     23    B         FF             17    0    0    0  Q3_7 (|d8_4:25|d8_1:22|d1:24|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (10)     9    A        DFF     g       16    1    1    1  |d8_4:29|d8_1:22|d1:28|O (|d8_4:29|d8_1:22|d1:28|:9)
 (47)    36    C        DFF             16    1    2    2  |d8_4:29|d8_1:23|d1:28|O (|d8_4:29|d8_1:23|d1:28|:9)
 (23)    13    B        DFF     g       16    1    2    2  |d8_4:29|d8_1:24|d1:28|O (|d8_4:29|d8_1:24|d1:28|:9)
 (57)    37    D        DFF     g       15    2    2    2  |d8_4:29|d8_1:25|d1:28|O (|d8_4:29|d8_1:25|d1:28|:9)
 (11)    10    A        DFF     g       16    1    1    1  |d8_4:30|d8_1:22|d1:28|O (|d8_4:30|d8_1:22|d1:28|:9)
 (24)    14    B        DFF     g       16    1    2    2  |d8_4:30|d8_1:23|d1:28|O (|d8_4:30|d8_1:23|d1:28|:9)
 (46)    35    C        DFF             16    1    2    2  |d8_4:30|d8_1:24|d1:28|O (|d8_4:30|d8_1:24|d1:28|:9)
 (36)    25    C        DFF             16    1    2    2  |d8_4:30|d8_1:25|d1:28|O (|d8_4:30|d8_1:25|d1:28|:9)
 (12)    11    A        DFF     g       16    1    1    1  |d8_4:31|d8_1:22|d1:28|O (|d8_4:31|d8_1:22|d1:28|:9)
 (58)    38    D        DFF     g       16    1    1    1  |d8_4:31|d8_1:23|d1:28|O (|d8_4:31|d8_1:23|d1:28|:9)
 (59)    39    D        DFF     g       16    1    2    2  |d8_4:31|d8_1:24|d1:28|O (|d8_4:31|d8_1:24|d1:28|:9)
 (25)    15    B        DFF     g       16    1    2    2  |d8_4:31|d8_1:25|d1:28|O (|d8_4:31|d8_1:25|d1:28|:9)
 (37)    26    C       SOFT    s         7   16    1    0  |out8_8:24|out8_4:13|out:19|~8~1~3~2
 (38)    27    C       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:19|~8~1~3~3
 (13)    12    A       SOFT    sg        7    4    1    0  |out8_8:24|out8_4:13|out:19|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'A'
        +--------- LC9 |d8_4:29|d8_1:22|d1:28|O
        | +------- LC10 |d8_4:30|d8_1:22|d1:28|O
        | | +----- LC11 |d8_4:31|d8_1:22|d1:28|O
        | | | +--- LC12 |out8_8:24|out8_4:13|out:19|~8~1~3~4
        | | | | +- LC8 ~PIN018
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'A'
LC      | | | | | 
LC9  -> - - - - - | <-- |d8_4:29|d8_1:22|d1:28|O
LC10 -> - - - - - | <-- |d8_4:30|d8_1:22|d1:28|O
LC11 -> - - - - - | <-- |d8_4:31|d8_1:22|d1:28|O
LC12 -> - - - - - | <-- |out8_8:24|out8_4:13|out:19|~8~1~3~4
LC8  -> - - - - - | <-- ~PIN018

Pin
56   -> @ @ @ @ - | <-- AP0
55   -> @ @ @ @ - | <-- AP1
54   -> @ @ @ @ - | <-- AP2
50   -> @ @ @ @ - | <-- AP3
49   -> @ @ @ @ - | <-- AP4
48   -> @ @ @ @ - | <-- AP5
22   -> @ @ @ - @ | <-- AQ0
21   -> @ @ @ - @ | <-- AQ1
20   -> @ @ @ - @ | <-- AQ2
16   -> @ @ @ - @ | <-- AQ3
15   -> @ @ @ - @ | <-- AQ4
14   -> @ @ @ - @ | <-- AQ5
2    -> - - * - - | <-- ~PIN000
3    -> - * - - - | <-- ~PIN004
4    -> * - - - - | <-- ~PIN008
17   -> - - - - - | <-- ~PIN011
19   -> @ @ @ - - | <-- Q3
51   -> @ @ @ @ - | <-- WP
53   -> @ @ @ - @ | <-- WQ
LC37 -> - - - * * | <-- |d8_4:29|d8_1:25|d1:28|O
LC33 -> * * * - - | <-- P3
LC16 -> - - - * * | <-- Q0_3
LC40 -> - - - * * | <-- Q1_3
LC34 -> - - - * * | <-- Q2_3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'B'
        +----------- LC13 |d8_4:29|d8_1:24|d1:28|O
        | +--------- LC14 |d8_4:30|d8_1:23|d1:28|O
        | | +------- LC15 |d8_4:31|d8_1:25|d1:28|O
        | | | +----- LC16 Q0_3
        | | | | +--- LC24 Q0_7
        | | | | | +- LC23 Q3_7
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | 
LC13 -> - - - - - - | <-- |d8_4:29|d8_1:24|d1:28|O
LC14 -> - - - - - - | <-- |d8_4:30|d8_1:23|d1:28|O
LC15 -> - - - - - - | <-- |d8_4:31|d8_1:25|d1:28|O
LC16 -> - - - - - - | <-- Q0_3
LC24 -> - - - - - - | <-- Q0_7
LC23 -> - - - - - - | <-- Q3_7

Pin
56   -> @ @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ @ | <-- AQ5
27   -> - - * - - - | <-- ~PIN001
28   -> - * - - - - | <-- ~PIN007
17   -> - - - - - @ | <-- ~PIN011
29   -> - - - * * - | <-- ~PIN014
30   -> * - - - - - | <-- ~PIN015
31   -> - - - - * * | <-- P7
19   -> @ @ @ @ - - | <-- Q3
32   -> - - - - * * | <-- Q7
51   -> @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ | <-- WQ
LC33 -> * * * * - - | <-- P3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'C'
        +------------------- LC36 |d8_4:29|d8_1:23|d1:28|O
        | +----------------- LC35 |d8_4:30|d8_1:24|d1:28|O
        | | +--------------- LC25 |d8_4:30|d8_1:25|d1:28|O
        | | | +------------- LC26 |out8_8:24|out8_4:13|out:19|~8~1~3~2
        | | | | +----------- LC27 |out8_8:24|out8_4:13|out:19|~8~1~3~3
        | | | | | +--------- LC32 ~PIN016
        | | | | | | +------- LC31 ~PIN017
        | | | | | | | +----- LC33 P3
        | | | | | | | | +--- LC34 Q2_3
        | | | | | | | | | +- LC30 Q3_3
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | 
LC36 -> - - - @ @ @ @ - - - | <-- |d8_4:29|d8_1:23|d1:28|O
LC35 -> - - - @ @ @ @ - - - | <-- |d8_4:30|d8_1:24|d1:28|O
LC25 -> - - - @ @ @ @ - - - | <-- |d8_4:30|d8_1:25|d1:28|O
LC26 -> - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:19|~8~1~3~2
LC27 -> - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:19|~8~1~3~3
LC32 -> - - - - - - - - - - | <-- ~PIN016
LC31 -> - - - - - - - - - - | <-- ~PIN017
LC33 -> * * * - - - - - * * | <-- P3
LC34 -> - - - @ - @ - - - - | <-- Q2_3
LC30 -> - - - @ @ @ @ - - - | <-- Q3_3

Pin
56   -> @ @ @ @ @ - - - @ @ | <-- AP0
55   -> @ @ @ @ @ - - - @ @ | <-- AP1
54   -> @ @ @ @ @ - - - @ @ | <-- AP2
50   -> @ @ @ @ @ - - - @ @ | <-- AP3
49   -> @ @ @ @ @ - - @ @ @ | <-- AP4
48   -> @ @ @ @ @ - - @ @ @ | <-- AP5
22   -> @ @ @ - - @ @ - @ @ | <-- AQ0
21   -> @ @ @ - - @ @ - @ @ | <-- AQ1
20   -> @ @ @ - - @ @ - @ @ | <-- AQ2
16   -> @ @ @ - - @ @ - @ @ | <-- AQ3
15   -> @ @ @ - - @ @ - @ @ | <-- AQ4
14   -> @ @ @ - - @ @ - @ @ | <-- AQ5
47   -> - - * - - - - - - - | <-- ~PIN005
46   -> - * - - - - - - - - | <-- ~PIN006
39   -> * - - - - - - - - - | <-- ~PIN010
17   -> - - - - - - - - - @ | <-- ~PIN011
40   -> - - - - - - - - * - | <-- ~PIN012
19   -> @ @ @ - - - - - @ @ | <-- Q3
51   -> @ @ @ @ @ - - @ @ @ | <-- WP
53   -> @ @ @ - - @ @ - @ @ | <-- WQ
LC9  -> - - - * - * - - - - | <-- |d8_4:29|d8_1:22|d1:28|O
LC13 -> - - - * * * * - - - | <-- |d8_4:29|d8_1:24|d1:28|O
LC37 -> - - - * - * - - - - | <-- |d8_4:29|d8_1:25|d1:28|O
LC10 -> - - - * - * - - - - | <-- |d8_4:30|d8_1:22|d1:28|O
LC14 -> - - - * * * * - - - | <-- |d8_4:30|d8_1:23|d1:28|O
LC11 -> - - - * - * - - - - | <-- |d8_4:31|d8_1:22|d1:28|O
LC38 -> - - - * - * - - - - | <-- |d8_4:31|d8_1:23|d1:28|O
LC39 -> - - - * * * * - - - | <-- |d8_4:31|d8_1:24|d1:28|O
LC15 -> - - - * * * * - - - | <-- |d8_4:31|d8_1:25|d1:28|O
LC12 -> - - - - - - - * - - | <-- |out8_8:24|out8_4:13|out:19|~8~1~3~4
LC16 -> - - - * - * - - - - | <-- Q0_3
LC40 -> - - - * - * - - - - | <-- Q1_3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'D'
        +--------- LC37 |d8_4:29|d8_1:25|d1:28|O
        | +------- LC38 |d8_4:31|d8_1:23|d1:28|O
        | | +----- LC39 |d8_4:31|d8_1:24|d1:28|O
        | | | +--- LC48 ~PIN009
        | | | | +- LC40 Q1_3
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'D'
LC      | | | | | 
LC37 -> - - - - - | <-- |d8_4:29|d8_1:25|d1:28|O
LC38 -> - - - - - | <-- |d8_4:31|d8_1:23|d1:28|O
LC39 -> - - - - - | <-- |d8_4:31|d8_1:24|d1:28|O
LC48 -> @ - - - - | <-- ~PIN009
LC40 -> - - - - - | <-- Q1_3

Pin
56   -> @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ | <-- AQ5
61   -> - - * - - | <-- ~PIN002
62   -> - * - - - | <-- ~PIN003
17   -> - - - - - | <-- ~PIN011
63   -> - - - - * | <-- ~PIN013
19   -> @ @ @ - @ | <-- Q3
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ
LC33 -> * * * - * | <-- P3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res2

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
P7       : INPUT;
Q3       : INPUT;
Q7       : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;

-- Node name is 'P3' 
-- Equation name is 'P3', location is LC033, type is bidir.
P3       = TRI(_LC033,  _EQ001);
_LC033   = LCELL( _EQ002);
  _EQ002 = !_LC012 & !_LC026 & !_LC027;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0_3' = '|d8_4:25|d8_1:25|d1:28|O' 
-- Equation name is 'Q0_3', type is output 
 Q0_3    = DFF( _EQ003,  ~PIN014,  VCC,  VCC);
  _EQ003 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is 'Q0_7' = '|d8_4:25|d8_1:25|d1:24|O' 
-- Equation name is 'Q0_7', type is output 
 Q0_7    = DFF( _EQ004,  ~PIN014,  VCC,  VCC);
  _EQ004 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is 'Q1_3' = '|d8_4:25|d8_1:24|d1:28|O' 
-- Equation name is 'Q1_3', type is output 
 Q1_3    = DFF( _EQ005,  ~PIN013,  VCC,  VCC);
  _EQ005 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is 'Q2_3' = '|d8_4:25|d8_1:23|d1:28|O' 
-- Equation name is 'Q2_3', type is output 
 Q2_3    = DFF( _EQ006,  ~PIN012,  VCC,  VCC);
  _EQ006 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is 'Q3_3' = '|d8_4:25|d8_1:22|d1:28|O' 
-- Equation name is 'Q3_3', type is output 
 Q3_3    = DFF( _EQ007,  ~PIN011,  VCC,  VCC);
  _EQ007 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is 'Q3_7' = '|d8_4:25|d8_1:22|d1:24|O' 
-- Equation name is 'Q3_7', type is output 
 Q3_7    = DFF( _EQ008,  ~PIN011,  VCC,  VCC);
  _EQ008 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:29|d8_1:22|d1:28|:9' = '|d8_4:29|d8_1:22|d1:28|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ009,  ~PIN008,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:28|:9' = '|d8_4:29|d8_1:23|d1:28|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ010,  ~PIN010,  VCC,  VCC);
  _EQ010 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:28|:9' = '|d8_4:29|d8_1:24|d1:28|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ011,  ~PIN015,  VCC,  VCC);
  _EQ011 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:28|:9' = '|d8_4:29|d8_1:25|d1:28|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( _EQ012,  ~PIN009,  VCC,  VCC);
  _EQ012 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:28|:9' = '|d8_4:30|d8_1:22|d1:28|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ013,  ~PIN004,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:28|:9' = '|d8_4:30|d8_1:23|d1:28|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ014,  ~PIN007,  VCC,  VCC);
  _EQ014 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:28|:9' = '|d8_4:30|d8_1:24|d1:28|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ015,  ~PIN006,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:28|:9' = '|d8_4:30|d8_1:25|d1:28|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( _EQ016,  ~PIN005,  VCC,  VCC);
  _EQ016 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:28|:9' = '|d8_4:31|d8_1:22|d1:28|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ017,  ~PIN000,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:28|:9' = '|d8_4:31|d8_1:23|d1:28|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( _EQ018,  ~PIN003,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:28|:9' = '|d8_4:31|d8_1:24|d1:28|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ019,  ~PIN002,  VCC,  VCC);
  _EQ019 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:28|:9' = '|d8_4:31|d8_1:25|d1:28|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ020,  ~PIN001,  VCC,  VCC);
  _EQ020 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q3 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P3 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:19|~8~1~3~2' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ021);
  _EQ021 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC015 & !_LC038 & !_LC039 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC014 & !_LC025 & !_LC035 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC013 & !_LC036 & !_LC037 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_3 & !Q1_3 & !Q2_3 & !Q3_3 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC038 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:19|~8~1~3~3' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ022);
  _EQ022 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC014 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC036 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_3 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC025 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:19|~8~1~3~4' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ023);
  _EQ023 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC037 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_3 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_3 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_3 & !WP;

-- Node name is '|d8_4:29|c4:14|~22~1' = '~PIN009' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN009 = LCELL( _EQ024);
  _EQ024 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|out8_8:32|out8_4:13|out:19|~8~1~3~2' = '~PIN016' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN016 = LCELL( _EQ025);
  _EQ025 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC015 & !_LC038 & !_LC039 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC014 & !_LC025 & !_LC035 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC013 & !_LC036 & !_LC037 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_3 & !Q1_3 & !Q2_3 & !Q3_3 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC038 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:19|~8~1~3~3' = '~PIN017' 
-- Equation name is '_LC031', location is LC031, type is output.
 ~PIN017 = LCELL( _EQ026);
  _EQ026 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_3 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC025 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:19|~8~1~3~4' = '~PIN018' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN018 = LCELL( _EQ027);
  _EQ027 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC037 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_3 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_3 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_3 & !WQ;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

***** Logic for device 'res3' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                       R  R  R  R           R  R  R  R           
              ~  ~  ~  E  E  E  E  ~     ~  E  E  E  E  ~  ~  ~  
              P  P  P  S  S  S  S  P     P  S  S  S  S  P  P  P  
              I  I  I  E  E  E  E  I     I  E  E  E  E  I  I  I  
              N  N  N  R  R  R  R  N     N  R  R  R  R  N  N  N  
              0  0  0  V  V  V  V  0  G  0  V  V  V  V  0  0  0  
              0  0  1  E  E  E  E  0  N  0  E  E  E  E  1  0  0  
              4  6  1  D  D  D  D  5  D  3  D  D  D  D  4  9  2  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | Q0_5 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
    Q3_5 | 13                                                  57 | RESERVED 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
 ~PIN000 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN001 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
      P5 | 23                                                  47 | Q1_5 
      Q5 | 24                                                  46 | RESERVED 
 ~PIN012 | 25                                                  45 | RESERVED 
 ~PIN007 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  Q  G  ~  ~  ~  ~  R  R  R  R  
              E  E  E  E  E  E  E  2  N  P  P  P  P  E  E  E  E  
              S  S  S  S  S  S  S  _  D  I  I  I  I  S  S  S  S  
              E  E  E  E  E  E  E  5     N  N  N  N  E  E  E  E  
              R  R  R  R  R  R  R        0  0  0  0  R  R  R  R  
              V  V  V  V  V  V  V        0  1  1  1  V  V  V  V  
              E  E  E  E  E  E  E        8  0  3  5  E  E  E  E  
              D  D  D  D  D  D  D                    D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     7/12( 58%)   5/12( 41%) 
B:    LC13 - LC24    12/12(100%)   5/12( 41%) 
C:    LC25 - LC36     4/12( 33%)   5/12( 41%) 
D:    LC37 - LC48     5/12( 41%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            20/48     ( 41%)
Total logic cells used:                         28/48     ( 58%)
Average fan-in:                                  15.64
Total fan-in:                                   438

Total input pins required:                      26
Total output pins required:                      8
Total bidirectional pins required:               2
Total logic cells required:                     28
Total flipflops required:                       16

Synthesized logic cells:                        10/  48   ( 20%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    8   15  AP0
  55      -   -       INPUT              0    0    8   15  AP1
  54      -   -       INPUT              0    0    8   15  AP2
  50      -   -       INPUT              0    0    8   15  AP3
  49      -   -       INPUT              0    0    9   15  AP4
  48      -   -       INPUT              0    0    9   15  AP5
  22      -   -       INPUT              0    0    8   15  AQ0
  21      -   -       INPUT              0    0    8   15  AQ1
  20      -   -       INPUT              0    0    8   15  AQ2
  16      -   -       INPUT              0    0    8   15  AQ3
  15      -   -       INPUT              0    0    9   15  AQ4
  14      -   -       INPUT              0    0    9   15  AQ5
  17      -   -       INPUT    s         0    0    0    1  ~PIN000
  19      -   -       INPUT    s         0    0    0    1  ~PIN001
  61   (41)  (D)      INPUT    s         0    0    0    1  ~PIN002
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN005
  26   (16)  (B)      INPUT    sg        0    0    0    1  ~PIN007
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN008
  62   (42)  (D)      INPUT    s         0    0    0    1  ~PIN009
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN010
  25   (15)  (B)      INPUT    sg        0    0    1    0  ~PIN012
  38   (27)  (C)      INPUT    s         0    0    1    0  ~PIN013
  63   (43)  (D)      INPUT    s         0    0    1    0  ~PIN014
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN015
  23     13    B      BIDIR     g        3    3    4   12  P5
  24     14    B      BIDIR     g        3    3    4   12  Q5
  51      -   -       INPUT              0    0    9   15  WP
  53      -   -       INPUT              0    0    9   15  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s        14    0    0    1  ~PIN003
   9      8    A     OUTPUT    s        14    0    0    1  ~PIN004
   8      7    A     OUTPUT    s        14    0    0    1  ~PIN006
   7      6    A     OUTPUT    s        14    0    1    0  ~PIN011
  23     13    B        TRI     g        3    3    4   12  P5
  60     40    D         FF     g       15    2    0    4  Q0_5 (|d8_4:25|d8_1:25|d1:26|:9)
  47     36    C         FF     g       15    2    0    4  Q1_5 (|d8_4:25|d8_1:24|d1:26|:9)
  34     24    B         FF             15    2    0    4  Q2_5 (|d8_4:25|d8_1:23|d1:26|:9)
  13     12    A         FF     g       14    3    0    4  Q3_5 (|d8_4:25|d8_1:22|d1:26|:9)
  24     14    B        TRI     g        3    3    4   12  Q5


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (44)    33    C        DFF     g       15    2    0    2  |d8_4:29|d8_1:22|d1:26|O (|d8_4:29|d8_1:22|d1:26|:9)
 (45)    34    C        DFF     g       15    2    0    4  |d8_4:29|d8_1:23|d1:26|O (|d8_4:29|d8_1:23|d1:26|:9)
 (46)    35    C        DFF     g       15    2    0    4  |d8_4:29|d8_1:24|d1:26|O (|d8_4:29|d8_1:24|d1:26|:9)
 (57)    37    D        DFF     g       15    2    0    4  |d8_4:29|d8_1:25|d1:26|O (|d8_4:29|d8_1:25|d1:26|:9)
 (10)     9    A        DFF     g       14    3    0    2  |d8_4:30|d8_1:22|d1:26|O (|d8_4:30|d8_1:22|d1:26|:9)
 (26)    16    B        DFF             15    2    0    4  |d8_4:30|d8_1:23|d1:26|O (|d8_4:30|d8_1:23|d1:26|:9)
 (11)    10    A        DFF     g       14    3    0    4  |d8_4:30|d8_1:24|d1:26|O (|d8_4:30|d8_1:24|d1:26|:9)
 (12)    11    A        DFF     g       15    2    0    4  |d8_4:30|d8_1:25|d1:26|O (|d8_4:30|d8_1:25|d1:26|:9)
 (25)    15    B        DFF             15    2    0    2  |d8_4:31|d8_1:22|d1:26|O (|d8_4:31|d8_1:22|d1:26|:9)
 (58)    38    D        DFF     g       14    3    0    2  |d8_4:31|d8_1:23|d1:26|O (|d8_4:31|d8_1:23|d1:26|:9)
 (59)    39    D        DFF     g       15    2    0    4  |d8_4:31|d8_1:24|d1:26|O (|d8_4:31|d8_1:24|d1:26|:9)
 (27)    17    B        DFF             15    2    0    4  |d8_4:31|d8_1:25|d1:26|O (|d8_4:31|d8_1:25|d1:26|:9)
 (28)    18    B       SOFT    s         7   16    1    0  |out8_8:24|out8_4:13|out:17|~8~1~3~2
 (29)    19    B       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:17|~8~1~3~3
 (30)    20    B       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:17|~8~1~3~4
 (31)    21    B       SOFT    s         7   16    1    0  |out8_8:32|out8_4:13|out:17|~8~1~3~2
 (32)    22    B       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:17|~8~1~3~3
 (33)    23    B       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:17|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'A'
        +------------- LC9 |d8_4:30|d8_1:22|d1:26|O
        | +----------- LC10 |d8_4:30|d8_1:24|d1:26|O
        | | +--------- LC11 |d8_4:30|d8_1:25|d1:26|O
        | | | +------- LC8 ~PIN004
        | | | | +----- LC7 ~PIN006
        | | | | | +--- LC6 ~PIN011
        | | | | | | +- LC12 Q3_5
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | 
LC9  -> - - - - - - - | <-- |d8_4:30|d8_1:22|d1:26|O
LC10 -> - - - - - - - | <-- |d8_4:30|d8_1:24|d1:26|O
LC11 -> - - - - - - - | <-- |d8_4:30|d8_1:25|d1:26|O
LC8  -> @ - - - - - - | <-- ~PIN004
LC7  -> - @ - - - - - | <-- ~PIN006
LC6  -> - - - - - - @ | <-- ~PIN011
LC12 -> - - - - - - - | <-- Q3_5

Pin
56   -> @ @ @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ @ @ | <-- AQ5
17   -> - - - - - - - | <-- ~PIN000
19   -> - - - - - - - | <-- ~PIN001
2    -> - - * - - - - | <-- ~PIN005
51   -> @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ | <-- WQ
LC13 -> * * * - - - * | <-- P5
LC14 -> * * * - - - * | <-- Q5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC16 |d8_4:30|d8_1:23|d1:26|O
        | +--------------------- LC15 |d8_4:31|d8_1:22|d1:26|O
        | | +------------------- LC17 |d8_4:31|d8_1:25|d1:26|O
        | | | +----------------- LC18 |out8_8:24|out8_4:13|out:17|~8~1~3~2
        | | | | +--------------- LC19 |out8_8:24|out8_4:13|out:17|~8~1~3~3
        | | | | | +------------- LC20 |out8_8:24|out8_4:13|out:17|~8~1~3~4
        | | | | | | +----------- LC21 |out8_8:32|out8_4:13|out:17|~8~1~3~2
        | | | | | | | +--------- LC22 |out8_8:32|out8_4:13|out:17|~8~1~3~3
        | | | | | | | | +------- LC23 |out8_8:32|out8_4:13|out:17|~8~1~3~4
        | | | | | | | | | +----- LC13 P5
        | | | | | | | | | | +--- LC24 Q2_5
        | | | | | | | | | | | +- LC14 Q5
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC16 -> - - - @ @ - @ @ - - - - | <-- |d8_4:30|d8_1:23|d1:26|O
LC15 -> - - - @ - - @ - - - - - | <-- |d8_4:31|d8_1:22|d1:26|O
LC17 -> - - - @ @ - @ @ - - - - | <-- |d8_4:31|d8_1:25|d1:26|O
LC18 -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:17|~8~1~3~2
LC19 -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:17|~8~1~3~3
LC20 -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:17|~8~1~3~4
LC21 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:17|~8~1~3~2
LC22 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:17|~8~1~3~3
LC23 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:17|~8~1~3~4
LC13 -> * * * - - - - - - - * - | <-- P5
LC24 -> - - - @ - @ @ - @ - - - | <-- Q2_5
LC14 -> * * * - - - - - - - * - | <-- Q5

Pin
56   -> @ @ @ @ @ @ - - - - @ - | <-- AP0
55   -> @ @ @ @ @ @ - - - - @ - | <-- AP1
54   -> @ @ @ @ @ @ - - - - @ - | <-- AP2
50   -> @ @ @ @ @ @ - - - - @ - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - @ - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - @ - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - @ - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - @ - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ @ | <-- AQ5
17   -> - @ - - - - - - - - - - | <-- ~PIN000
19   -> - - @ - - - - - - - - - | <-- ~PIN001
26   -> * - - - - - - - - - - - | <-- ~PIN007
25   -> - - - - - - - - - - * - | <-- ~PIN012
51   -> @ @ @ @ @ @ - - - @ @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ @ | <-- WQ
LC33 -> - - - * - - * - - - - - | <-- |d8_4:29|d8_1:22|d1:26|O
LC34 -> - - - * * - * * - - - - | <-- |d8_4:29|d8_1:23|d1:26|O
LC35 -> - - - * * - * * - - - - | <-- |d8_4:29|d8_1:24|d1:26|O
LC37 -> - - - * - * * - * - - - | <-- |d8_4:29|d8_1:25|d1:26|O
LC9  -> - - - * - - * - - - - - | <-- |d8_4:30|d8_1:22|d1:26|O
LC10 -> - - - * * - * * - - - - | <-- |d8_4:30|d8_1:24|d1:26|O
LC11 -> - - - * * - * * - - - - | <-- |d8_4:30|d8_1:25|d1:26|O
LC38 -> - - - * - - * - - - - - | <-- |d8_4:31|d8_1:23|d1:26|O
LC39 -> - - - * * - * * - - - - | <-- |d8_4:31|d8_1:24|d1:26|O
LC40 -> - - - * - * * - * - - - | <-- Q0_5
LC36 -> - - - * - * * - * - - - | <-- Q1_5
LC12 -> - - - * * - * * - - - - | <-- Q3_5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:29|d8_1:22|d1:26|O
        | +----- LC34 |d8_4:29|d8_1:23|d1:26|O
        | | +--- LC35 |d8_4:29|d8_1:24|d1:26|O
        | | | +- LC36 Q1_5
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:29|d8_1:22|d1:26|O
LC34 -> - - - - | <-- |d8_4:29|d8_1:23|d1:26|O
LC35 -> - - - - | <-- |d8_4:29|d8_1:24|d1:26|O
LC36 -> - - - - | <-- Q1_5

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN001
36   -> * - - - | <-- ~PIN008
37   -> - * - - | <-- ~PIN010
38   -> - - - * | <-- ~PIN013
39   -> - - * - | <-- ~PIN015
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC13 -> * * * * | <-- P5
LC14 -> * * * * | <-- Q5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'D'
        +--------- LC37 |d8_4:29|d8_1:25|d1:26|O
        | +------- LC38 |d8_4:31|d8_1:23|d1:26|O
        | | +----- LC39 |d8_4:31|d8_1:24|d1:26|O
        | | | +--- LC48 ~PIN003
        | | | | +- LC40 Q0_5
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'D'
LC      | | | | | 
LC37 -> - - - - - | <-- |d8_4:29|d8_1:25|d1:26|O
LC38 -> - - - - - | <-- |d8_4:31|d8_1:23|d1:26|O
LC39 -> - - - - - | <-- |d8_4:31|d8_1:24|d1:26|O
LC48 -> - @ - - - | <-- ~PIN003
LC40 -> - - - - - | <-- Q0_5

Pin
56   -> @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ | <-- AQ5
17   -> - - - - - | <-- ~PIN000
19   -> - - - - - | <-- ~PIN001
61   -> - - * - - | <-- ~PIN002
62   -> * - - - - | <-- ~PIN009
63   -> - - - - * | <-- ~PIN014
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ
LC13 -> * * * - * | <-- P5
LC14 -> * * * - * | <-- Q5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res3

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN005  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;

-- Node name is 'P5' 
-- Equation name is 'P5', location is LC013, type is bidir.
P5       = TRI(_LC013,  _EQ001);
_LC013   = LCELL( _EQ002);
  _EQ002 = !_LC018 & !_LC019 & !_LC020;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0_5' = '|d8_4:25|d8_1:25|d1:26|O' 
-- Equation name is 'Q0_5', type is output 
 Q0_5    = DFF( _EQ003,  ~PIN014,  VCC,  VCC);
  _EQ003 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is 'Q1_5' = '|d8_4:25|d8_1:24|d1:26|O' 
-- Equation name is 'Q1_5', type is output 
 Q1_5    = DFF( _EQ004,  ~PIN013,  VCC,  VCC);
  _EQ004 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is 'Q2_5' = '|d8_4:25|d8_1:23|d1:26|O' 
-- Equation name is 'Q2_5', type is output 
 Q2_5    = DFF( _EQ005,  ~PIN012,  VCC,  VCC);
  _EQ005 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is 'Q3_5' = '|d8_4:25|d8_1:22|d1:26|O' 
-- Equation name is 'Q3_5', type is output 
 Q3_5    = DFF( _EQ006,  ~PIN011,  VCC,  VCC);
  _EQ006 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is 'Q5' 
-- Equation name is 'Q5', location is LC014, type is bidir.
Q5       = TRI(_LC014,  _EQ007);
_LC014   = LCELL( _EQ008);
  _EQ008 = !_LC021 & !_LC022 & !_LC023;
  _EQ007 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:29|d8_1:22|d1:26|:9' = '|d8_4:29|d8_1:22|d1:26|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ009,  ~PIN008,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:26|:9' = '|d8_4:29|d8_1:23|d1:26|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ010,  ~PIN010,  VCC,  VCC);
  _EQ010 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:26|:9' = '|d8_4:29|d8_1:24|d1:26|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ011,  ~PIN015,  VCC,  VCC);
  _EQ011 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:26|:9' = '|d8_4:29|d8_1:25|d1:26|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( _EQ012,  ~PIN009,  VCC,  VCC);
  _EQ012 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:26|:9' = '|d8_4:30|d8_1:22|d1:26|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ013,  ~PIN004,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:26|:9' = '|d8_4:30|d8_1:23|d1:26|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ014,  ~PIN007,  VCC,  VCC);
  _EQ014 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:26|:9' = '|d8_4:30|d8_1:24|d1:26|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ015,  ~PIN006,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:26|:9' = '|d8_4:30|d8_1:25|d1:26|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ016,  ~PIN005,  VCC,  VCC);
  _EQ016 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:26|:9' = '|d8_4:31|d8_1:22|d1:26|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ017,  ~PIN000,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:26|:9' = '|d8_4:31|d8_1:23|d1:26|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( _EQ018,  ~PIN003,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:26|:9' = '|d8_4:31|d8_1:24|d1:26|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ019,  ~PIN002,  VCC,  VCC);
  _EQ019 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:26|:9' = '|d8_4:31|d8_1:25|d1:26|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( _EQ020,  ~PIN001,  VCC,  VCC);
  _EQ020 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q5 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P5 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:17|~8~1~3~2' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ021);
  _EQ021 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !_LC017 & !_LC038 & !_LC039 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC009 & !_LC010 & !_LC011 & !_LC016 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !_LC034 & !_LC035 & !_LC037 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_5 & !Q1_5 & !Q2_5 & !Q3_5 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC009 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC038 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:17|~8~1~3~3' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ022);
  _EQ022 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC034 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC035 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC017 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_5 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:17|~8~1~3~4' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ023);
  _EQ023 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC037 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_5 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_5 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_5 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:17|~8~1~3~2' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ024);
  _EQ024 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !_LC017 & !_LC038 & !_LC039 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC010 & !_LC011 & !_LC016 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !_LC034 & !_LC035 & !_LC037 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_5 & !Q1_5 & !Q2_5 & !Q3_5 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC038 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:17|~8~1~3~3' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ025);
  _EQ025 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC017 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_5 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:17|~8~1~3~4' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ026);
  _EQ026 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC037 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_5 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_5 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_5 & !WQ;

-- Node name is '|d8_4:31|c4:14|~14~1' = '~PIN003' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN003 = LCELL( _EQ027);
  _EQ027 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:30|c4:14|~1~1' = '~PIN004' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN004 = LCELL( _EQ028);
  _EQ028 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:30|c4:14|~18~1' = '~PIN006' 
-- Equation name is '_LC007', location is LC007, type is output.
 ~PIN006 = LCELL( _EQ029);
  _EQ029 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:25|c4:14|~1~1' = '~PIN011' 
-- Equation name is '_LC006', location is LC006, type is output.
 ~PIN011 = LCELL( _EQ030);
  _EQ030 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

***** Logic for device 'res4' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R                       R  R  R  R  R  R  
              E  E  E  E  ~  ~  ~  ~           E  E  E  E  E  E  
              S  S  S  S  P  P  P  P           S  S  S  S  S  S  
              E  E  E  E  I  I  I  I           E  E  E  E  E  E  
              R  R  R  R  N  N  N  N     Q  Q  R  R  R  R  R  R  
              V  V  V  V  0  0  0  0  G  1  2  V  V  V  V  V  V  
              E  E  E  E  0  0  0  0  N  _  _  E  E  E  E  E  E  
              D  D  D  D  9  8  4  2  D  6  6  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN012 
RESERVED | 11                                                  59 | ~PIN013 
RESERVED | 12                                                  58 | Q6 
RESERVED | 13                                                  57 | P6 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
 ~PIN000 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN001 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | Q3_6 
RESERVED | 24                                                  46 | Q0_6 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  R  R  R  R  ~  ~  G  ~  ~  ~  ~  R  R  R  R  
              P  P  E  E  E  E  P  P  N  P  P  P  P  E  E  E  E  
              I  I  S  S  S  S  I  I  D  I  I  I  I  S  S  S  S  
              N  N  E  E  E  E  N  N     N  N  N  N  E  E  E  E  
              0  0  R  R  R  R  0  0     0  0  0  0  R  R  R  R  
              0  1  V  V  V  V  1  0     0  0  1  1  V  V  V  V  
              3  5  E  E  E  E  0  5     6  7  1  4  E  E  E  E  
                    D  D  D  D                       D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24     6/12( 50%)   4/12( 33%) 
C:    LC25 - LC36     4/12( 33%)   6/12( 50%) 
D:    LC37 - LC48    12/12(100%)   6/12( 50%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            20/48     ( 41%)
Total logic cells used:                         26/48     ( 54%)
Average fan-in:                                  15.76
Total fan-in:                                   410

Total input pins required:                      28
Total output pins required:                      6
Total bidirectional pins required:               2
Total logic cells required:                     26
Total flipflops required:                       16

Synthesized logic cells:                         8/  48   ( 16%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    6   15  AP0
  55      -   -       INPUT              0    0    6   15  AP1
  54      -   -       INPUT              0    0    6   15  AP2
  50      -   -       INPUT              0    0    6   15  AP3
  49      -   -       INPUT              0    0    7   15  AP4
  48      -   -       INPUT              0    0    7   15  AP5
  22      -   -       INPUT              0    0    6   15  AQ0
  21      -   -       INPUT              0    0    6   15  AQ1
  20      -   -       INPUT              0    0    6   15  AQ2
  16      -   -       INPUT              0    0    6   15  AQ3
  15      -   -       INPUT              0    0    7   15  AQ4
  14      -   -       INPUT              0    0    7   15  AQ5
  17      -   -       INPUT    s         0    0    0    1  ~PIN000
  19      -   -       INPUT    s         0    0    0    1  ~PIN001
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN002
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN003
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN004
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN006
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN007
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN008
   5    (4)  (A)      INPUT    s         0    0    0    1  ~PIN009
  38   (27)  (C)      INPUT    s         0    0    1    0  ~PIN011
  60   (40)  (D)      INPUT    sg        0    0    1    0  ~PIN012
  59   (39)  (D)      INPUT    sg        0    0    1    0  ~PIN013
  39   (28)  (C)      INPUT    s         0    0    1    0  ~PIN014
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN015
  57     37    D      BIDIR     g        3    3    4   12  P6
  58     38    D      BIDIR     g        3    3    4   12  Q6
  51      -   -       INPUT              0    0    7   15  WP
  53      -   -       INPUT              0    0    7   15  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B     OUTPUT    s        14    0    0    1  ~PIN005
  33     23    B     OUTPUT    s        14    0    0    1  ~PIN010
  57     37    D        TRI     g        3    3    4   12  P6
  46     35    C         FF     g       15    2    0    4  Q0_6 (|d8_4:25|d8_1:25|d1:25|:9)
  68     48    D         FF             15    2    0    4  Q1_6 (|d8_4:25|d8_1:24|d1:25|:9)
  67     47    D         FF             15    2    0    4  Q2_6 (|d8_4:25|d8_1:23|d1:25|:9)
  47     36    C         FF     g       15    2    0    4  Q3_6 (|d8_4:25|d8_1:22|d1:25|:9)
  58     38    D        TRI     g        3    3    4   12  Q6


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (10)     9    A        DFF     g       15    2    0    2  |d8_4:29|d8_1:22|d1:25|O (|d8_4:29|d8_1:22|d1:25|:9)
 (23)    13    B        DFF     g       14    3    0    4  |d8_4:29|d8_1:23|d1:25|O (|d8_4:29|d8_1:23|d1:25|:9)
 (24)    14    B        DFF     g       15    2    0    4  |d8_4:29|d8_1:24|d1:25|O (|d8_4:29|d8_1:24|d1:25|:9)
 (11)    10    A        DFF     g       15    2    0    4  |d8_4:29|d8_1:25|d1:25|O (|d8_4:29|d8_1:25|d1:25|:9)
 (12)    11    A        DFF     g       15    2    0    2  |d8_4:30|d8_1:22|d1:25|O (|d8_4:30|d8_1:22|d1:25|:9)
 (44)    33    C        DFF     g       15    2    0    4  |d8_4:30|d8_1:23|d1:25|O (|d8_4:30|d8_1:23|d1:25|:9)
 (45)    34    C        DFF     g       15    2    0    4  |d8_4:30|d8_1:24|d1:25|O (|d8_4:30|d8_1:24|d1:25|:9)
 (25)    15    B        DFF     g       14    3    0    4  |d8_4:30|d8_1:25|d1:25|O (|d8_4:30|d8_1:25|d1:25|:9)
 (60)    40    D        DFF             15    2    0    2  |d8_4:31|d8_1:22|d1:25|O (|d8_4:31|d8_1:22|d1:25|:9)
 (26)    16    B        DFF     g       15    2    0    2  |d8_4:31|d8_1:23|d1:25|O (|d8_4:31|d8_1:23|d1:25|:9)
 (13)    12    A        DFF     g       15    2    0    4  |d8_4:31|d8_1:24|d1:25|O (|d8_4:31|d8_1:24|d1:25|:9)
 (59)    39    D        DFF             15    2    0    4  |d8_4:31|d8_1:25|d1:25|O (|d8_4:31|d8_1:25|d1:25|:9)
 (61)    41    D       SOFT    s         7   16    1    0  |out8_8:24|out8_4:13|out:16|~8~1~3~2
 (62)    42    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:16|~8~1~3~3
 (63)    43    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:16|~8~1~3~4
 (64)    44    D       SOFT    s         7   16    1    0  |out8_8:32|out8_4:13|out:16|~8~1~3~2
 (65)    45    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:16|~8~1~3~3
 (66)    46    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:16|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:29|d8_1:22|d1:25|O
        | +----- LC10 |d8_4:29|d8_1:25|d1:25|O
        | | +--- LC11 |d8_4:30|d8_1:22|d1:25|O
        | | | +- LC12 |d8_4:31|d8_1:24|d1:25|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:29|d8_1:22|d1:25|O
LC10 -> - - - - | <-- |d8_4:29|d8_1:25|d1:25|O
LC11 -> - - - - | <-- |d8_4:30|d8_1:22|d1:25|O
LC12 -> - - - - | <-- |d8_4:31|d8_1:24|d1:25|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN001
2    -> - - - * | <-- ~PIN002
3    -> - - * - | <-- ~PIN004
4    -> * - - - | <-- ~PIN008
5    -> - * - - | <-- ~PIN009
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P6
LC38 -> * * * * | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'B'
        +----------- LC13 |d8_4:29|d8_1:23|d1:25|O
        | +--------- LC14 |d8_4:29|d8_1:24|d1:25|O
        | | +------- LC15 |d8_4:30|d8_1:25|d1:25|O
        | | | +----- LC16 |d8_4:31|d8_1:23|d1:25|O
        | | | | +--- LC24 ~PIN005
        | | | | | +- LC23 ~PIN010
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | 
LC13 -> - - - - - - | <-- |d8_4:29|d8_1:23|d1:25|O
LC14 -> - - - - - - | <-- |d8_4:29|d8_1:24|d1:25|O
LC15 -> - - - - - - | <-- |d8_4:30|d8_1:25|d1:25|O
LC16 -> - - - - - - | <-- |d8_4:31|d8_1:23|d1:25|O
LC24 -> - - @ - - - | <-- ~PIN005
LC23 -> @ - - - - - | <-- ~PIN010

Pin
56   -> @ @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ @ | <-- AQ5
17   -> - - - - - - | <-- ~PIN000
19   -> - - - - - - | <-- ~PIN001
27   -> - - - * - - | <-- ~PIN003
28   -> - * - - - - | <-- ~PIN015
51   -> @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ | <-- WQ
LC37 -> * * * * - - | <-- P6
LC38 -> * * * * - - | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:30|d8_1:23|d1:25|O
        | +----- LC34 |d8_4:30|d8_1:24|d1:25|O
        | | +--- LC35 Q0_6
        | | | +- LC36 Q3_6
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:30|d8_1:23|d1:25|O
LC34 -> - - - - | <-- |d8_4:30|d8_1:24|d1:25|O
LC35 -> - - - - | <-- Q0_6
LC36 -> - - - - | <-- Q3_6

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN001
36   -> - * - - | <-- ~PIN006
37   -> * - - - | <-- ~PIN007
38   -> - - - * | <-- ~PIN011
39   -> - - * - | <-- ~PIN014
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC37 -> * * * * | <-- P6
LC38 -> * * * * | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC40 |d8_4:31|d8_1:22|d1:25|O
        | +--------------------- LC39 |d8_4:31|d8_1:25|d1:25|O
        | | +------------------- LC41 |out8_8:24|out8_4:13|out:16|~8~1~3~2
        | | | +----------------- LC42 |out8_8:24|out8_4:13|out:16|~8~1~3~3
        | | | | +--------------- LC43 |out8_8:24|out8_4:13|out:16|~8~1~3~4
        | | | | | +------------- LC44 |out8_8:32|out8_4:13|out:16|~8~1~3~2
        | | | | | | +----------- LC45 |out8_8:32|out8_4:13|out:16|~8~1~3~3
        | | | | | | | +--------- LC46 |out8_8:32|out8_4:13|out:16|~8~1~3~4
        | | | | | | | | +------- LC37 P6
        | | | | | | | | | +----- LC48 Q1_6
        | | | | | | | | | | +--- LC47 Q2_6
        | | | | | | | | | | | +- LC38 Q6
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC40 -> - - @ - - @ - - - - - - | <-- |d8_4:31|d8_1:22|d1:25|O
LC39 -> - - @ @ - @ @ - - - - - | <-- |d8_4:31|d8_1:25|d1:25|O
LC41 -> - - - - - - - - @ - - - | <-- |out8_8:24|out8_4:13|out:16|~8~1~3~2
LC42 -> - - - - - - - - @ - - - | <-- |out8_8:24|out8_4:13|out:16|~8~1~3~3
LC43 -> - - - - - - - - @ - - - | <-- |out8_8:24|out8_4:13|out:16|~8~1~3~4
LC44 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:16|~8~1~3~2
LC45 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:16|~8~1~3~3
LC46 -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:16|~8~1~3~4
LC37 -> * * - - - - - - - * * - | <-- P6
LC48 -> - - @ - @ @ - @ - - - - | <-- Q1_6
LC47 -> - - @ - @ @ - @ - - - - | <-- Q2_6
LC38 -> * * - - - - - - - * * - | <-- Q6

Pin
56   -> @ @ @ @ @ - - - - @ @ - | <-- AP0
55   -> @ @ @ @ @ - - - - @ @ - | <-- AP1
54   -> @ @ @ @ @ - - - - @ @ - | <-- AP2
50   -> @ @ @ @ @ - - - - @ @ - | <-- AP3
49   -> @ @ @ @ @ - - - @ @ @ - | <-- AP4
48   -> @ @ @ @ @ - - - @ @ @ - | <-- AP5
22   -> @ @ - - - @ @ @ - @ @ - | <-- AQ0
21   -> @ @ - - - @ @ @ - @ @ - | <-- AQ1
20   -> @ @ - - - @ @ @ - @ @ - | <-- AQ2
16   -> @ @ - - - @ @ @ - @ @ - | <-- AQ3
15   -> @ @ - - - @ @ @ - @ @ @ | <-- AQ4
14   -> @ @ - - - @ @ @ - @ @ @ | <-- AQ5
17   -> @ - - - - - - - - - - - | <-- ~PIN000
19   -> - @ - - - - - - - - - - | <-- ~PIN001
60   -> - - - - - - - - - - * - | <-- ~PIN012
59   -> - - - - - - - - - * - - | <-- ~PIN013
51   -> @ @ @ @ @ - - - @ @ @ - | <-- WP
53   -> @ @ - - - @ @ @ - @ @ @ | <-- WQ
LC9  -> - - * - - * - - - - - - | <-- |d8_4:29|d8_1:22|d1:25|O
LC13 -> - - * * - * * - - - - - | <-- |d8_4:29|d8_1:23|d1:25|O
LC14 -> - - * * - * * - - - - - | <-- |d8_4:29|d8_1:24|d1:25|O
LC10 -> - - * - * * - * - - - - | <-- |d8_4:29|d8_1:25|d1:25|O
LC11 -> - - * - - * - - - - - - | <-- |d8_4:30|d8_1:22|d1:25|O
LC33 -> - - * * - * * - - - - - | <-- |d8_4:30|d8_1:23|d1:25|O
LC34 -> - - * * - * * - - - - - | <-- |d8_4:30|d8_1:24|d1:25|O
LC15 -> - - * * - * * - - - - - | <-- |d8_4:30|d8_1:25|d1:25|O
LC16 -> - - * - - * - - - - - - | <-- |d8_4:31|d8_1:23|d1:25|O
LC12 -> - - * * - * * - - - - - | <-- |d8_4:31|d8_1:24|d1:25|O
LC35 -> - - * - * * - * - - - - | <-- Q0_6
LC36 -> - - * * - * * - - - - - | <-- Q3_6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res4

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;

-- Node name is 'P6' 
-- Equation name is 'P6', location is LC037, type is bidir.
P6       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC041 & !_LC042 & !_LC043;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0_6' = '|d8_4:25|d8_1:25|d1:25|O' 
-- Equation name is 'Q0_6', type is output 
 Q0_6    = DFF( _EQ003,  ~PIN014,  VCC,  VCC);
  _EQ003 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is 'Q1_6' = '|d8_4:25|d8_1:24|d1:25|O' 
-- Equation name is 'Q1_6', type is output 
 Q1_6    = DFF( _EQ004,  ~PIN013,  VCC,  VCC);
  _EQ004 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is 'Q2_6' = '|d8_4:25|d8_1:23|d1:25|O' 
-- Equation name is 'Q2_6', type is output 
 Q2_6    = DFF( _EQ005,  ~PIN012,  VCC,  VCC);
  _EQ005 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is 'Q3_6' = '|d8_4:25|d8_1:22|d1:25|O' 
-- Equation name is 'Q3_6', type is output 
 Q3_6    = DFF( _EQ006,  ~PIN011,  VCC,  VCC);
  _EQ006 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is 'Q6' 
-- Equation name is 'Q6', location is LC038, type is bidir.
Q6       = TRI(_LC038,  _EQ007);
_LC038   = LCELL( _EQ008);
  _EQ008 = !_LC044 & !_LC045 & !_LC046;
  _EQ007 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:29|d8_1:22|d1:25|:9' = '|d8_4:29|d8_1:22|d1:25|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ009,  ~PIN008,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:25|:9' = '|d8_4:29|d8_1:23|d1:25|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ010,  ~PIN010,  VCC,  VCC);
  _EQ010 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:25|:9' = '|d8_4:29|d8_1:24|d1:25|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ011,  ~PIN015,  VCC,  VCC);
  _EQ011 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:25|:9' = '|d8_4:29|d8_1:25|d1:25|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ012,  ~PIN009,  VCC,  VCC);
  _EQ012 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:25|:9' = '|d8_4:30|d8_1:22|d1:25|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ013,  ~PIN004,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:25|:9' = '|d8_4:30|d8_1:23|d1:25|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ014,  ~PIN007,  VCC,  VCC);
  _EQ014 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:25|:9' = '|d8_4:30|d8_1:24|d1:25|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ015,  ~PIN006,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:25|:9' = '|d8_4:30|d8_1:25|d1:25|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ016,  ~PIN005,  VCC,  VCC);
  _EQ016 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:25|:9' = '|d8_4:31|d8_1:22|d1:25|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ017,  ~PIN000,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:25|:9' = '|d8_4:31|d8_1:23|d1:25|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ018,  ~PIN003,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:25|:9' = '|d8_4:31|d8_1:24|d1:25|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ019,  ~PIN002,  VCC,  VCC);
  _EQ019 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:25|:9' = '|d8_4:31|d8_1:25|d1:25|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ020,  ~PIN001,  VCC,  VCC);
  _EQ020 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q6 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P6 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:16|~8~1~3~2' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ021);
  _EQ021 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !_LC016 & !_LC039 & !_LC040 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !_LC015 & !_LC033 & !_LC034 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC010 & !_LC013 & !_LC014 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_6 & !Q1_6 & !Q2_6 & !Q3_6 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC040 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:16|~8~1~3~3' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ022);
  _EQ022 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC033 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC034 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC014 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_6 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:16|~8~1~3~4' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ023);
  _EQ023 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC010 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_6 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_6 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_6 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:16|~8~1~3~2' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ024);
  _EQ024 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !_LC016 & !_LC039 & !_LC040 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !_LC015 & !_LC033 & !_LC034 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC010 & !_LC013 & !_LC014 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_6 & !Q1_6 & !Q2_6 & !Q3_6 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:16|~8~1~3~3' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ025);
  _EQ025 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_6 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:16|~8~1~3~4' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ026);
  _EQ026 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_6 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_6 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_6 & !WQ;

-- Node name is '|d8_4:30|c4:14|~22~1' = '~PIN005' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN005 = LCELL( _EQ027);
  _EQ027 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:29|c4:14|~14~1' = '~PIN010' 
-- Equation name is '_LC023', location is LC023, type is output.
 ~PIN010 = LCELL( _EQ028);
  _EQ028 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

***** Logic for device 'res5' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R  R  R  R           R  R  R  R        
                 E  E  E  E  E  E  E     ~  ~  E  E  E  E  ~  ~  
                 S  S  S  S  S  S  S     P  P  S  S  S  S  P  P  
                 E  E  E  E  E  E  E     I  I  E  E  E  E  I  I  
              Q  R  R  R  R  R  R  R     N  N  R  R  R  R  N  N  
              0  V  V  V  V  V  V  V  G  0  0  V  V  V  V  0  0  
              _  E  E  E  E  E  E  E  N  0  1  E  E  E  E  0  0  
              2  D  D  D  D  D  D  D  D  2  3  D  D  D  D  9  5  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
      P2 | 10                                                  60 | Q1_2 
      Q2 | 11                                                  59 | RESERVED 
 ~PIN014 | 12                                                  58 | RESERVED 
 ~PIN006 | 13                                                  57 | RESERVED 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
 ~PIN000 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN001 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
    Q2_2 | 25                                                  45 | RESERVED 
    Q3_2 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  R  R  R  R  ~  G  ~  ~  ~  ~  R  R  R  R  
              P  P  P  E  E  E  E  P  N  P  P  P  P  E  E  E  E  
              I  I  I  S  S  S  S  I  D  I  I  I  I  S  S  S  S  
              N  N  N  E  E  E  E  N     N  N  N  N  E  E  E  E  
              0  0  0  R  R  R  R  0     0  0  0  0  R  R  R  R  
              0  1  1  V  V  V  V  1     0  0  0  1  V  V  V  V  
              7  1  5  E  E  E  E  2     3  4  8  0  E  E  E  E  
                       D  D  D  D                    D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   5/12( 41%) 
B:    LC13 - LC24     5/12( 41%)   6/12( 50%) 
C:    LC25 - LC36     4/12( 33%)   4/12( 33%) 
D:    LC37 - LC48     6/12( 50%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            20/48     ( 41%)
Total logic cells used:                         27/48     ( 56%)
Average fan-in:                                  15.70
Total fan-in:                                   424

Total input pins required:                      27
Total output pins required:                      7
Total bidirectional pins required:               2
Total logic cells required:                     27
Total flipflops required:                       16

Synthesized logic cells:                         9/  48   ( 18%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    7   15  AP0
  55      -   -       INPUT              0    0    7   15  AP1
  54      -   -       INPUT              0    0    7   15  AP2
  50      -   -       INPUT              0    0    7   15  AP3
  49      -   -       INPUT              0    0    8   15  AP4
  48      -   -       INPUT              0    0    8   15  AP5
  22      -   -       INPUT              0    0    7   15  AQ0
  21      -   -       INPUT              0    0    7   15  AQ1
  20      -   -       INPUT              0    0    7   15  AQ2
  16      -   -       INPUT              0    0    7   15  AQ3
  15      -   -       INPUT              0    0    8   15  AQ4
  14      -   -       INPUT              0    0    8   15  AQ5
  17      -   -       INPUT    s         0    0    0    1  ~PIN000
  19      -   -       INPUT    s         0    0    0    1  ~PIN001
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN003
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN004
  61   (41)  (D)      INPUT    s         0    0    0    1  ~PIN005
  13   (12)  (A)      INPUT    sg        0    0    0    1  ~PIN006
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN007
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN008
  62   (42)  (D)      INPUT    s         0    0    0    1  ~PIN009
  39   (28)  (C)      INPUT    s         0    0    0    1  ~PIN010
  28   (18)  (B)      INPUT    s         0    0    1    0  ~PIN011
  12   (11)  (A)      INPUT    sg        0    0    1    0  ~PIN014
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN015
  10      9    A      BIDIR     g        3    3    4   12  P2
  11     10    A      BIDIR     g        3    3    4   12  Q2
  51      -   -       INPUT              0    0    8   15  WP
  53      -   -       INPUT              0    0    8   15  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s        14    0    0    1  ~PIN002
  34     24    B     OUTPUT    s        14    0    1    0  ~PIN012
  67     47    D     OUTPUT    s        14    0    1    0  ~PIN013
  10      9    A        TRI     g        3    3    4   12  P2
   9      8    A         FF             15    2    0    4  Q0_2 (|d8_4:25|d8_1:25|d1:29|:9)
  60     40    D         FF     g       14    3    0    4  Q1_2 (|d8_4:25|d8_1:24|d1:29|:9)
  25     15    B         FF     g       14    3    0    4  Q2_2 (|d8_4:25|d8_1:23|d1:29|:9)
  11     10    A        TRI     g        3    3    4   12  Q2
  26     16    B         FF     g       15    2    0    4  Q3_2 (|d8_4:25|d8_1:22|d1:29|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (44)    33    C        DFF     g       15    2    0    2  |d8_4:29|d8_1:22|d1:29|O (|d8_4:29|d8_1:22|d1:29|:9)
 (45)    34    C        DFF     g       15    2    0    4  |d8_4:29|d8_1:23|d1:29|O (|d8_4:29|d8_1:23|d1:29|:9)
 (23)    13    B        DFF     g       15    2    0    4  |d8_4:29|d8_1:24|d1:29|O (|d8_4:29|d8_1:24|d1:29|:9)
 (57)    37    D        DFF     g       15    2    0    4  |d8_4:29|d8_1:25|d1:29|O (|d8_4:29|d8_1:25|d1:29|:9)
 (46)    35    C        DFF     g       15    2    0    2  |d8_4:30|d8_1:22|d1:29|O (|d8_4:30|d8_1:22|d1:29|:9)
 (24)    14    B        DFF     g       15    2    0    4  |d8_4:30|d8_1:23|d1:29|O (|d8_4:30|d8_1:23|d1:29|:9)
 (13)    12    A        DFF             15    2    0    4  |d8_4:30|d8_1:24|d1:29|O (|d8_4:30|d8_1:24|d1:29|:9)
 (58)    38    D        DFF     g       15    2    0    4  |d8_4:30|d8_1:25|d1:29|O (|d8_4:30|d8_1:25|d1:29|:9)
 (12)    11    A        DFF             15    2    0    2  |d8_4:31|d8_1:22|d1:29|O (|d8_4:31|d8_1:22|d1:29|:9)
 (47)    36    C        DFF     g       15    2    0    2  |d8_4:31|d8_1:23|d1:29|O (|d8_4:31|d8_1:23|d1:29|:9)
 (59)    39    D        DFF     g       14    3    0    4  |d8_4:31|d8_1:24|d1:29|O (|d8_4:31|d8_1:24|d1:29|:9)
  (2)     1    A        DFF             15    2    0    4  |d8_4:31|d8_1:25|d1:29|O (|d8_4:31|d8_1:25|d1:29|:9)
  (3)     2    A       SOFT    s         7   16    1    0  |out8_8:24|out8_4:13|out:20|~8~1~3~2
  (4)     3    A       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:20|~8~1~3~3
  (5)     4    A       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:20|~8~1~3~4
  (6)     5    A       SOFT    s         7   16    1    0  |out8_8:32|out8_4:13|out:20|~8~1~3~2
  (7)     6    A       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:20|~8~1~3~3
  (8)     7    A       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:20|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC12 |d8_4:30|d8_1:24|d1:29|O
        | +--------------------- LC11 |d8_4:31|d8_1:22|d1:29|O
        | | +------------------- LC1 |d8_4:31|d8_1:25|d1:29|O
        | | | +----------------- LC2 |out8_8:24|out8_4:13|out:20|~8~1~3~2
        | | | | +--------------- LC3 |out8_8:24|out8_4:13|out:20|~8~1~3~3
        | | | | | +------------- LC4 |out8_8:24|out8_4:13|out:20|~8~1~3~4
        | | | | | | +----------- LC5 |out8_8:32|out8_4:13|out:20|~8~1~3~2
        | | | | | | | +--------- LC6 |out8_8:32|out8_4:13|out:20|~8~1~3~3
        | | | | | | | | +------- LC7 |out8_8:32|out8_4:13|out:20|~8~1~3~4
        | | | | | | | | | +----- LC9 P2
        | | | | | | | | | | +--- LC8 Q0_2
        | | | | | | | | | | | +- LC10 Q2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC12 -> - - - @ @ - @ @ - - - - | <-- |d8_4:30|d8_1:24|d1:29|O
LC11 -> - - - @ - - @ - - - - - | <-- |d8_4:31|d8_1:22|d1:29|O
LC1  -> - - - @ @ - @ @ - - - - | <-- |d8_4:31|d8_1:25|d1:29|O
LC2  -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:20|~8~1~3~2
LC3  -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:20|~8~1~3~3
LC4  -> - - - - - - - - - @ - - | <-- |out8_8:24|out8_4:13|out:20|~8~1~3~4
LC5  -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:20|~8~1~3~2
LC6  -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:20|~8~1~3~3
LC7  -> - - - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:20|~8~1~3~4
LC9  -> * * * - - - - - - - * - | <-- P2
LC8  -> - - - @ - @ @ - @ - - - | <-- Q0_2
LC10 -> * * * - - - - - - - * - | <-- Q2

Pin
56   -> @ @ @ @ @ @ - - - - @ - | <-- AP0
55   -> @ @ @ @ @ @ - - - - @ - | <-- AP1
54   -> @ @ @ @ @ @ - - - - @ - | <-- AP2
50   -> @ @ @ @ @ @ - - - - @ - | <-- AP3
49   -> @ @ @ @ @ @ - - - @ @ - | <-- AP4
48   -> @ @ @ @ @ @ - - - @ @ - | <-- AP5
22   -> @ @ @ - - - @ @ @ - @ - | <-- AQ0
21   -> @ @ @ - - - @ @ @ - @ - | <-- AQ1
20   -> @ @ @ - - - @ @ @ - @ - | <-- AQ2
16   -> @ @ @ - - - @ @ @ - @ - | <-- AQ3
15   -> @ @ @ - - - @ @ @ - @ @ | <-- AQ4
14   -> @ @ @ - - - @ @ @ - @ @ | <-- AQ5
17   -> - @ - - - - - - - - - - | <-- ~PIN000
19   -> - - @ - - - - - - - - - | <-- ~PIN001
13   -> * - - - - - - - - - - - | <-- ~PIN006
12   -> - - - - - - - - - - * - | <-- ~PIN014
51   -> @ @ @ @ @ @ - - - @ @ - | <-- WP
53   -> @ @ @ - - - @ @ @ - @ @ | <-- WQ
LC33 -> - - - * - - * - - - - - | <-- |d8_4:29|d8_1:22|d1:29|O
LC34 -> - - - * * - * * - - - - | <-- |d8_4:29|d8_1:23|d1:29|O
LC13 -> - - - * * - * * - - - - | <-- |d8_4:29|d8_1:24|d1:29|O
LC37 -> - - - * - * * - * - - - | <-- |d8_4:29|d8_1:25|d1:29|O
LC35 -> - - - * - - * - - - - - | <-- |d8_4:30|d8_1:22|d1:29|O
LC14 -> - - - * * - * * - - - - | <-- |d8_4:30|d8_1:23|d1:29|O
LC38 -> - - - * * - * * - - - - | <-- |d8_4:30|d8_1:25|d1:29|O
LC36 -> - - - * - - * - - - - - | <-- |d8_4:31|d8_1:23|d1:29|O
LC39 -> - - - * * - * * - - - - | <-- |d8_4:31|d8_1:24|d1:29|O
LC40 -> - - - * - * * - * - - - | <-- Q1_2
LC15 -> - - - * - * * - * - - - | <-- Q2_2
LC16 -> - - - * * - * * - - - - | <-- Q3_2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'B'
        +--------- LC13 |d8_4:29|d8_1:24|d1:29|O
        | +------- LC14 |d8_4:30|d8_1:23|d1:29|O
        | | +----- LC24 ~PIN012
        | | | +--- LC15 Q2_2
        | | | | +- LC16 Q3_2
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | 
LC13 -> - - - - - | <-- |d8_4:29|d8_1:24|d1:29|O
LC14 -> - - - - - | <-- |d8_4:30|d8_1:23|d1:29|O
LC24 -> - - - @ - | <-- ~PIN012
LC15 -> - - - - - | <-- Q2_2
LC16 -> - - - - - | <-- Q3_2

Pin
56   -> @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ | <-- AQ5
17   -> - - - - - | <-- ~PIN000
19   -> - - - - - | <-- ~PIN001
27   -> - * - - - | <-- ~PIN007
28   -> - - - - * | <-- ~PIN011
29   -> * - - - - | <-- ~PIN015
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ
LC9  -> * * - * * | <-- P2
LC10 -> * * - * * | <-- Q2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:29|d8_1:22|d1:29|O
        | +----- LC34 |d8_4:29|d8_1:23|d1:29|O
        | | +--- LC35 |d8_4:30|d8_1:22|d1:29|O
        | | | +- LC36 |d8_4:31|d8_1:23|d1:29|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:29|d8_1:22|d1:29|O
LC34 -> - - - - | <-- |d8_4:29|d8_1:23|d1:29|O
LC35 -> - - - - | <-- |d8_4:30|d8_1:22|d1:29|O
LC36 -> - - - - | <-- |d8_4:31|d8_1:23|d1:29|O

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
17   -> - - - - | <-- ~PIN000
19   -> - - - - | <-- ~PIN001
36   -> - - - * | <-- ~PIN003
37   -> - - * - | <-- ~PIN004
38   -> * - - - | <-- ~PIN008
39   -> - * - - | <-- ~PIN010
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC9  -> * * * * | <-- P2
LC10 -> * * * * | <-- Q2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'D'
        +----------- LC37 |d8_4:29|d8_1:25|d1:29|O
        | +--------- LC38 |d8_4:30|d8_1:25|d1:29|O
        | | +------- LC39 |d8_4:31|d8_1:24|d1:29|O
        | | | +----- LC48 ~PIN002
        | | | | +--- LC47 ~PIN013
        | | | | | +- LC40 Q1_2
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'D'
LC      | | | | | | 
LC37 -> - - - - - - | <-- |d8_4:29|d8_1:25|d1:29|O
LC38 -> - - - - - - | <-- |d8_4:30|d8_1:25|d1:29|O
LC39 -> - - - - - - | <-- |d8_4:31|d8_1:24|d1:29|O
LC48 -> - - @ - - - | <-- ~PIN002
LC47 -> - - - - - @ | <-- ~PIN013
LC40 -> - - - - - - | <-- Q1_2

Pin
56   -> @ @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ @ | <-- AQ5
17   -> - - - - - - | <-- ~PIN000
19   -> - - - - - - | <-- ~PIN001
61   -> - * - - - - | <-- ~PIN005
62   -> * - - - - - | <-- ~PIN009
51   -> @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ | <-- WQ
LC9  -> * * * - - * | <-- P2
LC10 -> * * * - - * | <-- Q2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res5

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;

-- Node name is 'P2' 
-- Equation name is 'P2', location is LC009, type is bidir.
P2       = TRI(_LC009,  _EQ001);
_LC009   = LCELL( _EQ002);
  _EQ002 = !_LC002 & !_LC003 & !_LC004;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0_2' = '|d8_4:25|d8_1:25|d1:29|O' 
-- Equation name is 'Q0_2', type is output 
 Q0_2    = DFF( _EQ003,  ~PIN014,  VCC,  VCC);
  _EQ003 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is 'Q1_2' = '|d8_4:25|d8_1:24|d1:29|O' 
-- Equation name is 'Q1_2', type is output 
 Q1_2    = DFF( _EQ004,  ~PIN013,  VCC,  VCC);
  _EQ004 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is 'Q2_2' = '|d8_4:25|d8_1:23|d1:29|O' 
-- Equation name is 'Q2_2', type is output 
 Q2_2    = DFF( _EQ005,  ~PIN012,  VCC,  VCC);
  _EQ005 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is 'Q2' 
-- Equation name is 'Q2', location is LC010, type is bidir.
Q2       = TRI(_LC010,  _EQ006);
_LC010   = LCELL( _EQ007);
  _EQ007 = !_LC005 & !_LC006 & !_LC007;
  _EQ006 = !AQ4 & !AQ5 & !WQ;

-- Node name is 'Q3_2' = '|d8_4:25|d8_1:22|d1:29|O' 
-- Equation name is 'Q3_2', type is output 
 Q3_2    = DFF( _EQ008,  ~PIN011,  VCC,  VCC);
  _EQ008 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:29|d8_1:22|d1:29|:9' = '|d8_4:29|d8_1:22|d1:29|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ009,  ~PIN008,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:29|:9' = '|d8_4:29|d8_1:23|d1:29|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ010,  ~PIN010,  VCC,  VCC);
  _EQ010 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:29|:9' = '|d8_4:29|d8_1:24|d1:29|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ011,  ~PIN015,  VCC,  VCC);
  _EQ011 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:29|:9' = '|d8_4:29|d8_1:25|d1:29|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( _EQ012,  ~PIN009,  VCC,  VCC);
  _EQ012 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:29|:9' = '|d8_4:30|d8_1:22|d1:29|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ013,  ~PIN004,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:29|:9' = '|d8_4:30|d8_1:23|d1:29|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ014,  ~PIN007,  VCC,  VCC);
  _EQ014 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:29|:9' = '|d8_4:30|d8_1:24|d1:29|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( _EQ015,  ~PIN006,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:29|:9' = '|d8_4:30|d8_1:25|d1:29|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( _EQ016,  ~PIN005,  VCC,  VCC);
  _EQ016 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:29|:9' = '|d8_4:31|d8_1:22|d1:29|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ017,  ~PIN000,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:29|:9' = '|d8_4:31|d8_1:23|d1:29|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( _EQ018,  ~PIN003,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:29|:9' = '|d8_4:31|d8_1:24|d1:29|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ019,  ~PIN002,  VCC,  VCC);
  _EQ019 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:29|:9' = '|d8_4:31|d8_1:25|d1:29|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( _EQ020,  ~PIN001,  VCC,  VCC);
  _EQ020 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q2 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P2 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:20|~8~1~3~2' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ021);
  _EQ021 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC001 & !_LC011 & !_LC036 & !_LC039 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !_LC014 & !_LC035 & !_LC038 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !_LC033 & !_LC034 & !_LC037 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_2 & !Q1_2 & !Q2_2 & !Q3_2 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC036 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:20|~8~1~3~3' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ022);
  _EQ022 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC014 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC012 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC034 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC001 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_2 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC038 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:20|~8~1~3~4' 
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ023);
  _EQ023 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC037 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_2 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_2 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_2 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:20|~8~1~3~2' 
-- Equation name is '_LC005', type is buried 
-- synthesized logic cell 
_LC005   = LCELL( _EQ024);
  _EQ024 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC001 & !_LC011 & !_LC036 & !_LC039 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !_LC014 & !_LC035 & !_LC038 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !_LC033 & !_LC034 & !_LC037 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_2 & !Q1_2 & !Q2_2 & !Q3_2 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC036 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:20|~8~1~3~3' 
-- Equation name is '_LC006', type is buried 
-- synthesized logic cell 
_LC006   = LCELL( _EQ025);
  _EQ025 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC012 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC001 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_2 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC038 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:20|~8~1~3~4' 
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ026);
  _EQ026 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC037 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_2 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_2 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_2 & !WQ;

-- Node name is '|d8_4:31|c4:14|~18~1' = '~PIN002' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN002 = LCELL( _EQ027);
  _EQ027 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:25|c4:14|~14~1' = '~PIN012' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN012 = LCELL( _EQ028);
  _EQ028 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:25|c4:14|~18~1' = '~PIN013' 
-- Equation name is '_LC047', location is LC047, type is output.
 ~PIN013 = LCELL( _EQ029);
  _EQ029 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

***** Logic for device 'res6' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R                 R  R  R  R           
              E  E  E  E  E  ~  ~  ~     ~  E  E  E  E  ~  ~  ~  
              S  S  S  S  S  P  P  P     P  S  S  S  S  P  P  P  
              E  E  E  E  E  I  I  I     I  E  E  E  E  I  I  I  
              R  R  R  R  R  N  N  N     N  R  R  R  R  N  N  N  
              V  V  V  V  V  0  0  0  G  0  V  V  V  V  0  0  0  
              E  E  E  E  E  0  0  0  N  1  E  E  E  E  1  1  0  
              D  D  D  D  D  8  2  1  D  5  D  D  D  D  3  0  4  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | Q1_7 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
    Q0_7 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
    Q3_7 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
      P7 | 23                                                  47 | Q2_7 
      Q7 | 24                                                  46 | RESERVED 
 ~PIN005 | 25                                                  45 | RESERVED 
 ~PIN003 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  ~  R  G  ~  ~  ~  ~  R  R  R  R  
              E  E  E  E  E  E  P  E  N  P  P  P  P  E  E  E  E  
              S  S  S  S  S  S  I  S  D  I  I  I  I  S  S  S  S  
              E  E  E  E  E  E  N  E     N  N  N  N  E  E  E  E  
              R  R  R  R  R  R  0  R     0  0  0  0  R  R  R  R  
              V  V  V  V  V  V  0  V     0  0  0  1  V  V  V  V  
              E  E  E  E  E  E  6  E     0  7  9  2  E  E  E  E  
              D  D  D  D  D  D     D                 D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   3/12( 25%) 
B:    LC13 - LC24    10/12( 83%)   5/12( 41%) 
C:    LC25 - LC36     4/12( 33%)   5/12( 41%) 
D:    LC37 - LC48     5/12( 41%)   5/12( 41%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            18/48     ( 37%)
Total logic cells used:                         23/48     ( 47%)
Average fan-in:                                  15.73
Total fan-in:                                   362

Total input pins required:                      29
Total output pins required:                      3
Total bidirectional pins required:               2
Total logic cells required:                     23
Total flipflops required:                       14

Synthesized logic cells:                         7/  48   ( 14%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    3   15  AP0
  55      -   -       INPUT              0    0    3   15  AP1
  54      -   -       INPUT              0    0    3   15  AP2
  50      -   -       INPUT              0    0    3   15  AP3
  49      -   -       INPUT              0    0    4   15  AP4
  48      -   -       INPUT              0    0    4   15  AP5
  22      -   -       INPUT              0    0    3   15  AQ0
  21      -   -       INPUT              0    0    3   15  AQ1
  20      -   -       INPUT              0    0    3   15  AQ2
  16      -   -       INPUT              0    0    3   15  AQ3
  15      -   -       INPUT              0    0    4   15  AQ4
  14      -   -       INPUT              0    0    4   15  AQ5
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN000
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN001
   3    (2)  (A)      INPUT    s         0    0    0    1  ~PIN002
  26   (16)  (B)      INPUT    sg        0    0    0    1  ~PIN003
  61   (41)  (D)      INPUT    s         0    0    0    1  ~PIN004
  25   (15)  (B)      INPUT    sg        0    0    0    1  ~PIN005
  33   (23)  (B)      INPUT    s         0    0    0    1  ~PIN006
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN007
   4    (3)  (A)      INPUT    s         0    0    0    1  ~PIN008
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN009
  62   (42)  (D)      INPUT    s         0    0    0    1  ~PIN010
  39   (28)  (C)      INPUT    s         0    0    1    0  ~PIN012
  63   (43)  (D)      INPUT    s         0    0    1    0  ~PIN013
  23     13    B      BIDIR     g        3    3    2   12  P7
  17      -   -       INPUT    s         0    0    0    4  Q0_7
  19      -   -       INPUT    s         0    0    0    4  Q3_7
  24     14    B      BIDIR     g        3    3    2   12  Q7
  51      -   -       INPUT              0    0    4   15  WP
  53      -   -       INPUT              0    0    4   15  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s        14    0    0    1  ~PIN015
  23     13    B        TRI     g        3    3    2   12  P7
  60     40    D         FF     g       15    2    0    4  Q1_7 (|d8_4:25|d8_1:24|d1:24|:9)
  47     36    C         FF     g       15    2    0    4  Q2_7 (|d8_4:25|d8_1:23|d1:24|:9)
  24     14    B        TRI     g        3    3    2   12  Q7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (10)     9    A        DFF     g       15    2    0    2  |d8_4:29|d8_1:22|d1:24|O (|d8_4:29|d8_1:22|d1:24|:9)
 (57)    37    D        DFF     g       15    2    0    4  |d8_4:29|d8_1:23|d1:24|O (|d8_4:29|d8_1:23|d1:24|:9)
 (58)    38    D        DFF     g       14    3    0    4  |d8_4:29|d8_1:24|d1:24|O (|d8_4:29|d8_1:24|d1:24|:9)
 (44)    33    C        DFF     g       15    2    0    4  |d8_4:29|d8_1:25|d1:24|O (|d8_4:29|d8_1:25|d1:24|:9)
 (59)    39    D        DFF     g       15    2    0    2  |d8_4:30|d8_1:22|d1:24|O (|d8_4:30|d8_1:22|d1:24|:9)
 (45)    34    C        DFF     g       15    2    0    4  |d8_4:30|d8_1:23|d1:24|O (|d8_4:30|d8_1:23|d1:24|:9)
 (26)    16    B        DFF             15    2    0    4  |d8_4:30|d8_1:24|d1:24|O (|d8_4:30|d8_1:24|d1:24|:9)
 (25)    15    B        DFF             15    2    0    4  |d8_4:30|d8_1:25|d1:24|O (|d8_4:30|d8_1:25|d1:24|:9)
 (46)    35    C        DFF     g       15    2    0    2  |d8_4:31|d8_1:22|d1:24|O (|d8_4:31|d8_1:22|d1:24|:9)
 (27)    17    B        DFF             15    2    0    2  |d8_4:31|d8_1:23|d1:24|O (|d8_4:31|d8_1:23|d1:24|:9)
 (11)    10    A        DFF     g       15    2    0    4  |d8_4:31|d8_1:24|d1:24|O (|d8_4:31|d8_1:24|d1:24|:9)
 (12)    11    A        DFF     g       15    2    0    4  |d8_4:31|d8_1:25|d1:24|O (|d8_4:31|d8_1:25|d1:24|:9)
 (28)    18    B       SOFT    s         9   14    1    0  |out8_8:24|out8_4:13|out:1|~8~1~3~2
 (29)    19    B       SOFT    s         8    7    1    0  |out8_8:24|out8_4:13|out:1|~8~1~3~3
 (30)    20    B       SOFT    s         8    3    1    0  |out8_8:24|out8_4:13|out:1|~8~1~3~4
 (31)    21    B       SOFT    s         9   14    1    0  |out8_8:32|out8_4:13|out:1|~8~1~3~2
 (32)    22    B       SOFT    s         8    7    1    0  |out8_8:32|out8_4:13|out:1|~8~1~3~3
 (13)    12    A       SOFT    sg        8    3    1    0  |out8_8:32|out8_4:13|out:1|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |d8_4:29|d8_1:22|d1:24|O
        | +----- LC10 |d8_4:31|d8_1:24|d1:24|O
        | | +--- LC11 |d8_4:31|d8_1:25|d1:24|O
        | | | +- LC12 |out8_8:32|out8_4:13|out:1|~8~1~3~4
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |d8_4:29|d8_1:22|d1:24|O
LC10 -> - - - - | <-- |d8_4:31|d8_1:24|d1:24|O
LC11 -> - - - - | <-- |d8_4:31|d8_1:25|d1:24|O
LC12 -> - - - - | <-- |out8_8:32|out8_4:13|out:1|~8~1~3~4

Pin
56   -> @ @ @ - | <-- AP0
55   -> @ @ @ - | <-- AP1
54   -> @ @ @ - | <-- AP2
50   -> @ @ @ - | <-- AP3
49   -> @ @ @ - | <-- AP4
48   -> @ @ @ - | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
2    -> - - * - | <-- ~PIN001
3    -> - * - - | <-- ~PIN002
4    -> * - - - | <-- ~PIN008
17   -> - - - @ | <-- Q0_7
19   -> - - - - | <-- Q3_7
51   -> @ @ @ - | <-- WP
53   -> @ @ @ @ | <-- WQ
LC33 -> - - - * | <-- |d8_4:29|d8_1:25|d1:24|O
LC13 -> * * * - | <-- P7
LC40 -> - - - * | <-- Q1_7
LC36 -> - - - * | <-- Q2_7
LC14 -> * * * - | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC16 |d8_4:30|d8_1:24|d1:24|O
        | +----------------- LC15 |d8_4:30|d8_1:25|d1:24|O
        | | +--------------- LC17 |d8_4:31|d8_1:23|d1:24|O
        | | | +------------- LC18 |out8_8:24|out8_4:13|out:1|~8~1~3~2
        | | | | +----------- LC19 |out8_8:24|out8_4:13|out:1|~8~1~3~3
        | | | | | +--------- LC20 |out8_8:24|out8_4:13|out:1|~8~1~3~4
        | | | | | | +------- LC21 |out8_8:32|out8_4:13|out:1|~8~1~3~2
        | | | | | | | +----- LC22 |out8_8:32|out8_4:13|out:1|~8~1~3~3
        | | | | | | | | +--- LC13 P7
        | | | | | | | | | +- LC14 Q7
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC16 -> - - - @ @ - @ @ - - | <-- |d8_4:30|d8_1:24|d1:24|O
LC15 -> - - - @ @ - @ @ - - | <-- |d8_4:30|d8_1:25|d1:24|O
LC17 -> - - - @ - - @ - - - | <-- |d8_4:31|d8_1:23|d1:24|O
LC18 -> - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:1|~8~1~3~2
LC19 -> - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:1|~8~1~3~3
LC20 -> - - - - - - - - @ - | <-- |out8_8:24|out8_4:13|out:1|~8~1~3~4
LC21 -> - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:1|~8~1~3~2
LC22 -> - - - - - - - - - @ | <-- |out8_8:32|out8_4:13|out:1|~8~1~3~3
LC13 -> * * * - - - - - - - | <-- P7
LC14 -> * * * - - - - - - - | <-- Q7

Pin
56   -> @ @ @ @ @ @ - - - - | <-- AP0
55   -> @ @ @ @ @ @ - - - - | <-- AP1
54   -> @ @ @ @ @ @ - - - - | <-- AP2
50   -> @ @ @ @ @ @ - - - - | <-- AP3
49   -> @ @ @ @ @ @ - - @ - | <-- AP4
48   -> @ @ @ @ @ @ - - @ - | <-- AP5
22   -> @ @ @ - - - @ @ - - | <-- AQ0
21   -> @ @ @ - - - @ @ - - | <-- AQ1
20   -> @ @ @ - - - @ @ - - | <-- AQ2
16   -> @ @ @ - - - @ @ - - | <-- AQ3
15   -> @ @ @ - - - @ @ - @ | <-- AQ4
14   -> @ @ @ - - - @ @ - @ | <-- AQ5
26   -> - - * - - - - - - - | <-- ~PIN003
25   -> - * - - - - - - - - | <-- ~PIN005
33   -> * - - - - - - - - - | <-- ~PIN006
17   -> - - - @ - @ @ - - - | <-- Q0_7
19   -> - - - @ @ - @ @ - - | <-- Q3_7
51   -> @ @ @ @ @ @ - - @ - | <-- WP
53   -> @ @ @ - - - @ @ - @ | <-- WQ
LC9  -> - - - * - - * - - - | <-- |d8_4:29|d8_1:22|d1:24|O
LC37 -> - - - * * - * * - - | <-- |d8_4:29|d8_1:23|d1:24|O
LC38 -> - - - * * - * * - - | <-- |d8_4:29|d8_1:24|d1:24|O
LC33 -> - - - * - * * - - - | <-- |d8_4:29|d8_1:25|d1:24|O
LC39 -> - - - * - - * - - - | <-- |d8_4:30|d8_1:22|d1:24|O
LC34 -> - - - * * - * * - - | <-- |d8_4:30|d8_1:23|d1:24|O
LC35 -> - - - * - - * - - - | <-- |d8_4:31|d8_1:22|d1:24|O
LC10 -> - - - * * - * * - - | <-- |d8_4:31|d8_1:24|d1:24|O
LC11 -> - - - * * - * * - - | <-- |d8_4:31|d8_1:25|d1:24|O
LC12 -> - - - - - - - - - * | <-- |out8_8:32|out8_4:13|out:1|~8~1~3~4
LC40 -> - - - * - * * - - - | <-- Q1_7
LC36 -> - - - * - * * - - - | <-- Q2_7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC33 |d8_4:29|d8_1:25|d1:24|O
        | +----- LC34 |d8_4:30|d8_1:23|d1:24|O
        | | +--- LC35 |d8_4:31|d8_1:22|d1:24|O
        | | | +- LC36 Q2_7
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC33 -> - - - - | <-- |d8_4:29|d8_1:25|d1:24|O
LC34 -> - - - - | <-- |d8_4:30|d8_1:23|d1:24|O
LC35 -> - - - - | <-- |d8_4:31|d8_1:22|d1:24|O
LC36 -> - - - - | <-- Q2_7

Pin
56   -> @ @ @ @ | <-- AP0
55   -> @ @ @ @ | <-- AP1
54   -> @ @ @ @ | <-- AP2
50   -> @ @ @ @ | <-- AP3
49   -> @ @ @ @ | <-- AP4
48   -> @ @ @ @ | <-- AP5
22   -> @ @ @ @ | <-- AQ0
21   -> @ @ @ @ | <-- AQ1
20   -> @ @ @ @ | <-- AQ2
16   -> @ @ @ @ | <-- AQ3
15   -> @ @ @ @ | <-- AQ4
14   -> @ @ @ @ | <-- AQ5
36   -> - - * - | <-- ~PIN000
37   -> - * - - | <-- ~PIN007
38   -> * - - - | <-- ~PIN009
39   -> - - - * | <-- ~PIN012
17   -> - - - - | <-- Q0_7
19   -> - - - - | <-- Q3_7
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ
LC13 -> * * * * | <-- P7
LC14 -> * * * * | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'D'
        +--------- LC37 |d8_4:29|d8_1:23|d1:24|O
        | +------- LC38 |d8_4:29|d8_1:24|d1:24|O
        | | +----- LC39 |d8_4:30|d8_1:22|d1:24|O
        | | | +--- LC48 ~PIN015
        | | | | +- LC40 Q1_7
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'D'
LC      | | | | | 
LC37 -> - - - - - | <-- |d8_4:29|d8_1:23|d1:24|O
LC38 -> - - - - - | <-- |d8_4:29|d8_1:24|d1:24|O
LC39 -> - - - - - | <-- |d8_4:30|d8_1:22|d1:24|O
LC48 -> - @ - - - | <-- ~PIN015
LC40 -> - - - - - | <-- Q1_7

Pin
56   -> @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ | <-- AQ5
61   -> - - * - - | <-- ~PIN004
62   -> * - - - - | <-- ~PIN010
63   -> - - - - * | <-- ~PIN013
17   -> - - - - - | <-- Q0_7
19   -> - - - - - | <-- Q3_7
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ
LC13 -> * * * - * | <-- P7
LC14 -> * * * - * | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res6

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
Q0_7     : INPUT;
Q3_7     : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;

-- Node name is 'P7' 
-- Equation name is 'P7', location is LC013, type is bidir.
P7       = TRI(_LC013,  _EQ001);
_LC013   = LCELL( _EQ002);
  _EQ002 = !_LC018 & !_LC019 & !_LC020;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q1_7' = '|d8_4:25|d8_1:24|d1:24|O' 
-- Equation name is 'Q1_7', type is output 
 Q1_7    = DFF( _EQ003,  ~PIN013,  VCC,  VCC);
  _EQ003 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is 'Q2_7' = '|d8_4:25|d8_1:23|d1:24|O' 
-- Equation name is 'Q2_7', type is output 
 Q2_7    = DFF( _EQ004,  ~PIN012,  VCC,  VCC);
  _EQ004 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is 'Q7' 
-- Equation name is 'Q7', location is LC014, type is bidir.
Q7       = TRI(_LC014,  _EQ005);
_LC014   = LCELL( _EQ006);
  _EQ006 = !_LC012 & !_LC021 & !_LC022;
  _EQ005 = !AQ4 & !AQ5 & !WQ;

-- Node name is '|d8_4:29|d8_1:22|d1:24|:9' = '|d8_4:29|d8_1:22|d1:24|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ007,  ~PIN008,  VCC,  VCC);
  _EQ007 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:24|:9' = '|d8_4:29|d8_1:23|d1:24|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( _EQ008,  ~PIN010,  VCC,  VCC);
  _EQ008 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:24|:9' = '|d8_4:29|d8_1:24|d1:24|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( _EQ009,  ~PIN015,  VCC,  VCC);
  _EQ009 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:24|:9' = '|d8_4:29|d8_1:25|d1:24|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ010,  ~PIN009,  VCC,  VCC);
  _EQ010 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:24|:9' = '|d8_4:30|d8_1:22|d1:24|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ011,  ~PIN004,  VCC,  VCC);
  _EQ011 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:24|:9' = '|d8_4:30|d8_1:23|d1:24|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ012,  ~PIN007,  VCC,  VCC);
  _EQ012 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:24|:9' = '|d8_4:30|d8_1:24|d1:24|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ013,  ~PIN006,  VCC,  VCC);
  _EQ013 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:24|:9' = '|d8_4:30|d8_1:25|d1:24|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ014,  ~PIN005,  VCC,  VCC);
  _EQ014 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:24|:9' = '|d8_4:31|d8_1:22|d1:24|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ015,  ~PIN000,  VCC,  VCC);
  _EQ015 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:24|:9' = '|d8_4:31|d8_1:23|d1:24|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( _EQ016,  ~PIN003,  VCC,  VCC);
  _EQ016 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:24|:9' = '|d8_4:31|d8_1:24|d1:24|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ017,  ~PIN002,  VCC,  VCC);
  _EQ017 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:24|:9' = '|d8_4:31|d8_1:25|d1:24|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ018,  ~PIN001,  VCC,  VCC);
  _EQ018 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q7 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P7 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:1|~8~1~3~2' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ019);
  _EQ019 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC011 & !_LC017 & !_LC035 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !_LC016 & !_LC034 & !_LC039 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC033 & !_LC037 & !_LC038 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_7 & !Q1_7 & !Q2_7 & !Q3_7 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC017 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:1|~8~1~3~3' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ020);
  _EQ020 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC034 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC037 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC038 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_7 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:1|~8~1~3~4' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ021);
  _EQ021 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_7 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_7 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_7 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:1|~8~1~3~2' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ022);
  _EQ022 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC011 & !_LC017 & !_LC035 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !_LC016 & !_LC034 & !_LC039 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC033 & !_LC037 & !_LC038 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_7 & !Q1_7 & !Q2_7 & !Q3_7 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC017 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:1|~8~1~3~3' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ023);
  _EQ023 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC037 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC038 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_7 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:1|~8~1~3~4' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ024);
  _EQ024 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_7 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_7 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_7 & !WQ;

-- Node name is '|d8_4:29|c4:14|~18~1' = '~PIN015' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN015 = LCELL( _EQ025);
  _EQ025 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

***** Logic for device 'res7' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                    R  R  R  R                 R  R  R  R  R  R  
              ~  ~  E  E  E  E  ~  ~           E  E  E  E  E  E  
              P  P  S  S  S  S  P  P           S  S  S  S  S  S  
              I  I  E  E  E  E  I  I           E  E  E  E  E  E  
              N  N  R  R  R  R  N  N     Q  Q  R  R  R  R  R  R  
              0  0  V  V  V  V  0  0  G  1  2  V  V  V  V  V  V  
              0  0  E  E  E  E  1  0  N  _  _  E  E  E  E  E  E  
              7  8  D  D  D  D  1  4  D  1  1  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | ~PIN012 
RESERVED | 11                                                  59 | ~PIN013 
RESERVED | 12                                                  58 | Q1 
    Q3_1 | 13                                                  57 | P1 
     AQ5 | 14                                                  56 | AP0 
     AQ4 | 15                                                  55 | AP1 
     AQ3 | 16                                                  54 | AP2 
 ~PIN001 | 17                                                  53 | WQ 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
 ~PIN002 | 19                                                  51 | WP 
     AQ2 | 20                                                  50 | AP3 
     AQ1 | 21                                                  49 | AP4 
     AQ0 | 22                                                  48 | AP5 
RESERVED | 23                                                  47 | Q0_1 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  ~  ~  R  R  R  R  ~  G  ~  ~  ~  R  R  R  R  ~  
              P  P  P  E  E  E  E  P  N  P  P  P  E  E  E  E  P  
              I  I  I  S  S  S  S  I  D  I  I  I  S  S  S  S  I  
              N  N  N  E  E  E  E  N     N  N  N  E  E  E  E  N  
              0  0  0  R  R  R  R  0     0  0  0  R  R  R  R  0  
              0  1  1  V  V  V  V  0     0  0  0  V  V  V  V  1  
              3  0  5  E  E  E  E  0     5  6  9  E  E  E  E  4  
                       D  D  D  D                 D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     6/12( 50%)   5/12( 41%) 
B:    LC13 - LC24     5/12( 41%)   4/12( 33%) 
C:    LC25 - LC36     5/12( 41%)   5/12( 41%) 
D:    LC37 - LC48    12/12(100%)   6/12( 50%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            20/48     ( 41%)
Total logic cells used:                         28/48     ( 58%)
Average fan-in:                                  15.64
Total fan-in:                                   438

Total input pins required:                      26
Total output pins required:                      8
Total bidirectional pins required:               2
Total logic cells required:                     28
Total flipflops required:                       16

Synthesized logic cells:                        10/  48   ( 20%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    8   15  AP0
  55      -   -       INPUT              0    0    8   15  AP1
  54      -   -       INPUT              0    0    8   15  AP2
  50      -   -       INPUT              0    0    8   15  AP3
  49      -   -       INPUT              0    0    9   15  AP4
  48      -   -       INPUT              0    0    9   15  AP5
  22      -   -       INPUT              0    0    8   15  AQ0
  21      -   -       INPUT              0    0    8   15  AQ1
  20      -   -       INPUT              0    0    8   15  AQ2
  16      -   -       INPUT              0    0    8   15  AQ3
  15      -   -       INPUT              0    0    9   15  AQ4
  14      -   -       INPUT              0    0    9   15  AQ5
  17      -   -       INPUT    s         0    0    0    1  ~PIN001
  19      -   -       INPUT    s         0    0    0    1  ~PIN002
  27   (17)  (B)      INPUT    s         0    0    0    1  ~PIN003
   2    (1)  (A)      INPUT    s         0    0    0    1  ~PIN004
  36   (25)  (C)      INPUT    s         0    0    0    1  ~PIN005
  37   (26)  (C)      INPUT    s         0    0    0    1  ~PIN006
  38   (27)  (C)      INPUT    s         0    0    0    1  ~PIN009
  28   (18)  (B)      INPUT    s         0    0    0    1  ~PIN010
   3    (2)  (A)      INPUT    s         0    0    1    0  ~PIN011
  60   (40)  (D)      INPUT    sg        0    0    1    0  ~PIN012
  59   (39)  (D)      INPUT    sg        0    0    1    0  ~PIN013
  29   (19)  (B)      INPUT    s         0    0    0    1  ~PIN015
  57     37    D      BIDIR     g        3    3    4   12  P1
  58     38    D      BIDIR     g        3    3    4   12  Q1
  51      -   -       INPUT              0    0    9   15  WP
  53      -   -       INPUT              0    0    9   15  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B     OUTPUT    s        14    0    0    1  ~PIN000
   9      8    A     OUTPUT    s        14    0    0    1  ~PIN007
   8      7    A     OUTPUT    s        14    0    0    1  ~PIN008
  43     32    C     OUTPUT    s        14    0    1    0  ~PIN014
  57     37    D        TRI     g        3    3    4   12  P1
  47     36    C         FF     g       14    3    0    4  Q0_1 (|d8_4:25|d8_1:25|d1:30|:9)
  68     48    D         FF             15    2    0    4  Q1_1 (|d8_4:25|d8_1:24|d1:30|:9)
  58     38    D        TRI     g        3    3    4   12  Q1
  67     47    D         FF             15    2    0    4  Q2_1 (|d8_4:25|d8_1:23|d1:30|:9)
  13     12    A         FF     g       15    2    0    4  Q3_1 (|d8_4:25|d8_1:22|d1:30|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (10)     9    A        DFF     g       14    3    0    2  |d8_4:29|d8_1:22|d1:30|O (|d8_4:29|d8_1:22|d1:30|:9)
 (23)    13    B        DFF     g       15    2    0    4  |d8_4:29|d8_1:23|d1:30|O (|d8_4:29|d8_1:23|d1:30|:9)
 (24)    14    B        DFF     g       15    2    0    4  |d8_4:29|d8_1:24|d1:30|O (|d8_4:29|d8_1:24|d1:30|:9)
 (44)    33    C        DFF     g       15    2    0    4  |d8_4:29|d8_1:25|d1:30|O (|d8_4:29|d8_1:25|d1:30|:9)
 (11)    10    A        DFF     g       15    2    0    2  |d8_4:30|d8_1:22|d1:30|O (|d8_4:30|d8_1:22|d1:30|:9)
 (12)    11    A        DFF     g       14    3    0    4  |d8_4:30|d8_1:23|d1:30|O (|d8_4:30|d8_1:23|d1:30|:9)
 (45)    34    C        DFF     g       15    2    0    4  |d8_4:30|d8_1:24|d1:30|O (|d8_4:30|d8_1:24|d1:30|:9)
 (46)    35    C        DFF     g       15    2    0    4  |d8_4:30|d8_1:25|d1:30|O (|d8_4:30|d8_1:25|d1:30|:9)
 (25)    15    B        DFF     g       14    3    0    2  |d8_4:31|d8_1:22|d1:30|O (|d8_4:31|d8_1:22|d1:30|:9)
 (26)    16    B        DFF     g       15    2    0    2  |d8_4:31|d8_1:23|d1:30|O (|d8_4:31|d8_1:23|d1:30|:9)
 (60)    40    D        DFF             15    2    0    4  |d8_4:31|d8_1:24|d1:30|O (|d8_4:31|d8_1:24|d1:30|:9)
 (59)    39    D        DFF             15    2    0    4  |d8_4:31|d8_1:25|d1:30|O (|d8_4:31|d8_1:25|d1:30|:9)
 (61)    41    D       SOFT    s         7   16    1    0  |out8_8:24|out8_4:13|out:21|~8~1~3~2
 (62)    42    D       SOFT    s         7    8    1    0  |out8_8:24|out8_4:13|out:21|~8~1~3~3
 (63)    43    D       SOFT    s         7    4    1    0  |out8_8:24|out8_4:13|out:21|~8~1~3~4
 (64)    44    D       SOFT    s         7   16    1    0  |out8_8:32|out8_4:13|out:21|~8~1~3~2
 (65)    45    D       SOFT    s         7    8    1    0  |out8_8:32|out8_4:13|out:21|~8~1~3~3
 (66)    46    D       SOFT    s         7    4    1    0  |out8_8:32|out8_4:13|out:21|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'A'
        +----------- LC9 |d8_4:29|d8_1:22|d1:30|O
        | +--------- LC10 |d8_4:30|d8_1:22|d1:30|O
        | | +------- LC11 |d8_4:30|d8_1:23|d1:30|O
        | | | +----- LC8 ~PIN007
        | | | | +--- LC7 ~PIN008
        | | | | | +- LC12 Q3_1
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'A'
LC      | | | | | | 
LC9  -> - - - - - - | <-- |d8_4:29|d8_1:22|d1:30|O
LC10 -> - - - - - - | <-- |d8_4:30|d8_1:22|d1:30|O
LC11 -> - - - - - - | <-- |d8_4:30|d8_1:23|d1:30|O
LC8  -> - - @ - - - | <-- ~PIN007
LC7  -> @ - - - - - | <-- ~PIN008
LC12 -> - - - - - - | <-- Q3_1

Pin
56   -> @ @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ @ | <-- AQ5
17   -> - - - - - - | <-- ~PIN001
19   -> - - - - - - | <-- ~PIN002
2    -> - * - - - - | <-- ~PIN004
3    -> - - - - - * | <-- ~PIN011
51   -> @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ | <-- WQ
LC37 -> * * * - - * | <-- P1
LC38 -> * * * - - * | <-- Q1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'B'
        +--------- LC13 |d8_4:29|d8_1:23|d1:30|O
        | +------- LC14 |d8_4:29|d8_1:24|d1:30|O
        | | +----- LC15 |d8_4:31|d8_1:22|d1:30|O
        | | | +--- LC16 |d8_4:31|d8_1:23|d1:30|O
        | | | | +- LC24 ~PIN000
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | 
LC13 -> - - - - - | <-- |d8_4:29|d8_1:23|d1:30|O
LC14 -> - - - - - | <-- |d8_4:29|d8_1:24|d1:30|O
LC15 -> - - - - - | <-- |d8_4:31|d8_1:22|d1:30|O
LC16 -> - - - - - | <-- |d8_4:31|d8_1:23|d1:30|O
LC24 -> - - @ - - | <-- ~PIN000

Pin
56   -> @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ | <-- AQ5
17   -> - - - - - | <-- ~PIN001
19   -> - - - - - | <-- ~PIN002
27   -> - - - * - | <-- ~PIN003
28   -> * - - - - | <-- ~PIN010
29   -> - * - - - | <-- ~PIN015
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ
LC37 -> * * * * - | <-- P1
LC38 -> * * * * - | <-- Q1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'C'
        +--------- LC33 |d8_4:29|d8_1:25|d1:30|O
        | +------- LC34 |d8_4:30|d8_1:24|d1:30|O
        | | +----- LC35 |d8_4:30|d8_1:25|d1:30|O
        | | | +--- LC32 ~PIN014
        | | | | +- LC36 Q0_1
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'C'
LC      | | | | | 
LC33 -> - - - - - | <-- |d8_4:29|d8_1:25|d1:30|O
LC34 -> - - - - - | <-- |d8_4:30|d8_1:24|d1:30|O
LC35 -> - - - - - | <-- |d8_4:30|d8_1:25|d1:30|O
LC32 -> - - - - @ | <-- ~PIN014
LC36 -> - - - - - | <-- Q0_1

Pin
56   -> @ @ @ @ @ | <-- AP0
55   -> @ @ @ @ @ | <-- AP1
54   -> @ @ @ @ @ | <-- AP2
50   -> @ @ @ @ @ | <-- AP3
49   -> @ @ @ @ @ | <-- AP4
48   -> @ @ @ @ @ | <-- AP5
22   -> @ @ @ @ @ | <-- AQ0
21   -> @ @ @ @ @ | <-- AQ1
20   -> @ @ @ @ @ | <-- AQ2
16   -> @ @ @ @ @ | <-- AQ3
15   -> @ @ @ @ @ | <-- AQ4
14   -> @ @ @ @ @ | <-- AQ5
17   -> - - - - - | <-- ~PIN001
19   -> - - - - - | <-- ~PIN002
36   -> - - * - - | <-- ~PIN005
37   -> - * - - - | <-- ~PIN006
38   -> * - - - - | <-- ~PIN009
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ
LC37 -> * * * - * | <-- P1
LC38 -> * * * - * | <-- Q1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC40 |d8_4:31|d8_1:24|d1:30|O
        | +--------------------- LC39 |d8_4:31|d8_1:25|d1:30|O
        | | +------------------- LC41 |out8_8:24|out8_4:13|out:21|~8~1~3~2
        | | | +----------------- LC42 |out8_8:24|out8_4:13|out:21|~8~1~3~3
        | | | | +--------------- LC43 |out8_8:24|out8_4:13|out:21|~8~1~3~4
        | | | | | +------------- LC44 |out8_8:32|out8_4:13|out:21|~8~1~3~2
        | | | | | | +----------- LC45 |out8_8:32|out8_4:13|out:21|~8~1~3~3
        | | | | | | | +--------- LC46 |out8_8:32|out8_4:13|out:21|~8~1~3~4
        | | | | | | | | +------- LC37 P1
        | | | | | | | | | +----- LC48 Q1_1
        | | | | | | | | | | +--- LC38 Q1
        | | | | | | | | | | | +- LC47 Q2_1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC40 -> - - @ @ - @ @ - - - - - | <-- |d8_4:31|d8_1:24|d1:30|O
LC39 -> - - @ @ - @ @ - - - - - | <-- |d8_4:31|d8_1:25|d1:30|O
LC41 -> - - - - - - - - @ - - - | <-- |out8_8:24|out8_4:13|out:21|~8~1~3~2
LC42 -> - - - - - - - - @ - - - | <-- |out8_8:24|out8_4:13|out:21|~8~1~3~3
LC43 -> - - - - - - - - @ - - - | <-- |out8_8:24|out8_4:13|out:21|~8~1~3~4
LC44 -> - - - - - - - - - - @ - | <-- |out8_8:32|out8_4:13|out:21|~8~1~3~2
LC45 -> - - - - - - - - - - @ - | <-- |out8_8:32|out8_4:13|out:21|~8~1~3~3
LC46 -> - - - - - - - - - - @ - | <-- |out8_8:32|out8_4:13|out:21|~8~1~3~4
LC37 -> * * - - - - - - - * - * | <-- P1
LC48 -> - - @ - @ @ - @ - - - - | <-- Q1_1
LC38 -> * * - - - - - - - * - * | <-- Q1
LC47 -> - - @ - @ @ - @ - - - - | <-- Q2_1

Pin
56   -> @ @ @ @ @ - - - - @ - @ | <-- AP0
55   -> @ @ @ @ @ - - - - @ - @ | <-- AP1
54   -> @ @ @ @ @ - - - - @ - @ | <-- AP2
50   -> @ @ @ @ @ - - - - @ - @ | <-- AP3
49   -> @ @ @ @ @ - - - @ @ - @ | <-- AP4
48   -> @ @ @ @ @ - - - @ @ - @ | <-- AP5
22   -> @ @ - - - @ @ @ - @ - @ | <-- AQ0
21   -> @ @ - - - @ @ @ - @ - @ | <-- AQ1
20   -> @ @ - - - @ @ @ - @ - @ | <-- AQ2
16   -> @ @ - - - @ @ @ - @ - @ | <-- AQ3
15   -> @ @ - - - @ @ @ - @ @ @ | <-- AQ4
14   -> @ @ - - - @ @ @ - @ @ @ | <-- AQ5
17   -> - @ - - - - - - - - - - | <-- ~PIN001
19   -> @ - - - - - - - - - - - | <-- ~PIN002
60   -> - - - - - - - - - - - * | <-- ~PIN012
59   -> - - - - - - - - - * - - | <-- ~PIN013
51   -> @ @ @ @ @ - - - @ @ - @ | <-- WP
53   -> @ @ - - - @ @ @ - @ @ @ | <-- WQ
LC9  -> - - * - - * - - - - - - | <-- |d8_4:29|d8_1:22|d1:30|O
LC13 -> - - * * - * * - - - - - | <-- |d8_4:29|d8_1:23|d1:30|O
LC14 -> - - * * - * * - - - - - | <-- |d8_4:29|d8_1:24|d1:30|O
LC33 -> - - * - * * - * - - - - | <-- |d8_4:29|d8_1:25|d1:30|O
LC10 -> - - * - - * - - - - - - | <-- |d8_4:30|d8_1:22|d1:30|O
LC11 -> - - * * - * * - - - - - | <-- |d8_4:30|d8_1:23|d1:30|O
LC34 -> - - * * - * * - - - - - | <-- |d8_4:30|d8_1:24|d1:30|O
LC35 -> - - * * - * * - - - - - | <-- |d8_4:30|d8_1:25|d1:30|O
LC15 -> - - * - - * - - - - - - | <-- |d8_4:31|d8_1:22|d1:30|O
LC16 -> - - * - - * - - - - - - | <-- |d8_4:31|d8_1:23|d1:30|O
LC36 -> - - * - * * - * - - - - | <-- Q0_1
LC12 -> - - * * - * * - - - - - | <-- Q3_1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res7

** EQUATIONS **

AP0      : INPUT;
AP1      : INPUT;
AP2      : INPUT;
AP3      : INPUT;
AP4      : INPUT;
AP5      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
AQ2      : INPUT;
AQ3      : INPUT;
AQ4      : INPUT;
AQ5      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN015  : INPUT;

-- Node name is 'P1' 
-- Equation name is 'P1', location is LC037, type is bidir.
P1       = TRI(_LC037,  _EQ001);
_LC037   = LCELL( _EQ002);
  _EQ002 = !_LC041 & !_LC042 & !_LC043;
  _EQ001 = !AP4 & !AP5 & !WP;

-- Node name is 'Q0_1' = '|d8_4:25|d8_1:25|d1:30|O' 
-- Equation name is 'Q0_1', type is output 
 Q0_1    = DFF( _EQ003,  ~PIN014,  VCC,  VCC);
  _EQ003 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is 'Q1_1' = '|d8_4:25|d8_1:24|d1:30|O' 
-- Equation name is 'Q1_1', type is output 
 Q1_1    = DFF( _EQ004,  ~PIN013,  VCC,  VCC);
  _EQ004 =  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is 'Q1' 
-- Equation name is 'Q1', location is LC038, type is bidir.
Q1       = TRI(_LC038,  _EQ005);
_LC038   = LCELL( _EQ006);
  _EQ006 = !_LC044 & !_LC045 & !_LC046;
  _EQ005 = !AQ4 & !AQ5 & !WQ;

-- Node name is 'Q2_1' = '|d8_4:25|d8_1:23|d1:30|O' 
-- Equation name is 'Q2_1', type is output 
 Q2_1    = DFF( _EQ007,  ~PIN012,  VCC,  VCC);
  _EQ007 = !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is 'Q3_1' = '|d8_4:25|d8_1:22|d1:30|O' 
-- Equation name is 'Q3_1', type is output 
 Q3_1    = DFF( _EQ008,  ~PIN011,  VCC,  VCC);
  _EQ008 =  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:29|d8_1:22|d1:30|:9' = '|d8_4:29|d8_1:22|d1:30|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( _EQ009,  ~PIN008,  VCC,  VCC);
  _EQ009 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:29|d8_1:23|d1:30|:9' = '|d8_4:29|d8_1:23|d1:30|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( _EQ010,  ~PIN010,  VCC,  VCC);
  _EQ010 = !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:29|d8_1:24|d1:30|:9' = '|d8_4:29|d8_1:24|d1:30|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( _EQ011,  ~PIN015,  VCC,  VCC);
  _EQ011 =  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:29|d8_1:25|d1:30|:9' = '|d8_4:29|d8_1:25|d1:30|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( _EQ012,  ~PIN009,  VCC,  VCC);
  _EQ012 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:30|d8_1:22|d1:30|:9' = '|d8_4:30|d8_1:22|d1:30|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( _EQ013,  ~PIN004,  VCC,  VCC);
  _EQ013 =  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:30|d8_1:23|d1:30|:9' = '|d8_4:30|d8_1:23|d1:30|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( _EQ014,  ~PIN007,  VCC,  VCC);
  _EQ014 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:30|d8_1:24|d1:30|:9' = '|d8_4:30|d8_1:24|d1:30|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( _EQ015,  ~PIN006,  VCC,  VCC);
  _EQ015 =  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:30|d8_1:25|d1:30|:9' = '|d8_4:30|d8_1:25|d1:30|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( _EQ016,  ~PIN005,  VCC,  VCC);
  _EQ016 = !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:31|d8_1:22|d1:30|:9' = '|d8_4:31|d8_1:22|d1:30|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( _EQ017,  ~PIN000,  VCC,  VCC);
  _EQ017 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:31|d8_1:23|d1:30|:9' = '|d8_4:31|d8_1:23|d1:30|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( _EQ018,  ~PIN003,  VCC,  VCC);
  _EQ018 = !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:31|d8_1:24|d1:30|:9' = '|d8_4:31|d8_1:24|d1:30|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( _EQ019,  ~PIN002,  VCC,  VCC);
  _EQ019 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         #  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|d8_4:31|d8_1:25|d1:30|:9' = '|d8_4:31|d8_1:25|d1:30|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( _EQ020,  ~PIN001,  VCC,  VCC);
  _EQ020 = !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  Q1 &  WQ
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  P1 &  WP;

-- Node name is '|out8_8:24|out8_4:13|out:21|~8~1~3~2' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ021);
  _EQ021 =  AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !_LC016 & !_LC039 & !_LC040 & 
             !WP
         # !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !_LC011 & !_LC034 & !_LC035 & 
             !WP
         #  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !_LC013 & !_LC014 & !_LC033 & 
             !WP
         # !AP2 & !AP3 & !AP4 & !AP5 & !Q0_1 & !Q1_1 & !Q2_1 & !Q3_1 & !WP
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC015 & !WP
         #  AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC010 & !WP
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC009 & !WP
         # !AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC016 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:21|~8~1~3~3' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ022);
  _EQ022 =  AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC040 & !WP
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC011 & !WP
         #  AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC034 & !WP
         # !AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC013 & !WP
         #  AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC014 & !WP
         # !AP0 & !AP1 &  AP2 &  AP3 & !AP4 & !AP5 & !_LC039 & !WP
         #  AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q3_1 & !WP
         # !AP0 & !AP1 & !AP2 &  AP3 & !AP4 & !AP5 & !_LC035 & !WP;

-- Node name is '|out8_8:24|out8_4:13|out:21|~8~1~3~4' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ023);
  _EQ023 = !AP0 & !AP1 &  AP2 & !AP3 & !AP4 & !AP5 & !_LC033 & !WP
         # !AP0 &  AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q2_1 & !WP
         #  AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q1_1 & !WP
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 & !Q0_1 & !WP;

-- Node name is '|out8_8:32|out8_4:13|out:21|~8~1~3~2' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ024);
  _EQ024 =  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !_LC016 & !_LC039 & !_LC040 & 
             !WQ
         # !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !_LC011 & !_LC034 & !_LC035 & 
             !WQ
         #  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !_LC013 & !_LC014 & !_LC033 & 
             !WQ
         # !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_1 & !Q1_1 & !Q2_1 & !Q3_1 & !WQ
         #  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC015 & !WQ
         #  AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC010 & !WQ
         #  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC009 & !WQ
         # !AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC016 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:21|~8~1~3~3' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ025);
  _EQ025 =  AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC040 & !WQ
         # !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC011 & !WQ
         #  AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC034 & !WQ
         # !AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC013 & !WQ
         #  AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC014 & !WQ
         # !AQ0 & !AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC039 & !WQ
         #  AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q3_1 & !WQ
         # !AQ0 & !AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 & !_LC035 & !WQ;

-- Node name is '|out8_8:32|out8_4:13|out:21|~8~1~3~4' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ026);
  _EQ026 = !AQ0 & !AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 & !_LC033 & !WQ
         # !AQ0 &  AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q2_1 & !WQ
         #  AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q1_1 & !WQ
         # !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 & !Q0_1 & !WQ;

-- Node name is '|d8_4:31|c4:14|~1~1' = '~PIN000' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN000 = LCELL( _EQ027);
  _EQ027 =  AQ0 &  AQ1 &  AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 &  AP1 &  AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:30|c4:14|~14~1' = '~PIN007' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN007 = LCELL( _EQ028);
  _EQ028 = !AQ0 &  AQ1 & !AQ2 &  AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 &  AP1 & !AP2 &  AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:29|c4:14|~1~1' = '~PIN008' 
-- Equation name is '_LC007', location is LC007, type is output.
 ~PIN008 = LCELL( _EQ029);
  _EQ029 =  AQ0 &  AQ1 &  AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         #  AP0 &  AP1 &  AP2 & !AP3 & !AP4 & !AP5 &  WP;

-- Node name is '|d8_4:25|c4:14|~22~1' = '~PIN014' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN014 = LCELL( _EQ030);
  _EQ030 = !AQ0 & !AQ1 & !AQ2 & !AQ3 & !AQ4 & !AQ5 &  WQ
         # !AP0 & !AP1 & !AP2 & !AP3 & !AP4 & !AP5 &  WP;



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res8

***** Logic for device 'res8' compiled without errors.




Device: EP610ILC-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                R  
              ~  ~              E  
              P  P              S  
              I  I              E  
              N  N              R  
              0  0  G  V  V  A  V  
              1  1  N  C  C  Q  E  
              8  7  D  C  C  4  D  
            -----------------------_ 
          /   4  3  2  1 28 27 26   | 
         |                          |
      Q3 |  5                    25 | RESERVED 
         |                          |
      WQ |  6                    24 | RESERVED 
         |                          |
RESERVED |  7                    23 | RESERVED 
         |                          |
RESERVED |  8    EP610ILC-10     22 | RESERVED 
         |                          |
RESERVED |  9                    21 | RESERVED 
         |                          |
RESERVED | 10                    20 | RESERVED 
         |                          |
    N.C. | 11                    19 | N.C. 
         |_  12 13 14 15 16 17 18  _| 
           ------------------------ 
              R  ~  G  G  G  A  R  
              E  P  N  N  N  Q  E  
              S  I  D  D  D  5  S  
              E  N              E  
              R  0              R  
              V  1              V  
              E  6              E  
              D                 D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res8

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:      LC1 - LC8     0/ 8(  0%)   0/ 8(  0%) 
B:     LC9 - LC16     1/ 8( 12%)   3/ 8( 37%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                             3/16     ( 18%)
Total logic cells used:                          1/16     (  6%)
Average fan-in:                                  6.00
Total fan-in:                                     6

Total input pins required:                       6
Total output pins required:                      0
Total bidirectional pins required:               1
Total logic cells required:                      1
Total flipflops required:                        0

Synthesized logic cells:                         0/  16   (  0%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res8

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  27      -   -       INPUT              0    0    1    0  AQ4
  17      -   -       INPUT              0    0    1    0  AQ5
  13      -   -       INPUT    s         0    0    1    0  ~PIN016
   3      -   -       INPUT    s         0    0    1    0  ~PIN017
   4    (9)  (B)      INPUT    s         0    0    1    0  ~PIN018
   5     10    B      BIDIR              6    0    0    0  Q3
   6   (11)  (B)      INPUT              0    0    1    0  WQ


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res8

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   5     10    B        TRI              6    0    0    0  Q3


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'B'
        +- LC10 Q3
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'B'
LC      | 

Pin
27   -> @ | <-- AQ4
17   -> @ | <-- AQ5
13   -> @ | <-- ~PIN016
3    -> @ | <-- ~PIN017
4    -> * | <-- ~PIN018
6    -> * | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab4\res.rpt
res8

** EQUATIONS **

AQ4      : INPUT;
AQ5      : INPUT;
WQ       : INPUT;
~PIN016  : INPUT;
~PIN017  : INPUT;
~PIN018  : INPUT;

-- Node name is 'Q3' 
-- Equation name is 'Q3', location is LC010, type is bidir.
Q3       = TRI(_LC010,  _EQ001);
_LC010   = LCELL( _EQ002);
  _EQ002 = !~PIN016 & !~PIN017 & !~PIN018;
  _EQ001 = !AQ4 & !AQ5 & !WQ;



Project Information                           d:\maxplus2\max2lib\lab4\res.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:08
   Fitter                                 00:00:32
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:41


Memory Allocated
-----------------

Peak memory allocated during compilation  = 13,226K
