Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 12:50:31 2024
| Host         : Oar-Stu0829 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system31_timing_summary_routed.rpt -pb system31_timing_summary_routed.pb -rpx system31_timing_summary_routed.rpx -warn_on_violation
| Design       : system31
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       204         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (391)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 175 register/latch pins with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[10].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[1].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[2].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[3].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[4].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[5].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[6].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[7].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[8].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/clkDivide_0/inst/genblk1[9].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[10].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[11].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[12].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[13].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[14].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[15].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[16].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[17].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[18].ff/st_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[19].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[2].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[3].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[4].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[5].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[6].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[7].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[8].ff/st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: st/segmentDriver_0/inst/cd/genblk1[9].ff/st_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (391)
--------------------------------------------------
 There are 391 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.866        0.000                      0                    2        0.264        0.000                      0                    2        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.866        0.000                      0                    2        0.264        0.000                      0                    2        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.861     3.319    st/segmentDriver_0/inst/cd/genblk1[1].ff/fClk
    SLICE_X34Y20         FDRE                                         r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     3.837 f  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/Q
                         net (fo=2, routed)           0.533     4.370    st/segmentDriver_0/inst/cd/genblk1[1].ff/f_1
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.494 r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_i_1/O
                         net (fo=1, routed)           0.000     4.494    st/segmentDriver_0/inst/cd/genblk1[1].ff/qd
    SLICE_X34Y20         FDRE                                         r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.600    12.988    st/segmentDriver_0/inst/cd/genblk1[1].ff/fClk
    SLICE_X34Y20         FDRE                                         r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
                         clock pessimism              0.331    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.077    13.361    st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/clkDivide_0/inst/genblk1[1].ff/st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 12.928 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.794     3.253    st/clkDivide_0/inst/genblk1[1].ff/clk
    SLICE_X38Y33         FDRE                                         r  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     3.771 f  st/clkDivide_0/inst/genblk1[1].ff/st_reg/Q
                         net (fo=2, routed)           0.533     4.304    st/clkDivide_0/inst/genblk1[1].ff/f_1
    SLICE_X38Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.428 r  st/clkDivide_0/inst/genblk1[1].ff/st_i_1/O
                         net (fo=1, routed)           0.000     4.428    st/clkDivide_0/inst/genblk1[1].ff/qd
    SLICE_X38Y33         FDRE                                         r  st/clkDivide_0/inst/genblk1[1].ff/st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.540    12.928    st/clkDivide_0/inst/genblk1[1].ff/clk
    SLICE_X38Y33         FDRE                                         r  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
                         clock pessimism              0.324    13.253    
                         clock uncertainty           -0.035    13.217    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.077    13.294    st/clkDivide_0/inst/genblk1[1].ff/st_reg
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  8.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/clkDivide_0/inst/genblk1[1].ff/st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.744     0.971    st/clkDivide_0/inst/genblk1[1].ff/clk
    SLICE_X38Y33         FDRE                                         r  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.135 f  st/clkDivide_0/inst/genblk1[1].ff/st_reg/Q
                         net (fo=2, routed)           0.175     1.310    st/clkDivide_0/inst/genblk1[1].ff/f_1
    SLICE_X38Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.355 r  st/clkDivide_0/inst/genblk1[1].ff/st_i_1/O
                         net (fo=1, routed)           0.000     1.355    st/clkDivide_0/inst/genblk1[1].ff/qd
    SLICE_X38Y33         FDRE                                         r  st/clkDivide_0/inst/genblk1[1].ff/st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.864     1.278    st/clkDivide_0/inst/genblk1[1].ff/clk
    SLICE_X38Y33         FDRE                                         r  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
                         clock pessimism             -0.308     0.971    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.091    st/clkDivide_0/inst/genblk1[1].ff/st_reg
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.014    st/segmentDriver_0/inst/cd/genblk1[1].ff/fClk
    SLICE_X34Y20         FDRE                                         r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.178 f  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/Q
                         net (fo=2, routed)           0.175     1.354    st/segmentDriver_0/inst/cd/genblk1[1].ff/f_1
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.399 r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_i_1/O
                         net (fo=1, routed)           0.000     1.399    st/segmentDriver_0/inst/cd/genblk1[1].ff/qd
    SLICE_X34Y20         FDRE                                         r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.912     1.326    st/segmentDriver_0/inst/cd/genblk1[1].ff/fClk
    SLICE_X34Y20         FDRE                                         r  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
                         clock pessimism             -0.312     1.014    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.120     1.134    st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y33  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y20  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33  st/clkDivide_0/inst/genblk1[1].ff/st_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20  st/segmentDriver_0/inst/cd/genblk1[1].ff/st_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 st/calculator_0/inst/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.786ns  (logic 7.610ns (45.339%)  route 9.175ns (54.661%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  st/calculator_0/inst/sum_reg[7]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  st/calculator_0/inst/sum_reg[7]/Q
                         net (fo=26, routed)          1.483     1.902    st/calculator_0/inst/sum[7]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.299     2.201 r  st/calculator_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.201    st/calculator_0/inst/i__carry__0_i_2_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.599 r  st/calculator_0/inst/out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.599    st/calculator_0/inst/out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.821 r  st/calculator_0/inst/out1_inferred__0/i__carry__1/O[0]
                         net (fo=13, routed)          1.334     4.155    st/calculator_0/inst/out1_inferred__0/i__carry__1_n_7
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.299     4.454 r  st/calculator_0/inst/i___16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.454    st/calculator_0/inst/i___16_carry_i_5_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.094 r  st/calculator_0/inst/out1_inferred__0/i___16_carry/O[3]
                         net (fo=3, routed)           1.146     6.240    st/calculator_0/inst/out1_inferred__0/i___16_carry_n_4
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.306     6.546 r  st/calculator_0/inst/i___29_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.546    st/calculator_0/inst/i___29_carry_i_6__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.944 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    st/calculator_0/inst/out1_inferred__0/i___29_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.215 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__1/CO[0]
                         net (fo=4, routed)           0.755     7.970    st/calculator_0/inst/out1_inferred__0/i___29_carry__1_n_3
    SLICE_X34Y12         LUT4 (Prop_lut4_I3_O)        0.373     8.343 r  st/calculator_0/inst/out[8]_INST_0/O
                         net (fo=1, routed)           0.670     9.013    st/segmentDriver_0/inst/hex[8]
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.124     9.137 r  st/segmentDriver_0/inst/seg[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.171    10.308    st/segmentDriver_0/inst/sel0[0]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.154    10.462 r  st/segmentDriver_0/inst/seg[5]_INST_0/O
                         net (fo=1, routed)           2.616    13.078    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    16.785 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.785    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.707ns  (logic 7.393ns (44.250%)  route 9.314ns (55.750%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  st/calculator_0/inst/sum_reg[7]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  st/calculator_0/inst/sum_reg[7]/Q
                         net (fo=26, routed)          1.483     1.902    st/calculator_0/inst/sum[7]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.299     2.201 r  st/calculator_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.201    st/calculator_0/inst/i__carry__0_i_2_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.599 r  st/calculator_0/inst/out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.599    st/calculator_0/inst/out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.821 r  st/calculator_0/inst/out1_inferred__0/i__carry__1/O[0]
                         net (fo=13, routed)          1.334     4.155    st/calculator_0/inst/out1_inferred__0/i__carry__1_n_7
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.299     4.454 r  st/calculator_0/inst/i___16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.454    st/calculator_0/inst/i___16_carry_i_5_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.094 r  st/calculator_0/inst/out1_inferred__0/i___16_carry/O[3]
                         net (fo=3, routed)           1.146     6.240    st/calculator_0/inst/out1_inferred__0/i___16_carry_n_4
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.306     6.546 r  st/calculator_0/inst/i___29_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.546    st/calculator_0/inst/i___29_carry_i_6__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.944 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    st/calculator_0/inst/out1_inferred__0/i___29_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.215 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__1/CO[0]
                         net (fo=4, routed)           0.755     7.970    st/calculator_0/inst/out1_inferred__0/i___29_carry__1_n_3
    SLICE_X34Y12         LUT4 (Prop_lut4_I3_O)        0.373     8.343 r  st/calculator_0/inst/out[8]_INST_0/O
                         net (fo=1, routed)           0.670     9.013    st/segmentDriver_0/inst/hex[8]
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.124     9.137 r  st/segmentDriver_0/inst/seg[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.171    10.308    st/segmentDriver_0/inst/sel0[0]
    SLICE_X36Y13         LUT4 (Prop_lut4_I3_O)        0.124    10.432 r  st/segmentDriver_0/inst/seg[4]_INST_0/O
                         net (fo=1, routed)           2.755    13.187    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.707 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.707    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.659ns  (logic 7.404ns (44.448%)  route 9.254ns (55.552%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  st/calculator_0/inst/sum_reg[7]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  st/calculator_0/inst/sum_reg[7]/Q
                         net (fo=26, routed)          1.483     1.902    st/calculator_0/inst/sum[7]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.299     2.201 r  st/calculator_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.201    st/calculator_0/inst/i__carry__0_i_2_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.599 r  st/calculator_0/inst/out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.599    st/calculator_0/inst/out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.821 r  st/calculator_0/inst/out1_inferred__0/i__carry__1/O[0]
                         net (fo=13, routed)          1.334     4.155    st/calculator_0/inst/out1_inferred__0/i__carry__1_n_7
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.299     4.454 r  st/calculator_0/inst/i___16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.454    st/calculator_0/inst/i___16_carry_i_5_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.094 r  st/calculator_0/inst/out1_inferred__0/i___16_carry/O[3]
                         net (fo=3, routed)           1.146     6.240    st/calculator_0/inst/out1_inferred__0/i___16_carry_n_4
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.306     6.546 r  st/calculator_0/inst/i___29_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.546    st/calculator_0/inst/i___29_carry_i_6__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.944 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    st/calculator_0/inst/out1_inferred__0/i___29_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.215 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__1/CO[0]
                         net (fo=4, routed)           0.755     7.970    st/calculator_0/inst/out1_inferred__0/i___29_carry__1_n_3
    SLICE_X34Y12         LUT4 (Prop_lut4_I3_O)        0.373     8.343 r  st/calculator_0/inst/out[8]_INST_0/O
                         net (fo=1, routed)           0.670     9.013    st/segmentDriver_0/inst/hex[8]
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.124     9.137 r  st/segmentDriver_0/inst/seg[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.166    10.303    st/segmentDriver_0/inst/sel0[0]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.427 r  st/segmentDriver_0/inst/seg[6]_INST_0/O
                         net (fo=1, routed)           2.700    13.127    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.659 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.659    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.604ns  (logic 7.632ns (45.967%)  route 8.971ns (54.033%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  st/calculator_0/inst/sum_reg[7]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  st/calculator_0/inst/sum_reg[7]/Q
                         net (fo=26, routed)          1.483     1.902    st/calculator_0/inst/sum[7]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.299     2.201 r  st/calculator_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.201    st/calculator_0/inst/i__carry__0_i_2_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.599 r  st/calculator_0/inst/out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.599    st/calculator_0/inst/out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.821 r  st/calculator_0/inst/out1_inferred__0/i__carry__1/O[0]
                         net (fo=13, routed)          1.334     4.155    st/calculator_0/inst/out1_inferred__0/i__carry__1_n_7
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.299     4.454 r  st/calculator_0/inst/i___16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.454    st/calculator_0/inst/i___16_carry_i_5_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.094 r  st/calculator_0/inst/out1_inferred__0/i___16_carry/O[3]
                         net (fo=3, routed)           1.146     6.240    st/calculator_0/inst/out1_inferred__0/i___16_carry_n_4
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.306     6.546 r  st/calculator_0/inst/i___29_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.546    st/calculator_0/inst/i___29_carry_i_6__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.944 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    st/calculator_0/inst/out1_inferred__0/i___29_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.215 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__1/CO[0]
                         net (fo=4, routed)           0.752     7.967    st/calculator_0/inst/out1_inferred__0/i___29_carry__1_n_3
    SLICE_X34Y12         LUT5 (Prop_lut5_I1_O)        0.373     8.340 r  st/calculator_0/inst/out[9]_INST_0/O
                         net (fo=1, routed)           0.638     8.978    st/segmentDriver_0/inst/hex[9]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.124     9.102 r  st/segmentDriver_0/inst/seg[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.826     9.928    st/segmentDriver_0/inst/sel0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.152    10.080 r  st/segmentDriver_0/inst/seg[1]_INST_0/O
                         net (fo=1, routed)           2.793    12.872    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.604 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.604    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.577ns  (logic 7.384ns (44.542%)  route 9.193ns (55.458%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  st/calculator_0/inst/sum_reg[7]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  st/calculator_0/inst/sum_reg[7]/Q
                         net (fo=26, routed)          1.483     1.902    st/calculator_0/inst/sum[7]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.299     2.201 r  st/calculator_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.201    st/calculator_0/inst/i__carry__0_i_2_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.599 r  st/calculator_0/inst/out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.599    st/calculator_0/inst/out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.821 r  st/calculator_0/inst/out1_inferred__0/i__carry__1/O[0]
                         net (fo=13, routed)          1.334     4.155    st/calculator_0/inst/out1_inferred__0/i__carry__1_n_7
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.299     4.454 r  st/calculator_0/inst/i___16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.454    st/calculator_0/inst/i___16_carry_i_5_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.094 r  st/calculator_0/inst/out1_inferred__0/i___16_carry/O[3]
                         net (fo=3, routed)           1.146     6.240    st/calculator_0/inst/out1_inferred__0/i___16_carry_n_4
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.306     6.546 r  st/calculator_0/inst/i___29_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.546    st/calculator_0/inst/i___29_carry_i_6__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.944 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    st/calculator_0/inst/out1_inferred__0/i___29_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.215 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__1/CO[0]
                         net (fo=4, routed)           0.752     7.967    st/calculator_0/inst/out1_inferred__0/i___29_carry__1_n_3
    SLICE_X34Y12         LUT5 (Prop_lut5_I1_O)        0.373     8.340 r  st/calculator_0/inst/out[9]_INST_0/O
                         net (fo=1, routed)           0.638     8.978    st/segmentDriver_0/inst/hex[9]
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.124     9.102 r  st/segmentDriver_0/inst/seg[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.826     9.928    st/segmentDriver_0/inst/sel0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I3_O)        0.124    10.052 r  st/segmentDriver_0/inst/seg[0]_INST_0/O
                         net (fo=1, routed)           3.015    13.066    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.577 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.577    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.556ns  (logic 7.645ns (46.173%)  route 8.912ns (53.827%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  st/calculator_0/inst/sum_reg[7]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  st/calculator_0/inst/sum_reg[7]/Q
                         net (fo=26, routed)          1.483     1.902    st/calculator_0/inst/sum[7]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.299     2.201 r  st/calculator_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.201    st/calculator_0/inst/i__carry__0_i_2_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.599 r  st/calculator_0/inst/out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.599    st/calculator_0/inst/out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.821 r  st/calculator_0/inst/out1_inferred__0/i__carry__1/O[0]
                         net (fo=13, routed)          1.334     4.155    st/calculator_0/inst/out1_inferred__0/i__carry__1_n_7
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.299     4.454 r  st/calculator_0/inst/i___16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.454    st/calculator_0/inst/i___16_carry_i_5_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.094 r  st/calculator_0/inst/out1_inferred__0/i___16_carry/O[3]
                         net (fo=3, routed)           1.146     6.240    st/calculator_0/inst/out1_inferred__0/i___16_carry_n_4
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.306     6.546 r  st/calculator_0/inst/i___29_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.546    st/calculator_0/inst/i___29_carry_i_6__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.944 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    st/calculator_0/inst/out1_inferred__0/i___29_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.215 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__1/CO[0]
                         net (fo=4, routed)           0.755     7.970    st/calculator_0/inst/out1_inferred__0/i___29_carry__1_n_3
    SLICE_X34Y12         LUT4 (Prop_lut4_I3_O)        0.373     8.343 r  st/calculator_0/inst/out[8]_INST_0/O
                         net (fo=1, routed)           0.670     9.013    st/segmentDriver_0/inst/hex[8]
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.124     9.137 r  st/segmentDriver_0/inst/seg[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.965    10.103    st/segmentDriver_0/inst/sel0[0]
    SLICE_X36Y13         LUT4 (Prop_lut4_I2_O)        0.152    10.255 r  st/segmentDriver_0/inst/seg[3]_INST_0/O
                         net (fo=1, routed)           2.558    12.813    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    16.556 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.556    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.527ns  (logic 7.408ns (44.825%)  route 9.119ns (55.175%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  st/calculator_0/inst/sum_reg[7]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  st/calculator_0/inst/sum_reg[7]/Q
                         net (fo=26, routed)          1.483     1.902    st/calculator_0/inst/sum[7]
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.299     2.201 r  st/calculator_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.201    st/calculator_0/inst/i__carry__0_i_2_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.599 r  st/calculator_0/inst/out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.599    st/calculator_0/inst/out1_inferred__0/i__carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.821 r  st/calculator_0/inst/out1_inferred__0/i__carry__1/O[0]
                         net (fo=13, routed)          1.334     4.155    st/calculator_0/inst/out1_inferred__0/i__carry__1_n_7
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.299     4.454 r  st/calculator_0/inst/i___16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.454    st/calculator_0/inst/i___16_carry_i_5_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.094 r  st/calculator_0/inst/out1_inferred__0/i___16_carry/O[3]
                         net (fo=3, routed)           1.146     6.240    st/calculator_0/inst/out1_inferred__0/i___16_carry_n_4
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.306     6.546 r  st/calculator_0/inst/i___29_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.546    st/calculator_0/inst/i___29_carry_i_6__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.944 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    st/calculator_0/inst/out1_inferred__0/i___29_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.215 r  st/calculator_0/inst/out1_inferred__0/i___29_carry__1/CO[0]
                         net (fo=4, routed)           0.755     7.970    st/calculator_0/inst/out1_inferred__0/i___29_carry__1_n_3
    SLICE_X34Y12         LUT4 (Prop_lut4_I3_O)        0.373     8.343 f  st/calculator_0/inst/out[8]_INST_0/O
                         net (fo=1, routed)           0.670     9.013    st/segmentDriver_0/inst/hex[8]
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.124     9.137 f  st/segmentDriver_0/inst/seg[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.965    10.103    st/segmentDriver_0/inst/sel0[0]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.227 r  st/segmentDriver_0/inst/seg[2]_INST_0/O
                         net (fo=1, routed)           2.765    12.992    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.527 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.527    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/segmentDriver_0/inst/pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 4.309ns (52.480%)  route 3.902ns (47.520%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE                         0.000     0.000 r  st/segmentDriver_0/inst/pos_reg[0]/C
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  st/segmentDriver_0/inst/pos_reg[0]/Q
                         net (fo=10, routed)          0.901     1.357    st/segmentDriver_0/inst/pos[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.152     1.509 r  st/segmentDriver_0/inst/an[1]_INST_0/O
                         net (fo=1, routed)           3.001     4.510    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     8.211 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.211    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/segmentDriver_0/inst/pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.083ns (50.941%)  route 3.932ns (49.059%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE                         0.000     0.000 r  st/segmentDriver_0/inst/pos_reg[0]/C
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  st/segmentDriver_0/inst/pos_reg[0]/Q
                         net (fo=10, routed)          0.901     1.357    st/segmentDriver_0/inst/pos[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.481 r  st/segmentDriver_0/inst/an[0]_INST_0/O
                         net (fo=1, routed)           3.031     4.512    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.015 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.015    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/segmentDriver_0/inst/pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.975ns  (logic 4.103ns (51.445%)  route 3.872ns (48.555%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE                         0.000     0.000 r  st/segmentDriver_0/inst/pos_reg[0]/C
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  st/segmentDriver_0/inst/pos_reg[0]/Q
                         net (fo=10, routed)          0.894     1.350    st/segmentDriver_0/inst/pos[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.474 r  st/segmentDriver_0/inst/an[2]_INST_0/O
                         net (fo=1, routed)           2.978     4.452    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.975 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.975    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[2].ff1/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[2].sp/st_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.128ns (56.122%)  route 0.100ns (43.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[2].ff1/st_reg/C
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  st/calculator_0/inst/genblk1[2].ff1/st_reg/Q
                         net (fo=2, routed)           0.100     0.228    st/calculator_0/inst/genblk1[2].sp/btn[3]_2
    SLICE_X29Y7          FDRE                                         r  st/calculator_0/inst/genblk1[2].sp/st_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[10].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[10].ff0/st_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[10].db/q_reg/C
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  st/calculator_0/inst/genblk1[10].db/q_reg/Q
                         net (fo=2, routed)           0.067     0.231    st/calculator_0/inst/genblk1[10].ff0/st_reg_1
    SLICE_X30Y15         FDRE                                         r  st/calculator_0/inst/genblk1[10].ff0/st_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[5].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[5].ff0/st_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[5].db/q_reg/C
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  st/calculator_0/inst/genblk1[5].db/q_reg/Q
                         net (fo=2, routed)           0.115     0.256    st/calculator_0/inst/genblk1[5].ff0/st_reg_1
    SLICE_X29Y5          FDRE                                         r  st/calculator_0/inst/genblk1[5].ff0/st_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[1].db/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[1].db/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[1].db/count_reg[1]/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  st/calculator_0/inst/genblk1[1].db/count_reg[1]/Q
                         net (fo=2, routed)           0.119     0.260    st/calculator_0/inst/genblk1[1].db/count_reg_n_0_[1]
    SLICE_X33Y13         FDRE                                         r  st/calculator_0/inst/genblk1[1].db/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[1].ff1/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[1].sp/st_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[1].ff1/st_reg/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  st/calculator_0/inst/genblk1[1].ff1/st_reg/Q
                         net (fo=2, routed)           0.134     0.262    st/calculator_0/inst/genblk1[1].sp/btn[3]_1
    SLICE_X28Y13         FDRE                                         r  st/calculator_0/inst/genblk1[1].sp/st_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[4].ff1/st_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[4].sp/st_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[4].ff1/st_reg/C
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  st/calculator_0/inst/genblk1[4].ff1/st_reg/Q
                         net (fo=2, routed)           0.134     0.262    st/calculator_0/inst/genblk1[4].sp/btn[3]_4
    SLICE_X28Y12         FDRE                                         r  st/calculator_0/inst/genblk1[4].sp/st_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[10].db/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[10].db/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.199%)  route 0.124ns (46.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[10].db/count_reg[3]/C
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  st/calculator_0/inst/genblk1[10].db/count_reg[3]/Q
                         net (fo=2, routed)           0.124     0.265    st/calculator_0/inst/genblk1[10].db/count_reg_n_0_[3]
    SLICE_X34Y15         FDRE                                         r  st/calculator_0/inst/genblk1[10].db/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[3].db/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[3].db/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[3].db/count_reg[5]/C
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  st/calculator_0/inst/genblk1[3].db/count_reg[5]/Q
                         net (fo=2, routed)           0.139     0.267    st/calculator_0/inst/genblk1[3].db/count_reg_n_0_[5]
    SLICE_X28Y14         FDRE                                         r  st/calculator_0/inst/genblk1[3].db/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[4].db/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[4].db/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[4].db/count_reg[5]/C
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  st/calculator_0/inst/genblk1[4].db/count_reg[5]/Q
                         net (fo=2, routed)           0.139     0.267    st/calculator_0/inst/genblk1[4].db/count_reg_n_0_[5]
    SLICE_X28Y15         FDRE                                         r  st/calculator_0/inst/genblk1[4].db/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st/calculator_0/inst/genblk1[7].db/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            st/calculator_0/inst/genblk1[7].db/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE                         0.000     0.000 r  st/calculator_0/inst/genblk1[7].db/count_reg[5]/C
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  st/calculator_0/inst/genblk1[7].db/count_reg[5]/Q
                         net (fo=2, routed)           0.139     0.267    st/calculator_0/inst/genblk1[7].db/count_reg_n_0_[5]
    SLICE_X32Y5          FDRE                                         r  st/calculator_0/inst/genblk1[7].db/count_reg[6]/D
  -------------------------------------------------------------------    -------------------





