<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__memoryspi.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">API Reference</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">MemorySPI (Memory Serial Peripheral Interface)<div class="ingroups"><a class="el" href="group__group__hal.html">HAL Drivers</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >High level interface for interacting with the Memory SPI interface. </p>
<p >MemorySPI is an SPI-based communication interface, often used with external memory devices. The MemorySPI driver supports sending and receiving commands to/from from another device via a single, dual, quad, or octal SPI interface.</p>
<h1><a class="anchor" id="subsection_memoryspi_features"></a>
Features</h1>
<ul>
<li>Standard SPI Master interface</li>
<li>Supports Single/Dual/Quad/Octal SPI memories</li>
<li>Supports Dual-Quad SPI mode</li>
<li>Execute-In-Place (XIP) from external Quad SPI Flash</li>
<li>Supports external serial memory initialization via Serial Flash Discoverable Parameters (SFDP) standard</li>
</ul>
<h1><a class="anchor" id="subsection_memoryspi_code_snippets"></a>
Code Snippets</h1>
<dl class="section note"><dt>Note</dt><dd>The following snippets show commands specific to the <a href="https://www.cypress.com/documentation/datasheets/s25fl512s-512-mbit-64-mbyte-30v-spi-flash-memory">S25FL512S Cypress NOR Flash device</a>. Refer to the datasheet of the external memory device for device specific memory commands. </dd></dl>
<h2><a class="anchor" id="subsection_memoryspi_snippet_1"></a>
Code Snippet 1: Initializing the mtb_hal_memoryspi_command_t structure</h2>
<p >The following code snip demonstrates an example for initializing the <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t" title="MemorySPI command settings.">mtb_hal_memoryspi_command_t</a> structure for any given flash command. The <a class="el" href="group__group__hal__memoryspi.html#a35b1b47ba01d6468e581f588133e41b0" title="Mode bits structure.">mtb_hal_memoryspi_command_t.mode_bits</a> structure has several other components which should be set as per the command. Mode bits are not required for single SPI read command, hence, mode_bits.disabled is set to TRUE in the below example code. </p><div class="fragment"><div class="line"><span class="comment">// Commands</span></div>
<div class="line"><span class="preprocessor">#define DEVICE_SPECIFIC_READ_COMMAND                    (0x03)</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// Defining MEMORYSPI command structure for READ command</span></div>
<div class="line"><a class="code hl_struct" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> device_specific_read_command =</div>
<div class="line">{</div>
<div class="line">    .<a class="code hl_variable" href="group__group__hal__memoryspi.html#add1076e7b3d28406fa958d9ee8170296">instruction</a>.bus_width      = <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047">MTB_HAL_MEMORYSPI_CFG_BUS_SINGLE</a>,    <span class="comment">// Bus width for the</span></div>
<div class="line">                                                                       <span class="comment">// instruction</span></div>
<div class="line">    .instruction.data_rate      = <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2">MTB_HAL_MEMORYSPI_DATARATE_SDR</a>,      <span class="comment">// Data rate for instruction</span></div>
<div class="line">    <span class="comment">// (SDR/DDR)</span></div>
<div class="line">    .instruction.two_byte_cmd   = <span class="keyword">false</span>,                        <span class="comment">// command is 1-byte value</span></div>
<div class="line">    .instruction.value          = DEVICE_SPECIFIC_READ_COMMAND, <span class="comment">// Instruction value</span></div>
<div class="line">    .instruction.disabled       = <span class="keyword">false</span>,                        <span class="comment">// Instruction phase skipped if</span></div>
<div class="line">                                                                <span class="comment">// disabled</span></div>
<div class="line">                                                                <span class="comment">//   set to true</span></div>
<div class="line">    .address.bus_width          = <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047">MTB_HAL_MEMORYSPI_CFG_BUS_SINGLE</a>,    <span class="comment">// Bus width for the address</span></div>
<div class="line">    .address.data_rate          = <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2">MTB_HAL_MEMORYSPI_DATARATE_SDR</a>,      <span class="comment">// Data rate for address</span></div>
<div class="line">                                                                       <span class="comment">// (SDR/DDR)</span></div>
<div class="line">    .address.size               = <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#gga39c6a9c01ae70b7b0dd93ab7edb0440aaeb090c8eb028e7d26bba5c95af8740e6">MTB_HAL_MEMORYSPI_CFG_SIZE_24</a>,       <span class="comment">// Address size in bits</span></div>
<div class="line">    .address.disabled           = <span class="keyword">false</span>,                        <span class="comment">// Address phase skipped if disabled</span></div>
<div class="line">                                                                <span class="comment">// set to true</span></div>
<div class="line">    .mode_bits.disabled         = <span class="keyword">true</span>,                         <span class="comment">// Mode bits phase skipped if</span></div>
<div class="line">                                                                <span class="comment">// disabled set to true</span></div>
<div class="line">    .dummy_cycles.dummy_count   = 0,                            <span class="comment">// Dummy cycles count</span></div>
<div class="line">    .data.bus_width             = <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047">MTB_HAL_MEMORYSPI_CFG_BUS_SINGLE</a>,    <span class="comment">// Bus width for data</span></div>
<div class="line">    .data.data_rate             = <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2">MTB_HAL_MEMORYSPI_DATARATE_SDR</a>,      <span class="comment">// Data rate for data</span></div>
<div class="line">                                                                       <span class="comment">// (SDR/DDR)</span></div>
<div class="line">};</div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_add1076e7b3d28406fa958d9ee8170296"><div class="ttname"><a href="group__group__hal__memoryspi.html#add1076e7b3d28406fa958d9ee8170296">mtb_hal_memoryspi_command_t::instruction</a></div><div class="ttdeci">struct mtb_hal_memoryspi_command_t::@18 instruction</div><div class="ttdoc">Instruction structure.</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gga39c6a9c01ae70b7b0dd93ab7edb0440aaeb090c8eb028e7d26bba5c95af8740e6"><div class="ttname"><a href="group__group__hal__memoryspi.html#gga39c6a9c01ae70b7b0dd93ab7edb0440aaeb090c8eb028e7d26bba5c95af8740e6">MTB_HAL_MEMORYSPI_CFG_SIZE_24</a></div><div class="ttdeci">@ MTB_HAL_MEMORYSPI_CFG_SIZE_24</div><div class="ttdoc">24 bits address</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:170</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2"><div class="ttname"><a href="group__group__hal__memoryspi.html#gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2">MTB_HAL_MEMORYSPI_DATARATE_SDR</a></div><div class="ttdeci">@ MTB_HAL_MEMORYSPI_DATARATE_SDR</div><div class="ttdoc">Single data rate.</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:185</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047"><div class="ttname"><a href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047">MTB_HAL_MEMORYSPI_CFG_BUS_SINGLE</a></div><div class="ttdeci">@ MTB_HAL_MEMORYSPI_CFG_BUS_SINGLE</div><div class="ttdoc">Normal SPI Mode.</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:159</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_structmtb__hal__memoryspi__command__t"><div class="ttname"><a href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a></div><div class="ttdoc">MemorySPI command settings.</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:192</div></div>
</div><!-- fragment --> <h2><a class="anchor" id="subsection_memoryspi_snippet_2"></a>
Code Snippet 2: MemorySPI initialization and Reading Flash memory</h2>
<p >This example function demonstrates the initialization of the MemorySPI component and use of the <a class="el" href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94" title="Sends a command to initiate a read, waits for the command to be accepted then reads a block of data i...">mtb_hal_memoryspi_read()</a> function to complete the read operation and receive the read data in a buffer. </p><div class="fragment"><div class="line">    <a class="code hl_typedef" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>    result;</div>
<div class="line">    <a class="code hl_struct" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> memoryspi_object;</div>
<div class="line">    uint8_t      rx_buf[PACKET_SIZE];</div>
<div class="line">    <span class="keywordtype">size_t</span>       length = PACKET_SIZE;</div>
<div class="line">    cy_stc_smif_context_t       context;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Initialize the SMIF using PDL call</span></div>
<div class="line">    cy_en_smif_status_t pdl_res = Cy_SMIF_Init((MY_MEMORYSPI0_hal_config.base),</div>
<div class="line">                                               (MY_MEMORYSPI0_hal_config.config), 10000,</div>
<div class="line">                                               &amp;context);</div>
<div class="line">    <span class="comment">// Setup MEMORYSPI peripheral with configurator generated structure</span></div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">mtb_hal_memoryspi_setup</a>(&amp;memoryspi_object, &amp;configurator_cfg, &amp;context);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Complete the set up of SMIF using PDL calls</span></div>
<div class="line">    Cy_SMIF_SetDataSelect(memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#a9dbf8d8427bb13e44d4b760b4af97945">base</a>, (memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#adaf066d1cf5d5241c8e8df6ca4da7c7b">chip_select</a>),</div>
<div class="line">                          CY_SMIF_DATA_SEL0);</div>
<div class="line">    Cy_SMIF_Enable(memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#a9dbf8d8427bb13e44d4b760b4af97945">base</a>, &amp;context);</div>
<div class="line"> </div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">mtb_hal_memoryspi_select_active_csel</a>(&amp;memoryspi_object,</div>
<div class="line">                                                  (<a class="code hl_enumeration" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a>)memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#adaf066d1cf5d5241c8e8df6ca4da7c7b">chip_select</a>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// HAL API for read operation</span></div>
<div class="line">    result =</div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94">mtb_hal_memoryspi_read</a>(&amp;memoryspi_object, &amp;device_specific_read_command, ADDRESS, rx_buf,</div>
<div class="line">                               &amp;length);</div>
<div class="ttc" id="agroup__group__hal__availability_html_a9dbf8d8427bb13e44d4b760b4af97945"><div class="ttname"><a href="group__group__hal__availability.html#a9dbf8d8427bb13e44d4b760b4af97945">mtb_hal_memoryspi_t::base</a></div><div class="ttdeci">SMIF_Type * base</div><div class="ttdoc">Base address for the SMIF.</div><div class="ttdef"><b>Definition:</b> mtb_hal_hw_types_memoryspi_smif.h:52</div></div>
<div class="ttc" id="agroup__group__hal__availability_html_adaf066d1cf5d5241c8e8df6ca4da7c7b"><div class="ttname"><a href="group__group__hal__availability.html#adaf066d1cf5d5241c8e8df6ca4da7c7b">mtb_hal_memoryspi_t::chip_select</a></div><div class="ttdeci">cy_en_smif_slave_select_t chip_select</div><div class="ttdoc">Active chip select *‍/.</div><div class="ttdef"><b>Definition:</b> mtb_hal_hw_types_memoryspi_smif.h:53</div></div>
<div class="ttc" id="agroup__group__hal__availability_html_structmtb__hal__memoryspi__t"><div class="ttname"><a href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a></div><div class="ttdoc">MemorySPI object.</div><div class="ttdef"><b>Definition:</b> mtb_hal_hw_types_memoryspi_smif.h:51</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gabd83ec03d0001da17c85c28890a9420f"><div class="ttname"><a href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">mtb_hal_memoryspi_select_active_csel</a></div><div class="ttdeci">cy_rslt_t mtb_hal_memoryspi_select_active_csel(mtb_hal_memoryspi_t *obj, mtb_hal_memoryspi_chip_select_t csel)</div><div class="ttdoc">Selects an active chip select (CSEL) line from one of available and configured.</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.c:404</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gad470b080aa1180e51593067da8e8de94"><div class="ttname"><a href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94">mtb_hal_memoryspi_read</a></div><div class="ttdeci">cy_rslt_t mtb_hal_memoryspi_read(mtb_hal_memoryspi_t *obj, const mtb_hal_memoryspi_command_t *command, uint32_t address, void *data, size_t *length)</div><div class="ttdoc">Sends a command to initiate a read, waits for the command to be accepted then reads a block of data i...</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.c:423</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gadd5facc57c2103dbf68185b07291dd56"><div class="ttname"><a href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a></div><div class="ttdeci">mtb_hal_memoryspi_chip_select_t</div><div class="ttdoc">MemorySPI Chip Select Each chip select is represented by an enumeration that has the bit correspondin...</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:238</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gae7a4ef0a73b9dfd424f8762eb4eb6010"><div class="ttname"><a href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">mtb_hal_memoryspi_setup</a></div><div class="ttdeci">cy_rslt_t mtb_hal_memoryspi_setup(mtb_hal_memoryspi_t *obj, const mtb_hal_memoryspi_configurator_t *config, cy_stc_smif_context_t *context)</div><div class="ttdoc">Sets up a HAL instance to use the specified hardware resource.</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.c:335</div></div>
<div class="ttc" id="agroup__group__result_html_gaca79700fcc701534ce61778a9bcf57d1"><div class="ttname"><a href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a></div><div class="ttdeci">uint32_t cy_rslt_t</div><div class="ttdoc">Provides the result of an operation as a structured bitfield.</div><div class="ttdef"><b>Definition:</b> cy_result.h:479</div></div>
</div><!-- fragment --> <h2><a class="anchor" id="subsection_memoryspi_snippet_3"></a>
Code Snippet 3: Erasing Flash memory</h2>
<p >The following code snippet demonstrates the use of <a class="el" href="group__group__hal__memoryspi.html#ga88fe5e23255b8ee599fccf3a1c2db280" title="Send a command (and optionally data , if tx_buffer is specified) and get the response (and optionally...">mtb_hal_memoryspi_transfer()</a> API for sending single byte instruction that may or may not need any address or data bytes. It also shows the usage of status register read command within a while loop to poll the WIP bit status. </p><div class="fragment"><div class="line">    <a class="code hl_typedef" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>    result;</div>
<div class="line">    <a class="code hl_struct" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> memoryspi_object;</div>
<div class="line">    uint8_t      rx_buf[PACKET_SIZE];</div>
<div class="line">    uint8_t      wip    = 0x01;</div>
<div class="line">    <span class="keywordtype">size_t</span>       length = 1;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// HAL API for TX-RX transaction used for sending WREN command</span></div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#ga88fe5e23255b8ee599fccf3a1c2db280">mtb_hal_memoryspi_transfer</a>(&amp;memoryspi_object, &amp;device_specific_wren_command, ADDRESS,</div>
<div class="line">                                        NULL, 0,</div>
<div class="line">                                        NULL, 0);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// HAL API for TX-RX transaction used for sending SE command</span></div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#ga88fe5e23255b8ee599fccf3a1c2db280">mtb_hal_memoryspi_transfer</a>(&amp;memoryspi_object, &amp;device_specific_se_command, ADDRESS,</div>
<div class="line">                                        NULL, 0,</div>
<div class="line">                                        NULL, 0);</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">while</span> (wip)</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">// Wait until the Erase operation is completed</span></div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94">mtb_hal_memoryspi_read</a>(&amp;memoryspi_object, &amp;device_specific_rdsr1_command, ADDRESS, rx_buf,</div>
<div class="line">                               &amp;length);</div>
<div class="line">        wip = rx_buf[0] &amp; 0x01;</div>
<div class="line">    }</div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_ga88fe5e23255b8ee599fccf3a1c2db280"><div class="ttname"><a href="group__group__hal__memoryspi.html#ga88fe5e23255b8ee599fccf3a1c2db280">mtb_hal_memoryspi_transfer</a></div><div class="ttdeci">cy_rslt_t mtb_hal_memoryspi_transfer(mtb_hal_memoryspi_t *obj, const mtb_hal_memoryspi_command_t *command, uint32_t address, const void *tx_data, size_t tx_size, void *rx_data, size_t rx_size)</div><div class="ttdoc">Send a command (and optionally data , if tx_buffer is specified) and get the response (and optionally...</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.c:679</div></div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>Flash memories need erase operation before programming. </dd></dl>
<h2><a class="anchor" id="subsection_memoryspi_snippet_4"></a>
Code Snippet 4: Programming Flash memory</h2>
<p >This code snippet demonstrates the usage <a class="el" href="group__group__hal__memoryspi.html#gafccda4c4353bb537066a4348bf2f29fc" title="Sends a command to initiate a write, waits for the command to be accepted then writes a block of data...">mtb_hal_memoryspi_write()</a> API for executing program operation on flash memory. </p><div class="fragment"><div class="line">    <a class="code hl_typedef" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>    result;</div>
<div class="line">    <a class="code hl_struct" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> memoryspi_object;</div>
<div class="line">    uint8_t      tx_buf[PACKET_SIZE];</div>
<div class="line">    uint8_t      rx_buf[PACKET_SIZE];</div>
<div class="line">    <span class="keywordtype">size_t</span>       length = PACKET_SIZE;</div>
<div class="line">    uint8_t      wip    = 0x01;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Initialization of tx_buffer</span></div>
<div class="line">    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; PACKET_SIZE; i++)</div>
<div class="line">    {</div>
<div class="line">        tx_buf[i] = i;</div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// HAL API for TX-RX transaction used for sending WREN command</span></div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#ga88fe5e23255b8ee599fccf3a1c2db280">mtb_hal_memoryspi_transfer</a>(&amp;memoryspi_object, &amp;device_specific_wren_command, ADDRESS,</div>
<div class="line">                                        NULL, 0,</div>
<div class="line">                                        NULL, 0);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// HAL API for write operation</span></div>
<div class="line">    result =</div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gafccda4c4353bb537066a4348bf2f29fc">mtb_hal_memoryspi_write</a>(&amp;memoryspi_object, &amp;device_specific_pp_command, ADDRESS, tx_buf,</div>
<div class="line">                                &amp;length);</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">while</span> (wip)</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">// Wait until the Write operation is completed</span></div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94">mtb_hal_memoryspi_read</a>(&amp;memoryspi_object, &amp;device_specific_rdsr1_command, ADDRESS, rx_buf,</div>
<div class="line">                               &amp;length);</div>
<div class="line">        wip = rx_buf[0] &amp; 0x01;</div>
<div class="line">    }</div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gafccda4c4353bb537066a4348bf2f29fc"><div class="ttname"><a href="group__group__hal__memoryspi.html#gafccda4c4353bb537066a4348bf2f29fc">mtb_hal_memoryspi_write</a></div><div class="ttdeci">cy_rslt_t mtb_hal_memoryspi_write(mtb_hal_memoryspi_t *obj, const mtb_hal_memoryspi_command_t *command, uint32_t address, const void *data, size_t *length)</div><div class="ttdoc">Sends a command to initiate a write, waits for the command to be accepted then writes a block of data...</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.c:557</div></div>
</div><!-- fragment --> <h2><a class="anchor" id="subsection_memoryspi_snippet_5"></a>
Code Snippet 5: Configuring multiple memories</h2>
<p >This code snippet demonstrates the usage and <a class="el" href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f" title="Selects an active chip select (CSEL) line from one of available and configured.">mtb_hal_memoryspi_select_active_csel()</a> API for switching between memories. </p><div class="fragment"><div class="line">    <a class="code hl_typedef" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>                       result;</div>
<div class="line">    <a class="code hl_struct" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a>             memoryspi_object;</div>
<div class="line">    cy_stc_smif_context_t           context;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Initialize MEMORYSPI peripheral with appropriate GPIOs</span></div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">mtb_hal_memoryspi_setup</a>(&amp;memoryspi_object, &amp;configurator_cfg, &amp;context);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Perform needed transfers with memory A</span></div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Configure pins for memory B</span></div>
<div class="line">    result =</div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gadaa52d1b30332fb2af17e8fa9ddabd23">mtb_hal_memoryspi_chip_configure</a>(&amp;memoryspi_object, <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a6bb3c72f9ebed3d6cf356cdb50d39a6a">MTB_HAL_MEMORYSPI_CHIP_SELECT_0</a>,</div>
<div class="line">                                         <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#gga663808183bf2f7ef3676baec5f79a5c1a12a9d10b32ec2e23602beea3fb074747">MTB_HAL_MEMORYSPI_DATA_SELECT_0</a>);</div>
<div class="line">    <span class="comment">// Make memory #1 chip select active</span></div>
<div class="line">    result =</div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">mtb_hal_memoryspi_select_active_csel</a>(&amp;memoryspi_object, <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a8689408ee25a07f80d2ea95a69698353">MTB_HAL_MEMORYSPI_CHIP_SELECT_1</a>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Perform needed transfers with memory B</span></div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Make memory A chip select active again</span></div>
<div class="line">    result =</div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">mtb_hal_memoryspi_select_active_csel</a>(&amp;memoryspi_object, <a class="code hl_enumvalue" href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a6bb3c72f9ebed3d6cf356cdb50d39a6a">MTB_HAL_MEMORYSPI_CHIP_SELECT_0</a>);</div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gadaa52d1b30332fb2af17e8fa9ddabd23"><div class="ttname"><a href="group__group__hal__memoryspi.html#gadaa52d1b30332fb2af17e8fa9ddabd23">mtb_hal_memoryspi_chip_configure</a></div><div class="ttdeci">cy_rslt_t mtb_hal_memoryspi_chip_configure(mtb_hal_memoryspi_t *obj, const mtb_hal_memoryspi_chip_select_t csel, mtb_hal_memoryspi_data_select_t data_select)</div><div class="ttdoc">Configure data select pin for the specified memory.</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.c:390</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_gga663808183bf2f7ef3676baec5f79a5c1a12a9d10b32ec2e23602beea3fb074747"><div class="ttname"><a href="group__group__hal__memoryspi.html#gga663808183bf2f7ef3676baec5f79a5c1a12a9d10b32ec2e23602beea3fb074747">MTB_HAL_MEMORYSPI_DATA_SELECT_0</a></div><div class="ttdeci">@ MTB_HAL_MEMORYSPI_DATA_SELECT_0</div><div class="ttdoc">smif.spi_data[0] = DATA0, smif.spi_data[1] = DATA1, ..., smif.spi_data[7] = DATA7.</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:252</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_ggadd5facc57c2103dbf68185b07291dd56a6bb3c72f9ebed3d6cf356cdb50d39a6a"><div class="ttname"><a href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a6bb3c72f9ebed3d6cf356cdb50d39a6a">MTB_HAL_MEMORYSPI_CHIP_SELECT_0</a></div><div class="ttdeci">@ MTB_HAL_MEMORYSPI_CHIP_SELECT_0</div><div class="ttdoc">The SMIF chip select 0</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:239</div></div>
<div class="ttc" id="agroup__group__hal__memoryspi_html_ggadd5facc57c2103dbf68185b07291dd56a8689408ee25a07f80d2ea95a69698353"><div class="ttname"><a href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a8689408ee25a07f80d2ea95a69698353">MTB_HAL_MEMORYSPI_CHIP_SELECT_1</a></div><div class="ttdeci">@ MTB_HAL_MEMORYSPI_CHIP_SELECT_1</div><div class="ttdoc">The SMIF chip select 1</div><div class="ttdef"><b>Definition:</b> mtb_hal_memoryspi.h:240</div></div>
</div><!-- fragment --><h1><a class="anchor" id="subsection_memoryspi_with_preinit_hw"></a>
Usage of driver within devices with preinitialized hardware</h1>
<p >Some devices execute code from external memory rather than internal memory and therefore at boot already initialize the Hardware to correctly enable read, write, execute operations from the MCU to the external memory. In these cases, the MemorySPI interface can still be used to interact with the same external memory on which code is executing from but special attention is needed to avoid impacting the normal code operation. In these cases, the SMIF interface will have already been configured and set to XIP mode. It is still possible to execute MMIO operations to other parts of the memory that are free. In order to do so, the APIs in this driver need to be stored in a different storage (either RAM or internal memory of the device) so that there is no risk of trying to access the external memory while it's actively engaged in a different operation. </p><dl class="section note"><dt>Note</dt><dd>The linker scripts of the devices for which this is true already handle this and users do not need to perform additional changes to them, but should keep this information in mind for their own code. Since the hardware is already initialized the MemorySPI initialization can be simplified a bit: <div class="fragment"><div class="line">    <a class="code hl_typedef" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>    result;</div>
<div class="line">    <a class="code hl_struct" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> memoryspi_object;</div>
<div class="line">    cy_stc_smif_context_t       context;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Setup MEMORYSPI peripheral with configurator generated structure</span></div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">mtb_hal_memoryspi_setup</a>(&amp;memoryspi_object, &amp;configurator_cfg, &amp;context);</div>
<div class="line"> </div>
</div><!-- fragment --> However, calling the PDL APIs for a second time as shown in <div class="fragment"><div class="line">    <a class="code hl_typedef" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>    result;</div>
<div class="line">    <a class="code hl_struct" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> memoryspi_object;</div>
<div class="line">    uint8_t      rx_buf[PACKET_SIZE];</div>
<div class="line">    <span class="keywordtype">size_t</span>       length = PACKET_SIZE;</div>
<div class="line">    cy_stc_smif_context_t       context;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Initialize the SMIF using PDL call</span></div>
<div class="line">    cy_en_smif_status_t pdl_res = Cy_SMIF_Init((MY_MEMORYSPI0_hal_config.base),</div>
<div class="line">                                               (MY_MEMORYSPI0_hal_config.config), 10000,</div>
<div class="line">                                               &amp;context);</div>
<div class="line">    <span class="comment">// Setup MEMORYSPI peripheral with configurator generated structure</span></div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">mtb_hal_memoryspi_setup</a>(&amp;memoryspi_object, &amp;configurator_cfg, &amp;context);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// Complete the set up of SMIF using PDL calls</span></div>
<div class="line">    Cy_SMIF_SetDataSelect(memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#a9dbf8d8427bb13e44d4b760b4af97945">base</a>, (memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#adaf066d1cf5d5241c8e8df6ca4da7c7b">chip_select</a>),</div>
<div class="line">                          CY_SMIF_DATA_SEL0);</div>
<div class="line">    Cy_SMIF_Enable(memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#a9dbf8d8427bb13e44d4b760b4af97945">base</a>, &amp;context);</div>
<div class="line"> </div>
<div class="line">    result = <a class="code hl_function" href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">mtb_hal_memoryspi_select_active_csel</a>(&amp;memoryspi_object,</div>
<div class="line">                                                  (<a class="code hl_enumeration" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a>)memoryspi_object.<a class="code hl_variable" href="group__group__hal__availability.html#adaf066d1cf5d5241c8e8df6ca4da7c7b">chip_select</a>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// HAL API for read operation</span></div>
<div class="line">    result =</div>
<div class="line">        <a class="code hl_function" href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94">mtb_hal_memoryspi_read</a>(&amp;memoryspi_object, &amp;device_specific_read_command, ADDRESS, rx_buf,</div>
<div class="line">                               &amp;length);</div>
</div><!-- fragment --> will not create issues as long as the configuration matches the one that was used to initially configure the hardware and there are no calls to Disable or Deinit the peripheral. since XIP mode and MMIO mode can coexist on the board there is no special handling needed to successfully run MMIO operations. For more details see SMIF XIP Initialization section of PDL documentation. It's important to note that only blocking apis are allowed in this mode. </dd></dl>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
API Reference</h2></td></tr>
<tr class="memitem:group__group__hal__results__memoryspi"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__results__memoryspi.html">MemorySPI HAL Results</a></td></tr>
<tr class="memdesc:group__group__hal__results__memoryspi"><td class="mdescLeft">&#160;</td><td class="mdescRight">MemorySPI specific return codes. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structmtb__hal__memoryspi__command__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a></td></tr>
<tr class="memdesc:structmtb__hal__memoryspi__command__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">MemorySPI command settings.  <a href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">More...</a><br /></td></tr>
<tr class="separator:structmtb__hal__memoryspi__command__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structmtb__hal__memoryspi__command__t_8instruction"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8instruction">mtb_hal_memoryspi_command_t.instruction</a></td></tr>
<tr class="separator:structmtb__hal__memoryspi__command__t_8instruction"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structmtb__hal__memoryspi__command__t_8address"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8address">mtb_hal_memoryspi_command_t.address</a></td></tr>
<tr class="separator:structmtb__hal__memoryspi__command__t_8address"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structmtb__hal__memoryspi__command__t_8mode__bits"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8mode__bits">mtb_hal_memoryspi_command_t.mode_bits</a></td></tr>
<tr class="separator:structmtb__hal__memoryspi__command__t_8mode__bits"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structmtb__hal__memoryspi__command__t_8dummy__cycles"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8dummy__cycles">mtb_hal_memoryspi_command_t.dummy_cycles</a></td></tr>
<tr class="separator:structmtb__hal__memoryspi__command__t_8dummy__cycles"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structmtb__hal__memoryspi__command__t_8data"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8data">mtb_hal_memoryspi_command_t.data</a></td></tr>
<tr class="separator:structmtb__hal__memoryspi__command__t_8data"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaae6a945a2a84a65b9110691f66f57f80"><td class="memItemLeft" align="right" valign="top"><a id="gaae6a945a2a84a65b9110691f66f57f80" name="gaae6a945a2a84a65b9110691f66f57f80"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><b>mtb_hal_memoryspi_event_callback_t</b>) (void *callback_arg, <a class="el" href="group__group__hal__memoryspi.html#ga6443b66549c4dc5627009334bb776e4f">mtb_hal_memoryspi_event_t</a> event)</td></tr>
<tr class="memdesc:gaae6a945a2a84a65b9110691f66f57f80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handler for MemorySPI callbacks. <br /></td></tr>
<tr class="separator:gaae6a945a2a84a65b9110691f66f57f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaf464e76ce16cfac1324f892104a1251a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">mtb_hal_memoryspi_bus_width_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047">MTB_HAL_MEMORYSPI_CFG_BUS_SINGLE</a> = 1
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aabfa884a0de9e570757ba5fa864aa9ebc">MTB_HAL_MEMORYSPI_CFG_BUS_DUAL</a> = 2
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aa0df4a07f5149f0e4fc1a43d259676d42">MTB_HAL_MEMORYSPI_CFG_BUS_QUAD</a> = 4
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggaf464e76ce16cfac1324f892104a1251aa87406baf9734fb76e95315a9265ec13a">MTB_HAL_MEMORYSPI_CFG_BUS_OCTAL</a> = 8
<br />
 }</td></tr>
<tr class="memdesc:gaf464e76ce16cfac1324f892104a1251a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MemorySPI Bus width.  <a href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">More...</a><br /></td></tr>
<tr class="separator:gaf464e76ce16cfac1324f892104a1251a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c6a9c01ae70b7b0dd93ab7edb0440a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga39c6a9c01ae70b7b0dd93ab7edb0440a">mtb_hal_memoryspi_size_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga39c6a9c01ae70b7b0dd93ab7edb0440aa575ca0b3f1551545b401707232b31e64">MTB_HAL_MEMORYSPI_CFG_SIZE_8</a> = 8
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga39c6a9c01ae70b7b0dd93ab7edb0440aaa54e2a821569ddaddef59055eccfd81a">MTB_HAL_MEMORYSPI_CFG_SIZE_16</a> = 16
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga39c6a9c01ae70b7b0dd93ab7edb0440aaeb090c8eb028e7d26bba5c95af8740e6">MTB_HAL_MEMORYSPI_CFG_SIZE_24</a> = 24
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga39c6a9c01ae70b7b0dd93ab7edb0440aaa06349e93ebcac88a2e590d199b0ee46">MTB_HAL_MEMORYSPI_CFG_SIZE_32</a> = 32
<br />
 }</td></tr>
<tr class="memdesc:ga39c6a9c01ae70b7b0dd93ab7edb0440a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address size in bits.  <a href="group__group__hal__memoryspi.html#ga39c6a9c01ae70b7b0dd93ab7edb0440a">More...</a><br /></td></tr>
<tr class="separator:ga39c6a9c01ae70b7b0dd93ab7edb0440a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6443b66549c4dc5627009334bb776e4f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga6443b66549c4dc5627009334bb776e4f">mtb_hal_memoryspi_event_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga6443b66549c4dc5627009334bb776e4fa464a0ce23d345343d4d32028ca1ca1b1">MTB_HAL_MEMORYSPI_EVENT_NONE</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga6443b66549c4dc5627009334bb776e4fa070624807681feaa7a98ce71f13b31b9">MTB_HAL_MEMORYSPI_IRQ_TRANSMIT_DONE</a> = 1 &lt;&lt; 0
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga6443b66549c4dc5627009334bb776e4fa42ece81b7b469e40e98efd5903efab85">MTB_HAL_MEMORYSPI_IRQ_RECEIVE_DONE</a> = 1 &lt;&lt; 1
<br />
 }</td></tr>
<tr class="memdesc:ga6443b66549c4dc5627009334bb776e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MemorySPI interrupt triggers.  <a href="group__group__hal__memoryspi.html#ga6443b66549c4dc5627009334bb776e4f">More...</a><br /></td></tr>
<tr class="separator:ga6443b66549c4dc5627009334bb776e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c1f417c8df2f9433af5e18f8912f12"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">mtb_hal_memoryspi_datarate_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2">MTB_HAL_MEMORYSPI_DATARATE_SDR</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga54c1f417c8df2f9433af5e18f8912f12adfbda2c15456882ab8e6742999ac4b24">MTB_HAL_MEMORYSPI_DATARATE_DDR</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga54c1f417c8df2f9433af5e18f8912f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">MemorySPI data rate.  <a href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">More...</a><br /></td></tr>
<tr class="separator:ga54c1f417c8df2f9433af5e18f8912f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5facc57c2103dbf68185b07291dd56"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a6bb3c72f9ebed3d6cf356cdb50d39a6a">MTB_HAL_MEMORYSPI_CHIP_SELECT_0</a> = 1u
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a8689408ee25a07f80d2ea95a69698353">MTB_HAL_MEMORYSPI_CHIP_SELECT_1</a> = 1u &lt;&lt; 1
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56a16265f165dd177e9d02062f0a7a58215">MTB_HAL_MEMORYSPI_CHIP_SELECT_2</a> = 1u &lt;&lt; 2
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#ggadd5facc57c2103dbf68185b07291dd56ab3201d39f296c8f6b0c0d904f43ce31b">MTB_HAL_MEMORYSPI_CHIP_SELECT_3</a> = 1u &lt;&lt; 3
<br />
 }</td></tr>
<tr class="memdesc:gadd5facc57c2103dbf68185b07291dd56"><td class="mdescLeft">&#160;</td><td class="mdescRight">MemorySPI Chip Select Each chip select is represented by an enumeration that has the bit corresponding to the chip select number set.  <a href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">More...</a><br /></td></tr>
<tr class="separator:gadd5facc57c2103dbf68185b07291dd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663808183bf2f7ef3676baec5f79a5c1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga663808183bf2f7ef3676baec5f79a5c1">mtb_hal_memoryspi_data_select_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga663808183bf2f7ef3676baec5f79a5c1a12a9d10b32ec2e23602beea3fb074747">MTB_HAL_MEMORYSPI_DATA_SELECT_0</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga663808183bf2f7ef3676baec5f79a5c1a66d3e58f3721faf0bb27f7eff94d2bf0">MTB_HAL_MEMORYSPI_DATA_SELECT_1</a> = 1
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga663808183bf2f7ef3676baec5f79a5c1a98578100ccf5244c3f27fd8a2bccf512">MTB_HAL_MEMORYSPI_DATA_SELECT_2</a> = 2
, <br />
&#160;&#160;<a class="el" href="group__group__hal__memoryspi.html#gga663808183bf2f7ef3676baec5f79a5c1a1149b66dc1299431c3726a13d4efef49">MTB_HAL_MEMORYSPI_DATA_SELECT_3</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga663808183bf2f7ef3676baec5f79a5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The data line-selection options for a chip device.  <a href="group__group__hal__memoryspi.html#ga663808183bf2f7ef3676baec5f79a5c1">More...</a><br /></td></tr>
<tr class="separator:ga663808183bf2f7ef3676baec5f79a5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae7a4ef0a73b9dfd424f8762eb4eb6010"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">mtb_hal_memoryspi_setup</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, const <a class="el" href="structmtb__hal__memoryspi__configurator__t.html">mtb_hal_memoryspi_configurator_t</a> *config, cy_stc_smif_context_t *context)</td></tr>
<tr class="memdesc:gae7a4ef0a73b9dfd424f8762eb4eb6010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up a HAL instance to use the specified hardware resource.  <a href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">More...</a><br /></td></tr>
<tr class="separator:gae7a4ef0a73b9dfd424f8762eb4eb6010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51dbcb1c2e0308775ef5861611d965d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gad51dbcb1c2e0308775ef5861611d965d">mtb_hal_memoryspi_get_frequency</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj)</td></tr>
<tr class="memdesc:gad51dbcb1c2e0308775ef5861611d965d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency that MemorySPI is configured for.  <a href="group__group__hal__memoryspi.html#gad51dbcb1c2e0308775ef5861611d965d">More...</a><br /></td></tr>
<tr class="separator:gad51dbcb1c2e0308775ef5861611d965d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa52d1b30332fb2af17e8fa9ddabd23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gadaa52d1b30332fb2af17e8fa9ddabd23">mtb_hal_memoryspi_chip_configure</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, const <a class="el" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a> csel, <a class="el" href="group__group__hal__memoryspi.html#ga663808183bf2f7ef3676baec5f79a5c1">mtb_hal_memoryspi_data_select_t</a> data_select)</td></tr>
<tr class="memdesc:gadaa52d1b30332fb2af17e8fa9ddabd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure data select pin for the specified memory.  <a href="group__group__hal__memoryspi.html#gadaa52d1b30332fb2af17e8fa9ddabd23">More...</a><br /></td></tr>
<tr class="separator:gadaa52d1b30332fb2af17e8fa9ddabd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd83ec03d0001da17c85c28890a9420f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">mtb_hal_memoryspi_select_active_csel</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, <a class="el" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a> csel)</td></tr>
<tr class="memdesc:gabd83ec03d0001da17c85c28890a9420f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects an active chip select (CSEL) line from one of available and configured.  <a href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">More...</a><br /></td></tr>
<tr class="separator:gabd83ec03d0001da17c85c28890a9420f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad470b080aa1180e51593067da8e8de94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94">mtb_hal_memoryspi_read</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *command, uint32_t address, void *data, size_t *length)</td></tr>
<tr class="memdesc:gad470b080aa1180e51593067da8e8de94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a command to initiate a read, waits for the command to be accepted then reads a block of data in a blocking fashion.  <a href="group__group__hal__memoryspi.html#gad470b080aa1180e51593067da8e8de94">More...</a><br /></td></tr>
<tr class="separator:gad470b080aa1180e51593067da8e8de94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3686980ae2e22c6e707b83650875f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga09e3686980ae2e22c6e707b83650875f">mtb_hal_memoryspi_read_async</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *command, uint32_t address, void *data, size_t *length)</td></tr>
<tr class="memdesc:ga09e3686980ae2e22c6e707b83650875f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a command to initiate a read, waits for the command to be accepted then reads a block of data in a non-blocking fashion.  <a href="group__group__hal__memoryspi.html#ga09e3686980ae2e22c6e707b83650875f">More...</a><br /></td></tr>
<tr class="separator:ga09e3686980ae2e22c6e707b83650875f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccda4c4353bb537066a4348bf2f29fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gafccda4c4353bb537066a4348bf2f29fc">mtb_hal_memoryspi_write</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *command, uint32_t address, const void *data, size_t *length)</td></tr>
<tr class="memdesc:gafccda4c4353bb537066a4348bf2f29fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a command to initiate a write, waits for the command to be accepted then writes a block of data in a blocking fashion.  <a href="group__group__hal__memoryspi.html#gafccda4c4353bb537066a4348bf2f29fc">More...</a><br /></td></tr>
<tr class="separator:gafccda4c4353bb537066a4348bf2f29fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374e38c3a1de89380c6425d97aabff58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga374e38c3a1de89380c6425d97aabff58">mtb_hal_memoryspi_write_async</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *command, uint32_t address, const void *data, size_t *length)</td></tr>
<tr class="memdesc:ga374e38c3a1de89380c6425d97aabff58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a command to initiate a write, waits for the command to be accepted then writes a block of data in a non-blocking fashion.  <a href="group__group__hal__memoryspi.html#ga374e38c3a1de89380c6425d97aabff58">More...</a><br /></td></tr>
<tr class="separator:ga374e38c3a1de89380c6425d97aabff58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fe5e23255b8ee599fccf3a1c2db280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga88fe5e23255b8ee599fccf3a1c2db280">mtb_hal_memoryspi_transfer</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *command, uint32_t address, const void *tx_data, size_t tx_size, void *rx_data, size_t rx_size)</td></tr>
<tr class="memdesc:ga88fe5e23255b8ee599fccf3a1c2db280"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a command (and optionally data , if tx_buffer is specified) and get the response (and optionally data if trx_buffer is specified).  <a href="group__group__hal__memoryspi.html#ga88fe5e23255b8ee599fccf3a1c2db280">More...</a><br /></td></tr>
<tr class="separator:ga88fe5e23255b8ee599fccf3a1c2db280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470678a648bb4fc20c9d32c507c7ac0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga470678a648bb4fc20c9d32c507c7ac0c">mtb_hal_memoryspi_register_callback</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, <a class="el" href="group__group__hal__memoryspi.html#gaae6a945a2a84a65b9110691f66f57f80">mtb_hal_memoryspi_event_callback_t</a> callback, void *callback_arg)</td></tr>
<tr class="memdesc:ga470678a648bb4fc20c9d32c507c7ac0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register a MemorySPI event handler.  <a href="group__group__hal__memoryspi.html#ga470678a648bb4fc20c9d32c507c7ac0c">More...</a><br /></td></tr>
<tr class="separator:ga470678a648bb4fc20c9d32c507c7ac0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1f7be7e97ce80504e719939408389f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga2c1f7be7e97ce80504e719939408389f">mtb_hal_memoryspi_enable_event</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj, <a class="el" href="group__group__hal__memoryspi.html#ga6443b66549c4dc5627009334bb776e4f">mtb_hal_memoryspi_event_t</a> event, bool enable)</td></tr>
<tr class="memdesc:ga2c1f7be7e97ce80504e719939408389f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MemorySPI interrupt enablement.  <a href="group__group__hal__memoryspi.html#ga2c1f7be7e97ce80504e719939408389f">More...</a><br /></td></tr>
<tr class="separator:ga2c1f7be7e97ce80504e719939408389f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf081b1075d853427f7f14ac4f3ac6ee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gaf081b1075d853427f7f14ac4f3ac6ee7">mtb_hal_memoryspi_process_interrupt</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj)</td></tr>
<tr class="memdesc:gaf081b1075d853427f7f14ac4f3ac6ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process interrupts related related to a MemorySPI instance.  <a href="group__group__hal__memoryspi.html#gaf081b1075d853427f7f14ac4f3ac6ee7">More...</a><br /></td></tr>
<tr class="separator:gaf081b1075d853427f7f14ac4f3ac6ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5725a03a0379589543bf8504f4418e1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#gac5725a03a0379589543bf8504f4418e1">mtb_hal_memoryspi_is_async_in_progress</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj)</td></tr>
<tr class="memdesc:gac5725a03a0379589543bf8504f4418e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if an async operation is in progress.  <a href="group__group__hal__memoryspi.html#gac5725a03a0379589543bf8504f4418e1">More...</a><br /></td></tr>
<tr class="separator:gac5725a03a0379589543bf8504f4418e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722c14f06b42ebe1277eb1b005ba71e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__memoryspi.html#ga0722c14f06b42ebe1277eb1b005ba71e">mtb_hal_memoryspi_is_busy</a> (<a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *obj)</td></tr>
<tr class="memdesc:ga0722c14f06b42ebe1277eb1b005ba71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the specified MemorySPI peripheral is in use.  <a href="group__group__hal__memoryspi.html#ga0722c14f06b42ebe1277eb1b005ba71e">More...</a><br /></td></tr>
<tr class="separator:ga0722c14f06b42ebe1277eb1b005ba71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structmtb__hal__memoryspi__command__t" id="structmtb__hal__memoryspi__command__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmtb__hal__memoryspi__command__t">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_command_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mtb_hal_memoryspi_command_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="add1076e7b3d28406fa958d9ee8170296" name="add1076e7b3d28406fa958d9ee8170296"></a>struct <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8instruction">mtb_hal_memoryspi_command_t.instruction</a></td>
<td class="fieldname">
instruction</td>
<td class="fielddoc">
Instruction structure. </td></tr>
<tr><td class="fieldtype">
<a id="a9c34ee3068eca70c8a51bd7bf2ce24c1" name="a9c34ee3068eca70c8a51bd7bf2ce24c1"></a>struct <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8address">mtb_hal_memoryspi_command_t.address</a></td>
<td class="fieldname">
address</td>
<td class="fielddoc">
Address structure. </td></tr>
<tr><td class="fieldtype">
<a id="a35b1b47ba01d6468e581f588133e41b0" name="a35b1b47ba01d6468e581f588133e41b0"></a>struct <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8mode__bits">mtb_hal_memoryspi_command_t.mode_bits</a></td>
<td class="fieldname">
mode_bits</td>
<td class="fielddoc">
Mode bits structure. </td></tr>
<tr><td class="fieldtype">
<a id="a4dc58c7b6012bde53de7bc65cc217d16" name="a4dc58c7b6012bde53de7bc65cc217d16"></a>struct <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8dummy__cycles">mtb_hal_memoryspi_command_t.dummy_cycles</a></td>
<td class="fieldname">
dummy_cycles</td>
<td class="fielddoc">
Dummy cycles structure. </td></tr>
<tr><td class="fieldtype">
<a id="a2c2f60219a82eaf32f759665922b7520" name="a2c2f60219a82eaf32f759665922b7520"></a>struct <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t_8data">mtb_hal_memoryspi_command_t.data</a></td>
<td class="fieldname">
data</td>
<td class="fielddoc">
Data structure. </td></tr>
</table>

</div>
</div>
<a name="structmtb__hal__memoryspi__command__t_8instruction" id="structmtb__hal__memoryspi__command__t_8instruction"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmtb__hal__memoryspi__command__t_8instruction">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_command_t.instruction</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mtb_hal_memoryspi_command_t.instruction</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaea78d2eed5d55bf6a19b3a4933520d2" name="aaea78d2eed5d55bf6a19b3a4933520d2"></a><a class="el" href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">mtb_hal_memoryspi_bus_width_t</a></td>
<td class="fieldname">
bus_width</td>
<td class="fielddoc">
Bus width for the instruction. </td></tr>
<tr><td class="fieldtype">
<a id="ae1ed362731f051e94dc58a95e0888c4d" name="ae1ed362731f051e94dc58a95e0888c4d"></a><a class="el" href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">mtb_hal_memoryspi_datarate_t</a></td>
<td class="fieldname">
data_rate</td>
<td class="fielddoc">
Data rate SDR/DDR. </td></tr>
<tr><td class="fieldtype">
<a id="a0f3156ffa57baf630ca4ad44812916cd" name="a0f3156ffa57baf630ca4ad44812916cd"></a>bool</td>
<td class="fieldname">
two_byte_cmd</td>
<td class="fielddoc">
Defines whether cmd is 2-byte value, or 1-byte (if false) </td></tr>
<tr><td class="fieldtype">
<a id="a2063c1608d6e0baf80249c42e2be5804" name="a2063c1608d6e0baf80249c42e2be5804"></a>uint16_t</td>
<td class="fieldname">
value</td>
<td class="fielddoc">
Instruction value. </td></tr>
<tr><td class="fieldtype">
<a id="a075ae3d2fc31640504f814f60e5ef713" name="a075ae3d2fc31640504f814f60e5ef713"></a>bool</td>
<td class="fieldname">
disabled</td>
<td class="fielddoc">
Instruction phase skipped if disabled is set to true. </td></tr>
</table>

</div>
</div>
<a name="structmtb__hal__memoryspi__command__t_8address" id="structmtb__hal__memoryspi__command__t_8address"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmtb__hal__memoryspi__command__t_8address">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_command_t.address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mtb_hal_memoryspi_command_t.address</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaea78d2eed5d55bf6a19b3a4933520d2" name="aaea78d2eed5d55bf6a19b3a4933520d2"></a><a class="el" href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">mtb_hal_memoryspi_bus_width_t</a></td>
<td class="fieldname">
bus_width</td>
<td class="fielddoc">
Bus width for the address. </td></tr>
<tr><td class="fieldtype">
<a id="ae1ed362731f051e94dc58a95e0888c4d" name="ae1ed362731f051e94dc58a95e0888c4d"></a><a class="el" href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">mtb_hal_memoryspi_datarate_t</a></td>
<td class="fieldname">
data_rate</td>
<td class="fielddoc">
Data rate SDR/DDR. </td></tr>
<tr><td class="fieldtype">
<a id="af7bd60b75b29d79b660a2859395c1a24" name="af7bd60b75b29d79b660a2859395c1a24"></a><a class="el" href="group__group__hal__memoryspi.html#ga39c6a9c01ae70b7b0dd93ab7edb0440a">mtb_hal_memoryspi_size_t</a></td>
<td class="fieldname">
size</td>
<td class="fielddoc">
Address size. </td></tr>
<tr><td class="fieldtype">
<a id="a075ae3d2fc31640504f814f60e5ef713" name="a075ae3d2fc31640504f814f60e5ef713"></a>bool</td>
<td class="fieldname">
disabled</td>
<td class="fielddoc">
Address phase skipped if disabled is set to true. </td></tr>
</table>

</div>
</div>
<a name="structmtb__hal__memoryspi__command__t_8mode__bits" id="structmtb__hal__memoryspi__command__t_8mode__bits"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmtb__hal__memoryspi__command__t_8mode__bits">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_command_t.mode_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mtb_hal_memoryspi_command_t.mode_bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaea78d2eed5d55bf6a19b3a4933520d2" name="aaea78d2eed5d55bf6a19b3a4933520d2"></a><a class="el" href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">mtb_hal_memoryspi_bus_width_t</a></td>
<td class="fieldname">
bus_width</td>
<td class="fielddoc">
Bus width for mode bits <br  />
 </td></tr>
<tr><td class="fieldtype">
<a id="ae1ed362731f051e94dc58a95e0888c4d" name="ae1ed362731f051e94dc58a95e0888c4d"></a><a class="el" href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">mtb_hal_memoryspi_datarate_t</a></td>
<td class="fieldname">
data_rate</td>
<td class="fielddoc">
Data rate SDR/DDR. </td></tr>
<tr><td class="fieldtype">
<a id="af7bd60b75b29d79b660a2859395c1a24" name="af7bd60b75b29d79b660a2859395c1a24"></a><a class="el" href="group__group__hal__memoryspi.html#ga39c6a9c01ae70b7b0dd93ab7edb0440a">mtb_hal_memoryspi_size_t</a></td>
<td class="fieldname">
size</td>
<td class="fielddoc">
Mode bits size. </td></tr>
<tr><td class="fieldtype">
<a id="a2063c1608d6e0baf80249c42e2be5804" name="a2063c1608d6e0baf80249c42e2be5804"></a>uint32_t</td>
<td class="fieldname">
value</td>
<td class="fielddoc">
Mode bits value. </td></tr>
<tr><td class="fieldtype">
<a id="a075ae3d2fc31640504f814f60e5ef713" name="a075ae3d2fc31640504f814f60e5ef713"></a>bool</td>
<td class="fieldname">
disabled</td>
<td class="fielddoc">
Mode bits phase skipped if disabled is set to true. </td></tr>
</table>

</div>
</div>
<a name="structmtb__hal__memoryspi__command__t_8dummy__cycles" id="structmtb__hal__memoryspi__command__t_8dummy__cycles"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmtb__hal__memoryspi__command__t_8dummy__cycles">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_command_t.dummy_cycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mtb_hal_memoryspi_command_t.dummy_cycles</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaea78d2eed5d55bf6a19b3a4933520d2" name="aaea78d2eed5d55bf6a19b3a4933520d2"></a><a class="el" href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">mtb_hal_memoryspi_bus_width_t</a></td>
<td class="fieldname">
bus_width</td>
<td class="fielddoc">
Bus width for mode bits <br  />
 </td></tr>
<tr><td class="fieldtype">
<a id="ae1ed362731f051e94dc58a95e0888c4d" name="ae1ed362731f051e94dc58a95e0888c4d"></a><a class="el" href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">mtb_hal_memoryspi_datarate_t</a></td>
<td class="fieldname">
data_rate</td>
<td class="fielddoc">
Data rate SDR/DDR. </td></tr>
<tr><td class="fieldtype">
<a id="a7433af97c263a51d7ef9b63332cbb216" name="a7433af97c263a51d7ef9b63332cbb216"></a>uint32_t</td>
<td class="fieldname">
dummy_count</td>
<td class="fielddoc">
Dummy cycles count. </td></tr>
</table>

</div>
</div>
<a name="structmtb__hal__memoryspi__command__t_8data" id="structmtb__hal__memoryspi__command__t_8data"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmtb__hal__memoryspi__command__t_8data">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_command_t.data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mtb_hal_memoryspi_command_t.data</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaea78d2eed5d55bf6a19b3a4933520d2" name="aaea78d2eed5d55bf6a19b3a4933520d2"></a><a class="el" href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">mtb_hal_memoryspi_bus_width_t</a></td>
<td class="fieldname">
bus_width</td>
<td class="fielddoc">
Bus width for data. </td></tr>
<tr><td class="fieldtype">
<a id="ae1ed362731f051e94dc58a95e0888c4d" name="ae1ed362731f051e94dc58a95e0888c4d"></a><a class="el" href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">mtb_hal_memoryspi_datarate_t</a></td>
<td class="fieldname">
data_rate</td>
<td class="fielddoc">
Data rate SDR/DDR. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaf464e76ce16cfac1324f892104a1251a" name="gaf464e76ce16cfac1324f892104a1251a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf464e76ce16cfac1324f892104a1251a">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_bus_width_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__memoryspi.html#gaf464e76ce16cfac1324f892104a1251a">mtb_hal_memoryspi_bus_width_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MemorySPI Bus width. </p>
<p >Some parts of commands provide variable bus width. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047" name="ggaf464e76ce16cfac1324f892104a1251aa179e8d4a72f687ac4063eaf768834047"></a>MTB_HAL_MEMORYSPI_CFG_BUS_SINGLE&#160;</td><td class="fielddoc"><p >Normal SPI Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf464e76ce16cfac1324f892104a1251aabfa884a0de9e570757ba5fa864aa9ebc" name="ggaf464e76ce16cfac1324f892104a1251aabfa884a0de9e570757ba5fa864aa9ebc"></a>MTB_HAL_MEMORYSPI_CFG_BUS_DUAL&#160;</td><td class="fielddoc"><p >Dual SPI Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf464e76ce16cfac1324f892104a1251aa0df4a07f5149f0e4fc1a43d259676d42" name="ggaf464e76ce16cfac1324f892104a1251aa0df4a07f5149f0e4fc1a43d259676d42"></a>MTB_HAL_MEMORYSPI_CFG_BUS_QUAD&#160;</td><td class="fielddoc"><p >Quad SPI Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf464e76ce16cfac1324f892104a1251aa87406baf9734fb76e95315a9265ec13a" name="ggaf464e76ce16cfac1324f892104a1251aa87406baf9734fb76e95315a9265ec13a"></a>MTB_HAL_MEMORYSPI_CFG_BUS_OCTAL&#160;</td><td class="fielddoc"><p >Octal SPI Mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga39c6a9c01ae70b7b0dd93ab7edb0440a" name="ga39c6a9c01ae70b7b0dd93ab7edb0440a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39c6a9c01ae70b7b0dd93ab7edb0440a">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_size_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__memoryspi.html#ga39c6a9c01ae70b7b0dd93ab7edb0440a">mtb_hal_memoryspi_size_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address size in bits. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga39c6a9c01ae70b7b0dd93ab7edb0440aa575ca0b3f1551545b401707232b31e64" name="gga39c6a9c01ae70b7b0dd93ab7edb0440aa575ca0b3f1551545b401707232b31e64"></a>MTB_HAL_MEMORYSPI_CFG_SIZE_8&#160;</td><td class="fielddoc"><p >8 bits address </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39c6a9c01ae70b7b0dd93ab7edb0440aaa54e2a821569ddaddef59055eccfd81a" name="gga39c6a9c01ae70b7b0dd93ab7edb0440aaa54e2a821569ddaddef59055eccfd81a"></a>MTB_HAL_MEMORYSPI_CFG_SIZE_16&#160;</td><td class="fielddoc"><p >16 bits address </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39c6a9c01ae70b7b0dd93ab7edb0440aaeb090c8eb028e7d26bba5c95af8740e6" name="gga39c6a9c01ae70b7b0dd93ab7edb0440aaeb090c8eb028e7d26bba5c95af8740e6"></a>MTB_HAL_MEMORYSPI_CFG_SIZE_24&#160;</td><td class="fielddoc"><p >24 bits address </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39c6a9c01ae70b7b0dd93ab7edb0440aaa06349e93ebcac88a2e590d199b0ee46" name="gga39c6a9c01ae70b7b0dd93ab7edb0440aaa06349e93ebcac88a2e590d199b0ee46"></a>MTB_HAL_MEMORYSPI_CFG_SIZE_32&#160;</td><td class="fielddoc"><p >32 bits address </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6443b66549c4dc5627009334bb776e4f" name="ga6443b66549c4dc5627009334bb776e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6443b66549c4dc5627009334bb776e4f">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__memoryspi.html#ga6443b66549c4dc5627009334bb776e4f">mtb_hal_memoryspi_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MemorySPI interrupt triggers. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6443b66549c4dc5627009334bb776e4fa464a0ce23d345343d4d32028ca1ca1b1" name="gga6443b66549c4dc5627009334bb776e4fa464a0ce23d345343d4d32028ca1ca1b1"></a>MTB_HAL_MEMORYSPI_EVENT_NONE&#160;</td><td class="fielddoc"><p >No event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6443b66549c4dc5627009334bb776e4fa070624807681feaa7a98ce71f13b31b9" name="gga6443b66549c4dc5627009334bb776e4fa070624807681feaa7a98ce71f13b31b9"></a>MTB_HAL_MEMORYSPI_IRQ_TRANSMIT_DONE&#160;</td><td class="fielddoc"><p >Async transmit done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6443b66549c4dc5627009334bb776e4fa42ece81b7b469e40e98efd5903efab85" name="gga6443b66549c4dc5627009334bb776e4fa42ece81b7b469e40e98efd5903efab85"></a>MTB_HAL_MEMORYSPI_IRQ_RECEIVE_DONE&#160;</td><td class="fielddoc"><p >Async receive done. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga54c1f417c8df2f9433af5e18f8912f12" name="ga54c1f417c8df2f9433af5e18f8912f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c1f417c8df2f9433af5e18f8912f12">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_datarate_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__memoryspi.html#ga54c1f417c8df2f9433af5e18f8912f12">mtb_hal_memoryspi_datarate_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MemorySPI data rate. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2" name="gga54c1f417c8df2f9433af5e18f8912f12ab0613c094f558384a4e70d8459a8d3d2"></a>MTB_HAL_MEMORYSPI_DATARATE_SDR&#160;</td><td class="fielddoc"><p >Single data rate. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga54c1f417c8df2f9433af5e18f8912f12adfbda2c15456882ab8e6742999ac4b24" name="gga54c1f417c8df2f9433af5e18f8912f12adfbda2c15456882ab8e6742999ac4b24"></a>MTB_HAL_MEMORYSPI_DATARATE_DDR&#160;</td><td class="fielddoc"><p >Double data rate. </p>
</td></tr>
</table>

</div>
</div>
<a id="gadd5facc57c2103dbf68185b07291dd56" name="gadd5facc57c2103dbf68185b07291dd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5facc57c2103dbf68185b07291dd56">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_chip_select_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MemorySPI Chip Select Each chip select is represented by an enumeration that has the bit corresponding to the chip select number set. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadd5facc57c2103dbf68185b07291dd56a6bb3c72f9ebed3d6cf356cdb50d39a6a" name="ggadd5facc57c2103dbf68185b07291dd56a6bb3c72f9ebed3d6cf356cdb50d39a6a"></a>MTB_HAL_MEMORYSPI_CHIP_SELECT_0&#160;</td><td class="fielddoc"><p >The SMIF chip select 0 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadd5facc57c2103dbf68185b07291dd56a8689408ee25a07f80d2ea95a69698353" name="ggadd5facc57c2103dbf68185b07291dd56a8689408ee25a07f80d2ea95a69698353"></a>MTB_HAL_MEMORYSPI_CHIP_SELECT_1&#160;</td><td class="fielddoc"><p >The SMIF chip select 1 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadd5facc57c2103dbf68185b07291dd56a16265f165dd177e9d02062f0a7a58215" name="ggadd5facc57c2103dbf68185b07291dd56a16265f165dd177e9d02062f0a7a58215"></a>MTB_HAL_MEMORYSPI_CHIP_SELECT_2&#160;</td><td class="fielddoc"><p >The SMIF chip select 2 <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadd5facc57c2103dbf68185b07291dd56ab3201d39f296c8f6b0c0d904f43ce31b" name="ggadd5facc57c2103dbf68185b07291dd56ab3201d39f296c8f6b0c0d904f43ce31b"></a>MTB_HAL_MEMORYSPI_CHIP_SELECT_3&#160;</td><td class="fielddoc"><p >The SMIF chip select 3 <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga663808183bf2f7ef3676baec5f79a5c1" name="ga663808183bf2f7ef3676baec5f79a5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga663808183bf2f7ef3676baec5f79a5c1">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_data_select_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__memoryspi.html#ga663808183bf2f7ef3676baec5f79a5c1">mtb_hal_memoryspi_data_select_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The data line-selection options for a chip device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga663808183bf2f7ef3676baec5f79a5c1a12a9d10b32ec2e23602beea3fb074747" name="gga663808183bf2f7ef3676baec5f79a5c1a12a9d10b32ec2e23602beea3fb074747"></a>MTB_HAL_MEMORYSPI_DATA_SELECT_0&#160;</td><td class="fielddoc"><p >smif.spi_data[0] = DATA0, smif.spi_data[1] = DATA1, ..., smif.spi_data[7] = DATA7. </p>
<p >This value is allowed for the SPI, DSPI, QSPI, dual QSPI, and octal SPI modes. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga663808183bf2f7ef3676baec5f79a5c1a66d3e58f3721faf0bb27f7eff94d2bf0" name="gga663808183bf2f7ef3676baec5f79a5c1a66d3e58f3721faf0bb27f7eff94d2bf0"></a>MTB_HAL_MEMORYSPI_DATA_SELECT_1&#160;</td><td class="fielddoc"><p >smif.spi_data[2] = DATA0, smif.spi_data[3] = DATA1. </p>
<p >This value is only allowed for the SPI and DSPI modes. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga663808183bf2f7ef3676baec5f79a5c1a98578100ccf5244c3f27fd8a2bccf512" name="gga663808183bf2f7ef3676baec5f79a5c1a98578100ccf5244c3f27fd8a2bccf512"></a>MTB_HAL_MEMORYSPI_DATA_SELECT_2&#160;</td><td class="fielddoc"><p >smif.spi_data[4] = DATA0, smif.spi_data[5] = DATA1, ..., smif.spi_data[7] = DATA3. </p>
<p >This value is only allowed for the SPI, DSPI, QSPI and dual QSPI modes. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga663808183bf2f7ef3676baec5f79a5c1a1149b66dc1299431c3726a13d4efef49" name="gga663808183bf2f7ef3676baec5f79a5c1a1149b66dc1299431c3726a13d4efef49"></a>MTB_HAL_MEMORYSPI_DATA_SELECT_3&#160;</td><td class="fielddoc"><p >smif.spi_data[6] = DATA0, smif.spi_data[7] = DATA1. </p>
<p >This value is only allowed for the SPI and DSPI modes. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae7a4ef0a73b9dfd424f8762eb4eb6010" name="gae7a4ef0a73b9dfd424f8762eb4eb6010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7a4ef0a73b9dfd424f8762eb4eb6010">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_setup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_setup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmtb__hal__memoryspi__configurator__t.html">mtb_hal_memoryspi_configurator_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cy_stc_smif_context_t *&#160;</td>
          <td class="paramname"><em>context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets up a HAL instance to use the specified hardware resource. </p>
<p >This hardware resource must have already been configured via the PDL.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">obj</td><td>The HAL driver instance object. The caller must allocate the memory for this object, but the HAL will initialize its contents </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>The configurator-generated HAL config structure for this peripheral instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">context</td><td>The pointer to the context structure for the SMIF driver </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the status of the HAL setup </dd></dl>

</div>
</div>
<a id="gad51dbcb1c2e0308775ef5861611d965d" name="gad51dbcb1c2e0308775ef5861611d965d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51dbcb1c2e0308775ef5861611d965d">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_get_frequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mtb_hal_memoryspi_get_frequency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual frequency that MemorySPI is configured for. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>The MemorySPI object </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency in MHz </dd></dl>

</div>
</div>
<a id="gadaa52d1b30332fb2af17e8fa9ddabd23" name="gadaa52d1b30332fb2af17e8fa9ddabd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaa52d1b30332fb2af17e8fa9ddabd23">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_chip_configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_chip_configure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a>&#160;</td>
          <td class="paramname"><em>csel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__hal__memoryspi.html#ga663808183bf2f7ef3676baec5f79a5c1">mtb_hal_memoryspi_data_select_t</a>&#160;</td>
          <td class="paramname"><em>data_select</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure data select pin for the specified memory. </p>
<p >Multiple pins can be configured as MemorySPI chip select pins as well as IO pins may be (or may not be) shared and used to service multiple connected memories. This function can be called multiple times - each call for each additional memory. Please refer to device datasheet for details. Switching between configured chip select pins is done by <a class="el" href="group__group__hal__memoryspi.html#gabd83ec03d0001da17c85c28890a9420f">mtb_hal_memoryspi_select_active_csel</a> function. Unless modified with that function, the first CSEL pin provided as part of <a class="el" href="group__group__hal__memoryspi.html#gae7a4ef0a73b9dfd424f8762eb4eb6010">mtb_hal_memoryspi_setup</a> is the default. Please refer to <a class="el" href="group__group__hal__memoryspi.html#subsection_memoryspi_snippet_5">Code Snippet 5: Configuring multiple memories</a> for example of configuration multiple memory devices and switching between them. </p><dl class="section note"><dt>Note</dt><dd>IO pins can overlap between multiple memories. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>The MemorySPI object to configure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">csel</td><td>CSEL pin for which we want to configure the data select </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_select</td><td>Data select value we want to set for the csel </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of pin configuration </dd></dl>

</div>
</div>
<a id="gabd83ec03d0001da17c85c28890a9420f" name="gabd83ec03d0001da17c85c28890a9420f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd83ec03d0001da17c85c28890a9420f">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_select_active_csel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_select_active_csel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__hal__memoryspi.html#gadd5facc57c2103dbf68185b07291dd56">mtb_hal_memoryspi_chip_select_t</a>&#160;</td>
          <td class="paramname"><em>csel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects an active chip select (CSEL) line from one of available and configured. </p>
<p >Memories can be added with help of <a class="el" href="group__group__hal__memoryspi.html#gadaa52d1b30332fb2af17e8fa9ddabd23">mtb_hal_memoryspi_chip_configure</a> function. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>The MemorySPI object to configure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">csel</td><td>CSEL pin to be set as active </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CY_RSLT_SUCCESS if slave select was switched successfully, otherwise - MTB_HAL_MEMORYSPI_RSLT_ERR_CANNOT_SWITCH_CSEL </dd></dl>

</div>
</div>
<a id="gad470b080aa1180e51593067da8e8de94" name="gad470b080aa1180e51593067da8e8de94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad470b080aa1180e51593067da8e8de94">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends a command to initiate a read, waits for the command to be accepted then reads a block of data in a blocking fashion. </p>
<p >This will read either <code>length</code> bytes or the number of bytes that are currently available in the receive buffer, whichever is less, then return. The value pointed to by <code>length</code> will be updated to reflect the number of bytes that were actually read.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>MemorySPI object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td>MemorySPI command </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Address to access to </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>RX buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>RX buffer length in bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the read request </dd></dl>

</div>
</div>
<a id="ga09e3686980ae2e22c6e707b83650875f" name="ga09e3686980ae2e22c6e707b83650875f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e3686980ae2e22c6e707b83650875f">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_read_async()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_read_async </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends a command to initiate a read, waits for the command to be accepted then reads a block of data in a non-blocking fashion. </p>
<p >This will transfer <code>length</code> bytes into the buffer pointed to by <code>data</code> in the background. When the requested quantity of data has been read, the <a class="el" href="group__group__hal__memoryspi.html#gga6443b66549c4dc5627009334bb776e4fa42ece81b7b469e40e98efd5903efab85">MTB_HAL_MEMORYSPI_IRQ_RECEIVE_DONE</a> event will be raised. See <a class="el" href="group__group__hal__memoryspi.html#ga470678a648bb4fc20c9d32c507c7ac0c">mtb_hal_memoryspi_register_callback</a> and <a class="el" href="group__group__hal__memoryspi.html#ga2c1f7be7e97ce80504e719939408389f">mtb_hal_memoryspi_enable_event</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>MemorySPI object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td>MemorySPI command </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Address to access to </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>RX buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>RX buffer length in bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the read request </dd></dl>

</div>
</div>
<a id="gafccda4c4353bb537066a4348bf2f29fc" name="gafccda4c4353bb537066a4348bf2f29fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafccda4c4353bb537066a4348bf2f29fc">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends a command to initiate a write, waits for the command to be accepted then writes a block of data in a blocking fashion. </p>
<p >This will write either <code>length</code> bytes or until the write buffer is full, whichever is less, then return. The value pointed to by <code>length</code> will be updated to reflect the number of bytes that were actually written. If <code>length</code> is 0, the function simply returns and does not send the command as for some memories the write commands has to be followed by at least one byte of data and otherwise the memory will be stuck in a perpetual busy state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>MemorySPI object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td>MemorySPI command </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Address to access to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>TX buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>TX buffer length in bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the write request </dd></dl>

</div>
</div>
<a id="ga374e38c3a1de89380c6425d97aabff58" name="ga374e38c3a1de89380c6425d97aabff58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga374e38c3a1de89380c6425d97aabff58">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_write_async()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_write_async </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends a command to initiate a write, waits for the command to be accepted then writes a block of data in a non-blocking fashion. </p>
<p >This will transfer <code>length</code> bytes into the tx buffer in the background. When the requested quantity of data has been queued in the transmit buffer, the <a class="el" href="group__group__hal__memoryspi.html#gga6443b66549c4dc5627009334bb776e4fa070624807681feaa7a98ce71f13b31b9">MTB_HAL_MEMORYSPI_IRQ_TRANSMIT_DONE</a> event will be raised. See <a class="el" href="group__group__hal__memoryspi.html#ga470678a648bb4fc20c9d32c507c7ac0c">mtb_hal_memoryspi_register_callback</a> and <a class="el" href="group__group__hal__memoryspi.html#ga2c1f7be7e97ce80504e719939408389f">mtb_hal_memoryspi_enable_event</a>. If <code>length</code> is 0, the function simply returns and does not send the command as for some memories the write commands has to be followed by at least one byte of data and otherwise the memory will be stuck in a perpetual busy state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>MemorySPI object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td>MemorySPI command </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Address to access to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>TX buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>TX buffer length in bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the write request </dd></dl>

</div>
</div>
<a id="ga88fe5e23255b8ee599fccf3a1c2db280" name="ga88fe5e23255b8ee599fccf3a1c2db280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fe5e23255b8ee599fccf3a1c2db280">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_transfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__hal__memoryspi.html#structmtb__hal__memoryspi__command__t">mtb_hal_memoryspi_command_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>tx_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>tx_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>rx_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>rx_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send a command (and optionally data , if tx_buffer is specified) and get the response (and optionally data if trx_buffer is specified). </p>
<p >Can be used to send/receive device specific commands</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>MemorySPI object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td>MemorySPI command </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>Address to access to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>TX buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_size</td><td>TX buffer length in bytes </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">rx_data</td><td>RX buffer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_size</td><td>RX buffer length in bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the transfer request </dd></dl>

</div>
</div>
<a id="ga470678a648bb4fc20c9d32c507c7ac0c" name="ga470678a648bb4fc20c9d32c507c7ac0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga470678a648bb4fc20c9d32c507c7ac0c">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_register_callback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mtb_hal_memoryspi_register_callback </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__hal__memoryspi.html#gaae6a945a2a84a65b9110691f66f57f80">mtb_hal_memoryspi_event_callback_t</a>&#160;</td>
          <td class="paramname"><em>callback</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>callback_arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register a MemorySPI event handler. </p>
<p >This function will be called when one of the events enabled by <a class="el" href="group__group__hal__memoryspi.html#ga2c1f7be7e97ce80504e719939408389f">mtb_hal_memoryspi_enable_event</a> occurs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>The MemorySPI object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">callback</td><td>The callback handler which will be invoked when the interrupt fires </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">callback_arg</td><td>Generic argument that will be provided to the handler when called </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2c1f7be7e97ce80504e719939408389f" name="ga2c1f7be7e97ce80504e719939408389f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1f7be7e97ce80504e719939408389f">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_enable_event()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mtb_hal_memoryspi_enable_event </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__hal__memoryspi.html#ga6443b66549c4dc5627009334bb776e4f">mtb_hal_memoryspi_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure MemorySPI interrupt enablement. </p>
<p >When an enabled event occurs, the function specified by <a class="el" href="group__group__hal__memoryspi.html#ga470678a648bb4fc20c9d32c507c7ac0c">mtb_hal_memoryspi_register_callback</a> will be called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>The MemorySPI object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>The MemorySPI event type </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True to turn on interrupts, False to turn off </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf081b1075d853427f7f14ac4f3ac6ee7" name="gaf081b1075d853427f7f14ac4f3ac6ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf081b1075d853427f7f14ac4f3ac6ee7">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_process_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__result.html#gaca79700fcc701534ce61778a9bcf57d1">cy_rslt_t</a> mtb_hal_memoryspi_process_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Process interrupts related related to a MemorySPI instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">obj</td><td>HAL object for which the interrupt should be processed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CY_RSLT_SUCCESS if the interrupt was processed successfully; otherwise an error </dd></dl>

</div>
</div>
<a id="gac5725a03a0379589543bf8504f4418e1" name="gac5725a03a0379589543bf8504f4418e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5725a03a0379589543bf8504f4418e1">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_is_async_in_progress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_hal_memoryspi_is_async_in_progress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if an async operation is in progress. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>The MemorySPI peripheral to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Indication of whether a MemorySPI async operation is in progress </dd></dl>

</div>
</div>
<a id="ga0722c14f06b42ebe1277eb1b005ba71e" name="ga0722c14f06b42ebe1277eb1b005ba71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0722c14f06b42ebe1277eb1b005ba71e">&#9670;&nbsp;</a></span>mtb_hal_memoryspi_is_busy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_hal_memoryspi_is_busy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__hal__availability.html#structmtb__hal__memoryspi__t">mtb_hal_memoryspi_t</a> *&#160;</td>
          <td class="paramname"><em>obj</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if the specified MemorySPI peripheral is in use. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">obj</td><td>The MemorySPI peripheral to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Indication of whether the MemorySPI is busy </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
