{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655281706645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655281706652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:28:26 2022 " "Processing started: Wed Jun 15 16:28:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655281706652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655281706652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV5640_VGA -c OV5640_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640_VGA -c OV5640_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655281706653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655281706931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sobel/dip_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sobel/dip_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIP_sobel " "Found entity 1: DIP_sobel" {  } { { "../RTL/SOBEL/DIP_sobel.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sobel/dip_rgb2ycrcb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sobel/dip_rgb2ycrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIP_rgb2ycrcb " "Found entity 1: DIP_rgb2ycrcb" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sobel/sobel_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sobel/sobel_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_detect " "Found entity 1: sobel_detect" {  } { { "../RTL/SOBEL/sobel_detect.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/sobel_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sobel/get_3x3_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sobel/get_3x3_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_3x3_matrix " "Found entity 1: get_3x3_matrix" {  } { { "../RTL/SOBEL/get_3x3_matrix.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/get_3x3_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip_core/fifo/fifo.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/ov5640_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/ov5640_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_VGA " "Found entity 1: OV5640_VGA" {  } { { "../RTL/OV5640_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sdram_fifo/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sdram_fifo/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo " "Found entity 1: sdram_fifo" {  } { { "ip_core/sdram_fifo/sdram_fifo.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_VGA " "Found entity 1: CLK_VGA" {  } { { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Found entity 1: CLK_GEN" {  } { { "ip_core/clk_gen/CLK_GEN.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTRL " "Found entity 1: VGA_CTRL" {  } { { "../RTL/VGA_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/VGA_CTRL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA SDRAM_WR.v(18) " "Verilog HDL Declaration information at SDRAM_WR.v(18): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655281714470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END SDRAM_WR.v(23) " "Verilog HDL Declaration information at SDRAM_WR.v(23): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655281714470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_WR " "Found entity 1: SDRAM_WR" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA SDRAM_RD.v(8) " "Verilog HDL Declaration information at SDRAM_RD.v(8): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655281714471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END SDRAM_RD.v(13) " "Verilog HDL Declaration information at SDRAM_RD.v(13): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655281714471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_RD " "Found entity 1: SDRAM_RD" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END SDRAM_INIT.v(10) " "Verilog HDL Declaration information at SDRAM_INIT.v(10): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_INIT.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655281714473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_INIT " "Found entity 1: SDRAM_INIT" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_INIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FIFO " "Found entity 1: SDRAM_FIFO" {  } { { "../RTL/SDRAM_FIFO.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_FIFO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_CTRL " "Found entity 1: SDRAM_CTRL" {  } { { "../RTL/SDRAM_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END SDRAM_AREF.v(21) " "Verilog HDL Declaration information at SDRAM_AREF.v(21): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_AREF.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655281714477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram_aref.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram_aref.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_AREF " "Found entity 1: SDRAM_AREF" {  } { { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_AREF.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_ARBIT " "Found entity 1: SDRAM_ARBIT" {  } { { "../RTL/SDRAM_ARBIT.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_ARBIT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "../RTL/SDRAM.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REG_NUM cfg_reg_num OV5640_REG_CFG.v(31) " "Verilog HDL Declaration information at OV5640_REG_CFG.v(31): object \"CFG_REG_NUM\" differs only in case from object \"cfg_reg_num\" in the same scope" {  } { { "../RTL/OV5640_REG_CFG.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_REG_CFG.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655281714482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/ov5640_reg_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/ov5640_reg_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_REG_CFG " "Found entity 1: OV5640_REG_CFG" {  } { { "../RTL/OV5640_REG_CFG.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_REG_CFG.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_DATA " "Found entity 1: OV5640_DATA" {  } { { "../RTL/OV5640_DATA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/ov5640_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/ov5640_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_CTRL " "Found entity 1: OV5640_CTRL" {  } { { "../RTL/OV5640_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CTRL.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_CFG " "Found entity 1: OV5640_CFG" {  } { { "../RTL/OV5640_CFG.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CFG.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640/ov5640_vga/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640/ov5640_vga/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_CTRL " "Found entity 1: IIC_CTRL" {  } { { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714487 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIC_CTRL IIC_CTRL.v(37) " "Verilog HDL Parameter Declaration warning at IIC_CTRL.v(37): Parameter Declaration in module \"IIC_CTRL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1655281714491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIC_CTRL IIC_CTRL.v(54) " "Verilog HDL Parameter Declaration warning at IIC_CTRL.v(54): Parameter Declaration in module \"IIC_CTRL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1655281714491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OV5640_VGA " "Elaborating entity \"OV5640_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655281714673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:CLK_GEN_inst " "Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:CLK_GEN_inst\"" {  } { { "../RTL/OV5640_VGA.v" "CLK_GEN_inst" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLK_GEN:CLK_GEN_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_GEN.v" "altpll_component" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_GEN.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281714741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component " "Instantiated megafunction \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 833 " "Parameter \"clk2_phase_shift\" = \"833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLK_GEN " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLK_GEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714747 ""}  } { { "ip_core/clk_gen/CLK_GEN.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655281714747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN_altpll " "Found entity 1: CLK_GEN_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN_altpll CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated " "Elaborating entity \"CLK_GEN_altpll\" for hierarchy \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_VGA CLK_VGA:CLK_VGA_inst " "Elaborating entity \"CLK_VGA\" for hierarchy \"CLK_VGA:CLK_VGA_inst\"" {  } { { "../RTL/OV5640_VGA.v" "CLK_VGA_inst" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLK_VGA:CLK_VGA_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_VGA.v" "altpll_component" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281714836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component " "Instantiated megafunction \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLK_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLK_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714841 ""}  } { { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655281714841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_VGA_altpll " "Found entity 1: CLK_VGA_altpll" {  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/clk_vga_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281714882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281714882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_VGA_altpll CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated " "Elaborating entity \"CLK_VGA_altpll\" for hierarchy \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV5640_CTRL OV5640_CTRL:OV5640_CTRL_INST " "Elaborating entity \"OV5640_CTRL\" for hierarchy \"OV5640_CTRL:OV5640_CTRL_INST\"" {  } { { "../RTL/OV5640_VGA.v" "OV5640_CTRL_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV5640_CFG OV5640_CTRL:OV5640_CTRL_INST\|OV5640_CFG:OV5640_CFG_INST " "Elaborating entity \"OV5640_CFG\" for hierarchy \"OV5640_CTRL:OV5640_CTRL_INST\|OV5640_CFG:OV5640_CFG_INST\"" {  } { { "../RTL/OV5640_CTRL.v" "OV5640_CFG_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CTRL.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV5640_REG_CFG OV5640_CTRL:OV5640_CTRL_INST\|OV5640_CFG:OV5640_CFG_INST\|OV5640_REG_CFG:OV5640_REG_CFG_INST " "Elaborating entity \"OV5640_REG_CFG\" for hierarchy \"OV5640_CTRL:OV5640_CTRL_INST\|OV5640_CFG:OV5640_CFG_INST\|OV5640_REG_CFG:OV5640_REG_CFG_INST\"" {  } { { "../RTL/OV5640_CFG.v" "OV5640_REG_CFG_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CFG.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_CTRL OV5640_CTRL:OV5640_CTRL_INST\|OV5640_CFG:OV5640_CFG_INST\|IIC_CTRL:IIC_CTRL_INST " "Elaborating entity \"IIC_CTRL\" for hierarchy \"OV5640_CTRL:OV5640_CTRL_INST\|OV5640_CFG:OV5640_CFG_INST\|IIC_CTRL:IIC_CTRL_INST\"" {  } { { "../RTL/OV5640_CFG.v" "IIC_CTRL_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CFG.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281714983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV5640_DATA OV5640_CTRL:OV5640_CTRL_INST\|OV5640_DATA:OV5640_DATA_INST " "Elaborating entity \"OV5640_DATA\" for hierarchy \"OV5640_CTRL:OV5640_CTRL_INST\|OV5640_DATA:OV5640_DATA_INST\"" {  } { { "../RTL/OV5640_CTRL.v" "OV5640_DATA_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_CTRL.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIP_rgb2ycrcb DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst " "Elaborating entity \"DIP_rgb2ycrcb\" for hierarchy \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\"" {  } { { "../RTL/OV5640_VGA.v" "DIP_rgb2ycrcb_inst" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIP_sobel DIP_sobel:DIP_sobel_inst " "Elaborating entity \"DIP_sobel\" for hierarchy \"DIP_sobel:DIP_sobel_inst\"" {  } { { "../RTL/OV5640_VGA.v" "DIP_sobel_inst" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_3x3_matrix DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst " "Elaborating entity \"get_3x3_matrix\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\"" {  } { { "../RTL/SOBEL/DIP_sobel.v" "get_3x3_matrix_inst" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_sobel.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1 " "Elaborating entity \"fifo\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\"" {  } { { "../RTL/SOBEL/get_3x3_matrix.v" "fifo_inst1" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/get_3x3_matrix.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo/fifo.v" "scfifo_component" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo/fifo.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281715111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715112 ""}  } { { "ip_core/fifo/fifo.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/fifo/fifo.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655281715112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_u521.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_u521.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_u521 " "Found entity 1: scfifo_u521" {  } { { "db/scfifo_u521.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/scfifo_u521.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_u521 DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated " "Elaborating entity \"scfifo_u521\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5c21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5c21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5c21 " "Found entity 1: a_dpfifo_5c21" {  } { { "db/a_dpfifo_5c21.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_dpfifo_5c21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5c21 DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo " "Elaborating entity \"a_dpfifo_5c21\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\"" {  } { { "db/scfifo_u521.tdf" "dpfifo" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/scfifo_u521.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_fefifo_sae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_5c21.tdf" "fifo_state" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_dpfifo_5c21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cntr_pp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state\|cntr_pp7:count_usedw " "Elaborating entity \"cntr_pp7\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state\|cntr_pp7:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_fefifo_sae.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e811 " "Found entity 1: dpram_e811" {  } { { "db/dpram_e811.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dpram_e811.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e811 DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram " "Elaborating entity \"dpram_e811\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram\"" {  } { { "db/a_dpfifo_5c21.tdf" "FIFOram" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_dpfifo_5c21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3k1 " "Found entity 1: altsyncram_e3k1" {  } { { "db/altsyncram_e3k1.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/altsyncram_e3k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3k1 DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1 " "Elaborating entity \"altsyncram_e3k1\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1\"" {  } { { "db/dpram_e811.tdf" "altsyncram1" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dpram_e811.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|cntr_dpb:rd_ptr_count " "Elaborating entity \"cntr_dpb\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|get_3x3_matrix:get_3x3_matrix_inst\|fifo:fifo_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|cntr_dpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5c21.tdf" "rd_ptr_count" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_dpfifo_5c21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_detect DIP_sobel:DIP_sobel_inst\|sobel_detect:sobel_detect_inst " "Elaborating entity \"sobel_detect\" for hierarchy \"DIP_sobel:DIP_sobel_inst\|sobel_detect:sobel_detect_inst\"" {  } { { "../RTL/SOBEL/DIP_sobel.v" "sobel_detect_inst" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_sobel.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:SDRAM_INST " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:SDRAM_INST\"" {  } { { "../RTL/OV5640_VGA.v" "SDRAM_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_FIFO SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST " "Elaborating entity \"SDRAM_FIFO\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\"" {  } { { "../RTL/SDRAM.v" "SDRAM_FIFO_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_valid SDRAM_FIFO.v(43) " "Verilog HDL or VHDL warning at SDRAM_FIFO.v(43): object \"read_valid\" assigned a value but never read" {  } { { "../RTL/SDRAM_FIFO.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_FIFO.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1655281715437 "|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr " "Elaborating entity \"sdram_fifo\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\"" {  } { { "../RTL/SDRAM_FIFO.v" "sdram_fifo_wr" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_FIFO.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/sdram_fifo/sdram_fifo.v" "dcfifo_component" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/sdram_fifo/sdram_fifo.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281715533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component " "Instantiated megafunction \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715534 ""}  } { { "ip_core/sdram_fifo/sdram_fifo.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655281715534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qql1 " "Found entity 1: dcfifo_qql1" {  } { { "db/dcfifo_qql1.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qql1 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated " "Elaborating entity \"dcfifo_qql1\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_gray2bin_9ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_qql1.tdf" "rdptr_g_gray2bin" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_graycounter_877.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_qql1.tdf" "rdptr_g1p" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_graycounter_4lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Elaborating entity \"a_graycounter_4lc\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_qql1.tdf" "wrptr_g1p" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_im31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_im31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_im31 " "Found entity 1: altsyncram_im31" {  } { { "db/altsyncram_im31.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/altsyncram_im31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_im31 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|altsyncram_im31:fifo_ram " "Elaborating entity \"altsyncram_im31\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|altsyncram_im31:fifo_ram\"" {  } { { "db/dcfifo_qql1.tdf" "fifo_ram" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_qql1.tdf" "rs_brp" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/alt_synch_pipe_tld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_tld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\"" {  } { { "db/dcfifo_qql1.tdf" "rs_dgwp" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe13" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/alt_synch_pipe_tld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/alt_synch_pipe_uld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_uld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\"" {  } { { "db/dcfifo_qql1.tdf" "ws_dgrp" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe16 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe16\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe16" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/alt_synch_pipe_uld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cmpr_q76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281715860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281715860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|cmpr_q76:rdempty_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|cmpr_q76:rdempty_eq_comp\"" {  } { { "db/dcfifo_qql1.tdf" "rdempty_eq_comp" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/dcfifo_qql1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_CTRL SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST " "Elaborating entity \"SDRAM_CTRL\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\"" {  } { { "../RTL/SDRAM.v" "SDRAM_CTRL_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_INIT SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_INIT:SDRAM_INIT_INST " "Elaborating entity \"SDRAM_INIT\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_INIT:SDRAM_INIT_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_INIT_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_ARBIT SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_ARBIT:SDRAN_ARBIT_INST " "Elaborating entity \"SDRAM_ARBIT\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_ARBIT:SDRAN_ARBIT_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAN_ARBIT_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_AREF SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_AREF:SDRAM_AREF_INST " "Elaborating entity \"SDRAM_AREF\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_AREF:SDRAM_AREF_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_AREF_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_RD SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_RD:SDRAM_RD_ISNT " "Elaborating entity \"SDRAM_RD\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_RD:SDRAM_RD_ISNT\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_RD_ISNT" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_WR SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_WR:SDRAM_WR_INST " "Elaborating entity \"SDRAM_WR\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_WR:SDRAM_WR_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_WR_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_CTRL.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281715984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CTRL VGA_CTRL:VGA_CTRL_INST " "Elaborating entity \"VGA_CTRL\" for hierarchy \"VGA_CTRL:VGA_CTRL_INST\"" {  } { { "../RTL/OV5640_VGA.v" "VGA_CTRL_INST" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281716003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7124 " "Found entity 1: altsyncram_7124" {  } { { "db/altsyncram_7124.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/altsyncram_7124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cntr_lgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281717812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281717812 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281717991 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1655281718017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.15.16:28:40 Progress: Loading sld7f924502/alt_sld_fab_wrapper_hw.tcl " "2022.06.15.16:28:40 Progress: Loading sld7f924502/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281720323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281722505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281722659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281725123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281725136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281725150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281725178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281725183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1655281725183 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1655281725876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f924502/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f924502/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7f924502/alt_sld_fab.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/ip/sld7f924502/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281725959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281725959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281725977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281725977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281725978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281725978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281725983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281725983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281726004 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281726004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281726004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/ip/sld7f924502/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281726012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281726012 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|Mult2\"" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "Mult2" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281727580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|Mult1\"" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "Mult1" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281727580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|Mult0\"" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "Mult0" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281727580 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1655281727580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\"" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281727670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727671 ""}  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655281727671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|multcore:mult_core DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281727779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281727779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\"" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281727823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727824 ""}  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655281727824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|multcore:mult_core DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281727892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281727892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\"" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281727928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727929 ""}  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655281727929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|multcore:mult_core DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727950 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281727961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655281727996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655281727996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DIP_rgb2ycrcb:DIP_rgb2ycrcb_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SOBEL/DIP_rgb2ycrcb.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655281728007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1655281728318 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_INIT.v" 160 -1 0 } } { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_WR.v" 144 -1 0 } } { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_RD.v" 162 -1 0 } } { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/SDRAM_AREF.v" 159 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_graycounter_877.tdf" 33 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_graycounter_4lc.tdf" 33 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_graycounter_877.tdf" 49 2 0 } } { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v" 70 -1 0 } } { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/IIC_CTRL.v" 68 -1 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/db/a_graycounter_4lc.tdf" 49 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1655281728432 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1655281728433 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_rst_n VCC " "Pin \"ov5640_rst_n\" is stuck at VCC" {  } { { "../RTL/OV5640_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655281729072 "|OV5640_VGA|ov5640_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_pwdn GND " "Pin \"ov5640_pwdn\" is stuck at GND" {  } { { "../RTL/OV5640_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655281729072 "|OV5640_VGA|ov5640_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../RTL/OV5640_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655281729072 "|OV5640_VGA|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../RTL/OV5640_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655281729072 "|OV5640_VGA|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../RTL/OV5640_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655281729072 "|OV5640_VGA|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../RTL/OV5640_VGA.v" "" { Text "G:/FPGA_DIP/OV5640/OV5640_VGA/RTL/OV5640_VGA.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655281729072 "|OV5640_VGA|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655281729072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281729209 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655281732215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/output_files/OV5640_VGA.map.smsg " "Generated suppressed messages file G:/FPGA_DIP/OV5640/OV5640_VGA/QUARTUSPRJ/output_files/OV5640_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1655281732411 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 121 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1655281732844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655281732915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655281732915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3321 " "Implemented 3321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655281733252 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655281733252 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1655281733252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3148 " "Implemented 3148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655281733252 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1655281733252 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1655281733252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655281733252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655281733317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:28:53 2022 " "Processing ended: Wed Jun 15 16:28:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655281733317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655281733317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655281733317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655281733317 ""}
