Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 15:51:49 2024
****************************************


  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.1608
  Critical Path Slack:         0.0092
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.0373
  Critical Path Slack:         0.0027
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0670
  Critical Path Slack:        -0.0170
  Critical Path Clk Period:    1.2400
  Total Negative Slack:       -0.0336
  No. of Violating Paths:      2.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        0.2370
  Critical Path Slack:         0.3030
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0076
  Total Hold Violation:       -0.0221
  No. of Hold Violations:      3.0000
  -----------------------------------


  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.1183
  Critical Path Slack:         0.1117
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.0279
  Critical Path Slack:         0.0738
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0524
  Critical Path Slack:         0.0576
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        0.1807
  Critical Path Slack:         0.4210
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0141
  Total Hold Violation:       -0.5625
  No. of Hold Violations:    119.0000
  -----------------------------------


  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.2265
  Critical Path Slack:         0.0035
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.0570
  Critical Path Slack:         0.0393
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        0.7291
  Critical Path Slack:         0.0009
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        0.3774
  Critical Path Slack:         0.2189
  Critical Path Clk Period:    1.2400
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                426
  Buf/Inv Cell Count:              70
  Buf Cell Count:                  21
  Inv Cell Count:                  49
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       282
  Sequential Cell Count:          144
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         55.7798
  Noncombinational Area:     151.8912
  Buf/Inv Area:               10.4717
  Total Buffer Area:           5.1840
  Total Inverter Area:         5.2877
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :      1117.3920
  Net YLength        :      1065.5150
  -----------------------------------
  Cell Area:                 207.6710
  Design Area:               207.6710
  Net Length        :       2182.9070


  Design Rules
  -----------------------------------
  Total Number of Nets:           436
  Nets With Violations:            26
  Max Trans Violations:            26
  Max Cap Violations:              12
  -----------------------------------


  Hostname: astro-38

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             22.0294
  -----------------------------------------
  Overall Compile Time:             72.1782
  Overall Compile Wall Clock Time:  73.2935

  --------------------------------------------------------------------

  Scenario: norm.tt0p8v85c.typical_CCworst   WNS: 0.0170  TNS: 0.0336  Number of Violating Paths: 2
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design  WNS: 0.0170  TNS: 0.0336  Number of Violating Paths: 2


  Scenario: norm.tt0p8v85c.typical_CCworst  (Hold)  WNS: 0.0076  TNS: 0.0221  Number of Violating Paths: 3
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest  (Hold)  WNS: 0.0141  TNS: 0.5625  Number of Violating Paths: 119
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.0141  TNS: 0.5625  Number of Violating Paths: 119

  --------------------------------------------------------------------


1
