// Seed: 377997356
module module_0 #(
    parameter id_1 = 32'd5
);
  wire _id_1;
  parameter id_2 = 1 == ~1;
  initial $clog2(24);
  ;
endmodule
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input uwire id_2,
    output uwire id_3
    , id_26,
    output uwire id_4,
    input wor id_5,
    output wor id_6,
    input tri id_7,
    input supply1 id_8,
    output wire id_9,
    input wire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output tri1 id_13,
    input tri id_14,
    output wand id_15,
    output logic id_16,
    input uwire id_17,
    input uwire id_18,
    output tri module_1,
    output wand id_20,
    output wire id_21,
    input wor id_22,
    input supply0 id_23,
    output supply1 id_24
);
  assign id_4 = -1;
  always begin : LABEL_0
    id_16 <= 1;
  end
  module_0 modCall_1 ();
endmodule
