

================================================================
== Vitis HLS Report for 'Block_entry_state_re_wr_d_rd_proc_Pipeline_1'
================================================================
* Date:           Thu Nov 20 16:57:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.999 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      513|      513|  5.130 us|  5.130 us|  512|  512|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      511|      511|         1|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     27|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|     55|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln221_fu_88_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln221_fu_94_p2  |      icmp|   0|  0|  14|           9|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          18|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_i_i_i_load  |   9|          2|    9|         18|
    |indvars_iv_i_i_i_fu_34                  |   9|          2|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  27|          6|   19|         38|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |indvars_iv_i_i_i_fu_34  |  9|   0|    9|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 11|   0|   11|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|state_re_i_address1  |  out|    9|   ap_memory|                                    state_re_i|         array|
|state_re_i_ce1       |  out|    1|   ap_memory|                                    state_re_i|         array|
|state_re_i_we1       |  out|    1|   ap_memory|                                    state_re_i|         array|
|state_re_i_d1        |  out|   32|   ap_memory|                                    state_re_i|         array|
|state_im_i_address1  |  out|    9|   ap_memory|                                    state_im_i|         array|
|state_im_i_ce1       |  out|    1|   ap_memory|                                    state_im_i|         array|
|state_im_i_we1       |  out|    1|   ap_memory|                                    state_im_i|         array|
|state_im_i_d1        |  out|   32|   ap_memory|                                    state_im_i|         array|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvars_iv_i_i_i = alloca i32 1"   --->   Operation 4 'alloca' 'indvars_iv_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im_i, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re_i, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvars_iv_i_i_i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop.i.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv_i_i_i_load = load i9 %indvars_iv_i_i_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 9 'load' 'indvars_iv_i_i_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i9 %indvars_iv_i_i_i_load" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 10 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln221 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 11 'specpipeline' 'specpipeline_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln221 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%add_ln221 = add i9 %indvars_iv_i_i_i_load, i9 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 13 'add' 'add_ln221' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_re = getelementptr i32 %state_re_i, i64 0, i64 %zext_ln221" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 14 'getelementptr' 'this_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%this_im = getelementptr i32 %state_im_i, i64 0, i64 %zext_ln221" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 15 'getelementptr' 'this_im' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln51 = store i32 0, i9 %this_re" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:51->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 16 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln51 = store i32 0, i9 %this_im" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:51->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 17 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%icmp_ln221 = icmp_eq  i9 %indvars_iv_i_i_i_load, i9 511" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 18 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln221 = store i9 %add_ln221, i9 %indvars_iv_i_i_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 19 'store' 'store_ln221' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %arrayctor.loop.i.i.i, void %Loop_arrayctor.loop_proc.1.exit.i.i.exitStub" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 20 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_re_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ state_im_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv_i_i_i        (alloca           ) [ 01]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
indvars_iv_i_i_i_load   (load             ) [ 00]
zext_ln221              (zext             ) [ 00]
specpipeline_ln221      (specpipeline     ) [ 00]
speclooptripcount_ln221 (speclooptripcount) [ 00]
add_ln221               (add              ) [ 00]
this_re                 (getelementptr    ) [ 00]
this_im                 (getelementptr    ) [ 00]
store_ln51              (store            ) [ 00]
store_ln51              (store            ) [ 00]
icmp_ln221              (icmp             ) [ 01]
store_ln221             (store            ) [ 00]
br_ln221                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_re_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_re_i"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_im_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_im_i"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="indvars_iv_i_i_i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv_i_i_i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="this_re_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="9" slack="0"/>
<pin id="42" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_re/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="this_im_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="9" slack="0"/>
<pin id="49" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_im/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="store_ln51_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="54" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="0"/>
<pin id="57" dir="0" index="4" bw="9" slack="0"/>
<pin id="58" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln51_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="9" slack="0"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="indvars_iv_i_i_i_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_i_i_i_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln221_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln221_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln221_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln221_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="indvars_iv_i_i_i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="30" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="62"><net_src comp="38" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="63" pin=4"/></net>

<net id="73"><net_src comp="45" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="79" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="88" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="34" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_re_i | {1 }
	Port: state_im_i | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		indvars_iv_i_i_i_load : 1
		zext_ln221 : 2
		add_ln221 : 2
		this_re : 3
		this_im : 3
		store_ln51 : 4
		store_ln51 : 4
		icmp_ln221 : 2
		store_ln221 : 3
		br_ln221 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln221_fu_88 |    0    |    14   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln221_fu_94 |    0    |    14   |
|----------|------------------|---------|---------|
|   zext   | zext_ln221_fu_82 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    28   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|indvars_iv_i_i_i_reg_105|    9   |
+------------------------+--------+
|          Total         |    9   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   28   |
+-----------+--------+--------+
