// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Jul 26 12:07:06 2023
// Host        : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_usp_rf_data_converter_0_0_sim_netlist.v
// Design      : design_1_usp_rf_data_converter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu48dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "usp_rf_data_converter_v2_6_2,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    adc0_clk_p,
    adc0_clk_n,
    clk_adc0,
    m0_axis_aclk,
    m0_axis_aresetn,
    vin0_01_p,
    vin0_01_n,
    m00_axis_tdata,
    m00_axis_tvalid,
    m00_axis_tready,
    dac0_clk_p,
    dac0_clk_n,
    clk_dac0,
    s0_axis_aclk,
    s0_axis_aresetn,
    vout00_p,
    vout00_n,
    s00_axis_tdata,
    s00_axis_tvalid,
    s00_axis_tready,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  input adc0_clk_p;
  input adc0_clk_n;
  output clk_adc0;
  input m0_axis_aclk;
  input m0_axis_aresetn;
  input vin0_01_p;
  input vin0_01_n;
  output [15:0]m00_axis_tdata;
  output m00_axis_tvalid;
  input m00_axis_tready;
  input dac0_clk_p;
  input dac0_clk_n;
  output clk_dac0;
  input s0_axis_aclk;
  input s0_axis_aresetn;
  output vout00_p;
  output vout00_n;
  input [15:0]s00_axis_tdata;
  input s00_axis_tvalid;
  output s00_axis_tready;
  output irq;

  wire \<const0> ;
  wire adc0_clk_n;
  wire adc0_clk_p;
  wire clk_adc0;
  wire clk_dac0;
  wire dac0_clk_n;
  wire dac0_clk_p;
  wire irq;
  wire [15:0]m00_axis_tdata;
  wire m00_axis_tvalid;
  wire m0_axis_aclk;
  wire m0_axis_aresetn;
  wire [15:0]s00_axis_tdata;
  wire s00_axis_tready;
  wire s0_axis_aclk;
  wire s0_axis_aresetn;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sysref_in_n;
  wire sysref_in_p;
  wire vin0_01_n;
  wire vin0_01_p;
  wire vout00_n;
  wire vout00_p;
  wire NLW_inst_adc00_cal_frozen_UNCONNECTED;
  wire NLW_inst_adc00_sig_detect_UNCONNECTED;
  wire NLW_inst_adc0_den_mon_UNCONNECTED;
  wire NLW_inst_adc0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc0_done_UNCONNECTED;
  wire NLW_inst_adc0_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc0_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc0_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc0_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc0_pll_lock_UNCONNECTED;
  wire NLW_inst_adc0_powerup_state_UNCONNECTED;
  wire NLW_inst_adc1_den_mon_UNCONNECTED;
  wire NLW_inst_adc1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc1_done_UNCONNECTED;
  wire NLW_inst_adc1_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc1_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc1_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc1_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc1_pll_lock_UNCONNECTED;
  wire NLW_inst_adc1_powerup_state_UNCONNECTED;
  wire NLW_inst_adc2_den_mon_UNCONNECTED;
  wire NLW_inst_adc2_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc2_done_UNCONNECTED;
  wire NLW_inst_adc2_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc2_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc2_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc2_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc2_pll_lock_UNCONNECTED;
  wire NLW_inst_adc2_powerup_state_UNCONNECTED;
  wire NLW_inst_adc3_den_mon_UNCONNECTED;
  wire NLW_inst_adc3_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc3_done_UNCONNECTED;
  wire NLW_inst_adc3_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc3_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc3_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc3_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc3_pll_lock_UNCONNECTED;
  wire NLW_inst_adc3_powerup_state_UNCONNECTED;
  wire NLW_inst_dac0_den_mon_UNCONNECTED;
  wire NLW_inst_dac0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac0_done_UNCONNECTED;
  wire NLW_inst_dac0_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac0_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac0_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac0_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac0_pll_lock_UNCONNECTED;
  wire NLW_inst_dac0_powerup_state_UNCONNECTED;
  wire NLW_inst_dac1_den_mon_UNCONNECTED;
  wire NLW_inst_dac1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac1_done_UNCONNECTED;
  wire NLW_inst_dac1_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac1_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac1_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac1_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac1_pll_lock_UNCONNECTED;
  wire NLW_inst_dac1_powerup_state_UNCONNECTED;
  wire NLW_inst_dac2_den_mon_UNCONNECTED;
  wire NLW_inst_dac2_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac2_done_UNCONNECTED;
  wire NLW_inst_dac2_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac2_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac2_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac2_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac2_pll_lock_UNCONNECTED;
  wire NLW_inst_dac2_powerup_state_UNCONNECTED;
  wire NLW_inst_dac3_den_mon_UNCONNECTED;
  wire NLW_inst_dac3_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac3_done_UNCONNECTED;
  wire NLW_inst_dac3_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac3_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac3_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac3_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac3_pll_lock_UNCONNECTED;
  wire NLW_inst_dac3_powerup_state_UNCONNECTED;
  wire [23:0]NLW_inst_adc00_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc01_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc02_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc03_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc0_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc10_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc11_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc12_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc13_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc1_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc20_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc21_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc22_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc23_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc2_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc2_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc30_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc31_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc32_status_UNCONNECTED;
  wire [23:0]NLW_inst_adc33_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc3_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc3_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac00_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac01_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac02_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac03_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac0_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac10_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac11_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac12_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac13_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac1_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac20_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac21_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac22_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac23_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac2_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac2_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac2_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac2_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac30_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac31_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac32_status_UNCONNECTED;
  wire [23:0]NLW_inst_dac33_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac3_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac3_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac3_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac3_status_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* adc00_data_type = "1'b0" *) 
  (* adc00_decimation = "3'b010" *) 
  (* adc00_enable = "1'b1" *) 
  (* adc00_mixer = "2'b10" *) 
  (* adc01_data_type = "1'b0" *) 
  (* adc01_decimation = "3'b010" *) 
  (* adc01_enable = "1'b1" *) 
  (* adc01_mixer = "2'b10" *) 
  (* adc02_data_type = "1'b0" *) 
  (* adc02_decimation = "3'b000" *) 
  (* adc02_enable = "1'b0" *) 
  (* adc02_mixer = "2'b10" *) 
  (* adc03_data_type = "1'b0" *) 
  (* adc03_decimation = "3'b000" *) 
  (* adc03_enable = "1'b0" *) 
  (* adc03_mixer = "2'b10" *) 
  (* adc10_data_type = "1'b0" *) 
  (* adc10_decimation = "3'b000" *) 
  (* adc10_enable = "1'b0" *) 
  (* adc10_mixer = "2'b10" *) 
  (* adc11_data_type = "1'b0" *) 
  (* adc11_decimation = "3'b000" *) 
  (* adc11_enable = "1'b0" *) 
  (* adc11_mixer = "2'b10" *) 
  (* adc12_data_type = "1'b0" *) 
  (* adc12_decimation = "3'b000" *) 
  (* adc12_enable = "1'b0" *) 
  (* adc12_mixer = "2'b10" *) 
  (* adc13_data_type = "1'b0" *) 
  (* adc13_decimation = "3'b000" *) 
  (* adc13_enable = "1'b0" *) 
  (* adc13_mixer = "2'b10" *) 
  (* adc20_data_type = "1'b0" *) 
  (* adc20_decimation = "3'b000" *) 
  (* adc20_enable = "1'b0" *) 
  (* adc20_mixer = "2'b10" *) 
  (* adc21_data_type = "1'b0" *) 
  (* adc21_decimation = "3'b000" *) 
  (* adc21_enable = "1'b0" *) 
  (* adc21_mixer = "2'b10" *) 
  (* adc22_data_type = "1'b0" *) 
  (* adc22_decimation = "3'b000" *) 
  (* adc22_enable = "1'b0" *) 
  (* adc22_mixer = "2'b10" *) 
  (* adc23_data_type = "1'b0" *) 
  (* adc23_decimation = "3'b000" *) 
  (* adc23_enable = "1'b0" *) 
  (* adc23_mixer = "2'b10" *) 
  (* adc30_data_type = "1'b0" *) 
  (* adc30_decimation = "3'b000" *) 
  (* adc30_enable = "1'b0" *) 
  (* adc30_mixer = "2'b10" *) 
  (* adc31_data_type = "1'b0" *) 
  (* adc31_decimation = "3'b000" *) 
  (* adc31_enable = "1'b0" *) 
  (* adc31_mixer = "2'b10" *) 
  (* adc32_data_type = "1'b0" *) 
  (* adc32_decimation = "3'b000" *) 
  (* adc32_enable = "1'b0" *) 
  (* adc32_mixer = "2'b10" *) 
  (* adc33_data_type = "1'b0" *) 
  (* adc33_decimation = "3'b000" *) 
  (* adc33_enable = "1'b0" *) 
  (* adc33_mixer = "2'b10" *) 
  (* dac00_data_type = "1'b0" *) 
  (* dac00_enable = "1'b1" *) 
  (* dac00_interpolation = "3'b010" *) 
  (* dac00_mixer = "2'b10" *) 
  (* dac00_sinc = "1'b0" *) 
  (* dac01_data_type = "1'b0" *) 
  (* dac01_enable = "1'b0" *) 
  (* dac01_interpolation = "3'b000" *) 
  (* dac01_mixer = "2'b10" *) 
  (* dac01_sinc = "1'b0" *) 
  (* dac02_data_type = "1'b0" *) 
  (* dac02_enable = "1'b0" *) 
  (* dac02_interpolation = "3'b000" *) 
  (* dac02_mixer = "2'b10" *) 
  (* dac02_sinc = "1'b0" *) 
  (* dac03_data_type = "1'b0" *) 
  (* dac03_enable = "1'b0" *) 
  (* dac03_interpolation = "3'b000" *) 
  (* dac03_mixer = "2'b10" *) 
  (* dac03_sinc = "1'b0" *) 
  (* dac10_data_type = "1'b0" *) 
  (* dac10_enable = "1'b0" *) 
  (* dac10_interpolation = "3'b000" *) 
  (* dac10_mixer = "2'b10" *) 
  (* dac10_sinc = "1'b0" *) 
  (* dac11_data_type = "1'b0" *) 
  (* dac11_enable = "1'b0" *) 
  (* dac11_interpolation = "3'b000" *) 
  (* dac11_mixer = "2'b10" *) 
  (* dac11_sinc = "1'b0" *) 
  (* dac12_data_type = "1'b0" *) 
  (* dac12_enable = "1'b0" *) 
  (* dac12_interpolation = "3'b000" *) 
  (* dac12_mixer = "2'b10" *) 
  (* dac12_sinc = "1'b0" *) 
  (* dac13_data_type = "1'b0" *) 
  (* dac13_enable = "1'b0" *) 
  (* dac13_interpolation = "3'b000" *) 
  (* dac13_mixer = "2'b10" *) 
  (* dac13_sinc = "1'b0" *) 
  (* dac20_data_type = "1'b0" *) 
  (* dac20_enable = "1'b0" *) 
  (* dac20_interpolation = "3'b000" *) 
  (* dac20_mixer = "2'b10" *) 
  (* dac20_sinc = "1'b0" *) 
  (* dac21_data_type = "1'b0" *) 
  (* dac21_enable = "1'b0" *) 
  (* dac21_interpolation = "3'b000" *) 
  (* dac21_mixer = "2'b10" *) 
  (* dac21_sinc = "1'b0" *) 
  (* dac22_data_type = "1'b0" *) 
  (* dac22_enable = "1'b0" *) 
  (* dac22_interpolation = "3'b000" *) 
  (* dac22_mixer = "2'b10" *) 
  (* dac22_sinc = "1'b0" *) 
  (* dac23_data_type = "1'b0" *) 
  (* dac23_enable = "1'b0" *) 
  (* dac23_interpolation = "3'b000" *) 
  (* dac23_mixer = "2'b10" *) 
  (* dac23_sinc = "1'b0" *) 
  (* dac30_data_type = "1'b0" *) 
  (* dac30_enable = "1'b0" *) 
  (* dac30_interpolation = "3'b000" *) 
  (* dac30_mixer = "2'b10" *) 
  (* dac30_sinc = "1'b0" *) 
  (* dac31_data_type = "1'b0" *) 
  (* dac31_enable = "1'b0" *) 
  (* dac31_interpolation = "3'b000" *) 
  (* dac31_mixer = "2'b10" *) 
  (* dac31_sinc = "1'b0" *) 
  (* dac32_data_type = "1'b0" *) 
  (* dac32_enable = "1'b0" *) 
  (* dac32_interpolation = "3'b000" *) 
  (* dac32_mixer = "2'b10" *) 
  (* dac32_sinc = "1'b0" *) 
  (* dac33_data_type = "1'b0" *) 
  (* dac33_enable = "1'b0" *) 
  (* dac33_interpolation = "3'b000" *) 
  (* dac33_mixer = "2'b10" *) 
  (* dac33_sinc = "1'b0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block inst
       (.adc00_cal_frozen(NLW_inst_adc00_cal_frozen_UNCONNECTED),
        .adc00_int_cal_freeze(1'b0),
        .adc00_sig_detect(NLW_inst_adc00_sig_detect_UNCONNECTED),
        .adc00_status(NLW_inst_adc00_status_UNCONNECTED[23:0]),
        .adc01_status(NLW_inst_adc01_status_UNCONNECTED[23:0]),
        .adc02_status(NLW_inst_adc02_status_UNCONNECTED[23:0]),
        .adc03_status(NLW_inst_adc03_status_UNCONNECTED[23:0]),
        .adc0_clk_n(adc0_clk_n),
        .adc0_clk_p(adc0_clk_p),
        .adc0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc0_daddr_mon(NLW_inst_adc0_daddr_mon_UNCONNECTED[11:0]),
        .adc0_den_mon(NLW_inst_adc0_den_mon_UNCONNECTED),
        .adc0_dgnt_mon(NLW_inst_adc0_dgnt_mon_UNCONNECTED),
        .adc0_di_mon(NLW_inst_adc0_di_mon_UNCONNECTED[15:0]),
        .adc0_do_mon(NLW_inst_adc0_do_mon_UNCONNECTED[15:0]),
        .adc0_done(NLW_inst_adc0_done_UNCONNECTED),
        .adc0_drdy_mon(NLW_inst_adc0_drdy_mon_UNCONNECTED),
        .adc0_dreq_mon(NLW_inst_adc0_dreq_mon_UNCONNECTED),
        .adc0_dwe_mon(NLW_inst_adc0_dwe_mon_UNCONNECTED),
        .adc0_pll_dmon(NLW_inst_adc0_pll_dmon_UNCONNECTED),
        .adc0_pll_lock(NLW_inst_adc0_pll_lock_UNCONNECTED),
        .adc0_powerup_state(NLW_inst_adc0_powerup_state_UNCONNECTED),
        .adc0_status(NLW_inst_adc0_status_UNCONNECTED[3:0]),
        .adc10_status(NLW_inst_adc10_status_UNCONNECTED[23:0]),
        .adc11_status(NLW_inst_adc11_status_UNCONNECTED[23:0]),
        .adc12_status(NLW_inst_adc12_status_UNCONNECTED[23:0]),
        .adc13_status(NLW_inst_adc13_status_UNCONNECTED[23:0]),
        .adc1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc1_daddr_mon(NLW_inst_adc1_daddr_mon_UNCONNECTED[11:0]),
        .adc1_den_mon(NLW_inst_adc1_den_mon_UNCONNECTED),
        .adc1_dgnt_mon(NLW_inst_adc1_dgnt_mon_UNCONNECTED),
        .adc1_di_mon(NLW_inst_adc1_di_mon_UNCONNECTED[15:0]),
        .adc1_do_mon(NLW_inst_adc1_do_mon_UNCONNECTED[15:0]),
        .adc1_done(NLW_inst_adc1_done_UNCONNECTED),
        .adc1_drdy_mon(NLW_inst_adc1_drdy_mon_UNCONNECTED),
        .adc1_dreq_mon(NLW_inst_adc1_dreq_mon_UNCONNECTED),
        .adc1_dwe_mon(NLW_inst_adc1_dwe_mon_UNCONNECTED),
        .adc1_pll_dmon(NLW_inst_adc1_pll_dmon_UNCONNECTED),
        .adc1_pll_lock(NLW_inst_adc1_pll_lock_UNCONNECTED),
        .adc1_powerup_state(NLW_inst_adc1_powerup_state_UNCONNECTED),
        .adc1_status(NLW_inst_adc1_status_UNCONNECTED[3:0]),
        .adc20_status(NLW_inst_adc20_status_UNCONNECTED[23:0]),
        .adc21_status(NLW_inst_adc21_status_UNCONNECTED[23:0]),
        .adc22_status(NLW_inst_adc22_status_UNCONNECTED[23:0]),
        .adc23_status(NLW_inst_adc23_status_UNCONNECTED[23:0]),
        .adc2_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc2_daddr_mon(NLW_inst_adc2_daddr_mon_UNCONNECTED[11:0]),
        .adc2_den_mon(NLW_inst_adc2_den_mon_UNCONNECTED),
        .adc2_dgnt_mon(NLW_inst_adc2_dgnt_mon_UNCONNECTED),
        .adc2_di_mon(NLW_inst_adc2_di_mon_UNCONNECTED[15:0]),
        .adc2_do_mon(NLW_inst_adc2_do_mon_UNCONNECTED[15:0]),
        .adc2_done(NLW_inst_adc2_done_UNCONNECTED),
        .adc2_drdy_mon(NLW_inst_adc2_drdy_mon_UNCONNECTED),
        .adc2_dreq_mon(NLW_inst_adc2_dreq_mon_UNCONNECTED),
        .adc2_dwe_mon(NLW_inst_adc2_dwe_mon_UNCONNECTED),
        .adc2_pll_dmon(NLW_inst_adc2_pll_dmon_UNCONNECTED),
        .adc2_pll_lock(NLW_inst_adc2_pll_lock_UNCONNECTED),
        .adc2_powerup_state(NLW_inst_adc2_powerup_state_UNCONNECTED),
        .adc2_status(NLW_inst_adc2_status_UNCONNECTED[3:0]),
        .adc30_status(NLW_inst_adc30_status_UNCONNECTED[23:0]),
        .adc31_status(NLW_inst_adc31_status_UNCONNECTED[23:0]),
        .adc32_status(NLW_inst_adc32_status_UNCONNECTED[23:0]),
        .adc33_status(NLW_inst_adc33_status_UNCONNECTED[23:0]),
        .adc3_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc3_daddr_mon(NLW_inst_adc3_daddr_mon_UNCONNECTED[11:0]),
        .adc3_den_mon(NLW_inst_adc3_den_mon_UNCONNECTED),
        .adc3_dgnt_mon(NLW_inst_adc3_dgnt_mon_UNCONNECTED),
        .adc3_di_mon(NLW_inst_adc3_di_mon_UNCONNECTED[15:0]),
        .adc3_do_mon(NLW_inst_adc3_do_mon_UNCONNECTED[15:0]),
        .adc3_done(NLW_inst_adc3_done_UNCONNECTED),
        .adc3_drdy_mon(NLW_inst_adc3_drdy_mon_UNCONNECTED),
        .adc3_dreq_mon(NLW_inst_adc3_dreq_mon_UNCONNECTED),
        .adc3_dwe_mon(NLW_inst_adc3_dwe_mon_UNCONNECTED),
        .adc3_pll_dmon(NLW_inst_adc3_pll_dmon_UNCONNECTED),
        .adc3_pll_lock(NLW_inst_adc3_pll_lock_UNCONNECTED),
        .adc3_powerup_state(NLW_inst_adc3_powerup_state_UNCONNECTED),
        .adc3_status(NLW_inst_adc3_status_UNCONNECTED[3:0]),
        .clk_adc0(clk_adc0),
        .clk_dac0(clk_dac0),
        .dac00_status(NLW_inst_dac00_status_UNCONNECTED[23:0]),
        .dac01_status(NLW_inst_dac01_status_UNCONNECTED[23:0]),
        .dac02_status(NLW_inst_dac02_status_UNCONNECTED[23:0]),
        .dac03_status(NLW_inst_dac03_status_UNCONNECTED[23:0]),
        .dac0_clk_n(dac0_clk_n),
        .dac0_clk_p(dac0_clk_p),
        .dac0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac0_daddr_mon(NLW_inst_dac0_daddr_mon_UNCONNECTED[11:0]),
        .dac0_den_mon(NLW_inst_dac0_den_mon_UNCONNECTED),
        .dac0_dgnt_mon(NLW_inst_dac0_dgnt_mon_UNCONNECTED),
        .dac0_di_mon(NLW_inst_dac0_di_mon_UNCONNECTED[15:0]),
        .dac0_do_mon(NLW_inst_dac0_do_mon_UNCONNECTED[15:0]),
        .dac0_done(NLW_inst_dac0_done_UNCONNECTED),
        .dac0_drdy_mon(NLW_inst_dac0_drdy_mon_UNCONNECTED),
        .dac0_dreq_mon(NLW_inst_dac0_dreq_mon_UNCONNECTED),
        .dac0_dwe_mon(NLW_inst_dac0_dwe_mon_UNCONNECTED),
        .dac0_pll_dmon(NLW_inst_dac0_pll_dmon_UNCONNECTED),
        .dac0_pll_lock(NLW_inst_dac0_pll_lock_UNCONNECTED),
        .dac0_powerup_state(NLW_inst_dac0_powerup_state_UNCONNECTED),
        .dac0_status(NLW_inst_dac0_status_UNCONNECTED[3:0]),
        .dac10_status(NLW_inst_dac10_status_UNCONNECTED[23:0]),
        .dac11_status(NLW_inst_dac11_status_UNCONNECTED[23:0]),
        .dac12_status(NLW_inst_dac12_status_UNCONNECTED[23:0]),
        .dac13_status(NLW_inst_dac13_status_UNCONNECTED[23:0]),
        .dac1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac1_daddr_mon(NLW_inst_dac1_daddr_mon_UNCONNECTED[11:0]),
        .dac1_den_mon(NLW_inst_dac1_den_mon_UNCONNECTED),
        .dac1_dgnt_mon(NLW_inst_dac1_dgnt_mon_UNCONNECTED),
        .dac1_di_mon(NLW_inst_dac1_di_mon_UNCONNECTED[15:0]),
        .dac1_do_mon(NLW_inst_dac1_do_mon_UNCONNECTED[15:0]),
        .dac1_done(NLW_inst_dac1_done_UNCONNECTED),
        .dac1_drdy_mon(NLW_inst_dac1_drdy_mon_UNCONNECTED),
        .dac1_dreq_mon(NLW_inst_dac1_dreq_mon_UNCONNECTED),
        .dac1_dwe_mon(NLW_inst_dac1_dwe_mon_UNCONNECTED),
        .dac1_pll_dmon(NLW_inst_dac1_pll_dmon_UNCONNECTED),
        .dac1_pll_lock(NLW_inst_dac1_pll_lock_UNCONNECTED),
        .dac1_powerup_state(NLW_inst_dac1_powerup_state_UNCONNECTED),
        .dac1_status(NLW_inst_dac1_status_UNCONNECTED[3:0]),
        .dac20_status(NLW_inst_dac20_status_UNCONNECTED[23:0]),
        .dac21_status(NLW_inst_dac21_status_UNCONNECTED[23:0]),
        .dac22_status(NLW_inst_dac22_status_UNCONNECTED[23:0]),
        .dac23_status(NLW_inst_dac23_status_UNCONNECTED[23:0]),
        .dac2_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac2_daddr_mon(NLW_inst_dac2_daddr_mon_UNCONNECTED[11:0]),
        .dac2_den_mon(NLW_inst_dac2_den_mon_UNCONNECTED),
        .dac2_dgnt_mon(NLW_inst_dac2_dgnt_mon_UNCONNECTED),
        .dac2_di_mon(NLW_inst_dac2_di_mon_UNCONNECTED[15:0]),
        .dac2_do_mon(NLW_inst_dac2_do_mon_UNCONNECTED[15:0]),
        .dac2_done(NLW_inst_dac2_done_UNCONNECTED),
        .dac2_drdy_mon(NLW_inst_dac2_drdy_mon_UNCONNECTED),
        .dac2_dreq_mon(NLW_inst_dac2_dreq_mon_UNCONNECTED),
        .dac2_dwe_mon(NLW_inst_dac2_dwe_mon_UNCONNECTED),
        .dac2_pll_dmon(NLW_inst_dac2_pll_dmon_UNCONNECTED),
        .dac2_pll_lock(NLW_inst_dac2_pll_lock_UNCONNECTED),
        .dac2_powerup_state(NLW_inst_dac2_powerup_state_UNCONNECTED),
        .dac2_status(NLW_inst_dac2_status_UNCONNECTED[3:0]),
        .dac30_status(NLW_inst_dac30_status_UNCONNECTED[23:0]),
        .dac31_status(NLW_inst_dac31_status_UNCONNECTED[23:0]),
        .dac32_status(NLW_inst_dac32_status_UNCONNECTED[23:0]),
        .dac33_status(NLW_inst_dac33_status_UNCONNECTED[23:0]),
        .dac3_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac3_daddr_mon(NLW_inst_dac3_daddr_mon_UNCONNECTED[11:0]),
        .dac3_den_mon(NLW_inst_dac3_den_mon_UNCONNECTED),
        .dac3_dgnt_mon(NLW_inst_dac3_dgnt_mon_UNCONNECTED),
        .dac3_di_mon(NLW_inst_dac3_di_mon_UNCONNECTED[15:0]),
        .dac3_do_mon(NLW_inst_dac3_do_mon_UNCONNECTED[15:0]),
        .dac3_done(NLW_inst_dac3_done_UNCONNECTED),
        .dac3_drdy_mon(NLW_inst_dac3_drdy_mon_UNCONNECTED),
        .dac3_dreq_mon(NLW_inst_dac3_dreq_mon_UNCONNECTED),
        .dac3_dwe_mon(NLW_inst_dac3_dwe_mon_UNCONNECTED),
        .dac3_pll_dmon(NLW_inst_dac3_pll_dmon_UNCONNECTED),
        .dac3_pll_lock(NLW_inst_dac3_pll_lock_UNCONNECTED),
        .dac3_powerup_state(NLW_inst_dac3_powerup_state_UNCONNECTED),
        .dac3_status(NLW_inst_dac3_status_UNCONNECTED[3:0]),
        .irq(irq),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tready(1'b0),
        .m00_axis_tvalid(m00_axis_tvalid),
        .m0_axis_aclk(m0_axis_aclk),
        .m0_axis_aresetn(m0_axis_aresetn),
        .s00_axis_tdata(s00_axis_tdata),
        .s00_axis_tready(s00_axis_tready),
        .s00_axis_tvalid(1'b0),
        .s0_axis_aclk(s0_axis_aclk),
        .s0_axis_aresetn(s0_axis_aresetn),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[17:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[17:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p),
        .vin0_01_n(vin0_01_n),
        .vin0_01_p(vin0_01_p),
        .vout00_n(vout00_n),
        .vout00_p(vout00_p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_address_decoder
   (\FSM_onehot_state_reg[3] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[1] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    \FSM_onehot_state_reg[4] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    D,
    \bus2ip_addr_reg_reg[14] ,
    \bus2ip_addr_reg_reg[15] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ,
    \bus2ip_addr_reg_reg[16] ,
    \IP2Bus_Data[23]_i_70_0 ,
    \bus2ip_addr_reg_reg[16]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \bus2ip_addr_reg_reg[16]_1 ,
    \bus2ip_addr_reg_reg[9] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[11] ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[16]_3 ,
    \bus2ip_addr_reg_reg[3] ,
    \bus2ip_addr_reg_reg[9]_0 ,
    E,
    master_reset_reg,
    master_reset_reg_0,
    master_reset_reg_1,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ,
    dac3_drp_we,
    \FSM_onehot_state_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ,
    dac2_drp_we,
    dac0_drp_req,
    dac1_drp_req,
    \FSM_onehot_state_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ,
    adc3_drp_we,
    \FSM_onehot_state_reg[0]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ,
    adc0_drp_req,
    adc2_drp_we,
    adc1_drp_req,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \FSM_onehot_state_reg[0]_10 ,
    \FSM_onehot_state_reg[0]_11 ,
    \FSM_onehot_state_reg[0]_12 ,
    \FSM_onehot_state_reg[0]_13 ,
    \FSM_onehot_state_reg[0]_14 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 ,
    adc3_reset,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    \FSM_sequential_access_cs_reg[1] ,
    \bus2ip_addr_reg_reg[13] ,
    bank1_write,
    bank3_write,
    bank5_write,
    bank7_write,
    bank9_write,
    bank11_write,
    bank13_write,
    bank15_write,
    \bus2ip_addr_reg_reg[9]_1 ,
    \bus2ip_addr_reg_reg[15]_0 ,
    bank0_write,
    \FSM_sequential_access_cs_reg[1]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ,
    \FSM_sequential_access_cs_reg[2] ,
    \DATA_PHASE_WDT.data_timeout_reg ,
    \FSM_sequential_access_cs_reg[0] ,
    \FSM_sequential_access_cs_reg[0]_0 ,
    s_axi_arvalid_0,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac3_reset,
    dac2_reset,
    dac1_reset,
    dac0_reset,
    adc0_dsa_update_reg,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac3_restart,
    dac2_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    cs_ce_ld_enable_i,
    s_axi_aclk,
    Q,
    \FSM_sequential_fsm_cs_reg[1] ,
    adc0_por_req,
    const_req_adc0,
    dummy_read_req_reg,
    \FSM_sequential_fsm_cs_reg[2] ,
    dummy_read_req_reg_0,
    \FSM_onehot_state_reg[1]_0 ,
    axi_RdAck_reg,
    \IP2Bus_Data[26]_i_3_0 ,
    \IP2Bus_Data[31]_i_7_0 ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data_reg[15]_0 ,
    \IP2Bus_Data[15]_i_2_0 ,
    \IP2Bus_Data[14]_i_3_0 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[11]_0 ,
    \IP2Bus_Data_reg[8] ,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data[23]_i_2_0 ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data[30]_i_2_0 ,
    \IP2Bus_Data[2]_i_10_0 ,
    \IP2Bus_Data[23]_i_9_0 ,
    \IP2Bus_Data[31]_i_6_0 ,
    \dac0_ref_clk_freq_reg[0] ,
    \IP2Bus_Data[2]_i_35_0 ,
    \IP2Bus_Data_reg[2] ,
    \IP2Bus_Data[31]_i_18_0 ,
    \IP2Bus_Data[31]_i_18_1 ,
    \IP2Bus_Data[15]_i_2_1 ,
    \IP2Bus_Data[15]_i_3_0 ,
    \IP2Bus_Data_reg[7] ,
    \IP2Bus_Data[15]_i_3_1 ,
    \IP2Bus_Data[14]_i_5_0 ,
    \IP2Bus_Data_reg[23] ,
    \adc3_sample_rate_reg[0] ,
    \adc3_calibration_delay_i_reg[0] ,
    \IP2Bus_Data[23]_i_3_0 ,
    \IP2Bus_Data[19]_i_2_0 ,
    \IP2Bus_Data[18]_i_2_0 ,
    \IP2Bus_Data[2]_i_11_0 ,
    \IP2Bus_Data[31]_i_6_1 ,
    \IP2Bus_Data[31]_i_6_2 ,
    \IP2Bus_Data[31]_i_6_3 ,
    \adc3_calibration_shift4_reg[0] ,
    \IP2Bus_Data[23]_i_34_0 ,
    \IP2Bus_Data[2]_i_104_0 ,
    \adc3_calibration_timer_i_reg[0] ,
    \adc3_multi_band_reg[0] ,
    axi_read_req_r_reg,
    adc3_cmn_irq_en_reg,
    adc1_cmn_irq_en,
    \IP2Bus_Data[19]_i_2_1 ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data[31]_i_8_0 ,
    \IP2Bus_Data[31]_i_8_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data[23]_i_13_0 ,
    \IP2Bus_Data_reg[3] ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data[2]_i_4_0 ,
    \adc3_calibration_shift1_reg[0] ,
    \IP2Bus_Data[2]_i_15_0 ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data[31]_i_3_0 ,
    \IP2Bus_Data[31]_i_3_1 ,
    \IP2Bus_Data[23]_i_5_0 ,
    \IP2Bus_Data_reg[3]_0 ,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[0]_i_23_0 ,
    adc3_reset_reg,
    \IP2Bus_Data[1]_i_25_0 ,
    data21__2,
    \IP2Bus_Data[15]_i_26_1 ,
    \IP2Bus_Data_reg[14] ,
    \IP2Bus_Data_reg[5] ,
    \IP2Bus_Data[13]_i_20_0 ,
    \IP2Bus_Data[15]_i_7_0 ,
    \IP2Bus_Data_reg[15]_1 ,
    \IP2Bus_Data[15]_i_7_1 ,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_92_0 ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data_reg[18]_0 ,
    \IP2Bus_Data[31]_i_3_2 ,
    \IP2Bus_Data[31]_i_3_3 ,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[2]_i_125_0 ,
    \IP2Bus_Data[15]_i_27_0 ,
    \IP2Bus_Data[11]_i_8_0 ,
    adc31_disable_tdd_obs_input_reg,
    adc33_disable_tdd_obs_input_reg,
    adc32_disable_tdd_obs_input_reg,
    \IP2Bus_Data[2]_i_64_0 ,
    \IP2Bus_Data[23]_i_5_1 ,
    \IP2Bus_Data[15]_i_29_0 ,
    \IP2Bus_Data[10]_i_2_0 ,
    \IP2Bus_Data[15]_i_7_2 ,
    \IP2Bus_Data[31]_i_9_0 ,
    \IP2Bus_Data[31]_i_9_1 ,
    \IP2Bus_Data[1]_i_30_0 ,
    \IP2Bus_Data[1]_i_30_1 ,
    data21__0,
    \IP2Bus_Data[2]_i_132_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data_reg[23]_1 ,
    \adc3_cmn_en_reg[0] ,
    \IP2Bus_Data[15]_i_25_0 ,
    \IP2Bus_Data_reg[15]_2 ,
    \IP2Bus_Data[2]_i_56_0 ,
    \IP2Bus_Data[0]_i_6_0 ,
    \IP2Bus_Data[0]_i_25_0 ,
    \IP2Bus_Data[2]_i_49_0 ,
    \IP2Bus_Data[5]_i_5_0 ,
    irq_enables,
    \IP2Bus_Data[5]_i_17_0 ,
    \IP2Bus_Data[5]_i_17_1 ,
    \adc3_start_stage_reg[0] ,
    adc3_restart_reg,
    \IP2Bus_Data[1]_i_35_0 ,
    adc0_dsa_update_reg_reg,
    \IP2Bus_Data[1]_i_4_0 ,
    \IP2Bus_Data[4]_i_5_0 ,
    \IP2Bus_Data[16]_i_35_0 ,
    axi_read_req_r_reg_1,
    \IP2Bus_Data[31]_i_4_0 ,
    adc3_master_irq0,
    \IP2Bus_Data[6]_i_5_0 ,
    \IP2Bus_Data[3]_i_5_0 ,
    \IP2Bus_Data[2]_i_5_0 ,
    \IP2Bus_Data[25]_i_10_0 ,
    \IP2Bus_Data[25]_i_10_1 ,
    axi_read_req_r_reg_2,
    axi_read_req_r_reg_3,
    \IP2Bus_Data[0]_i_37_0 ,
    \IP2Bus_Data[0]_i_146_0 ,
    axi_timeout_en_reg,
    \IP2Bus_Data[2]_i_10_1 ,
    \adc3_sim_level_reg[0] ,
    adc2_cmn_irq_en,
    \IP2Bus_Data[3]_i_21_0 ,
    \IP2Bus_Data[0]_i_94_0 ,
    \adc3_clk_detect_reg[0] ,
    \IP2Bus_Data[3]_i_14_0 ,
    \IP2Bus_Data[3]_i_14_1 ,
    \IP2Bus_Data[11]_i_4_0 ,
    \IP2Bus_Data[2]_i_3_0 ,
    adc00_irq_en,
    p_47_in,
    \IP2Bus_Data[1]_i_16_0 ,
    adc01_irq_en,
    \IP2Bus_Data[2]_i_17_0 ,
    \IP2Bus_Data[2]_i_50_0 ,
    \IP2Bus_Data[3]_i_4_0 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[15]_i_21_1 ,
    \IP2Bus_Data[15]_i_4_0 ,
    \IP2Bus_Data_reg[19]_0 ,
    adc00_cm_overvol_irq,
    adc00_cm_undervol_irq,
    axi_read_req_r_reg_4,
    \adc3_slice0_irq_en_reg[2] ,
    \IP2Bus_Data[7]_i_2_0 ,
    adc0_cmn_irq_en,
    dac31_irq_en,
    \IP2Bus_Data[1]_i_24_0 ,
    \IP2Bus_Data[1]_i_24_1 ,
    dac33_irq_en,
    dac3_cmn_irq_en,
    \IP2Bus_Data[11]_i_9_0 ,
    \IP2Bus_Data[1]_i_9_0 ,
    \IP2Bus_Data[1]_i_9_1 ,
    dac21_irq_en,
    dac22_irq_en,
    dac23_irq_en,
    \IP2Bus_Data[3]_i_62_0 ,
    dac2_cmn_irq_en,
    dac20_irq_sync,
    \IP2Bus_Data[15]_i_60_0 ,
    \IP2Bus_Data[0]_i_22_0 ,
    \IP2Bus_Data[1]_i_31_0 ,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_31_1 ,
    \IP2Bus_Data[3]_i_71_0 ,
    dac13_irq_en,
    dac1_cmn_irq_en,
    \IP2Bus_Data[15]_i_66_0 ,
    dac10_irq_sync,
    p_52_in,
    \IP2Bus_Data[7]_i_39_0 ,
    \IP2Bus_Data[1]_i_12_0 ,
    \IP2Bus_Data[2]_i_19_0 ,
    dac02_irq_en,
    \IP2Bus_Data[3]_i_21_1 ,
    dac03_irq_en,
    \IP2Bus_Data[0]_i_60_0 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_55_0 ,
    dac0_cmn_irq_en,
    dac0_powerup_state_irq,
    \IP2Bus_Data[2]_i_122_0 ,
    \IP2Bus_Data[0]_i_65_0 ,
    \IP2Bus_Data[0]_i_113_0 ,
    \IP2Bus_Data[0]_i_113_1 ,
    \IP2Bus_Data[23]_i_50_0 ,
    \IP2Bus_Data[25]_i_10_2 ,
    \IP2Bus_Data_reg[0]_i_17_0 ,
    \IP2Bus_Data_reg[0]_i_17_1 ,
    \IP2Bus_Data[0]_i_21_0 ,
    \IP2Bus_Data[15]_i_29_1 ,
    \IP2Bus_Data[15]_i_29_2 ,
    \IP2Bus_Data[0]_i_21_1 ,
    \IP2Bus_Data[15]_i_29_3 ,
    \IP2Bus_Data[2]_i_5_1 ,
    \dac3_end_stage_reg[0] ,
    \IP2Bus_Data[1]_i_15_0 ,
    \IP2Bus_Data[0]_i_65_1 ,
    \IP2Bus_Data[2]_i_122_1 ,
    \IP2Bus_Data[0]_i_51_0 ,
    adc0_powerup_state_irq,
    dac30_irq_en,
    \IP2Bus_Data[2]_i_60_0 ,
    dac32_irq_en,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[0]_i_105_0 ,
    dac20_irq_en,
    \IP2Bus_Data[0]_i_111_0 ,
    axi_timeout_en_reg_0,
    axi_read_req_r_reg_6,
    \IP2Bus_Data[2]_i_69_0 ,
    dac12_irq_en,
    \IP2Bus_Data[0]_i_118_0 ,
    dac00_irq_en,
    \IP2Bus_Data[1]_i_36_0 ,
    dac01_irq_en,
    axi_RdAck_r_reg,
    \IP2Bus_Data[2]_i_33_0 ,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_33_1 ,
    \IP2Bus_Data[1]_i_53_0 ,
    adc21_irq_en,
    \IP2Bus_Data[0]_i_15_0 ,
    adc20_irq_en,
    \IP2Bus_Data[3]_i_12_0 ,
    adc23_irq_en,
    \IP2Bus_Data[3]_i_12_1 ,
    \IP2Bus_Data[15]_i_3_2 ,
    \IP2Bus_Data[19]_i_34_0 ,
    \IP2Bus_Data[19]_i_9_0 ,
    adc23_irq_sync,
    \IP2Bus_Data[19]_i_34_1 ,
    \IP2Bus_Data[14]_i_21_0 ,
    \IP2Bus_Data[15]_i_13_0 ,
    \adc3_slice3_irq_en_reg[2] ,
    axi_read_req_r_reg_7,
    \IP2Bus_Data[0]_i_7_0 ,
    adc10_irq_en,
    \IP2Bus_Data[1]_i_20_0 ,
    adc11_irq_en,
    \IP2Bus_Data[2]_i_11_1 ,
    adc12_irq_en,
    \IP2Bus_Data[2]_i_11_2 ,
    \IP2Bus_Data[3]_i_29_0 ,
    adc13_irq_en,
    \IP2Bus_Data[3]_i_29_1 ,
    adc10_irq_sync,
    \IP2Bus_Data[19]_i_8_0 ,
    adc10_cm_overvol_irq,
    \IP2Bus_Data[2]_i_11_3 ,
    \IP2Bus_Data[3]_i_7_0 ,
    \adc3_slice2_irq_en_reg[2] ,
    axi_read_req_r_reg_8,
    \IP2Bus_Data[15]_i_11_0 ,
    \IP2Bus_Data[19]_i_28_0 ,
    axi_read_req_r_reg_9,
    dac33_irq_sync,
    \IP2Bus_Data[15]_i_94_0 ,
    dac22_irq_sync,
    \IP2Bus_Data[15]_i_61_0 ,
    axi_read_req_r_reg_10,
    \IP2Bus_Data[29]_i_17_0 ,
    \IP2Bus_Data[30]_i_27_0 ,
    \IP2Bus_Data[16]_i_34_0 ,
    \IP2Bus_Data[1]_i_53_1 ,
    \adc3_calibration_shift0_reg[0] ,
    data24__4,
    adc22_disable_tdd_obs_input,
    adc22_tdd_obs_reg,
    adc22_disable_tdd_mode_input,
    \IP2Bus_Data[1]_i_53_2 ,
    \IP2Bus_Data[1]_i_53_3 ,
    \IP2Bus_Data[1]_i_53_4 ,
    data22__5,
    adc30_disable_tdd_obs_input_reg,
    data21__5,
    \adc3_fifo_disable_reg[0] ,
    adc12_disable_tdd_mode_input,
    data21__4,
    data22__4,
    \IP2Bus_Data[1]_i_20_1 ,
    \IP2Bus_Data[15]_i_4_1 ,
    CONTROL_ADC0,
    data23__3,
    data22__3,
    \IP2Bus_Data[1]_i_17_0 ,
    \IP2Bus_Data[1]_i_25_1 ,
    data22__2,
    dac3_fifo_disable,
    \IP2Bus_Data[1]_i_28_0 ,
    data22__1,
    \IP2Bus_Data[1]_i_65_0 ,
    dac2_fifo_disable,
    data21__1,
    data22__0,
    \IP2Bus_Data[15]_i_105_0 ,
    \IP2Bus_Data[1]_i_12_1 ,
    \IP2Bus_Data[1]_i_35_1 ,
    data21,
    dac0_fifo_disable,
    axi_read_req_r_reg_11,
    adc21_irq_sync,
    adc23_cm_overvol_irq,
    adc21_cm_overvol_irq,
    adc21_cm_undervol_irq,
    \IP2Bus_Data[19]_i_34_2 ,
    adc23_cm_undervol_irq,
    adc22_irq_sync,
    adc11_cm_undervol_irq,
    \IP2Bus_Data[19]_i_28_1 ,
    adc11_irq_sync,
    adc11_cm_overvol_irq,
    \IP2Bus_Data[19]_i_28_2 ,
    adc12_irq_sync,
    \IP2Bus_Data[14]_i_20_0 ,
    \IP2Bus_Data[15]_i_37_0 ,
    adc12_cm_overvol_irq,
    \IP2Bus_Data[18]_i_28_0 ,
    \IP2Bus_Data[2]_i_14_0 ,
    \IP2Bus_Data[3]_i_18_0 ,
    \IP2Bus_Data[19]_i_15_0 ,
    adc01_irq_sync,
    \IP2Bus_Data[14]_i_8_0 ,
    \IP2Bus_Data[15]_i_4_2 ,
    adc02_cm_undervol_irq,
    \IP2Bus_Data[19]_i_40_0 ,
    axi_read_req_r_reg_12,
    adc01_cm_undervol_irq,
    dac30_irq_sync,
    \IP2Bus_Data[15]_i_56_0 ,
    dac31_irq_sync,
    \IP2Bus_Data[15]_i_27_1 ,
    \IP2Bus_Data[14]_i_65_0 ,
    dac21_irq_sync,
    \IP2Bus_Data[14]_i_58_0 ,
    \IP2Bus_Data[15]_i_66_1 ,
    \IP2Bus_Data[15]_i_29_4 ,
    \IP2Bus_Data[4]_i_19_0 ,
    axi_read_req_r_reg_13,
    dac01_irq_sync,
    \IP2Bus_Data[15]_i_25_1 ,
    \IP2Bus_Data[2]_i_86_0 ,
    \IP2Bus_Data[1]_i_97_0 ,
    \IP2Bus_Data[2]_i_37_0 ,
    data24__3,
    \IP2Bus_Data[1]_i_51_0 ,
    \IP2Bus_Data[1]_i_17_1 ,
    \IP2Bus_Data[2]_i_43_0 ,
    \IP2Bus_Data[1]_i_17_2 ,
    p_1_out,
    data28,
    axi_read_req_r_reg_14,
    adc13_cm_undervol_irq,
    adc03_cm_undervol_irq,
    adc03_cm_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_57_0 ,
    dac23_irq_sync,
    \IP2Bus_Data[15]_i_98_0 ,
    \IP2Bus_Data[15]_i_105_1 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_54_0 ,
    dac03_irq_sync,
    \IP2Bus_Data[1]_i_51_1 ,
    \IP2Bus_Data[1]_i_51_2 ,
    \IP2Bus_Data[1]_i_51_3 ,
    adc12_tdd_obs_reg,
    adc12_disable_tdd_obs_input,
    data25,
    data26,
    \IP2Bus_Data[1]_i_17_3 ,
    CONTROL_ADC1,
    \IP2Bus_Data[2]_i_126_0 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_105_2 ,
    \IP2Bus_Data[2]_i_10_2 ,
    \IP2Bus_Data[2]_i_10_3 ,
    \IP2Bus_Data[2]_i_10_4 ,
    \IP2Bus_Data[0]_i_27_0 ,
    \IP2Bus_Data[2]_i_40_0 ,
    \IP2Bus_Data[2]_i_40_1 ,
    \IP2Bus_Data[2]_i_40_2 ,
    adc22_cm_undervol_irq,
    adc22_cm_overvol_irq,
    adc12_cm_undervol_irq,
    \IP2Bus_Data[15]_i_57_1 ,
    dac32_irq_sync,
    dac02_irq_sync,
    \IP2Bus_Data[15]_i_54_1 ,
    \IP2Bus_Data[2]_i_15_1 ,
    \adc3_calibration_shift2_reg[0] ,
    \adc3_calibration_shift3_reg[0] ,
    \IP2Bus_Data[2]_i_15_2 ,
    status,
    \IP2Bus_Data[3]_i_31_0 ,
    \IP2Bus_Data[0]_i_51_1 ,
    \IP2Bus_Data[1]_i_16_1 ,
    \IP2Bus_Data[2]_i_17_1 ,
    \IP2Bus_Data[3]_i_48_0 ,
    \IP2Bus_Data[3]_i_24_0 ,
    \IP2Bus_Data[3]_i_24_1 ,
    \IP2Bus_Data[3]_i_62_1 ,
    \IP2Bus_Data[3]_i_62_2 ,
    \IP2Bus_Data[0]_i_111_1 ,
    \IP2Bus_Data[3]_i_27_0 ,
    \IP2Bus_Data[0]_i_22_1 ,
    \IP2Bus_Data[3]_i_21_2 ,
    \IP2Bus_Data[2]_i_5_2 ,
    \IP2Bus_Data[3]_i_21_3 ,
    adc02_irq_en,
    adc03_irq_en,
    adc00_irq_sync,
    dac1_fifo_disable,
    \IP2Bus_Data[1]_i_61_0 ,
    \IP2Bus_Data[1]_i_61_1 ,
    data24__2,
    data23__2,
    data24__1,
    data23__1,
    \IP2Bus_Data[1]_i_65_1 ,
    \IP2Bus_Data[1]_i_65_2 ,
    \IP2Bus_Data[1]_i_67_0 ,
    \IP2Bus_Data[1]_i_67_1 ,
    data24__0,
    data23__0,
    data22,
    data23,
    data24,
    \IP2Bus_Data[1]_i_35_2 ,
    \IP2Bus_Data[1]_i_35_3 ,
    \IP2Bus_Data[0]_i_105_1 ,
    \IP2Bus_Data[0]_i_118_1 ,
    \IP2Bus_Data[0]_i_118_2 ,
    adc00_cal_freeze_reg,
    \IP2Bus_Data[3]_i_17_0 ,
    data21__3,
    dac10_irq_en,
    \IP2Bus_Data[25]_i_22_0 ,
    axi_read_req_r_reg_15,
    \FSM_onehot_state_reg[1]_1 ,
    dac3_drp_gnt,
    \FSM_onehot_state_reg[1]_2 ,
    dac2_drp_gnt,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    dac1_drp_gnt,
    access_type_reg,
    user_drp_drdy,
    \FSM_onehot_state_reg[4]_2 ,
    access_type_reg_0,
    \icount_out[12]_i_4_0 ,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_1,
    \icount_out[12]_i_4_1 ,
    \FSM_onehot_state_reg[1]_3 ,
    adc3_drp_gnt,
    \FSM_onehot_state_reg[4]_4 ,
    access_type_reg_2,
    \icount_out[12]_i_4_2 ,
    \FSM_onehot_state_reg[1]_4 ,
    adc2_drp_gnt,
    \FSM_onehot_state_reg[4]_5 ,
    adc0_drp_gnt,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[4]_6 ,
    adc1_drp_gnt,
    access_type_reg_3,
    s_axi_wready_reg_i_3_0,
    \FSM_onehot_state_reg[4]_7 ,
    access_type_reg_4,
    \icount_out[12]_i_4_3 ,
    access_type_reg_5,
    access_type_reg_6,
    \FSM_onehot_state_reg[4]_8 ,
    \FSM_onehot_state_reg[4]_9 ,
    \FSM_onehot_state_reg[4]_10 ,
    \FSM_onehot_state_reg[4]_11 ,
    \FSM_onehot_state_reg[4]_12 ,
    \IP2Bus_Data[31]_i_23_0 ,
    \IP2Bus_Data[31]_i_23_1 ,
    \IP2Bus_Data[23]_i_24_0 ,
    \IP2Bus_Data[19]_i_36_0 ,
    adc30_irq_sync,
    \IP2Bus_Data[2]_i_31_0 ,
    \IP2Bus_Data[2]_i_31_1 ,
    \IP2Bus_Data[2]_i_31_2 ,
    adc3_cmn_irq_en,
    axi_read_req_r_reg_16,
    axi_read_req_r_reg_17,
    \IP2Bus_Data[11]_i_21_0 ,
    \IP2Bus_Data[3]_i_32_0 ,
    \IP2Bus_Data[3]_i_32_1 ,
    \IP2Bus_Data[2]_i_28_0 ,
    \IP2Bus_Data[0]_i_13_0 ,
    \IP2Bus_Data[0]_i_13_1 ,
    \IP2Bus_Data[3]_i_10_0 ,
    \IP2Bus_Data[2]_i_7_0 ,
    adc32_irq_en,
    \IP2Bus_Data[2]_i_7_1 ,
    \IP2Bus_Data[0]_i_41_0 ,
    adc30_irq_en,
    \IP2Bus_Data[1]_i_58_0 ,
    adc31_irq_en,
    adc33_irq_en,
    adc30_cm_overvol_irq,
    adc30_cm_undervol_irq,
    \IP2Bus_Data[2]_i_7_2 ,
    \IP2Bus_Data[19]_i_60_0 ,
    adc33_irq_sync,
    \IP2Bus_Data[19]_i_36_1 ,
    \IP2Bus_Data[15]_i_31_0 ,
    \IP2Bus_Data[4]_i_19_1 ,
    \IP2Bus_Data[1]_i_57_0 ,
    \IP2Bus_Data[1]_i_57_1 ,
    \IP2Bus_Data[1]_i_57_2 ,
    \IP2Bus_Data[1]_i_57_3 ,
    \IP2Bus_Data[4]_i_20_0 ,
    \IP2Bus_Data[4]_i_20_1 ,
    \IP2Bus_Data[4]_i_20_2 ,
    \IP2Bus_Data[4]_i_20_3 ,
    adc33_cm_undervol_irq,
    adc33_cm_overvol_irq,
    adc32_irq_sync,
    \IP2Bus_Data[19]_i_36_2 ,
    adc31_irq_sync,
    adc31_cm_undervol_irq,
    adc31_cm_overvol_irq,
    adc0_dsa_update_reg_reg_0,
    \IP2Bus_Data[2]_i_81_0 ,
    \IP2Bus_Data[1]_i_106_0 ,
    \IP2Bus_Data[2]_i_31_3 ,
    \IP2Bus_Data[2]_i_31_4 ,
    \IP2Bus_Data[3]_i_80 ,
    adc32_cm_undervol_irq,
    adc32_cm_overvol_irq,
    \IP2Bus_Data[15]_i_2_2 ,
    \IP2Bus_Data[0]_i_6_1 ,
    \IP2Bus_Data[0]_i_6_2 ,
    \IP2Bus_Data[23]_i_52_0 ,
    \IP2Bus_Data[23]_i_52_1 ,
    \IP2Bus_Data[11]_i_3_0 ,
    axi_read_req_r_reg_18,
    s_axi_wdata,
    \IP2Bus_Data[11]_i_16_0 ,
    \IP2Bus_Data[0]_i_16_0 ,
    \IP2Bus_Data[0]_i_16_1 ,
    \IP2Bus_Data[0]_i_2_0 ,
    \IP2Bus_Data[0]_i_2_1 ,
    data27,
    \IP2Bus_Data[1]_i_12_2 ,
    s_axi_wready_reg_reg,
    \icount_out_reg[11] ,
    axi_avalid_reg,
    adc00_disable_cal_freeze_input_reg,
    axi_read_req_r_reg_19,
    \IP2Bus_Data[2]_i_122_2 ,
    axi_read_req_r_reg_20,
    axi_read_req_r_reg_21,
    \icount_out_reg[11]_0 ,
    counter_en_reg,
    \icount_out_reg[12] ,
    \icount_out_reg[12]_0 ,
    \FSM_sequential_access_cs_reg[0]_1 ,
    s_axi_aresetn,
    \FSM_sequential_access_cs_reg[0]_2 ,
    \FSM_sequential_access_cs_reg[0]_3 ,
    \FSM_sequential_access_cs_reg[0]_4 ,
    drp_RdAck_r,
    axi_RdAck,
    s_axi_arvalid,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ,
    s_axi_awvalid,
    s_axi_wvalid,
    \icount_out[12]_i_4_4 ,
    s_axi_wready_reg_i_4_0,
    \icount_out[12]_i_4_5 ,
    s_axi_wready_reg_i_3_1);
  output \FSM_onehot_state_reg[3] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[1] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output \FSM_onehot_state_reg[4] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output [31:0]D;
  output \bus2ip_addr_reg_reg[14] ;
  output \bus2ip_addr_reg_reg[15] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \bus2ip_addr_reg_reg[14]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  output \bus2ip_addr_reg_reg[16] ;
  output \IP2Bus_Data[23]_i_70_0 ;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_1 ;
  output \bus2ip_addr_reg_reg[9] ;
  output [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[11] ;
  output \bus2ip_addr_reg_reg[16]_2 ;
  output [4:0]\bus2ip_addr_reg_reg[14]_2 ;
  output [3:0]\bus2ip_addr_reg_reg[16]_3 ;
  output \bus2ip_addr_reg_reg[3] ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output [0:0]master_reset_reg_0;
  output [0:0]master_reset_reg_1;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  output dac3_drp_we;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  output dac2_drp_we;
  output dac0_drp_req;
  output dac1_drp_req;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  output adc3_drp_we;
  output [1:0]\FSM_onehot_state_reg[0]_4 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ;
  output [1:0]\FSM_onehot_state_reg[0]_5 ;
  output [1:0]\FSM_onehot_state_reg[0]_6 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  output adc0_drp_req;
  output adc2_drp_we;
  output adc1_drp_req;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output \FSM_onehot_state_reg[0]_10 ;
  output \FSM_onehot_state_reg[0]_11 ;
  output \FSM_onehot_state_reg[0]_12 ;
  output \FSM_onehot_state_reg[0]_13 ;
  output \FSM_onehot_state_reg[0]_14 ;
  output [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 ;
  output adc3_reset;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output \FSM_sequential_access_cs_reg[1] ;
  output \bus2ip_addr_reg_reg[13] ;
  output [15:0]bank1_write;
  output [15:0]bank3_write;
  output [15:0]bank5_write;
  output [15:0]bank7_write;
  output [26:0]bank9_write;
  output [23:0]bank11_write;
  output [23:0]bank13_write;
  output [23:0]bank15_write;
  output [0:0]\bus2ip_addr_reg_reg[9]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[15]_0 ;
  output [1:0]bank0_write;
  output \FSM_sequential_access_cs_reg[1]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  output \FSM_sequential_access_cs_reg[2] ;
  output \DATA_PHASE_WDT.data_timeout_reg ;
  output [0:0]\FSM_sequential_access_cs_reg[0] ;
  output \FSM_sequential_access_cs_reg[0]_0 ;
  output s_axi_arvalid_0;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac3_reset;
  output dac2_reset;
  output dac1_reset;
  output dac0_reset;
  output adc0_dsa_update_reg;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac3_restart;
  output dac2_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  input cs_ce_ld_enable_i;
  input s_axi_aclk;
  input [3:0]Q;
  input [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  input adc0_por_req;
  input const_req_adc0;
  input dummy_read_req_reg;
  input [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  input [3:0]dummy_read_req_reg_0;
  input \FSM_onehot_state_reg[1]_0 ;
  input [12:0]axi_RdAck_reg;
  input \IP2Bus_Data[26]_i_3_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input \IP2Bus_Data_reg[24] ;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[25]_0 ;
  input \IP2Bus_Data_reg[15] ;
  input [15:0]\IP2Bus_Data_reg[15]_0 ;
  input [15:0]\IP2Bus_Data[15]_i_2_0 ;
  input [12:0]\IP2Bus_Data[14]_i_3_0 ;
  input \IP2Bus_Data_reg[11] ;
  input \IP2Bus_Data_reg[11]_0 ;
  input \IP2Bus_Data_reg[8] ;
  input \IP2Bus_Data_reg[1] ;
  input [23:0]\IP2Bus_Data[23]_i_2_0 ;
  input \IP2Bus_Data_reg[26] ;
  input \IP2Bus_Data[30]_i_2_0 ;
  input [2:0]\IP2Bus_Data[2]_i_10_0 ;
  input [23:0]\IP2Bus_Data[23]_i_9_0 ;
  input [31:0]\IP2Bus_Data[31]_i_6_0 ;
  input \dac0_ref_clk_freq_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_35_0 ;
  input \IP2Bus_Data_reg[2] ;
  input [31:0]\IP2Bus_Data[31]_i_18_0 ;
  input [31:0]\IP2Bus_Data[31]_i_18_1 ;
  input [15:0]\IP2Bus_Data[15]_i_2_1 ;
  input [15:0]\IP2Bus_Data[15]_i_3_0 ;
  input \IP2Bus_Data_reg[7] ;
  input [15:0]\IP2Bus_Data[15]_i_3_1 ;
  input \IP2Bus_Data[14]_i_5_0 ;
  input [23:0]\IP2Bus_Data_reg[23] ;
  input \adc3_sample_rate_reg[0] ;
  input \adc3_calibration_delay_i_reg[0] ;
  input [23:0]\IP2Bus_Data[23]_i_3_0 ;
  input \IP2Bus_Data[19]_i_2_0 ;
  input \IP2Bus_Data[18]_i_2_0 ;
  input [2:0]\IP2Bus_Data[2]_i_11_0 ;
  input [31:0]\IP2Bus_Data[31]_i_6_1 ;
  input [31:0]\IP2Bus_Data[31]_i_6_2 ;
  input [31:0]\IP2Bus_Data[31]_i_6_3 ;
  input \adc3_calibration_shift4_reg[0] ;
  input [23:0]\IP2Bus_Data[23]_i_34_0 ;
  input [2:0]\IP2Bus_Data[2]_i_104_0 ;
  input \adc3_calibration_timer_i_reg[0] ;
  input \adc3_multi_band_reg[0] ;
  input axi_read_req_r_reg;
  input adc3_cmn_irq_en_reg;
  input adc1_cmn_irq_en;
  input \IP2Bus_Data[19]_i_2_1 ;
  input \IP2Bus_Data_reg[18] ;
  input [31:0]\IP2Bus_Data[31]_i_8_0 ;
  input [31:0]\IP2Bus_Data[31]_i_8_1 ;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input [23:0]\IP2Bus_Data[23]_i_13_0 ;
  input \IP2Bus_Data_reg[3] ;
  input [23:0]STATUS_COMMON;
  input [3:0]\IP2Bus_Data_reg[19] ;
  input [2:0]\IP2Bus_Data[2]_i_4_0 ;
  input \adc3_calibration_shift1_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_15_0 ;
  input \IP2Bus_Data_reg[31]_0 ;
  input [31:0]\IP2Bus_Data[31]_i_3_0 ;
  input [31:0]\IP2Bus_Data[31]_i_3_1 ;
  input [23:0]\IP2Bus_Data[23]_i_5_0 ;
  input \IP2Bus_Data_reg[3]_0 ;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input \IP2Bus_Data[0]_i_23_0 ;
  input adc3_reset_reg;
  input [1:0]\IP2Bus_Data[1]_i_25_0 ;
  input [0:0]data21__2;
  input [15:0]\IP2Bus_Data[15]_i_26_1 ;
  input \IP2Bus_Data_reg[14] ;
  input \IP2Bus_Data_reg[5] ;
  input \IP2Bus_Data[13]_i_20_0 ;
  input [15:0]\IP2Bus_Data[15]_i_7_0 ;
  input [15:0]\IP2Bus_Data_reg[15]_1 ;
  input [15:0]\IP2Bus_Data[15]_i_7_1 ;
  input \adc3_slice1_irq_en_reg[2] ;
  input [1:0]\IP2Bus_Data[15]_i_92_0 ;
  input [23:0]\IP2Bus_Data_reg[23]_0 ;
  input \IP2Bus_Data_reg[18]_0 ;
  input [31:0]\IP2Bus_Data[31]_i_3_2 ;
  input [31:0]\IP2Bus_Data[31]_i_3_3 ;
  input axi_read_req_r_reg_0;
  input [2:0]\IP2Bus_Data[2]_i_125_0 ;
  input [15:0]\IP2Bus_Data[15]_i_27_0 ;
  input [3:0]\IP2Bus_Data[11]_i_8_0 ;
  input adc31_disable_tdd_obs_input_reg;
  input adc33_disable_tdd_obs_input_reg;
  input adc32_disable_tdd_obs_input_reg;
  input [2:0]\IP2Bus_Data[2]_i_64_0 ;
  input [22:0]\IP2Bus_Data[23]_i_5_1 ;
  input [15:0]\IP2Bus_Data[15]_i_29_0 ;
  input \IP2Bus_Data[10]_i_2_0 ;
  input [15:0]\IP2Bus_Data[15]_i_7_2 ;
  input [31:0]\IP2Bus_Data[31]_i_9_0 ;
  input [31:0]\IP2Bus_Data[31]_i_9_1 ;
  input [1:0]\IP2Bus_Data[1]_i_30_0 ;
  input [1:0]\IP2Bus_Data[1]_i_30_1 ;
  input [0:0]data21__0;
  input [2:0]\IP2Bus_Data[2]_i_132_0 ;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [31:0]\IP2Bus_Data_reg[31]_2 ;
  input [23:0]\IP2Bus_Data_reg[23]_1 ;
  input \adc3_cmn_en_reg[0] ;
  input [15:0]\IP2Bus_Data[15]_i_25_0 ;
  input [15:0]\IP2Bus_Data_reg[15]_2 ;
  input [2:0]\IP2Bus_Data[2]_i_56_0 ;
  input \IP2Bus_Data[0]_i_6_0 ;
  input \IP2Bus_Data[0]_i_25_0 ;
  input [2:0]\IP2Bus_Data[2]_i_49_0 ;
  input \IP2Bus_Data[5]_i_5_0 ;
  input [7:0]irq_enables;
  input \IP2Bus_Data[5]_i_17_0 ;
  input \IP2Bus_Data[5]_i_17_1 ;
  input \adc3_start_stage_reg[0] ;
  input adc3_restart_reg;
  input \IP2Bus_Data[1]_i_35_0 ;
  input adc0_dsa_update_reg_reg;
  input \IP2Bus_Data[1]_i_4_0 ;
  input \IP2Bus_Data[4]_i_5_0 ;
  input \IP2Bus_Data[16]_i_35_0 ;
  input axi_read_req_r_reg_1;
  input \IP2Bus_Data[31]_i_4_0 ;
  input adc3_master_irq0;
  input \IP2Bus_Data[6]_i_5_0 ;
  input \IP2Bus_Data[3]_i_5_0 ;
  input \IP2Bus_Data[2]_i_5_0 ;
  input \IP2Bus_Data[25]_i_10_0 ;
  input \IP2Bus_Data[25]_i_10_1 ;
  input axi_read_req_r_reg_2;
  input axi_read_req_r_reg_3;
  input \IP2Bus_Data[0]_i_37_0 ;
  input \IP2Bus_Data[0]_i_146_0 ;
  input axi_timeout_en_reg;
  input [2:0]\IP2Bus_Data[2]_i_10_1 ;
  input \adc3_sim_level_reg[0] ;
  input adc2_cmn_irq_en;
  input \IP2Bus_Data[3]_i_21_0 ;
  input \IP2Bus_Data[0]_i_94_0 ;
  input \adc3_clk_detect_reg[0] ;
  input [3:0]\IP2Bus_Data[3]_i_14_0 ;
  input [3:0]\IP2Bus_Data[3]_i_14_1 ;
  input [3:0]\IP2Bus_Data[11]_i_4_0 ;
  input [2:0]\IP2Bus_Data[2]_i_3_0 ;
  input adc00_irq_en;
  input [7:0]p_47_in;
  input \IP2Bus_Data[1]_i_16_0 ;
  input adc01_irq_en;
  input \IP2Bus_Data[2]_i_17_0 ;
  input [2:0]\IP2Bus_Data[2]_i_50_0 ;
  input \IP2Bus_Data[3]_i_4_0 ;
  input [15:0]\IP2Bus_Data[15]_i_21_0 ;
  input [15:0]\IP2Bus_Data[15]_i_21_1 ;
  input [15:0]\IP2Bus_Data[15]_i_4_0 ;
  input [6:0]\IP2Bus_Data_reg[19]_0 ;
  input adc00_cm_overvol_irq;
  input adc00_cm_undervol_irq;
  input axi_read_req_r_reg_4;
  input \adc3_slice0_irq_en_reg[2] ;
  input [7:0]\IP2Bus_Data[7]_i_2_0 ;
  input adc0_cmn_irq_en;
  input dac31_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_24_0 ;
  input \IP2Bus_Data[1]_i_24_1 ;
  input dac33_irq_en;
  input dac3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_9_0 ;
  input [1:0]\IP2Bus_Data[1]_i_9_0 ;
  input \IP2Bus_Data[1]_i_9_1 ;
  input dac21_irq_en;
  input dac22_irq_en;
  input dac23_irq_en;
  input \IP2Bus_Data[3]_i_62_0 ;
  input dac2_cmn_irq_en;
  input [1:0]dac20_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_60_0 ;
  input \IP2Bus_Data[0]_i_22_0 ;
  input [1:0]\IP2Bus_Data[1]_i_31_0 ;
  input dac11_irq_en;
  input \IP2Bus_Data[1]_i_31_1 ;
  input \IP2Bus_Data[3]_i_71_0 ;
  input dac13_irq_en;
  input dac1_cmn_irq_en;
  input [1:0]\IP2Bus_Data[15]_i_66_0 ;
  input [1:0]dac10_irq_sync;
  input [7:0]p_52_in;
  input [7:0]\IP2Bus_Data[7]_i_39_0 ;
  input [1:0]\IP2Bus_Data[1]_i_12_0 ;
  input \IP2Bus_Data[2]_i_19_0 ;
  input dac02_irq_en;
  input \IP2Bus_Data[3]_i_21_1 ;
  input dac03_irq_en;
  input \IP2Bus_Data[0]_i_60_0 ;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_55_0 ;
  input dac0_cmn_irq_en;
  input dac0_powerup_state_irq;
  input \IP2Bus_Data[2]_i_122_0 ;
  input \IP2Bus_Data[0]_i_65_0 ;
  input \IP2Bus_Data[0]_i_113_0 ;
  input \IP2Bus_Data[0]_i_113_1 ;
  input \IP2Bus_Data[23]_i_50_0 ;
  input \IP2Bus_Data[25]_i_10_2 ;
  input \IP2Bus_Data_reg[0]_i_17_0 ;
  input \IP2Bus_Data_reg[0]_i_17_1 ;
  input \IP2Bus_Data[0]_i_21_0 ;
  input \IP2Bus_Data[15]_i_29_1 ;
  input [15:0]\IP2Bus_Data[15]_i_29_2 ;
  input \IP2Bus_Data[0]_i_21_1 ;
  input [15:0]\IP2Bus_Data[15]_i_29_3 ;
  input \IP2Bus_Data[2]_i_5_1 ;
  input \dac3_end_stage_reg[0] ;
  input \IP2Bus_Data[1]_i_15_0 ;
  input \IP2Bus_Data[0]_i_65_1 ;
  input \IP2Bus_Data[2]_i_122_1 ;
  input \IP2Bus_Data[0]_i_51_0 ;
  input adc0_powerup_state_irq;
  input dac30_irq_en;
  input \IP2Bus_Data[2]_i_60_0 ;
  input dac32_irq_en;
  input axi_read_req_r_reg_5;
  input \IP2Bus_Data[0]_i_105_0 ;
  input dac20_irq_en;
  input \IP2Bus_Data[0]_i_111_0 ;
  input axi_timeout_en_reg_0;
  input axi_read_req_r_reg_6;
  input \IP2Bus_Data[2]_i_69_0 ;
  input dac12_irq_en;
  input \IP2Bus_Data[0]_i_118_0 ;
  input dac00_irq_en;
  input \IP2Bus_Data[1]_i_36_0 ;
  input dac01_irq_en;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[2]_i_33_0 ;
  input adc22_irq_en;
  input \IP2Bus_Data[2]_i_33_1 ;
  input \IP2Bus_Data[1]_i_53_0 ;
  input adc21_irq_en;
  input \IP2Bus_Data[0]_i_15_0 ;
  input adc20_irq_en;
  input \IP2Bus_Data[3]_i_12_0 ;
  input adc23_irq_en;
  input \IP2Bus_Data[3]_i_12_1 ;
  input \IP2Bus_Data[15]_i_3_2 ;
  input [6:0]\IP2Bus_Data[19]_i_34_0 ;
  input [6:0]\IP2Bus_Data[19]_i_9_0 ;
  input [1:0]adc23_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_34_1 ;
  input \IP2Bus_Data[14]_i_21_0 ;
  input [15:0]\IP2Bus_Data[15]_i_13_0 ;
  input \adc3_slice3_irq_en_reg[2] ;
  input axi_read_req_r_reg_7;
  input \IP2Bus_Data[0]_i_7_0 ;
  input adc10_irq_en;
  input \IP2Bus_Data[1]_i_20_0 ;
  input adc11_irq_en;
  input \IP2Bus_Data[2]_i_11_1 ;
  input adc12_irq_en;
  input \IP2Bus_Data[2]_i_11_2 ;
  input \IP2Bus_Data[3]_i_29_0 ;
  input adc13_irq_en;
  input \IP2Bus_Data[3]_i_29_1 ;
  input [1:0]adc10_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_8_0 ;
  input adc10_cm_overvol_irq;
  input \IP2Bus_Data[2]_i_11_3 ;
  input \IP2Bus_Data[3]_i_7_0 ;
  input \adc3_slice2_irq_en_reg[2] ;
  input axi_read_req_r_reg_8;
  input [15:0]\IP2Bus_Data[15]_i_11_0 ;
  input [6:0]\IP2Bus_Data[19]_i_28_0 ;
  input axi_read_req_r_reg_9;
  input [1:0]dac33_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_94_0 ;
  input [1:0]dac22_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_61_0 ;
  input axi_read_req_r_reg_10;
  input \IP2Bus_Data[29]_i_17_0 ;
  input \IP2Bus_Data[30]_i_27_0 ;
  input \IP2Bus_Data[16]_i_34_0 ;
  input [1:0]\IP2Bus_Data[1]_i_53_1 ;
  input \adc3_calibration_shift0_reg[0] ;
  input [2:0]data24__4;
  input adc22_disable_tdd_obs_input;
  input adc22_tdd_obs_reg;
  input adc22_disable_tdd_mode_input;
  input [1:0]\IP2Bus_Data[1]_i_53_2 ;
  input [1:0]\IP2Bus_Data[1]_i_53_3 ;
  input [1:0]\IP2Bus_Data[1]_i_53_4 ;
  input [2:0]data22__5;
  input adc30_disable_tdd_obs_input_reg;
  input [2:0]data21__5;
  input \adc3_fifo_disable_reg[0] ;
  input adc12_disable_tdd_mode_input;
  input [2:0]data21__4;
  input [2:0]data22__4;
  input [1:0]\IP2Bus_Data[1]_i_20_1 ;
  input [15:0]\IP2Bus_Data[15]_i_4_1 ;
  input [7:0]CONTROL_ADC0;
  input [5:0]data23__3;
  input [0:0]data22__3;
  input [1:0]\IP2Bus_Data[1]_i_17_0 ;
  input [1:0]\IP2Bus_Data[1]_i_25_1 ;
  input [0:0]data22__2;
  input [0:0]dac3_fifo_disable;
  input [1:0]\IP2Bus_Data[1]_i_28_0 ;
  input [0:0]data22__1;
  input [1:0]\IP2Bus_Data[1]_i_65_0 ;
  input [0:0]dac2_fifo_disable;
  input [0:0]data21__1;
  input [0:0]data22__0;
  input \IP2Bus_Data[15]_i_105_0 ;
  input [1:0]\IP2Bus_Data[1]_i_12_1 ;
  input [1:0]\IP2Bus_Data[1]_i_35_1 ;
  input [0:0]data21;
  input [0:0]dac0_fifo_disable;
  input axi_read_req_r_reg_11;
  input [2:0]adc21_irq_sync;
  input adc23_cm_overvol_irq;
  input adc21_cm_overvol_irq;
  input adc21_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_34_2 ;
  input adc23_cm_undervol_irq;
  input [2:0]adc22_irq_sync;
  input adc11_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_28_1 ;
  input [2:0]adc11_irq_sync;
  input adc11_cm_overvol_irq;
  input [4:0]\IP2Bus_Data[19]_i_28_2 ;
  input [1:0]adc12_irq_sync;
  input \IP2Bus_Data[14]_i_20_0 ;
  input \IP2Bus_Data[15]_i_37_0 ;
  input adc12_cm_overvol_irq;
  input \IP2Bus_Data[18]_i_28_0 ;
  input \IP2Bus_Data[2]_i_14_0 ;
  input \IP2Bus_Data[3]_i_18_0 ;
  input [6:0]\IP2Bus_Data[19]_i_15_0 ;
  input [1:0]adc01_irq_sync;
  input \IP2Bus_Data[14]_i_8_0 ;
  input \IP2Bus_Data[15]_i_4_2 ;
  input adc02_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_40_0 ;
  input axi_read_req_r_reg_12;
  input adc01_cm_undervol_irq;
  input [1:0]dac30_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_56_0 ;
  input [1:0]dac31_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_27_1 ;
  input \IP2Bus_Data[14]_i_65_0 ;
  input [0:0]dac21_irq_sync;
  input \IP2Bus_Data[14]_i_58_0 ;
  input \IP2Bus_Data[15]_i_66_1 ;
  input [1:0]\IP2Bus_Data[15]_i_29_4 ;
  input \IP2Bus_Data[4]_i_19_0 ;
  input axi_read_req_r_reg_13;
  input [1:0]dac01_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_25_1 ;
  input [2:0]\IP2Bus_Data[2]_i_86_0 ;
  input [1:0]\IP2Bus_Data[1]_i_97_0 ;
  input [2:0]\IP2Bus_Data[2]_i_37_0 ;
  input [2:0]data24__3;
  input [1:0]\IP2Bus_Data[1]_i_51_0 ;
  input [1:0]\IP2Bus_Data[1]_i_17_1 ;
  input [2:0]\IP2Bus_Data[2]_i_43_0 ;
  input [1:0]\IP2Bus_Data[1]_i_17_2 ;
  input [0:0]p_1_out;
  input [2:0]data28;
  input axi_read_req_r_reg_14;
  input adc13_cm_undervol_irq;
  input adc03_cm_undervol_irq;
  input adc03_cm_overvol_irq;
  input [2:0]adc03_irq_sync;
  input \IP2Bus_Data[15]_i_57_0 ;
  input [1:0]dac23_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_98_0 ;
  input [1:0]\IP2Bus_Data[15]_i_105_1 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_54_0 ;
  input [1:0]dac03_irq_sync;
  input [1:0]\IP2Bus_Data[1]_i_51_1 ;
  input [1:0]\IP2Bus_Data[1]_i_51_2 ;
  input [1:0]\IP2Bus_Data[1]_i_51_3 ;
  input adc12_tdd_obs_reg;
  input adc12_disable_tdd_obs_input;
  input [1:0]data25;
  input [1:0]data26;
  input [0:0]\IP2Bus_Data[1]_i_17_3 ;
  input [2:0]CONTROL_ADC1;
  input \IP2Bus_Data[2]_i_126_0 ;
  input [1:0]dac12_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_105_2 ;
  input [2:0]\IP2Bus_Data[2]_i_10_2 ;
  input [2:0]\IP2Bus_Data[2]_i_10_3 ;
  input [2:0]\IP2Bus_Data[2]_i_10_4 ;
  input \IP2Bus_Data[0]_i_27_0 ;
  input [2:0]\IP2Bus_Data[2]_i_40_0 ;
  input [2:0]\IP2Bus_Data[2]_i_40_1 ;
  input [2:0]\IP2Bus_Data[2]_i_40_2 ;
  input adc22_cm_undervol_irq;
  input adc22_cm_overvol_irq;
  input adc12_cm_undervol_irq;
  input [1:0]\IP2Bus_Data[15]_i_57_1 ;
  input [1:0]dac32_irq_sync;
  input [1:0]dac02_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_54_1 ;
  input [2:0]\IP2Bus_Data[2]_i_15_1 ;
  input \adc3_calibration_shift2_reg[0] ;
  input \adc3_calibration_shift3_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_15_2 ;
  input [3:0]status;
  input [3:0]\IP2Bus_Data[3]_i_31_0 ;
  input \IP2Bus_Data[0]_i_51_1 ;
  input \IP2Bus_Data[1]_i_16_1 ;
  input \IP2Bus_Data[2]_i_17_1 ;
  input \IP2Bus_Data[3]_i_48_0 ;
  input [3:0]\IP2Bus_Data[3]_i_24_0 ;
  input [3:0]\IP2Bus_Data[3]_i_24_1 ;
  input [3:0]\IP2Bus_Data[3]_i_62_1 ;
  input [3:0]\IP2Bus_Data[3]_i_62_2 ;
  input \IP2Bus_Data[0]_i_111_1 ;
  input [3:0]\IP2Bus_Data[3]_i_27_0 ;
  input \IP2Bus_Data[0]_i_22_1 ;
  input [3:0]\IP2Bus_Data[3]_i_21_2 ;
  input \IP2Bus_Data[2]_i_5_2 ;
  input \IP2Bus_Data[3]_i_21_3 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input [2:0]adc00_irq_sync;
  input [0:0]dac1_fifo_disable;
  input [1:0]\IP2Bus_Data[1]_i_61_0 ;
  input [1:0]\IP2Bus_Data[1]_i_61_1 ;
  input [0:0]data24__2;
  input [0:0]data23__2;
  input [0:0]data24__1;
  input [0:0]data23__1;
  input [1:0]\IP2Bus_Data[1]_i_65_1 ;
  input [1:0]\IP2Bus_Data[1]_i_65_2 ;
  input [1:0]\IP2Bus_Data[1]_i_67_0 ;
  input [1:0]\IP2Bus_Data[1]_i_67_1 ;
  input [0:0]data24__0;
  input [0:0]data23__0;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]data24;
  input [1:0]\IP2Bus_Data[1]_i_35_2 ;
  input [1:0]\IP2Bus_Data[1]_i_35_3 ;
  input \IP2Bus_Data[0]_i_105_1 ;
  input \IP2Bus_Data[0]_i_118_1 ;
  input \IP2Bus_Data[0]_i_118_2 ;
  input adc00_cal_freeze_reg;
  input \IP2Bus_Data[3]_i_17_0 ;
  input [0:0]data21__3;
  input dac10_irq_en;
  input \IP2Bus_Data[25]_i_22_0 ;
  input axi_read_req_r_reg_15;
  input [1:0]\FSM_onehot_state_reg[1]_1 ;
  input dac3_drp_gnt;
  input [1:0]\FSM_onehot_state_reg[1]_2 ;
  input dac2_drp_gnt;
  input \FSM_onehot_state_reg[4]_0 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input dac1_drp_gnt;
  input access_type_reg;
  input user_drp_drdy;
  input \FSM_onehot_state_reg[4]_2 ;
  input access_type_reg_0;
  input \icount_out[12]_i_4_0 ;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_1;
  input \icount_out[12]_i_4_1 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input adc3_drp_gnt;
  input \FSM_onehot_state_reg[4]_4 ;
  input access_type_reg_2;
  input \icount_out[12]_i_4_2 ;
  input [1:0]\FSM_onehot_state_reg[1]_4 ;
  input adc2_drp_gnt;
  input \FSM_onehot_state_reg[4]_5 ;
  input adc0_drp_gnt;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[4]_6 ;
  input adc1_drp_gnt;
  input access_type_reg_3;
  input s_axi_wready_reg_i_3_0;
  input \FSM_onehot_state_reg[4]_7 ;
  input access_type_reg_4;
  input \icount_out[12]_i_4_3 ;
  input access_type_reg_5;
  input access_type_reg_6;
  input \FSM_onehot_state_reg[4]_8 ;
  input \FSM_onehot_state_reg[4]_9 ;
  input \FSM_onehot_state_reg[4]_10 ;
  input \FSM_onehot_state_reg[4]_11 ;
  input \FSM_onehot_state_reg[4]_12 ;
  input [31:0]\IP2Bus_Data[31]_i_23_0 ;
  input [31:0]\IP2Bus_Data[31]_i_23_1 ;
  input [23:0]\IP2Bus_Data[23]_i_24_0 ;
  input [6:0]\IP2Bus_Data[19]_i_36_0 ;
  input [2:0]adc30_irq_sync;
  input [2:0]\IP2Bus_Data[2]_i_31_0 ;
  input [2:0]\IP2Bus_Data[2]_i_31_1 ;
  input [2:0]\IP2Bus_Data[2]_i_31_2 ;
  input adc3_cmn_irq_en;
  input axi_read_req_r_reg_16;
  input axi_read_req_r_reg_17;
  input [3:0]\IP2Bus_Data[11]_i_21_0 ;
  input [3:0]\IP2Bus_Data[3]_i_32_0 ;
  input [3:0]\IP2Bus_Data[3]_i_32_1 ;
  input [2:0]\IP2Bus_Data[2]_i_28_0 ;
  input \IP2Bus_Data[0]_i_13_0 ;
  input \IP2Bus_Data[0]_i_13_1 ;
  input \IP2Bus_Data[3]_i_10_0 ;
  input \IP2Bus_Data[2]_i_7_0 ;
  input adc32_irq_en;
  input \IP2Bus_Data[2]_i_7_1 ;
  input \IP2Bus_Data[0]_i_41_0 ;
  input adc30_irq_en;
  input \IP2Bus_Data[1]_i_58_0 ;
  input adc31_irq_en;
  input adc33_irq_en;
  input adc30_cm_overvol_irq;
  input adc30_cm_undervol_irq;
  input \IP2Bus_Data[2]_i_7_2 ;
  input [6:0]\IP2Bus_Data[19]_i_60_0 ;
  input [2:0]adc33_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_36_1 ;
  input [15:0]\IP2Bus_Data[15]_i_31_0 ;
  input \IP2Bus_Data[4]_i_19_1 ;
  input [1:0]\IP2Bus_Data[1]_i_57_0 ;
  input [1:0]\IP2Bus_Data[1]_i_57_1 ;
  input [1:0]\IP2Bus_Data[1]_i_57_2 ;
  input [1:0]\IP2Bus_Data[1]_i_57_3 ;
  input [2:0]\IP2Bus_Data[4]_i_20_0 ;
  input [2:0]\IP2Bus_Data[4]_i_20_1 ;
  input [2:0]\IP2Bus_Data[4]_i_20_2 ;
  input [2:0]\IP2Bus_Data[4]_i_20_3 ;
  input adc33_cm_undervol_irq;
  input adc33_cm_overvol_irq;
  input [2:0]adc32_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_36_2 ;
  input [2:0]adc31_irq_sync;
  input adc31_cm_undervol_irq;
  input adc31_cm_overvol_irq;
  input adc0_dsa_update_reg_reg_0;
  input [2:0]\IP2Bus_Data[2]_i_81_0 ;
  input [1:0]\IP2Bus_Data[1]_i_106_0 ;
  input [2:0]\IP2Bus_Data[2]_i_31_3 ;
  input [2:0]\IP2Bus_Data[2]_i_31_4 ;
  input \IP2Bus_Data[3]_i_80 ;
  input adc32_cm_undervol_irq;
  input adc32_cm_overvol_irq;
  input \IP2Bus_Data[15]_i_2_2 ;
  input \IP2Bus_Data[0]_i_6_1 ;
  input \IP2Bus_Data[0]_i_6_2 ;
  input \IP2Bus_Data[23]_i_52_0 ;
  input \IP2Bus_Data[23]_i_52_1 ;
  input [3:0]\IP2Bus_Data[11]_i_3_0 ;
  input axi_read_req_r_reg_18;
  input [0:0]s_axi_wdata;
  input [3:0]\IP2Bus_Data[11]_i_16_0 ;
  input \IP2Bus_Data[0]_i_16_0 ;
  input \IP2Bus_Data[0]_i_16_1 ;
  input \IP2Bus_Data[0]_i_2_0 ;
  input \IP2Bus_Data[0]_i_2_1 ;
  input [2:0]data27;
  input \IP2Bus_Data[1]_i_12_2 ;
  input [2:0]s_axi_wready_reg_reg;
  input \icount_out_reg[11] ;
  input axi_avalid_reg;
  input adc00_disable_cal_freeze_input_reg;
  input axi_read_req_r_reg_19;
  input \IP2Bus_Data[2]_i_122_2 ;
  input axi_read_req_r_reg_20;
  input axi_read_req_r_reg_21;
  input \icount_out_reg[11]_0 ;
  input counter_en_reg;
  input \icount_out_reg[12] ;
  input \icount_out_reg[12]_0 ;
  input \FSM_sequential_access_cs_reg[0]_1 ;
  input s_axi_aresetn;
  input \FSM_sequential_access_cs_reg[0]_2 ;
  input \FSM_sequential_access_cs_reg[0]_3 ;
  input \FSM_sequential_access_cs_reg[0]_4 ;
  input drp_RdAck_r;
  input axi_RdAck;
  input s_axi_arvalid;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input \icount_out[12]_i_4_4 ;
  input s_axi_wready_reg_i_4_0;
  input \icount_out[12]_i_4_5 ;
  input s_axi_wready_reg_i_3_1;

  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire [7:0]CONTROL_ADC0;
  wire [2:0]CONTROL_ADC1;
  wire [31:0]D;
  wire \DATA_PHASE_WDT.data_timeout_reg ;
  wire [0:0]E;
  wire \FSM_onehot_state[4]_i_8_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[0]_10 ;
  wire \FSM_onehot_state_reg[0]_11 ;
  wire \FSM_onehot_state_reg[0]_12 ;
  wire \FSM_onehot_state_reg[0]_13 ;
  wire \FSM_onehot_state_reg[0]_14 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire [1:0]\FSM_onehot_state_reg[0]_4 ;
  wire [1:0]\FSM_onehot_state_reg[0]_5 ;
  wire [1:0]\FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire [1:0]\FSM_onehot_state_reg[1]_1 ;
  wire [1:0]\FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire [1:0]\FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_10 ;
  wire \FSM_onehot_state_reg[4]_11 ;
  wire \FSM_onehot_state_reg[4]_12 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire \FSM_onehot_state_reg[4]_6 ;
  wire \FSM_onehot_state_reg[4]_7 ;
  wire \FSM_onehot_state_reg[4]_8 ;
  wire \FSM_onehot_state_reg[4]_9 ;
  wire [0:0]\FSM_sequential_access_cs_reg[0] ;
  wire \FSM_sequential_access_cs_reg[0]_0 ;
  wire \FSM_sequential_access_cs_reg[0]_1 ;
  wire \FSM_sequential_access_cs_reg[0]_2 ;
  wire \FSM_sequential_access_cs_reg[0]_3 ;
  wire \FSM_sequential_access_cs_reg[0]_4 ;
  wire \FSM_sequential_access_cs_reg[1] ;
  wire \FSM_sequential_access_cs_reg[1]_0 ;
  wire \FSM_sequential_access_cs_reg[2] ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ;
  wire [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ;
  wire \IP2Bus_Data[0]_i_100_n_0 ;
  wire \IP2Bus_Data[0]_i_101_n_0 ;
  wire \IP2Bus_Data[0]_i_102_n_0 ;
  wire \IP2Bus_Data[0]_i_105_0 ;
  wire \IP2Bus_Data[0]_i_105_1 ;
  wire \IP2Bus_Data[0]_i_105_n_0 ;
  wire \IP2Bus_Data[0]_i_106_n_0 ;
  wire \IP2Bus_Data[0]_i_107_n_0 ;
  wire \IP2Bus_Data[0]_i_108_n_0 ;
  wire \IP2Bus_Data[0]_i_109_n_0 ;
  wire \IP2Bus_Data[0]_i_10_n_0 ;
  wire \IP2Bus_Data[0]_i_110_n_0 ;
  wire \IP2Bus_Data[0]_i_111_0 ;
  wire \IP2Bus_Data[0]_i_111_1 ;
  wire \IP2Bus_Data[0]_i_111_n_0 ;
  wire \IP2Bus_Data[0]_i_112_n_0 ;
  wire \IP2Bus_Data[0]_i_113_0 ;
  wire \IP2Bus_Data[0]_i_113_1 ;
  wire \IP2Bus_Data[0]_i_113_n_0 ;
  wire \IP2Bus_Data[0]_i_115_n_0 ;
  wire \IP2Bus_Data[0]_i_116_n_0 ;
  wire \IP2Bus_Data[0]_i_117_n_0 ;
  wire \IP2Bus_Data[0]_i_118_0 ;
  wire \IP2Bus_Data[0]_i_118_1 ;
  wire \IP2Bus_Data[0]_i_118_2 ;
  wire \IP2Bus_Data[0]_i_118_n_0 ;
  wire \IP2Bus_Data[0]_i_119_n_0 ;
  wire \IP2Bus_Data[0]_i_11_n_0 ;
  wire \IP2Bus_Data[0]_i_120_n_0 ;
  wire \IP2Bus_Data[0]_i_121_n_0 ;
  wire \IP2Bus_Data[0]_i_124_n_0 ;
  wire \IP2Bus_Data[0]_i_125_n_0 ;
  wire \IP2Bus_Data[0]_i_126_n_0 ;
  wire \IP2Bus_Data[0]_i_127_n_0 ;
  wire \IP2Bus_Data[0]_i_128_n_0 ;
  wire \IP2Bus_Data[0]_i_129_n_0 ;
  wire \IP2Bus_Data[0]_i_12_n_0 ;
  wire \IP2Bus_Data[0]_i_130_n_0 ;
  wire \IP2Bus_Data[0]_i_131_n_0 ;
  wire \IP2Bus_Data[0]_i_132_n_0 ;
  wire \IP2Bus_Data[0]_i_133_n_0 ;
  wire \IP2Bus_Data[0]_i_134_n_0 ;
  wire \IP2Bus_Data[0]_i_135_n_0 ;
  wire \IP2Bus_Data[0]_i_136_n_0 ;
  wire \IP2Bus_Data[0]_i_137_n_0 ;
  wire \IP2Bus_Data[0]_i_138_n_0 ;
  wire \IP2Bus_Data[0]_i_139_n_0 ;
  wire \IP2Bus_Data[0]_i_13_0 ;
  wire \IP2Bus_Data[0]_i_13_1 ;
  wire \IP2Bus_Data[0]_i_13_n_0 ;
  wire \IP2Bus_Data[0]_i_140_n_0 ;
  wire \IP2Bus_Data[0]_i_141_n_0 ;
  wire \IP2Bus_Data[0]_i_142_n_0 ;
  wire \IP2Bus_Data[0]_i_143_n_0 ;
  wire \IP2Bus_Data[0]_i_144_n_0 ;
  wire \IP2Bus_Data[0]_i_145_n_0 ;
  wire \IP2Bus_Data[0]_i_146_0 ;
  wire \IP2Bus_Data[0]_i_146_n_0 ;
  wire \IP2Bus_Data[0]_i_147_n_0 ;
  wire \IP2Bus_Data[0]_i_148_n_0 ;
  wire \IP2Bus_Data[0]_i_149_n_0 ;
  wire \IP2Bus_Data[0]_i_14_n_0 ;
  wire \IP2Bus_Data[0]_i_151_n_0 ;
  wire \IP2Bus_Data[0]_i_15_0 ;
  wire \IP2Bus_Data[0]_i_15_n_0 ;
  wire \IP2Bus_Data[0]_i_16_0 ;
  wire \IP2Bus_Data[0]_i_16_1 ;
  wire \IP2Bus_Data[0]_i_16_n_0 ;
  wire \IP2Bus_Data[0]_i_18_n_0 ;
  wire \IP2Bus_Data[0]_i_19_n_0 ;
  wire \IP2Bus_Data[0]_i_20_n_0 ;
  wire \IP2Bus_Data[0]_i_21_0 ;
  wire \IP2Bus_Data[0]_i_21_1 ;
  wire \IP2Bus_Data[0]_i_21_n_0 ;
  wire \IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_22_1 ;
  wire \IP2Bus_Data[0]_i_22_n_0 ;
  wire \IP2Bus_Data[0]_i_23_0 ;
  wire \IP2Bus_Data[0]_i_23_n_0 ;
  wire \IP2Bus_Data[0]_i_24_n_0 ;
  wire \IP2Bus_Data[0]_i_25_0 ;
  wire \IP2Bus_Data[0]_i_25_n_0 ;
  wire \IP2Bus_Data[0]_i_26_n_0 ;
  wire \IP2Bus_Data[0]_i_27_0 ;
  wire \IP2Bus_Data[0]_i_27_n_0 ;
  wire \IP2Bus_Data[0]_i_28_n_0 ;
  wire \IP2Bus_Data[0]_i_29_n_0 ;
  wire \IP2Bus_Data[0]_i_2_0 ;
  wire \IP2Bus_Data[0]_i_2_1 ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_31_n_0 ;
  wire \IP2Bus_Data[0]_i_32_n_0 ;
  wire \IP2Bus_Data[0]_i_33_n_0 ;
  wire \IP2Bus_Data[0]_i_35_n_0 ;
  wire \IP2Bus_Data[0]_i_36_n_0 ;
  wire \IP2Bus_Data[0]_i_37_0 ;
  wire \IP2Bus_Data[0]_i_37_n_0 ;
  wire \IP2Bus_Data[0]_i_38_n_0 ;
  wire \IP2Bus_Data[0]_i_39_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_40_n_0 ;
  wire \IP2Bus_Data[0]_i_41_0 ;
  wire \IP2Bus_Data[0]_i_41_n_0 ;
  wire \IP2Bus_Data[0]_i_42_n_0 ;
  wire \IP2Bus_Data[0]_i_43_n_0 ;
  wire \IP2Bus_Data[0]_i_44_n_0 ;
  wire \IP2Bus_Data[0]_i_45_n_0 ;
  wire \IP2Bus_Data[0]_i_46_n_0 ;
  wire \IP2Bus_Data[0]_i_47_n_0 ;
  wire \IP2Bus_Data[0]_i_48_n_0 ;
  wire \IP2Bus_Data[0]_i_49_n_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_50_n_0 ;
  wire \IP2Bus_Data[0]_i_51_0 ;
  wire \IP2Bus_Data[0]_i_51_1 ;
  wire \IP2Bus_Data[0]_i_51_n_0 ;
  wire \IP2Bus_Data[0]_i_52_n_0 ;
  wire \IP2Bus_Data[0]_i_53_n_0 ;
  wire \IP2Bus_Data[0]_i_54_n_0 ;
  wire \IP2Bus_Data[0]_i_55_n_0 ;
  wire \IP2Bus_Data[0]_i_56_n_0 ;
  wire \IP2Bus_Data[0]_i_57_n_0 ;
  wire \IP2Bus_Data[0]_i_58_n_0 ;
  wire \IP2Bus_Data[0]_i_59_n_0 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_60_0 ;
  wire \IP2Bus_Data[0]_i_60_n_0 ;
  wire \IP2Bus_Data[0]_i_61_n_0 ;
  wire \IP2Bus_Data[0]_i_62_n_0 ;
  wire \IP2Bus_Data[0]_i_64_n_0 ;
  wire \IP2Bus_Data[0]_i_65_0 ;
  wire \IP2Bus_Data[0]_i_65_1 ;
  wire \IP2Bus_Data[0]_i_65_n_0 ;
  wire \IP2Bus_Data[0]_i_66_n_0 ;
  wire \IP2Bus_Data[0]_i_68_n_0 ;
  wire \IP2Bus_Data[0]_i_69_n_0 ;
  wire \IP2Bus_Data[0]_i_6_0 ;
  wire \IP2Bus_Data[0]_i_6_1 ;
  wire \IP2Bus_Data[0]_i_6_2 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_73_n_0 ;
  wire \IP2Bus_Data[0]_i_74_n_0 ;
  wire \IP2Bus_Data[0]_i_75_n_0 ;
  wire \IP2Bus_Data[0]_i_76_n_0 ;
  wire \IP2Bus_Data[0]_i_77_n_0 ;
  wire \IP2Bus_Data[0]_i_78_n_0 ;
  wire \IP2Bus_Data[0]_i_7_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_80_n_0 ;
  wire \IP2Bus_Data[0]_i_81_n_0 ;
  wire \IP2Bus_Data[0]_i_82_n_0 ;
  wire \IP2Bus_Data[0]_i_83_n_0 ;
  wire \IP2Bus_Data[0]_i_84_n_0 ;
  wire \IP2Bus_Data[0]_i_85_n_0 ;
  wire \IP2Bus_Data[0]_i_86_n_0 ;
  wire \IP2Bus_Data[0]_i_87_n_0 ;
  wire \IP2Bus_Data[0]_i_88_n_0 ;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[0]_i_90_n_0 ;
  wire \IP2Bus_Data[0]_i_93_n_0 ;
  wire \IP2Bus_Data[0]_i_94_0 ;
  wire \IP2Bus_Data[0]_i_94_n_0 ;
  wire \IP2Bus_Data[0]_i_95_n_0 ;
  wire \IP2Bus_Data[0]_i_96_n_0 ;
  wire \IP2Bus_Data[0]_i_97_n_0 ;
  wire \IP2Bus_Data[0]_i_98_n_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_10_n_0 ;
  wire \IP2Bus_Data[10]_i_11_n_0 ;
  wire \IP2Bus_Data[10]_i_12_n_0 ;
  wire \IP2Bus_Data[10]_i_13_n_0 ;
  wire \IP2Bus_Data[10]_i_14_n_0 ;
  wire \IP2Bus_Data[10]_i_15_n_0 ;
  wire \IP2Bus_Data[10]_i_16_n_0 ;
  wire \IP2Bus_Data[10]_i_17_n_0 ;
  wire \IP2Bus_Data[10]_i_18_n_0 ;
  wire \IP2Bus_Data[10]_i_19_n_0 ;
  wire \IP2Bus_Data[10]_i_20_n_0 ;
  wire \IP2Bus_Data[10]_i_21_n_0 ;
  wire \IP2Bus_Data[10]_i_22_n_0 ;
  wire \IP2Bus_Data[10]_i_23_n_0 ;
  wire \IP2Bus_Data[10]_i_24_n_0 ;
  wire \IP2Bus_Data[10]_i_25_n_0 ;
  wire \IP2Bus_Data[10]_i_26_n_0 ;
  wire \IP2Bus_Data[10]_i_27_n_0 ;
  wire \IP2Bus_Data[10]_i_28_n_0 ;
  wire \IP2Bus_Data[10]_i_29_n_0 ;
  wire \IP2Bus_Data[10]_i_2_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_30_n_0 ;
  wire \IP2Bus_Data[10]_i_31_n_0 ;
  wire \IP2Bus_Data[10]_i_33_n_0 ;
  wire \IP2Bus_Data[10]_i_34_n_0 ;
  wire \IP2Bus_Data[10]_i_35_n_0 ;
  wire \IP2Bus_Data[10]_i_36_n_0 ;
  wire \IP2Bus_Data[10]_i_37_n_0 ;
  wire \IP2Bus_Data[10]_i_38_n_0 ;
  wire \IP2Bus_Data[10]_i_39_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[10]_i_40_n_0 ;
  wire \IP2Bus_Data[10]_i_41_n_0 ;
  wire \IP2Bus_Data[10]_i_42_n_0 ;
  wire \IP2Bus_Data[10]_i_43_n_0 ;
  wire \IP2Bus_Data[10]_i_44_n_0 ;
  wire \IP2Bus_Data[10]_i_45_n_0 ;
  wire \IP2Bus_Data[10]_i_46_n_0 ;
  wire \IP2Bus_Data[10]_i_47_n_0 ;
  wire \IP2Bus_Data[10]_i_48_n_0 ;
  wire \IP2Bus_Data[10]_i_49_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_50_n_0 ;
  wire \IP2Bus_Data[10]_i_51_n_0 ;
  wire \IP2Bus_Data[10]_i_52_n_0 ;
  wire \IP2Bus_Data[10]_i_53_n_0 ;
  wire \IP2Bus_Data[10]_i_54_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[10]_i_8_n_0 ;
  wire \IP2Bus_Data[10]_i_9_n_0 ;
  wire \IP2Bus_Data[11]_i_10_n_0 ;
  wire \IP2Bus_Data[11]_i_11_n_0 ;
  wire \IP2Bus_Data[11]_i_12_n_0 ;
  wire \IP2Bus_Data[11]_i_13_n_0 ;
  wire \IP2Bus_Data[11]_i_14_n_0 ;
  wire \IP2Bus_Data[11]_i_15_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_16_0 ;
  wire \IP2Bus_Data[11]_i_16_n_0 ;
  wire \IP2Bus_Data[11]_i_17_n_0 ;
  wire \IP2Bus_Data[11]_i_18_n_0 ;
  wire \IP2Bus_Data[11]_i_19_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_21_0 ;
  wire \IP2Bus_Data[11]_i_21_n_0 ;
  wire \IP2Bus_Data[11]_i_24_n_0 ;
  wire \IP2Bus_Data[11]_i_25_n_0 ;
  wire \IP2Bus_Data[11]_i_26_n_0 ;
  wire \IP2Bus_Data[11]_i_27_n_0 ;
  wire \IP2Bus_Data[11]_i_28_n_0 ;
  wire \IP2Bus_Data[11]_i_29_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_30_n_0 ;
  wire \IP2Bus_Data[11]_i_31_n_0 ;
  wire \IP2Bus_Data[11]_i_32_n_0 ;
  wire \IP2Bus_Data[11]_i_34_n_0 ;
  wire \IP2Bus_Data[11]_i_35_n_0 ;
  wire \IP2Bus_Data[11]_i_36_n_0 ;
  wire \IP2Bus_Data[11]_i_37_n_0 ;
  wire \IP2Bus_Data[11]_i_38_n_0 ;
  wire \IP2Bus_Data[11]_i_39_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_3_0 ;
  wire \IP2Bus_Data[11]_i_3_n_0 ;
  wire \IP2Bus_Data[11]_i_40_n_0 ;
  wire \IP2Bus_Data[11]_i_41_n_0 ;
  wire \IP2Bus_Data[11]_i_42_n_0 ;
  wire \IP2Bus_Data[11]_i_43_n_0 ;
  wire \IP2Bus_Data[11]_i_44_n_0 ;
  wire \IP2Bus_Data[11]_i_45_n_0 ;
  wire \IP2Bus_Data[11]_i_46_n_0 ;
  wire \IP2Bus_Data[11]_i_47_n_0 ;
  wire \IP2Bus_Data[11]_i_48_n_0 ;
  wire \IP2Bus_Data[11]_i_49_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4_0 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_50_n_0 ;
  wire \IP2Bus_Data[11]_i_51_n_0 ;
  wire \IP2Bus_Data[11]_i_52_n_0 ;
  wire \IP2Bus_Data[11]_i_53_n_0 ;
  wire \IP2Bus_Data[11]_i_54_n_0 ;
  wire \IP2Bus_Data[11]_i_55_n_0 ;
  wire \IP2Bus_Data[11]_i_56_n_0 ;
  wire \IP2Bus_Data[11]_i_57_n_0 ;
  wire \IP2Bus_Data[11]_i_58_n_0 ;
  wire \IP2Bus_Data[11]_i_59_n_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_60_n_0 ;
  wire \IP2Bus_Data[11]_i_61_n_0 ;
  wire \IP2Bus_Data[11]_i_62_n_0 ;
  wire \IP2Bus_Data[11]_i_64_n_0 ;
  wire \IP2Bus_Data[11]_i_65_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_8_0 ;
  wire \IP2Bus_Data[11]_i_8_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_9_0 ;
  wire \IP2Bus_Data[11]_i_9_n_0 ;
  wire \IP2Bus_Data[12]_i_10_n_0 ;
  wire \IP2Bus_Data[12]_i_11_n_0 ;
  wire \IP2Bus_Data[12]_i_12_n_0 ;
  wire \IP2Bus_Data[12]_i_13_n_0 ;
  wire \IP2Bus_Data[12]_i_14_n_0 ;
  wire \IP2Bus_Data[12]_i_15_n_0 ;
  wire \IP2Bus_Data[12]_i_16_n_0 ;
  wire \IP2Bus_Data[12]_i_17_n_0 ;
  wire \IP2Bus_Data[12]_i_18_n_0 ;
  wire \IP2Bus_Data[12]_i_19_n_0 ;
  wire \IP2Bus_Data[12]_i_20_n_0 ;
  wire \IP2Bus_Data[12]_i_21_n_0 ;
  wire \IP2Bus_Data[12]_i_22_n_0 ;
  wire \IP2Bus_Data[12]_i_23_n_0 ;
  wire \IP2Bus_Data[12]_i_24_n_0 ;
  wire \IP2Bus_Data[12]_i_25_n_0 ;
  wire \IP2Bus_Data[12]_i_26_n_0 ;
  wire \IP2Bus_Data[12]_i_27_n_0 ;
  wire \IP2Bus_Data[12]_i_28_n_0 ;
  wire \IP2Bus_Data[12]_i_29_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_30_n_0 ;
  wire \IP2Bus_Data[12]_i_31_n_0 ;
  wire \IP2Bus_Data[12]_i_32_n_0 ;
  wire \IP2Bus_Data[12]_i_33_n_0 ;
  wire \IP2Bus_Data[12]_i_34_n_0 ;
  wire \IP2Bus_Data[12]_i_35_n_0 ;
  wire \IP2Bus_Data[12]_i_36_n_0 ;
  wire \IP2Bus_Data[12]_i_37_n_0 ;
  wire \IP2Bus_Data[12]_i_38_n_0 ;
  wire \IP2Bus_Data[12]_i_39_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_40_n_0 ;
  wire \IP2Bus_Data[12]_i_41_n_0 ;
  wire \IP2Bus_Data[12]_i_42_n_0 ;
  wire \IP2Bus_Data[12]_i_43_n_0 ;
  wire \IP2Bus_Data[12]_i_44_n_0 ;
  wire \IP2Bus_Data[12]_i_45_n_0 ;
  wire \IP2Bus_Data[12]_i_46_n_0 ;
  wire \IP2Bus_Data[12]_i_47_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_8_n_0 ;
  wire \IP2Bus_Data[12]_i_9_n_0 ;
  wire \IP2Bus_Data[13]_i_10_n_0 ;
  wire \IP2Bus_Data[13]_i_11_n_0 ;
  wire \IP2Bus_Data[13]_i_12_n_0 ;
  wire \IP2Bus_Data[13]_i_13_n_0 ;
  wire \IP2Bus_Data[13]_i_14_n_0 ;
  wire \IP2Bus_Data[13]_i_15_n_0 ;
  wire \IP2Bus_Data[13]_i_16_n_0 ;
  wire \IP2Bus_Data[13]_i_17_n_0 ;
  wire \IP2Bus_Data[13]_i_18_n_0 ;
  wire \IP2Bus_Data[13]_i_19_n_0 ;
  wire \IP2Bus_Data[13]_i_20_0 ;
  wire \IP2Bus_Data[13]_i_20_n_0 ;
  wire \IP2Bus_Data[13]_i_21_n_0 ;
  wire \IP2Bus_Data[13]_i_22_n_0 ;
  wire \IP2Bus_Data[13]_i_23_n_0 ;
  wire \IP2Bus_Data[13]_i_24_n_0 ;
  wire \IP2Bus_Data[13]_i_25_n_0 ;
  wire \IP2Bus_Data[13]_i_26_n_0 ;
  wire \IP2Bus_Data[13]_i_27_n_0 ;
  wire \IP2Bus_Data[13]_i_28_n_0 ;
  wire \IP2Bus_Data[13]_i_29_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_30_n_0 ;
  wire \IP2Bus_Data[13]_i_31_n_0 ;
  wire \IP2Bus_Data[13]_i_32_n_0 ;
  wire \IP2Bus_Data[13]_i_33_n_0 ;
  wire \IP2Bus_Data[13]_i_34_n_0 ;
  wire \IP2Bus_Data[13]_i_35_n_0 ;
  wire \IP2Bus_Data[13]_i_36_n_0 ;
  wire \IP2Bus_Data[13]_i_37_n_0 ;
  wire \IP2Bus_Data[13]_i_38_n_0 ;
  wire \IP2Bus_Data[13]_i_39_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_40_n_0 ;
  wire \IP2Bus_Data[13]_i_41_n_0 ;
  wire \IP2Bus_Data[13]_i_42_n_0 ;
  wire \IP2Bus_Data[13]_i_44_n_0 ;
  wire \IP2Bus_Data[13]_i_46_n_0 ;
  wire \IP2Bus_Data[13]_i_47_n_0 ;
  wire \IP2Bus_Data[13]_i_48_n_0 ;
  wire \IP2Bus_Data[13]_i_49_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_50_n_0 ;
  wire \IP2Bus_Data[13]_i_52_n_0 ;
  wire \IP2Bus_Data[13]_i_53_n_0 ;
  wire \IP2Bus_Data[13]_i_54_n_0 ;
  wire \IP2Bus_Data[13]_i_56_n_0 ;
  wire \IP2Bus_Data[13]_i_57_n_0 ;
  wire \IP2Bus_Data[13]_i_58_n_0 ;
  wire \IP2Bus_Data[13]_i_59_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[13]_i_60_n_0 ;
  wire \IP2Bus_Data[13]_i_62_n_0 ;
  wire \IP2Bus_Data[13]_i_63_n_0 ;
  wire \IP2Bus_Data[13]_i_64_n_0 ;
  wire \IP2Bus_Data[13]_i_65_n_0 ;
  wire \IP2Bus_Data[13]_i_66_n_0 ;
  wire \IP2Bus_Data[13]_i_67_n_0 ;
  wire \IP2Bus_Data[13]_i_68_n_0 ;
  wire \IP2Bus_Data[13]_i_69_n_0 ;
  wire \IP2Bus_Data[13]_i_6_n_0 ;
  wire \IP2Bus_Data[13]_i_70_n_0 ;
  wire \IP2Bus_Data[13]_i_71_n_0 ;
  wire \IP2Bus_Data[13]_i_74_n_0 ;
  wire \IP2Bus_Data[13]_i_75_n_0 ;
  wire \IP2Bus_Data[13]_i_76_n_0 ;
  wire \IP2Bus_Data[13]_i_79_n_0 ;
  wire \IP2Bus_Data[13]_i_7_n_0 ;
  wire \IP2Bus_Data[13]_i_80_n_0 ;
  wire \IP2Bus_Data[13]_i_81_n_0 ;
  wire \IP2Bus_Data[13]_i_83_n_0 ;
  wire \IP2Bus_Data[13]_i_84_n_0 ;
  wire \IP2Bus_Data[13]_i_8_n_0 ;
  wire \IP2Bus_Data[13]_i_9_n_0 ;
  wire \IP2Bus_Data[14]_i_100_n_0 ;
  wire \IP2Bus_Data[14]_i_101_n_0 ;
  wire \IP2Bus_Data[14]_i_102_n_0 ;
  wire \IP2Bus_Data[14]_i_103_n_0 ;
  wire \IP2Bus_Data[14]_i_105_n_0 ;
  wire \IP2Bus_Data[14]_i_106_n_0 ;
  wire \IP2Bus_Data[14]_i_107_n_0 ;
  wire \IP2Bus_Data[14]_i_108_n_0 ;
  wire \IP2Bus_Data[14]_i_109_n_0 ;
  wire \IP2Bus_Data[14]_i_10_n_0 ;
  wire \IP2Bus_Data[14]_i_110_n_0 ;
  wire \IP2Bus_Data[14]_i_111_n_0 ;
  wire \IP2Bus_Data[14]_i_112_n_0 ;
  wire \IP2Bus_Data[14]_i_113_n_0 ;
  wire \IP2Bus_Data[14]_i_116_n_0 ;
  wire \IP2Bus_Data[14]_i_117_n_0 ;
  wire \IP2Bus_Data[14]_i_119_n_0 ;
  wire \IP2Bus_Data[14]_i_11_n_0 ;
  wire \IP2Bus_Data[14]_i_12_n_0 ;
  wire \IP2Bus_Data[14]_i_13_n_0 ;
  wire \IP2Bus_Data[14]_i_14_n_0 ;
  wire \IP2Bus_Data[14]_i_15_n_0 ;
  wire \IP2Bus_Data[14]_i_16_n_0 ;
  wire \IP2Bus_Data[14]_i_17_n_0 ;
  wire \IP2Bus_Data[14]_i_18_n_0 ;
  wire \IP2Bus_Data[14]_i_19_n_0 ;
  wire \IP2Bus_Data[14]_i_20_0 ;
  wire \IP2Bus_Data[14]_i_20_n_0 ;
  wire \IP2Bus_Data[14]_i_21_0 ;
  wire \IP2Bus_Data[14]_i_21_n_0 ;
  wire \IP2Bus_Data[14]_i_22_n_0 ;
  wire \IP2Bus_Data[14]_i_24_n_0 ;
  wire \IP2Bus_Data[14]_i_25_n_0 ;
  wire \IP2Bus_Data[14]_i_26_n_0 ;
  wire \IP2Bus_Data[14]_i_28_n_0 ;
  wire \IP2Bus_Data[14]_i_29_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_30_n_0 ;
  wire \IP2Bus_Data[14]_i_31_n_0 ;
  wire \IP2Bus_Data[14]_i_32_n_0 ;
  wire \IP2Bus_Data[14]_i_33_n_0 ;
  wire \IP2Bus_Data[14]_i_34_n_0 ;
  wire \IP2Bus_Data[14]_i_35_n_0 ;
  wire \IP2Bus_Data[14]_i_36_n_0 ;
  wire \IP2Bus_Data[14]_i_37_n_0 ;
  wire \IP2Bus_Data[14]_i_38_n_0 ;
  wire \IP2Bus_Data[14]_i_39_n_0 ;
  wire [12:0]\IP2Bus_Data[14]_i_3_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_40_n_0 ;
  wire \IP2Bus_Data[14]_i_41_n_0 ;
  wire \IP2Bus_Data[14]_i_42_n_0 ;
  wire \IP2Bus_Data[14]_i_46_n_0 ;
  wire \IP2Bus_Data[14]_i_47_n_0 ;
  wire \IP2Bus_Data[14]_i_48_n_0 ;
  wire \IP2Bus_Data[14]_i_49_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_50_n_0 ;
  wire \IP2Bus_Data[14]_i_51_n_0 ;
  wire \IP2Bus_Data[14]_i_52_n_0 ;
  wire \IP2Bus_Data[14]_i_53_n_0 ;
  wire \IP2Bus_Data[14]_i_55_n_0 ;
  wire \IP2Bus_Data[14]_i_56_n_0 ;
  wire \IP2Bus_Data[14]_i_57_n_0 ;
  wire \IP2Bus_Data[14]_i_58_0 ;
  wire \IP2Bus_Data[14]_i_58_n_0 ;
  wire \IP2Bus_Data[14]_i_59_n_0 ;
  wire \IP2Bus_Data[14]_i_5_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_60_n_0 ;
  wire \IP2Bus_Data[14]_i_61_n_0 ;
  wire \IP2Bus_Data[14]_i_62_n_0 ;
  wire \IP2Bus_Data[14]_i_63_n_0 ;
  wire \IP2Bus_Data[14]_i_64_n_0 ;
  wire \IP2Bus_Data[14]_i_65_0 ;
  wire \IP2Bus_Data[14]_i_65_n_0 ;
  wire \IP2Bus_Data[14]_i_66_n_0 ;
  wire \IP2Bus_Data[14]_i_67_n_0 ;
  wire \IP2Bus_Data[14]_i_68_n_0 ;
  wire \IP2Bus_Data[14]_i_69_n_0 ;
  wire \IP2Bus_Data[14]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_70_n_0 ;
  wire \IP2Bus_Data[14]_i_71_n_0 ;
  wire \IP2Bus_Data[14]_i_72_n_0 ;
  wire \IP2Bus_Data[14]_i_74_n_0 ;
  wire \IP2Bus_Data[14]_i_75_n_0 ;
  wire \IP2Bus_Data[14]_i_76_n_0 ;
  wire \IP2Bus_Data[14]_i_77_n_0 ;
  wire \IP2Bus_Data[14]_i_78_n_0 ;
  wire \IP2Bus_Data[14]_i_79_n_0 ;
  wire \IP2Bus_Data[14]_i_7_n_0 ;
  wire \IP2Bus_Data[14]_i_80_n_0 ;
  wire \IP2Bus_Data[14]_i_84_n_0 ;
  wire \IP2Bus_Data[14]_i_85_n_0 ;
  wire \IP2Bus_Data[14]_i_86_n_0 ;
  wire \IP2Bus_Data[14]_i_88_n_0 ;
  wire \IP2Bus_Data[14]_i_8_0 ;
  wire \IP2Bus_Data[14]_i_8_n_0 ;
  wire \IP2Bus_Data[14]_i_91_n_0 ;
  wire \IP2Bus_Data[14]_i_93_n_0 ;
  wire \IP2Bus_Data[14]_i_94_n_0 ;
  wire \IP2Bus_Data[14]_i_95_n_0 ;
  wire \IP2Bus_Data[14]_i_96_n_0 ;
  wire \IP2Bus_Data[14]_i_97_n_0 ;
  wire \IP2Bus_Data[14]_i_98_n_0 ;
  wire \IP2Bus_Data[14]_i_99_n_0 ;
  wire \IP2Bus_Data[14]_i_9_n_0 ;
  wire \IP2Bus_Data[15]_i_100_n_0 ;
  wire \IP2Bus_Data[15]_i_101_n_0 ;
  wire \IP2Bus_Data[15]_i_102_n_0 ;
  wire \IP2Bus_Data[15]_i_104_n_0 ;
  wire \IP2Bus_Data[15]_i_105_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_105_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_105_2 ;
  wire \IP2Bus_Data[15]_i_105_n_0 ;
  wire \IP2Bus_Data[15]_i_106_n_0 ;
  wire \IP2Bus_Data[15]_i_107_n_0 ;
  wire \IP2Bus_Data[15]_i_108_n_0 ;
  wire \IP2Bus_Data[15]_i_109_n_0 ;
  wire \IP2Bus_Data[15]_i_10_n_0 ;
  wire \IP2Bus_Data[15]_i_110_n_0 ;
  wire \IP2Bus_Data[15]_i_111_n_0 ;
  wire \IP2Bus_Data[15]_i_113_n_0 ;
  wire \IP2Bus_Data[15]_i_117_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_11_0 ;
  wire \IP2Bus_Data[15]_i_11_n_0 ;
  wire \IP2Bus_Data[15]_i_120_n_0 ;
  wire \IP2Bus_Data[15]_i_121_n_0 ;
  wire \IP2Bus_Data[15]_i_123_n_0 ;
  wire \IP2Bus_Data[15]_i_124_n_0 ;
  wire \IP2Bus_Data[15]_i_125_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_13_0 ;
  wire \IP2Bus_Data[15]_i_13_n_0 ;
  wire \IP2Bus_Data[15]_i_14_n_0 ;
  wire \IP2Bus_Data[15]_i_15_n_0 ;
  wire \IP2Bus_Data[15]_i_16_n_0 ;
  wire \IP2Bus_Data[15]_i_17_n_0 ;
  wire \IP2Bus_Data[15]_i_18_n_0 ;
  wire \IP2Bus_Data[15]_i_19_n_0 ;
  wire \IP2Bus_Data[15]_i_20_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_1 ;
  wire \IP2Bus_Data[15]_i_21_n_0 ;
  wire \IP2Bus_Data[15]_i_22_n_0 ;
  wire \IP2Bus_Data[15]_i_23_n_0 ;
  wire \IP2Bus_Data[15]_i_24_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_25_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_25_1 ;
  wire \IP2Bus_Data[15]_i_25_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_1 ;
  wire \IP2Bus_Data[15]_i_26_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_27_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_27_1 ;
  wire \IP2Bus_Data[15]_i_27_n_0 ;
  wire \IP2Bus_Data[15]_i_28_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_29_0 ;
  wire \IP2Bus_Data[15]_i_29_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_29_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_29_3 ;
  wire [1:0]\IP2Bus_Data[15]_i_29_4 ;
  wire \IP2Bus_Data[15]_i_29_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_1 ;
  wire \IP2Bus_Data[15]_i_2_2 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_31_0 ;
  wire \IP2Bus_Data[15]_i_31_n_0 ;
  wire \IP2Bus_Data[15]_i_32_n_0 ;
  wire \IP2Bus_Data[15]_i_33_n_0 ;
  wire \IP2Bus_Data[15]_i_34_n_0 ;
  wire \IP2Bus_Data[15]_i_35_n_0 ;
  wire \IP2Bus_Data[15]_i_36_n_0 ;
  wire \IP2Bus_Data[15]_i_37_0 ;
  wire \IP2Bus_Data[15]_i_37_n_0 ;
  wire \IP2Bus_Data[15]_i_38_n_0 ;
  wire \IP2Bus_Data[15]_i_39_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_3_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_3_1 ;
  wire \IP2Bus_Data[15]_i_3_2 ;
  wire \IP2Bus_Data[15]_i_3_n_0 ;
  wire \IP2Bus_Data[15]_i_41_n_0 ;
  wire \IP2Bus_Data[15]_i_42_n_0 ;
  wire \IP2Bus_Data[15]_i_43_n_0 ;
  wire \IP2Bus_Data[15]_i_44_n_0 ;
  wire \IP2Bus_Data[15]_i_45_n_0 ;
  wire \IP2Bus_Data[15]_i_48_n_0 ;
  wire \IP2Bus_Data[15]_i_49_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_4_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_4_1 ;
  wire \IP2Bus_Data[15]_i_4_2 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_50_n_0 ;
  wire \IP2Bus_Data[15]_i_51_n_0 ;
  wire \IP2Bus_Data[15]_i_52_n_0 ;
  wire \IP2Bus_Data[15]_i_53_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_54_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_54_1 ;
  wire \IP2Bus_Data[15]_i_54_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_55_0 ;
  wire \IP2Bus_Data[15]_i_55_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_56_0 ;
  wire \IP2Bus_Data[15]_i_56_n_0 ;
  wire \IP2Bus_Data[15]_i_57_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_57_1 ;
  wire \IP2Bus_Data[15]_i_57_n_0 ;
  wire \IP2Bus_Data[15]_i_58_n_0 ;
  wire \IP2Bus_Data[15]_i_59_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_60_0 ;
  wire \IP2Bus_Data[15]_i_60_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_61_0 ;
  wire \IP2Bus_Data[15]_i_61_n_0 ;
  wire \IP2Bus_Data[15]_i_62_n_0 ;
  wire \IP2Bus_Data[15]_i_63_n_0 ;
  wire \IP2Bus_Data[15]_i_64_n_0 ;
  wire \IP2Bus_Data[15]_i_65_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_66_0 ;
  wire \IP2Bus_Data[15]_i_66_1 ;
  wire \IP2Bus_Data[15]_i_66_n_0 ;
  wire \IP2Bus_Data[15]_i_67_n_0 ;
  wire \IP2Bus_Data[15]_i_68_n_0 ;
  wire \IP2Bus_Data[15]_i_69_n_0 ;
  wire \IP2Bus_Data[15]_i_6_n_0 ;
  wire \IP2Bus_Data[15]_i_70_n_0 ;
  wire \IP2Bus_Data[15]_i_71_n_0 ;
  wire \IP2Bus_Data[15]_i_72_n_0 ;
  wire \IP2Bus_Data[15]_i_73_n_0 ;
  wire \IP2Bus_Data[15]_i_74_n_0 ;
  wire \IP2Bus_Data[15]_i_75_n_0 ;
  wire \IP2Bus_Data[15]_i_76_n_0 ;
  wire \IP2Bus_Data[15]_i_77_n_0 ;
  wire \IP2Bus_Data[15]_i_78_n_0 ;
  wire \IP2Bus_Data[15]_i_79_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_7_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_7_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_7_2 ;
  wire \IP2Bus_Data[15]_i_7_n_0 ;
  wire \IP2Bus_Data[15]_i_80_n_0 ;
  wire \IP2Bus_Data[15]_i_81_n_0 ;
  wire \IP2Bus_Data[15]_i_83_n_0 ;
  wire \IP2Bus_Data[15]_i_85_n_0 ;
  wire \IP2Bus_Data[15]_i_86_n_0 ;
  wire \IP2Bus_Data[15]_i_87_n_0 ;
  wire \IP2Bus_Data[15]_i_88_n_0 ;
  wire \IP2Bus_Data[15]_i_89_n_0 ;
  wire \IP2Bus_Data[15]_i_8_n_0 ;
  wire \IP2Bus_Data[15]_i_91_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_92_0 ;
  wire \IP2Bus_Data[15]_i_92_n_0 ;
  wire \IP2Bus_Data[15]_i_93_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_94_0 ;
  wire \IP2Bus_Data[15]_i_94_n_0 ;
  wire \IP2Bus_Data[15]_i_95_n_0 ;
  wire \IP2Bus_Data[15]_i_96_n_0 ;
  wire \IP2Bus_Data[15]_i_97_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_98_0 ;
  wire \IP2Bus_Data[15]_i_98_n_0 ;
  wire \IP2Bus_Data[15]_i_99_n_0 ;
  wire \IP2Bus_Data[15]_i_9_n_0 ;
  wire \IP2Bus_Data[16]_i_10_n_0 ;
  wire \IP2Bus_Data[16]_i_11_n_0 ;
  wire \IP2Bus_Data[16]_i_12_n_0 ;
  wire \IP2Bus_Data[16]_i_13_n_0 ;
  wire \IP2Bus_Data[16]_i_14_n_0 ;
  wire \IP2Bus_Data[16]_i_15_n_0 ;
  wire \IP2Bus_Data[16]_i_16_n_0 ;
  wire \IP2Bus_Data[16]_i_17_n_0 ;
  wire \IP2Bus_Data[16]_i_18_n_0 ;
  wire \IP2Bus_Data[16]_i_19_n_0 ;
  wire \IP2Bus_Data[16]_i_20_n_0 ;
  wire \IP2Bus_Data[16]_i_22_n_0 ;
  wire \IP2Bus_Data[16]_i_23_n_0 ;
  wire \IP2Bus_Data[16]_i_25_n_0 ;
  wire \IP2Bus_Data[16]_i_26_n_0 ;
  wire \IP2Bus_Data[16]_i_27_n_0 ;
  wire \IP2Bus_Data[16]_i_28_n_0 ;
  wire \IP2Bus_Data[16]_i_29_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_30_n_0 ;
  wire \IP2Bus_Data[16]_i_31_n_0 ;
  wire \IP2Bus_Data[16]_i_32_n_0 ;
  wire \IP2Bus_Data[16]_i_33_n_0 ;
  wire \IP2Bus_Data[16]_i_34_0 ;
  wire \IP2Bus_Data[16]_i_34_n_0 ;
  wire \IP2Bus_Data[16]_i_35_0 ;
  wire \IP2Bus_Data[16]_i_35_n_0 ;
  wire \IP2Bus_Data[16]_i_3_n_0 ;
  wire \IP2Bus_Data[16]_i_4_n_0 ;
  wire \IP2Bus_Data[16]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_6_n_0 ;
  wire \IP2Bus_Data[16]_i_7_n_0 ;
  wire \IP2Bus_Data[16]_i_8_n_0 ;
  wire \IP2Bus_Data[16]_i_9_n_0 ;
  wire \IP2Bus_Data[17]_i_10_n_0 ;
  wire \IP2Bus_Data[17]_i_11_n_0 ;
  wire \IP2Bus_Data[17]_i_12_n_0 ;
  wire \IP2Bus_Data[17]_i_13_n_0 ;
  wire \IP2Bus_Data[17]_i_14_n_0 ;
  wire \IP2Bus_Data[17]_i_15_n_0 ;
  wire \IP2Bus_Data[17]_i_16_n_0 ;
  wire \IP2Bus_Data[17]_i_17_n_0 ;
  wire \IP2Bus_Data[17]_i_18_n_0 ;
  wire \IP2Bus_Data[17]_i_19_n_0 ;
  wire \IP2Bus_Data[17]_i_20_n_0 ;
  wire \IP2Bus_Data[17]_i_21_n_0 ;
  wire \IP2Bus_Data[17]_i_22_n_0 ;
  wire \IP2Bus_Data[17]_i_23_n_0 ;
  wire \IP2Bus_Data[17]_i_24_n_0 ;
  wire \IP2Bus_Data[17]_i_25_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_3_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[17]_i_5_n_0 ;
  wire \IP2Bus_Data[17]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_8_n_0 ;
  wire \IP2Bus_Data[17]_i_9_n_0 ;
  wire \IP2Bus_Data[18]_i_10_n_0 ;
  wire \IP2Bus_Data[18]_i_11_n_0 ;
  wire \IP2Bus_Data[18]_i_12_n_0 ;
  wire \IP2Bus_Data[18]_i_13_n_0 ;
  wire \IP2Bus_Data[18]_i_14_n_0 ;
  wire \IP2Bus_Data[18]_i_16_n_0 ;
  wire \IP2Bus_Data[18]_i_17_n_0 ;
  wire \IP2Bus_Data[18]_i_18_n_0 ;
  wire \IP2Bus_Data[18]_i_19_n_0 ;
  wire \IP2Bus_Data[18]_i_20_n_0 ;
  wire \IP2Bus_Data[18]_i_21_n_0 ;
  wire \IP2Bus_Data[18]_i_23_n_0 ;
  wire \IP2Bus_Data[18]_i_24_n_0 ;
  wire \IP2Bus_Data[18]_i_25_n_0 ;
  wire \IP2Bus_Data[18]_i_26_n_0 ;
  wire \IP2Bus_Data[18]_i_27_n_0 ;
  wire \IP2Bus_Data[18]_i_28_0 ;
  wire \IP2Bus_Data[18]_i_28_n_0 ;
  wire \IP2Bus_Data[18]_i_29_n_0 ;
  wire \IP2Bus_Data[18]_i_2_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_30_n_0 ;
  wire \IP2Bus_Data[18]_i_31_n_0 ;
  wire \IP2Bus_Data[18]_i_32_n_0 ;
  wire \IP2Bus_Data[18]_i_33_n_0 ;
  wire \IP2Bus_Data[18]_i_34_n_0 ;
  wire \IP2Bus_Data[18]_i_37_n_0 ;
  wire \IP2Bus_Data[18]_i_38_n_0 ;
  wire \IP2Bus_Data[18]_i_39_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[18]_i_40_n_0 ;
  wire \IP2Bus_Data[18]_i_41_n_0 ;
  wire \IP2Bus_Data[18]_i_42_n_0 ;
  wire \IP2Bus_Data[18]_i_43_n_0 ;
  wire \IP2Bus_Data[18]_i_44_n_0 ;
  wire \IP2Bus_Data[18]_i_45_n_0 ;
  wire \IP2Bus_Data[18]_i_46_n_0 ;
  wire \IP2Bus_Data[18]_i_47_n_0 ;
  wire \IP2Bus_Data[18]_i_48_n_0 ;
  wire \IP2Bus_Data[18]_i_49_n_0 ;
  wire \IP2Bus_Data[18]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_50_n_0 ;
  wire \IP2Bus_Data[18]_i_51_n_0 ;
  wire \IP2Bus_Data[18]_i_52_n_0 ;
  wire \IP2Bus_Data[18]_i_53_n_0 ;
  wire \IP2Bus_Data[18]_i_59_n_0 ;
  wire \IP2Bus_Data[18]_i_5_n_0 ;
  wire \IP2Bus_Data[18]_i_60_n_0 ;
  wire \IP2Bus_Data[18]_i_62_n_0 ;
  wire \IP2Bus_Data[18]_i_64_n_0 ;
  wire \IP2Bus_Data[18]_i_6_n_0 ;
  wire \IP2Bus_Data[18]_i_7_n_0 ;
  wire \IP2Bus_Data[18]_i_8_n_0 ;
  wire \IP2Bus_Data[18]_i_9_n_0 ;
  wire \IP2Bus_Data[19]_i_10_n_0 ;
  wire \IP2Bus_Data[19]_i_11_n_0 ;
  wire \IP2Bus_Data[19]_i_14_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_15_0 ;
  wire \IP2Bus_Data[19]_i_15_n_0 ;
  wire \IP2Bus_Data[19]_i_16_n_0 ;
  wire \IP2Bus_Data[19]_i_17_n_0 ;
  wire \IP2Bus_Data[19]_i_18_n_0 ;
  wire \IP2Bus_Data[19]_i_19_n_0 ;
  wire \IP2Bus_Data[19]_i_20_n_0 ;
  wire \IP2Bus_Data[19]_i_21_n_0 ;
  wire \IP2Bus_Data[19]_i_22_n_0 ;
  wire \IP2Bus_Data[19]_i_23_n_0 ;
  wire \IP2Bus_Data[19]_i_24_n_0 ;
  wire \IP2Bus_Data[19]_i_25_n_0 ;
  wire \IP2Bus_Data[19]_i_26_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_28_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_28_1 ;
  wire [4:0]\IP2Bus_Data[19]_i_28_2 ;
  wire \IP2Bus_Data[19]_i_28_n_0 ;
  wire \IP2Bus_Data[19]_i_29_n_0 ;
  wire \IP2Bus_Data[19]_i_2_0 ;
  wire \IP2Bus_Data[19]_i_2_1 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_30_n_0 ;
  wire \IP2Bus_Data[19]_i_31_n_0 ;
  wire \IP2Bus_Data[19]_i_33_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_34_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_34_1 ;
  wire [6:0]\IP2Bus_Data[19]_i_34_2 ;
  wire \IP2Bus_Data[19]_i_34_n_0 ;
  wire \IP2Bus_Data[19]_i_35_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_36_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_36_1 ;
  wire [6:0]\IP2Bus_Data[19]_i_36_2 ;
  wire \IP2Bus_Data[19]_i_36_n_0 ;
  wire \IP2Bus_Data[19]_i_37_n_0 ;
  wire \IP2Bus_Data[19]_i_38_n_0 ;
  wire \IP2Bus_Data[19]_i_39_n_0 ;
  wire \IP2Bus_Data[19]_i_3_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_40_0 ;
  wire \IP2Bus_Data[19]_i_40_n_0 ;
  wire \IP2Bus_Data[19]_i_42_n_0 ;
  wire \IP2Bus_Data[19]_i_43_n_0 ;
  wire \IP2Bus_Data[19]_i_44_n_0 ;
  wire \IP2Bus_Data[19]_i_45_n_0 ;
  wire \IP2Bus_Data[19]_i_46_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[19]_i_50_n_0 ;
  wire \IP2Bus_Data[19]_i_51_n_0 ;
  wire \IP2Bus_Data[19]_i_52_n_0 ;
  wire \IP2Bus_Data[19]_i_54_n_0 ;
  wire \IP2Bus_Data[19]_i_55_n_0 ;
  wire \IP2Bus_Data[19]_i_56_n_0 ;
  wire \IP2Bus_Data[19]_i_57_n_0 ;
  wire \IP2Bus_Data[19]_i_58_n_0 ;
  wire \IP2Bus_Data[19]_i_59_n_0 ;
  wire \IP2Bus_Data[19]_i_5_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_60_0 ;
  wire \IP2Bus_Data[19]_i_60_n_0 ;
  wire \IP2Bus_Data[19]_i_61_n_0 ;
  wire \IP2Bus_Data[19]_i_62_n_0 ;
  wire \IP2Bus_Data[19]_i_63_n_0 ;
  wire \IP2Bus_Data[19]_i_64_n_0 ;
  wire \IP2Bus_Data[19]_i_65_n_0 ;
  wire \IP2Bus_Data[19]_i_66_n_0 ;
  wire \IP2Bus_Data[19]_i_67_n_0 ;
  wire \IP2Bus_Data[19]_i_68_n_0 ;
  wire \IP2Bus_Data[19]_i_69_n_0 ;
  wire \IP2Bus_Data[19]_i_6_n_0 ;
  wire \IP2Bus_Data[19]_i_70_n_0 ;
  wire \IP2Bus_Data[19]_i_71_n_0 ;
  wire \IP2Bus_Data[19]_i_7_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_8_0 ;
  wire \IP2Bus_Data[19]_i_8_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_9_0 ;
  wire \IP2Bus_Data[19]_i_9_n_0 ;
  wire \IP2Bus_Data[1]_i_100_n_0 ;
  wire \IP2Bus_Data[1]_i_101_n_0 ;
  wire \IP2Bus_Data[1]_i_102_n_0 ;
  wire \IP2Bus_Data[1]_i_103_n_0 ;
  wire \IP2Bus_Data[1]_i_104_n_0 ;
  wire \IP2Bus_Data[1]_i_105_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_106_0 ;
  wire \IP2Bus_Data[1]_i_106_n_0 ;
  wire \IP2Bus_Data[1]_i_107_n_0 ;
  wire \IP2Bus_Data[1]_i_108_n_0 ;
  wire \IP2Bus_Data[1]_i_109_n_0 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire \IP2Bus_Data[1]_i_110_n_0 ;
  wire \IP2Bus_Data[1]_i_112_n_0 ;
  wire \IP2Bus_Data[1]_i_113_n_0 ;
  wire \IP2Bus_Data[1]_i_114_n_0 ;
  wire \IP2Bus_Data[1]_i_115_n_0 ;
  wire \IP2Bus_Data[1]_i_116_n_0 ;
  wire \IP2Bus_Data[1]_i_117_n_0 ;
  wire \IP2Bus_Data[1]_i_119_n_0 ;
  wire \IP2Bus_Data[1]_i_11_n_0 ;
  wire \IP2Bus_Data[1]_i_120_n_0 ;
  wire \IP2Bus_Data[1]_i_121_n_0 ;
  wire \IP2Bus_Data[1]_i_122_n_0 ;
  wire \IP2Bus_Data[1]_i_123_n_0 ;
  wire \IP2Bus_Data[1]_i_125_n_0 ;
  wire \IP2Bus_Data[1]_i_126_n_0 ;
  wire \IP2Bus_Data[1]_i_127_n_0 ;
  wire \IP2Bus_Data[1]_i_128_n_0 ;
  wire \IP2Bus_Data[1]_i_129_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_12_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_12_1 ;
  wire \IP2Bus_Data[1]_i_12_2 ;
  wire \IP2Bus_Data[1]_i_12_n_0 ;
  wire \IP2Bus_Data[1]_i_13_n_0 ;
  wire \IP2Bus_Data[1]_i_14_n_0 ;
  wire \IP2Bus_Data[1]_i_15_0 ;
  wire \IP2Bus_Data[1]_i_15_n_0 ;
  wire \IP2Bus_Data[1]_i_16_0 ;
  wire \IP2Bus_Data[1]_i_16_1 ;
  wire \IP2Bus_Data[1]_i_16_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_17_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_17_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_17_2 ;
  wire [0:0]\IP2Bus_Data[1]_i_17_3 ;
  wire \IP2Bus_Data[1]_i_17_n_0 ;
  wire \IP2Bus_Data[1]_i_18_n_0 ;
  wire \IP2Bus_Data[1]_i_19_n_0 ;
  wire \IP2Bus_Data[1]_i_20_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_20_1 ;
  wire \IP2Bus_Data[1]_i_20_n_0 ;
  wire \IP2Bus_Data[1]_i_21_n_0 ;
  wire \IP2Bus_Data[1]_i_22_n_0 ;
  wire \IP2Bus_Data[1]_i_23_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_24_0 ;
  wire \IP2Bus_Data[1]_i_24_1 ;
  wire \IP2Bus_Data[1]_i_24_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_25_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_25_1 ;
  wire \IP2Bus_Data[1]_i_25_n_0 ;
  wire \IP2Bus_Data[1]_i_26_n_0 ;
  wire \IP2Bus_Data[1]_i_27_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_28_0 ;
  wire \IP2Bus_Data[1]_i_28_n_0 ;
  wire \IP2Bus_Data[1]_i_29_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_30_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_30_1 ;
  wire \IP2Bus_Data[1]_i_30_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_31_0 ;
  wire \IP2Bus_Data[1]_i_31_1 ;
  wire \IP2Bus_Data[1]_i_31_n_0 ;
  wire \IP2Bus_Data[1]_i_32_n_0 ;
  wire \IP2Bus_Data[1]_i_33_n_0 ;
  wire \IP2Bus_Data[1]_i_34_n_0 ;
  wire \IP2Bus_Data[1]_i_35_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_3 ;
  wire \IP2Bus_Data[1]_i_35_n_0 ;
  wire \IP2Bus_Data[1]_i_36_0 ;
  wire \IP2Bus_Data[1]_i_36_n_0 ;
  wire \IP2Bus_Data[1]_i_37_n_0 ;
  wire \IP2Bus_Data[1]_i_39_n_0 ;
  wire \IP2Bus_Data[1]_i_40_n_0 ;
  wire \IP2Bus_Data[1]_i_41_n_0 ;
  wire \IP2Bus_Data[1]_i_42_n_0 ;
  wire \IP2Bus_Data[1]_i_43_n_0 ;
  wire \IP2Bus_Data[1]_i_44_n_0 ;
  wire \IP2Bus_Data[1]_i_45_n_0 ;
  wire \IP2Bus_Data[1]_i_46_n_0 ;
  wire \IP2Bus_Data[1]_i_47_n_0 ;
  wire \IP2Bus_Data[1]_i_48_n_0 ;
  wire \IP2Bus_Data[1]_i_49_n_0 ;
  wire \IP2Bus_Data[1]_i_4_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_50_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_3 ;
  wire \IP2Bus_Data[1]_i_51_n_0 ;
  wire \IP2Bus_Data[1]_i_52_n_0 ;
  wire \IP2Bus_Data[1]_i_53_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_3 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_4 ;
  wire \IP2Bus_Data[1]_i_53_n_0 ;
  wire \IP2Bus_Data[1]_i_54_n_0 ;
  wire \IP2Bus_Data[1]_i_55_n_0 ;
  wire \IP2Bus_Data[1]_i_56_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_3 ;
  wire \IP2Bus_Data[1]_i_57_n_0 ;
  wire \IP2Bus_Data[1]_i_58_0 ;
  wire \IP2Bus_Data[1]_i_58_n_0 ;
  wire \IP2Bus_Data[1]_i_59_n_0 ;
  wire \IP2Bus_Data[1]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_60_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_61_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_61_1 ;
  wire \IP2Bus_Data[1]_i_61_n_0 ;
  wire \IP2Bus_Data[1]_i_62_n_0 ;
  wire \IP2Bus_Data[1]_i_63_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_65_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_65_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_65_2 ;
  wire \IP2Bus_Data[1]_i_65_n_0 ;
  wire \IP2Bus_Data[1]_i_66_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_67_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_67_1 ;
  wire \IP2Bus_Data[1]_i_67_n_0 ;
  wire \IP2Bus_Data[1]_i_68_n_0 ;
  wire \IP2Bus_Data[1]_i_69_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_71_n_0 ;
  wire \IP2Bus_Data[1]_i_73_n_0 ;
  wire \IP2Bus_Data[1]_i_74_n_0 ;
  wire \IP2Bus_Data[1]_i_75_n_0 ;
  wire \IP2Bus_Data[1]_i_77_n_0 ;
  wire \IP2Bus_Data[1]_i_78_n_0 ;
  wire \IP2Bus_Data[1]_i_79_n_0 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_80_n_0 ;
  wire \IP2Bus_Data[1]_i_81_n_0 ;
  wire \IP2Bus_Data[1]_i_82_n_0 ;
  wire \IP2Bus_Data[1]_i_83_n_0 ;
  wire \IP2Bus_Data[1]_i_86_n_0 ;
  wire \IP2Bus_Data[1]_i_87_n_0 ;
  wire \IP2Bus_Data[1]_i_88_n_0 ;
  wire \IP2Bus_Data[1]_i_89_n_0 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_90_n_0 ;
  wire \IP2Bus_Data[1]_i_91_n_0 ;
  wire \IP2Bus_Data[1]_i_92_n_0 ;
  wire \IP2Bus_Data[1]_i_93_n_0 ;
  wire \IP2Bus_Data[1]_i_94_n_0 ;
  wire \IP2Bus_Data[1]_i_95_n_0 ;
  wire \IP2Bus_Data[1]_i_96_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_97_0 ;
  wire \IP2Bus_Data[1]_i_97_n_0 ;
  wire \IP2Bus_Data[1]_i_98_n_0 ;
  wire \IP2Bus_Data[1]_i_99_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_9_0 ;
  wire \IP2Bus_Data[1]_i_9_1 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[20]_i_10_n_0 ;
  wire \IP2Bus_Data[20]_i_11_n_0 ;
  wire \IP2Bus_Data[20]_i_12_n_0 ;
  wire \IP2Bus_Data[20]_i_13_n_0 ;
  wire \IP2Bus_Data[20]_i_14_n_0 ;
  wire \IP2Bus_Data[20]_i_15_n_0 ;
  wire \IP2Bus_Data[20]_i_16_n_0 ;
  wire \IP2Bus_Data[20]_i_17_n_0 ;
  wire \IP2Bus_Data[20]_i_18_n_0 ;
  wire \IP2Bus_Data[20]_i_19_n_0 ;
  wire \IP2Bus_Data[20]_i_20_n_0 ;
  wire \IP2Bus_Data[20]_i_21_n_0 ;
  wire \IP2Bus_Data[20]_i_22_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[20]_i_6_n_0 ;
  wire \IP2Bus_Data[20]_i_7_n_0 ;
  wire \IP2Bus_Data[20]_i_8_n_0 ;
  wire \IP2Bus_Data[20]_i_9_n_0 ;
  wire \IP2Bus_Data[21]_i_10_n_0 ;
  wire \IP2Bus_Data[21]_i_11_n_0 ;
  wire \IP2Bus_Data[21]_i_12_n_0 ;
  wire \IP2Bus_Data[21]_i_14_n_0 ;
  wire \IP2Bus_Data[21]_i_15_n_0 ;
  wire \IP2Bus_Data[21]_i_16_n_0 ;
  wire \IP2Bus_Data[21]_i_17_n_0 ;
  wire \IP2Bus_Data[21]_i_18_n_0 ;
  wire \IP2Bus_Data[21]_i_19_n_0 ;
  wire \IP2Bus_Data[21]_i_20_n_0 ;
  wire \IP2Bus_Data[21]_i_21_n_0 ;
  wire \IP2Bus_Data[21]_i_22_n_0 ;
  wire \IP2Bus_Data[21]_i_23_n_0 ;
  wire \IP2Bus_Data[21]_i_24_n_0 ;
  wire \IP2Bus_Data[21]_i_25_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_3_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_6_n_0 ;
  wire \IP2Bus_Data[21]_i_7_n_0 ;
  wire \IP2Bus_Data[21]_i_8_n_0 ;
  wire \IP2Bus_Data[21]_i_9_n_0 ;
  wire \IP2Bus_Data[22]_i_10_n_0 ;
  wire \IP2Bus_Data[22]_i_11_n_0 ;
  wire \IP2Bus_Data[22]_i_12_n_0 ;
  wire \IP2Bus_Data[22]_i_13_n_0 ;
  wire \IP2Bus_Data[22]_i_14_n_0 ;
  wire \IP2Bus_Data[22]_i_15_n_0 ;
  wire \IP2Bus_Data[22]_i_16_n_0 ;
  wire \IP2Bus_Data[22]_i_17_n_0 ;
  wire \IP2Bus_Data[22]_i_18_n_0 ;
  wire \IP2Bus_Data[22]_i_19_n_0 ;
  wire \IP2Bus_Data[22]_i_20_n_0 ;
  wire \IP2Bus_Data[22]_i_21_n_0 ;
  wire \IP2Bus_Data[22]_i_22_n_0 ;
  wire \IP2Bus_Data[22]_i_23_n_0 ;
  wire \IP2Bus_Data[22]_i_24_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_3_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_6_n_0 ;
  wire \IP2Bus_Data[22]_i_7_n_0 ;
  wire \IP2Bus_Data[22]_i_8_n_0 ;
  wire \IP2Bus_Data[22]_i_9_n_0 ;
  wire \IP2Bus_Data[23]_i_10_n_0 ;
  wire \IP2Bus_Data[23]_i_11_n_0 ;
  wire \IP2Bus_Data[23]_i_12_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_13_0 ;
  wire \IP2Bus_Data[23]_i_13_n_0 ;
  wire \IP2Bus_Data[23]_i_14_n_0 ;
  wire \IP2Bus_Data[23]_i_15_n_0 ;
  wire \IP2Bus_Data[23]_i_16_n_0 ;
  wire \IP2Bus_Data[23]_i_17_n_0 ;
  wire \IP2Bus_Data[23]_i_18_n_0 ;
  wire \IP2Bus_Data[23]_i_19_n_0 ;
  wire \IP2Bus_Data[23]_i_20_n_0 ;
  wire \IP2Bus_Data[23]_i_21_n_0 ;
  wire \IP2Bus_Data[23]_i_22_n_0 ;
  wire \IP2Bus_Data[23]_i_23_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_24_0 ;
  wire \IP2Bus_Data[23]_i_24_n_0 ;
  wire \IP2Bus_Data[23]_i_25_n_0 ;
  wire \IP2Bus_Data[23]_i_26_n_0 ;
  wire \IP2Bus_Data[23]_i_27_n_0 ;
  wire \IP2Bus_Data[23]_i_28_n_0 ;
  wire \IP2Bus_Data[23]_i_29_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_2_0 ;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_30_n_0 ;
  wire \IP2Bus_Data[23]_i_31_n_0 ;
  wire \IP2Bus_Data[23]_i_32_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_34_0 ;
  wire \IP2Bus_Data[23]_i_34_n_0 ;
  wire \IP2Bus_Data[23]_i_35_n_0 ;
  wire \IP2Bus_Data[23]_i_36_n_0 ;
  wire \IP2Bus_Data[23]_i_37_n_0 ;
  wire \IP2Bus_Data[23]_i_39_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_3_0 ;
  wire \IP2Bus_Data[23]_i_3_n_0 ;
  wire \IP2Bus_Data[23]_i_41_n_0 ;
  wire \IP2Bus_Data[23]_i_42_n_0 ;
  wire \IP2Bus_Data[23]_i_43_n_0 ;
  wire \IP2Bus_Data[23]_i_44_n_0 ;
  wire \IP2Bus_Data[23]_i_45_n_0 ;
  wire \IP2Bus_Data[23]_i_47_n_0 ;
  wire \IP2Bus_Data[23]_i_49_n_0 ;
  wire \IP2Bus_Data[23]_i_4_n_0 ;
  wire \IP2Bus_Data[23]_i_50_0 ;
  wire \IP2Bus_Data[23]_i_50_n_0 ;
  wire \IP2Bus_Data[23]_i_51_n_0 ;
  wire \IP2Bus_Data[23]_i_52_0 ;
  wire \IP2Bus_Data[23]_i_52_1 ;
  wire \IP2Bus_Data[23]_i_52_n_0 ;
  wire \IP2Bus_Data[23]_i_53_n_0 ;
  wire \IP2Bus_Data[23]_i_54_n_0 ;
  wire \IP2Bus_Data[23]_i_55_n_0 ;
  wire \IP2Bus_Data[23]_i_56_n_0 ;
  wire \IP2Bus_Data[23]_i_57_n_0 ;
  wire \IP2Bus_Data[23]_i_58_n_0 ;
  wire \IP2Bus_Data[23]_i_59_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_5_0 ;
  wire [22:0]\IP2Bus_Data[23]_i_5_1 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_60_n_0 ;
  wire \IP2Bus_Data[23]_i_61_n_0 ;
  wire \IP2Bus_Data[23]_i_62_n_0 ;
  wire \IP2Bus_Data[23]_i_63_n_0 ;
  wire \IP2Bus_Data[23]_i_64_n_0 ;
  wire \IP2Bus_Data[23]_i_65_n_0 ;
  wire \IP2Bus_Data[23]_i_67_n_0 ;
  wire \IP2Bus_Data[23]_i_68_n_0 ;
  wire \IP2Bus_Data[23]_i_69_n_0 ;
  wire \IP2Bus_Data[23]_i_6_n_0 ;
  wire \IP2Bus_Data[23]_i_70_0 ;
  wire \IP2Bus_Data[23]_i_74_n_0 ;
  wire \IP2Bus_Data[23]_i_76_n_0 ;
  wire \IP2Bus_Data[23]_i_7_n_0 ;
  wire \IP2Bus_Data[23]_i_82_n_0 ;
  wire \IP2Bus_Data[23]_i_83_n_0 ;
  wire \IP2Bus_Data[23]_i_8_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_9_0 ;
  wire \IP2Bus_Data[23]_i_9_n_0 ;
  wire \IP2Bus_Data[24]_i_10_n_0 ;
  wire \IP2Bus_Data[24]_i_11_n_0 ;
  wire \IP2Bus_Data[24]_i_12_n_0 ;
  wire \IP2Bus_Data[24]_i_13_n_0 ;
  wire \IP2Bus_Data[24]_i_14_n_0 ;
  wire \IP2Bus_Data[24]_i_15_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_3_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[24]_i_6_n_0 ;
  wire \IP2Bus_Data[24]_i_7_n_0 ;
  wire \IP2Bus_Data[24]_i_8_n_0 ;
  wire \IP2Bus_Data[24]_i_9_n_0 ;
  wire \IP2Bus_Data[25]_i_10_0 ;
  wire \IP2Bus_Data[25]_i_10_1 ;
  wire \IP2Bus_Data[25]_i_10_2 ;
  wire \IP2Bus_Data[25]_i_10_n_0 ;
  wire \IP2Bus_Data[25]_i_11_n_0 ;
  wire \IP2Bus_Data[25]_i_12_n_0 ;
  wire \IP2Bus_Data[25]_i_13_n_0 ;
  wire \IP2Bus_Data[25]_i_14_n_0 ;
  wire \IP2Bus_Data[25]_i_15_n_0 ;
  wire \IP2Bus_Data[25]_i_16_n_0 ;
  wire \IP2Bus_Data[25]_i_18_n_0 ;
  wire \IP2Bus_Data[25]_i_19_n_0 ;
  wire \IP2Bus_Data[25]_i_20_n_0 ;
  wire \IP2Bus_Data[25]_i_21_n_0 ;
  wire \IP2Bus_Data[25]_i_22_0 ;
  wire \IP2Bus_Data[25]_i_22_n_0 ;
  wire \IP2Bus_Data[25]_i_23_n_0 ;
  wire \IP2Bus_Data[25]_i_24_n_0 ;
  wire \IP2Bus_Data[25]_i_26_n_0 ;
  wire \IP2Bus_Data[25]_i_27_n_0 ;
  wire \IP2Bus_Data[25]_i_28_n_0 ;
  wire \IP2Bus_Data[25]_i_29_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_30_n_0 ;
  wire \IP2Bus_Data[25]_i_32_n_0 ;
  wire \IP2Bus_Data[25]_i_33_n_0 ;
  wire \IP2Bus_Data[25]_i_34_n_0 ;
  wire \IP2Bus_Data[25]_i_36_n_0 ;
  wire \IP2Bus_Data[25]_i_37_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_41_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_6_n_0 ;
  wire \IP2Bus_Data[25]_i_7_n_0 ;
  wire \IP2Bus_Data[25]_i_8_n_0 ;
  wire \IP2Bus_Data[25]_i_9_n_0 ;
  wire \IP2Bus_Data[26]_i_10_n_0 ;
  wire \IP2Bus_Data[26]_i_11_n_0 ;
  wire \IP2Bus_Data[26]_i_14_n_0 ;
  wire \IP2Bus_Data[26]_i_17_n_0 ;
  wire \IP2Bus_Data[26]_i_18_n_0 ;
  wire \IP2Bus_Data[26]_i_19_n_0 ;
  wire \IP2Bus_Data[26]_i_20_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_3_0 ;
  wire \IP2Bus_Data[26]_i_3_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire \IP2Bus_Data[26]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_6_n_0 ;
  wire \IP2Bus_Data[26]_i_8_n_0 ;
  wire \IP2Bus_Data[26]_i_9_n_0 ;
  wire \IP2Bus_Data[27]_i_10_n_0 ;
  wire \IP2Bus_Data[27]_i_11_n_0 ;
  wire \IP2Bus_Data[27]_i_12_n_0 ;
  wire \IP2Bus_Data[27]_i_13_n_0 ;
  wire \IP2Bus_Data[27]_i_14_n_0 ;
  wire \IP2Bus_Data[27]_i_15_n_0 ;
  wire \IP2Bus_Data[27]_i_16_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_3_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[27]_i_6_n_0 ;
  wire \IP2Bus_Data[27]_i_7_n_0 ;
  wire \IP2Bus_Data[27]_i_8_n_0 ;
  wire \IP2Bus_Data[27]_i_9_n_0 ;
  wire \IP2Bus_Data[28]_i_10_n_0 ;
  wire \IP2Bus_Data[28]_i_11_n_0 ;
  wire \IP2Bus_Data[28]_i_12_n_0 ;
  wire \IP2Bus_Data[28]_i_13_n_0 ;
  wire \IP2Bus_Data[28]_i_14_n_0 ;
  wire \IP2Bus_Data[28]_i_15_n_0 ;
  wire \IP2Bus_Data[28]_i_16_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data[28]_i_4_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_6_n_0 ;
  wire \IP2Bus_Data[28]_i_7_n_0 ;
  wire \IP2Bus_Data[28]_i_8_n_0 ;
  wire \IP2Bus_Data[28]_i_9_n_0 ;
  wire \IP2Bus_Data[29]_i_10_n_0 ;
  wire \IP2Bus_Data[29]_i_11_n_0 ;
  wire \IP2Bus_Data[29]_i_12_n_0 ;
  wire \IP2Bus_Data[29]_i_13_n_0 ;
  wire \IP2Bus_Data[29]_i_14_n_0 ;
  wire \IP2Bus_Data[29]_i_15_n_0 ;
  wire \IP2Bus_Data[29]_i_16_n_0 ;
  wire \IP2Bus_Data[29]_i_17_0 ;
  wire \IP2Bus_Data[29]_i_17_n_0 ;
  wire \IP2Bus_Data[29]_i_18_n_0 ;
  wire \IP2Bus_Data[29]_i_20_n_0 ;
  wire \IP2Bus_Data[29]_i_24_n_0 ;
  wire \IP2Bus_Data[29]_i_25_n_0 ;
  wire \IP2Bus_Data[29]_i_26_n_0 ;
  wire \IP2Bus_Data[29]_i_27_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_3_n_0 ;
  wire \IP2Bus_Data[29]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_5_n_0 ;
  wire \IP2Bus_Data[29]_i_6_n_0 ;
  wire \IP2Bus_Data[29]_i_7_n_0 ;
  wire \IP2Bus_Data[29]_i_8_n_0 ;
  wire \IP2Bus_Data[29]_i_9_n_0 ;
  wire \IP2Bus_Data[2]_i_100_n_0 ;
  wire \IP2Bus_Data[2]_i_102_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_104_0 ;
  wire \IP2Bus_Data[2]_i_104_n_0 ;
  wire \IP2Bus_Data[2]_i_105_n_0 ;
  wire \IP2Bus_Data[2]_i_106_n_0 ;
  wire \IP2Bus_Data[2]_i_107_n_0 ;
  wire \IP2Bus_Data[2]_i_109_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_3 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_4 ;
  wire \IP2Bus_Data[2]_i_10_n_0 ;
  wire \IP2Bus_Data[2]_i_110_n_0 ;
  wire \IP2Bus_Data[2]_i_112_n_0 ;
  wire \IP2Bus_Data[2]_i_114_n_0 ;
  wire \IP2Bus_Data[2]_i_115_n_0 ;
  wire \IP2Bus_Data[2]_i_116_n_0 ;
  wire \IP2Bus_Data[2]_i_117_n_0 ;
  wire \IP2Bus_Data[2]_i_119_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_11_0 ;
  wire \IP2Bus_Data[2]_i_11_1 ;
  wire \IP2Bus_Data[2]_i_11_2 ;
  wire \IP2Bus_Data[2]_i_11_3 ;
  wire \IP2Bus_Data[2]_i_11_n_0 ;
  wire \IP2Bus_Data[2]_i_120_n_0 ;
  wire \IP2Bus_Data[2]_i_121_n_0 ;
  wire \IP2Bus_Data[2]_i_122_0 ;
  wire \IP2Bus_Data[2]_i_122_1 ;
  wire \IP2Bus_Data[2]_i_122_2 ;
  wire \IP2Bus_Data[2]_i_122_n_0 ;
  wire \IP2Bus_Data[2]_i_123_n_0 ;
  wire \IP2Bus_Data[2]_i_124_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_125_0 ;
  wire \IP2Bus_Data[2]_i_125_n_0 ;
  wire \IP2Bus_Data[2]_i_126_0 ;
  wire \IP2Bus_Data[2]_i_126_n_0 ;
  wire \IP2Bus_Data[2]_i_127_n_0 ;
  wire \IP2Bus_Data[2]_i_128_n_0 ;
  wire \IP2Bus_Data[2]_i_129_n_0 ;
  wire \IP2Bus_Data[2]_i_12_n_0 ;
  wire \IP2Bus_Data[2]_i_130_n_0 ;
  wire \IP2Bus_Data[2]_i_131_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_132_0 ;
  wire \IP2Bus_Data[2]_i_132_n_0 ;
  wire \IP2Bus_Data[2]_i_133_n_0 ;
  wire \IP2Bus_Data[2]_i_134_n_0 ;
  wire \IP2Bus_Data[2]_i_139_n_0 ;
  wire \IP2Bus_Data[2]_i_13_n_0 ;
  wire \IP2Bus_Data[2]_i_140_n_0 ;
  wire \IP2Bus_Data[2]_i_141_n_0 ;
  wire \IP2Bus_Data[2]_i_142_n_0 ;
  wire \IP2Bus_Data[2]_i_143_n_0 ;
  wire \IP2Bus_Data[2]_i_146_n_0 ;
  wire \IP2Bus_Data[2]_i_14_0 ;
  wire \IP2Bus_Data[2]_i_14_n_0 ;
  wire \IP2Bus_Data[2]_i_151_n_0 ;
  wire \IP2Bus_Data[2]_i_152_n_0 ;
  wire \IP2Bus_Data[2]_i_155_n_0 ;
  wire \IP2Bus_Data[2]_i_156_n_0 ;
  wire \IP2Bus_Data[2]_i_157_n_0 ;
  wire \IP2Bus_Data[2]_i_158_n_0 ;
  wire \IP2Bus_Data[2]_i_159_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_15_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_15_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_15_2 ;
  wire \IP2Bus_Data[2]_i_15_n_0 ;
  wire \IP2Bus_Data[2]_i_160_n_0 ;
  wire \IP2Bus_Data[2]_i_161_n_0 ;
  wire \IP2Bus_Data[2]_i_162_n_0 ;
  wire \IP2Bus_Data[2]_i_163_n_0 ;
  wire \IP2Bus_Data[2]_i_164_n_0 ;
  wire \IP2Bus_Data[2]_i_165_n_0 ;
  wire \IP2Bus_Data[2]_i_166_n_0 ;
  wire \IP2Bus_Data[2]_i_16_n_0 ;
  wire \IP2Bus_Data[2]_i_17_0 ;
  wire \IP2Bus_Data[2]_i_17_1 ;
  wire \IP2Bus_Data[2]_i_17_n_0 ;
  wire \IP2Bus_Data[2]_i_18_n_0 ;
  wire \IP2Bus_Data[2]_i_19_0 ;
  wire \IP2Bus_Data[2]_i_19_n_0 ;
  wire \IP2Bus_Data[2]_i_20_n_0 ;
  wire \IP2Bus_Data[2]_i_21_n_0 ;
  wire \IP2Bus_Data[2]_i_22_n_0 ;
  wire \IP2Bus_Data[2]_i_23_n_0 ;
  wire \IP2Bus_Data[2]_i_24_n_0 ;
  wire \IP2Bus_Data[2]_i_25_n_0 ;
  wire \IP2Bus_Data[2]_i_26_n_0 ;
  wire \IP2Bus_Data[2]_i_27_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_28_0 ;
  wire \IP2Bus_Data[2]_i_28_n_0 ;
  wire \IP2Bus_Data[2]_i_29_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_30_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_3 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_4 ;
  wire \IP2Bus_Data[2]_i_31_n_0 ;
  wire \IP2Bus_Data[2]_i_32_n_0 ;
  wire \IP2Bus_Data[2]_i_33_0 ;
  wire \IP2Bus_Data[2]_i_33_1 ;
  wire \IP2Bus_Data[2]_i_33_n_0 ;
  wire \IP2Bus_Data[2]_i_34_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_35_0 ;
  wire \IP2Bus_Data[2]_i_35_n_0 ;
  wire \IP2Bus_Data[2]_i_36_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_37_0 ;
  wire \IP2Bus_Data[2]_i_37_n_0 ;
  wire \IP2Bus_Data[2]_i_38_n_0 ;
  wire \IP2Bus_Data[2]_i_39_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_3_0 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_40_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_40_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_40_2 ;
  wire \IP2Bus_Data[2]_i_40_n_0 ;
  wire \IP2Bus_Data[2]_i_41_n_0 ;
  wire \IP2Bus_Data[2]_i_42_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_43_0 ;
  wire \IP2Bus_Data[2]_i_43_n_0 ;
  wire \IP2Bus_Data[2]_i_44_n_0 ;
  wire \IP2Bus_Data[2]_i_45_n_0 ;
  wire \IP2Bus_Data[2]_i_47_n_0 ;
  wire \IP2Bus_Data[2]_i_48_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_49_0 ;
  wire \IP2Bus_Data[2]_i_49_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_4_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_50_0 ;
  wire \IP2Bus_Data[2]_i_50_n_0 ;
  wire \IP2Bus_Data[2]_i_51_n_0 ;
  wire \IP2Bus_Data[2]_i_53_n_0 ;
  wire \IP2Bus_Data[2]_i_55_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_56_0 ;
  wire \IP2Bus_Data[2]_i_56_n_0 ;
  wire \IP2Bus_Data[2]_i_59_n_0 ;
  wire \IP2Bus_Data[2]_i_5_0 ;
  wire \IP2Bus_Data[2]_i_5_1 ;
  wire \IP2Bus_Data[2]_i_5_2 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_60_0 ;
  wire \IP2Bus_Data[2]_i_60_n_0 ;
  wire \IP2Bus_Data[2]_i_61_n_0 ;
  wire \IP2Bus_Data[2]_i_62_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_64_0 ;
  wire \IP2Bus_Data[2]_i_64_n_0 ;
  wire \IP2Bus_Data[2]_i_65_n_0 ;
  wire \IP2Bus_Data[2]_i_66_n_0 ;
  wire \IP2Bus_Data[2]_i_67_n_0 ;
  wire \IP2Bus_Data[2]_i_68_n_0 ;
  wire \IP2Bus_Data[2]_i_69_0 ;
  wire \IP2Bus_Data[2]_i_69_n_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_70_n_0 ;
  wire \IP2Bus_Data[2]_i_72_n_0 ;
  wire \IP2Bus_Data[2]_i_73_n_0 ;
  wire \IP2Bus_Data[2]_i_74_n_0 ;
  wire \IP2Bus_Data[2]_i_75_n_0 ;
  wire \IP2Bus_Data[2]_i_78_n_0 ;
  wire \IP2Bus_Data[2]_i_79_n_0 ;
  wire \IP2Bus_Data[2]_i_7_0 ;
  wire \IP2Bus_Data[2]_i_7_1 ;
  wire \IP2Bus_Data[2]_i_7_2 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire \IP2Bus_Data[2]_i_80_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_81_0 ;
  wire \IP2Bus_Data[2]_i_81_n_0 ;
  wire \IP2Bus_Data[2]_i_83_n_0 ;
  wire \IP2Bus_Data[2]_i_84_n_0 ;
  wire \IP2Bus_Data[2]_i_85_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_86_0 ;
  wire \IP2Bus_Data[2]_i_86_n_0 ;
  wire \IP2Bus_Data[2]_i_87_n_0 ;
  wire \IP2Bus_Data[2]_i_88_n_0 ;
  wire \IP2Bus_Data[2]_i_8_n_0 ;
  wire \IP2Bus_Data[2]_i_92_n_0 ;
  wire \IP2Bus_Data[2]_i_93_n_0 ;
  wire \IP2Bus_Data[2]_i_95_n_0 ;
  wire \IP2Bus_Data[2]_i_96_n_0 ;
  wire \IP2Bus_Data[2]_i_97_n_0 ;
  wire \IP2Bus_Data[2]_i_98_n_0 ;
  wire \IP2Bus_Data[2]_i_99_n_0 ;
  wire \IP2Bus_Data[2]_i_9_n_0 ;
  wire \IP2Bus_Data[30]_i_10_n_0 ;
  wire \IP2Bus_Data[30]_i_12_n_0 ;
  wire \IP2Bus_Data[30]_i_13_n_0 ;
  wire \IP2Bus_Data[30]_i_14_n_0 ;
  wire \IP2Bus_Data[30]_i_15_n_0 ;
  wire \IP2Bus_Data[30]_i_16_n_0 ;
  wire \IP2Bus_Data[30]_i_17_n_0 ;
  wire \IP2Bus_Data[30]_i_18_n_0 ;
  wire \IP2Bus_Data[30]_i_20_n_0 ;
  wire \IP2Bus_Data[30]_i_21_n_0 ;
  wire \IP2Bus_Data[30]_i_22_n_0 ;
  wire \IP2Bus_Data[30]_i_23_n_0 ;
  wire \IP2Bus_Data[30]_i_24_n_0 ;
  wire \IP2Bus_Data[30]_i_25_n_0 ;
  wire \IP2Bus_Data[30]_i_26_n_0 ;
  wire \IP2Bus_Data[30]_i_27_0 ;
  wire \IP2Bus_Data[30]_i_27_n_0 ;
  wire \IP2Bus_Data[30]_i_28_n_0 ;
  wire \IP2Bus_Data[30]_i_2_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_3_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[30]_i_6_n_0 ;
  wire \IP2Bus_Data[30]_i_7_n_0 ;
  wire \IP2Bus_Data[30]_i_8_n_0 ;
  wire \IP2Bus_Data[30]_i_9_n_0 ;
  wire \IP2Bus_Data[31]_i_10_n_0 ;
  wire \IP2Bus_Data[31]_i_11_n_0 ;
  wire \IP2Bus_Data[31]_i_12_n_0 ;
  wire \IP2Bus_Data[31]_i_16_n_0 ;
  wire \IP2Bus_Data[31]_i_17_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_18_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_18_1 ;
  wire \IP2Bus_Data[31]_i_18_n_0 ;
  wire \IP2Bus_Data[31]_i_19_n_0 ;
  wire \IP2Bus_Data[31]_i_20_n_0 ;
  wire \IP2Bus_Data[31]_i_21_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_23_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_23_1 ;
  wire \IP2Bus_Data[31]_i_23_n_0 ;
  wire \IP2Bus_Data[31]_i_24_n_0 ;
  wire \IP2Bus_Data[31]_i_25_n_0 ;
  wire \IP2Bus_Data[31]_i_26_n_0 ;
  wire \IP2Bus_Data[31]_i_27_n_0 ;
  wire \IP2Bus_Data[31]_i_28_n_0 ;
  wire \IP2Bus_Data[31]_i_29_n_0 ;
  wire \IP2Bus_Data[31]_i_30_n_0 ;
  wire \IP2Bus_Data[31]_i_31_n_0 ;
  wire \IP2Bus_Data[31]_i_32_n_0 ;
  wire \IP2Bus_Data[31]_i_35_n_0 ;
  wire \IP2Bus_Data[31]_i_36_n_0 ;
  wire \IP2Bus_Data[31]_i_37_n_0 ;
  wire \IP2Bus_Data[31]_i_38_n_0 ;
  wire \IP2Bus_Data[31]_i_39_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_3 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_41_n_0 ;
  wire \IP2Bus_Data[31]_i_42_n_0 ;
  wire \IP2Bus_Data[31]_i_43_n_0 ;
  wire \IP2Bus_Data[31]_i_45_n_0 ;
  wire \IP2Bus_Data[31]_i_46_n_0 ;
  wire \IP2Bus_Data[31]_i_48_n_0 ;
  wire \IP2Bus_Data[31]_i_49_n_0 ;
  wire \IP2Bus_Data[31]_i_4_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_50_n_0 ;
  wire \IP2Bus_Data[31]_i_51_n_0 ;
  wire \IP2Bus_Data[31]_i_52_n_0 ;
  wire \IP2Bus_Data[31]_i_53_n_0 ;
  wire \IP2Bus_Data[31]_i_54_n_0 ;
  wire \IP2Bus_Data[31]_i_55_n_0 ;
  wire \IP2Bus_Data[31]_i_56_n_0 ;
  wire \IP2Bus_Data[31]_i_58_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_61_n_0 ;
  wire \IP2Bus_Data[31]_i_62_n_0 ;
  wire \IP2Bus_Data[31]_i_63_n_0 ;
  wire \IP2Bus_Data[31]_i_64_n_0 ;
  wire \IP2Bus_Data[31]_i_66_n_0 ;
  wire \IP2Bus_Data[31]_i_68_n_0 ;
  wire \IP2Bus_Data[31]_i_69_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_3 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire \IP2Bus_Data[31]_i_70_n_0 ;
  wire \IP2Bus_Data[31]_i_71_n_0 ;
  wire \IP2Bus_Data[31]_i_72_n_0 ;
  wire \IP2Bus_Data[31]_i_76_n_0 ;
  wire \IP2Bus_Data[31]_i_77_n_0 ;
  wire \IP2Bus_Data[31]_i_79_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire \IP2Bus_Data[31]_i_7_n_0 ;
  wire \IP2Bus_Data[31]_i_82_n_0 ;
  wire \IP2Bus_Data[31]_i_83_n_0 ;
  wire \IP2Bus_Data[31]_i_85_n_0 ;
  wire \IP2Bus_Data[31]_i_87_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_8_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_8_1 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_9_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_9_1 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_100_n_0 ;
  wire \IP2Bus_Data[3]_i_101_n_0 ;
  wire \IP2Bus_Data[3]_i_104_n_0 ;
  wire \IP2Bus_Data[3]_i_105_n_0 ;
  wire \IP2Bus_Data[3]_i_106_n_0 ;
  wire \IP2Bus_Data[3]_i_107_n_0 ;
  wire \IP2Bus_Data[3]_i_108_n_0 ;
  wire \IP2Bus_Data[3]_i_109_n_0 ;
  wire \IP2Bus_Data[3]_i_10_0 ;
  wire \IP2Bus_Data[3]_i_10_n_0 ;
  wire \IP2Bus_Data[3]_i_111_n_0 ;
  wire \IP2Bus_Data[3]_i_112_n_0 ;
  wire \IP2Bus_Data[3]_i_113_n_0 ;
  wire \IP2Bus_Data[3]_i_114_n_0 ;
  wire \IP2Bus_Data[3]_i_115_n_0 ;
  wire \IP2Bus_Data[3]_i_116_n_0 ;
  wire \IP2Bus_Data[3]_i_117_n_0 ;
  wire \IP2Bus_Data[3]_i_118_n_0 ;
  wire \IP2Bus_Data[3]_i_11_n_0 ;
  wire \IP2Bus_Data[3]_i_120_n_0 ;
  wire \IP2Bus_Data[3]_i_124_n_0 ;
  wire \IP2Bus_Data[3]_i_125_n_0 ;
  wire \IP2Bus_Data[3]_i_126_n_0 ;
  wire \IP2Bus_Data[3]_i_12_0 ;
  wire \IP2Bus_Data[3]_i_12_1 ;
  wire \IP2Bus_Data[3]_i_12_n_0 ;
  wire \IP2Bus_Data[3]_i_13_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_14_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_14_1 ;
  wire \IP2Bus_Data[3]_i_14_n_0 ;
  wire \IP2Bus_Data[3]_i_15_n_0 ;
  wire \IP2Bus_Data[3]_i_16_n_0 ;
  wire \IP2Bus_Data[3]_i_17_0 ;
  wire \IP2Bus_Data[3]_i_17_n_0 ;
  wire \IP2Bus_Data[3]_i_18_0 ;
  wire \IP2Bus_Data[3]_i_18_n_0 ;
  wire \IP2Bus_Data[3]_i_19_n_0 ;
  wire \IP2Bus_Data[3]_i_20_n_0 ;
  wire \IP2Bus_Data[3]_i_21_0 ;
  wire \IP2Bus_Data[3]_i_21_1 ;
  wire [3:0]\IP2Bus_Data[3]_i_21_2 ;
  wire \IP2Bus_Data[3]_i_21_3 ;
  wire \IP2Bus_Data[3]_i_21_n_0 ;
  wire \IP2Bus_Data[3]_i_22_n_0 ;
  wire \IP2Bus_Data[3]_i_23_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_24_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_24_1 ;
  wire \IP2Bus_Data[3]_i_24_n_0 ;
  wire \IP2Bus_Data[3]_i_26_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_27_0 ;
  wire \IP2Bus_Data[3]_i_27_n_0 ;
  wire \IP2Bus_Data[3]_i_28_n_0 ;
  wire \IP2Bus_Data[3]_i_29_0 ;
  wire \IP2Bus_Data[3]_i_29_1 ;
  wire \IP2Bus_Data[3]_i_29_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_30_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_31_0 ;
  wire \IP2Bus_Data[3]_i_31_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_32_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_32_1 ;
  wire \IP2Bus_Data[3]_i_32_n_0 ;
  wire \IP2Bus_Data[3]_i_33_n_0 ;
  wire \IP2Bus_Data[3]_i_34_n_0 ;
  wire \IP2Bus_Data[3]_i_35_n_0 ;
  wire \IP2Bus_Data[3]_i_37_n_0 ;
  wire \IP2Bus_Data[3]_i_38_n_0 ;
  wire \IP2Bus_Data[3]_i_39_n_0 ;
  wire \IP2Bus_Data[3]_i_3_n_0 ;
  wire \IP2Bus_Data[3]_i_40_n_0 ;
  wire \IP2Bus_Data[3]_i_41_n_0 ;
  wire \IP2Bus_Data[3]_i_42_n_0 ;
  wire \IP2Bus_Data[3]_i_43_n_0 ;
  wire \IP2Bus_Data[3]_i_44_n_0 ;
  wire \IP2Bus_Data[3]_i_45_n_0 ;
  wire \IP2Bus_Data[3]_i_46_n_0 ;
  wire \IP2Bus_Data[3]_i_47_n_0 ;
  wire \IP2Bus_Data[3]_i_48_0 ;
  wire \IP2Bus_Data[3]_i_48_n_0 ;
  wire \IP2Bus_Data[3]_i_49_n_0 ;
  wire \IP2Bus_Data[3]_i_4_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_50_n_0 ;
  wire \IP2Bus_Data[3]_i_51_n_0 ;
  wire \IP2Bus_Data[3]_i_52_n_0 ;
  wire \IP2Bus_Data[3]_i_53_n_0 ;
  wire \IP2Bus_Data[3]_i_55_n_0 ;
  wire \IP2Bus_Data[3]_i_56_n_0 ;
  wire \IP2Bus_Data[3]_i_57_n_0 ;
  wire \IP2Bus_Data[3]_i_58_n_0 ;
  wire \IP2Bus_Data[3]_i_59_n_0 ;
  wire \IP2Bus_Data[3]_i_5_0 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_60_n_0 ;
  wire \IP2Bus_Data[3]_i_61_n_0 ;
  wire \IP2Bus_Data[3]_i_62_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_62_1 ;
  wire [3:0]\IP2Bus_Data[3]_i_62_2 ;
  wire \IP2Bus_Data[3]_i_62_n_0 ;
  wire \IP2Bus_Data[3]_i_63_n_0 ;
  wire \IP2Bus_Data[3]_i_64_n_0 ;
  wire \IP2Bus_Data[3]_i_65_n_0 ;
  wire \IP2Bus_Data[3]_i_66_n_0 ;
  wire \IP2Bus_Data[3]_i_67_n_0 ;
  wire \IP2Bus_Data[3]_i_68_n_0 ;
  wire \IP2Bus_Data[3]_i_69_n_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_70_n_0 ;
  wire \IP2Bus_Data[3]_i_71_0 ;
  wire \IP2Bus_Data[3]_i_71_n_0 ;
  wire \IP2Bus_Data[3]_i_72_n_0 ;
  wire \IP2Bus_Data[3]_i_73_n_0 ;
  wire \IP2Bus_Data[3]_i_74_n_0 ;
  wire \IP2Bus_Data[3]_i_75_n_0 ;
  wire \IP2Bus_Data[3]_i_76_n_0 ;
  wire \IP2Bus_Data[3]_i_77_n_0 ;
  wire \IP2Bus_Data[3]_i_78_n_0 ;
  wire \IP2Bus_Data[3]_i_79_n_0 ;
  wire \IP2Bus_Data[3]_i_7_0 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire \IP2Bus_Data[3]_i_80 ;
  wire \IP2Bus_Data[3]_i_81_n_0 ;
  wire \IP2Bus_Data[3]_i_82_n_0 ;
  wire \IP2Bus_Data[3]_i_83_n_0 ;
  wire \IP2Bus_Data[3]_i_84_n_0 ;
  wire \IP2Bus_Data[3]_i_85_n_0 ;
  wire \IP2Bus_Data[3]_i_86_n_0 ;
  wire \IP2Bus_Data[3]_i_87_n_0 ;
  wire \IP2Bus_Data[3]_i_88_n_0 ;
  wire \IP2Bus_Data[3]_i_89_n_0 ;
  wire \IP2Bus_Data[3]_i_8_n_0 ;
  wire \IP2Bus_Data[3]_i_92_n_0 ;
  wire \IP2Bus_Data[3]_i_93_n_0 ;
  wire \IP2Bus_Data[3]_i_95_n_0 ;
  wire \IP2Bus_Data[3]_i_97_n_0 ;
  wire \IP2Bus_Data[3]_i_98_n_0 ;
  wire \IP2Bus_Data[3]_i_99_n_0 ;
  wire \IP2Bus_Data[3]_i_9_n_0 ;
  wire \IP2Bus_Data[4]_i_10_n_0 ;
  wire \IP2Bus_Data[4]_i_11_n_0 ;
  wire \IP2Bus_Data[4]_i_12_n_0 ;
  wire \IP2Bus_Data[4]_i_13_n_0 ;
  wire \IP2Bus_Data[4]_i_14_n_0 ;
  wire \IP2Bus_Data[4]_i_15_n_0 ;
  wire \IP2Bus_Data[4]_i_16_n_0 ;
  wire \IP2Bus_Data[4]_i_17_n_0 ;
  wire \IP2Bus_Data[4]_i_18_n_0 ;
  wire \IP2Bus_Data[4]_i_19_0 ;
  wire \IP2Bus_Data[4]_i_19_1 ;
  wire \IP2Bus_Data[4]_i_19_n_0 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_0 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_1 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_2 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_3 ;
  wire \IP2Bus_Data[4]_i_20_n_0 ;
  wire \IP2Bus_Data[4]_i_21_n_0 ;
  wire \IP2Bus_Data[4]_i_22_n_0 ;
  wire \IP2Bus_Data[4]_i_23_n_0 ;
  wire \IP2Bus_Data[4]_i_24_n_0 ;
  wire \IP2Bus_Data[4]_i_25_n_0 ;
  wire \IP2Bus_Data[4]_i_26_n_0 ;
  wire \IP2Bus_Data[4]_i_27_n_0 ;
  wire \IP2Bus_Data[4]_i_28_n_0 ;
  wire \IP2Bus_Data[4]_i_29_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_30_n_0 ;
  wire \IP2Bus_Data[4]_i_31_n_0 ;
  wire \IP2Bus_Data[4]_i_32_n_0 ;
  wire \IP2Bus_Data[4]_i_35_n_0 ;
  wire \IP2Bus_Data[4]_i_36_n_0 ;
  wire \IP2Bus_Data[4]_i_37_n_0 ;
  wire \IP2Bus_Data[4]_i_38_n_0 ;
  wire \IP2Bus_Data[4]_i_39_n_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[4]_i_40_n_0 ;
  wire \IP2Bus_Data[4]_i_41_n_0 ;
  wire \IP2Bus_Data[4]_i_42_n_0 ;
  wire \IP2Bus_Data[4]_i_43_n_0 ;
  wire \IP2Bus_Data[4]_i_44_n_0 ;
  wire \IP2Bus_Data[4]_i_45_n_0 ;
  wire \IP2Bus_Data[4]_i_46_n_0 ;
  wire \IP2Bus_Data[4]_i_47_n_0 ;
  wire \IP2Bus_Data[4]_i_48_n_0 ;
  wire \IP2Bus_Data[4]_i_49_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_50_n_0 ;
  wire \IP2Bus_Data[4]_i_52_n_0 ;
  wire \IP2Bus_Data[4]_i_53_n_0 ;
  wire \IP2Bus_Data[4]_i_54_n_0 ;
  wire \IP2Bus_Data[4]_i_55_n_0 ;
  wire \IP2Bus_Data[4]_i_56_n_0 ;
  wire \IP2Bus_Data[4]_i_57_n_0 ;
  wire \IP2Bus_Data[4]_i_58_n_0 ;
  wire \IP2Bus_Data[4]_i_59_n_0 ;
  wire \IP2Bus_Data[4]_i_5_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_60_n_0 ;
  wire \IP2Bus_Data[4]_i_61_n_0 ;
  wire \IP2Bus_Data[4]_i_62_n_0 ;
  wire \IP2Bus_Data[4]_i_63_n_0 ;
  wire \IP2Bus_Data[4]_i_64_n_0 ;
  wire \IP2Bus_Data[4]_i_65_n_0 ;
  wire \IP2Bus_Data[4]_i_66_n_0 ;
  wire \IP2Bus_Data[4]_i_67_n_0 ;
  wire \IP2Bus_Data[4]_i_68_n_0 ;
  wire \IP2Bus_Data[4]_i_69_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_70_n_0 ;
  wire \IP2Bus_Data[4]_i_71_n_0 ;
  wire \IP2Bus_Data[4]_i_73_n_0 ;
  wire \IP2Bus_Data[4]_i_74_n_0 ;
  wire \IP2Bus_Data[4]_i_75_n_0 ;
  wire \IP2Bus_Data[4]_i_76_n_0 ;
  wire \IP2Bus_Data[4]_i_77_n_0 ;
  wire \IP2Bus_Data[4]_i_78_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_81_n_0 ;
  wire \IP2Bus_Data[4]_i_84_n_0 ;
  wire \IP2Bus_Data[4]_i_87_n_0 ;
  wire \IP2Bus_Data[4]_i_88_n_0 ;
  wire \IP2Bus_Data[4]_i_89_n_0 ;
  wire \IP2Bus_Data[4]_i_8_n_0 ;
  wire \IP2Bus_Data[4]_i_90_n_0 ;
  wire \IP2Bus_Data[4]_i_9_n_0 ;
  wire \IP2Bus_Data[5]_i_10_n_0 ;
  wire \IP2Bus_Data[5]_i_11_n_0 ;
  wire \IP2Bus_Data[5]_i_12_n_0 ;
  wire \IP2Bus_Data[5]_i_13_n_0 ;
  wire \IP2Bus_Data[5]_i_14_n_0 ;
  wire \IP2Bus_Data[5]_i_15_n_0 ;
  wire \IP2Bus_Data[5]_i_17_0 ;
  wire \IP2Bus_Data[5]_i_17_1 ;
  wire \IP2Bus_Data[5]_i_17_n_0 ;
  wire \IP2Bus_Data[5]_i_18_n_0 ;
  wire \IP2Bus_Data[5]_i_19_n_0 ;
  wire \IP2Bus_Data[5]_i_20_n_0 ;
  wire \IP2Bus_Data[5]_i_21_n_0 ;
  wire \IP2Bus_Data[5]_i_22_n_0 ;
  wire \IP2Bus_Data[5]_i_23_n_0 ;
  wire \IP2Bus_Data[5]_i_24_n_0 ;
  wire \IP2Bus_Data[5]_i_25_n_0 ;
  wire \IP2Bus_Data[5]_i_26_n_0 ;
  wire \IP2Bus_Data[5]_i_27_n_0 ;
  wire \IP2Bus_Data[5]_i_28_n_0 ;
  wire \IP2Bus_Data[5]_i_29_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_30_n_0 ;
  wire \IP2Bus_Data[5]_i_31_n_0 ;
  wire \IP2Bus_Data[5]_i_32_n_0 ;
  wire \IP2Bus_Data[5]_i_33_n_0 ;
  wire \IP2Bus_Data[5]_i_34_n_0 ;
  wire \IP2Bus_Data[5]_i_35_n_0 ;
  wire \IP2Bus_Data[5]_i_36_n_0 ;
  wire \IP2Bus_Data[5]_i_37_n_0 ;
  wire \IP2Bus_Data[5]_i_38_n_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_40_n_0 ;
  wire \IP2Bus_Data[5]_i_41_n_0 ;
  wire \IP2Bus_Data[5]_i_42_n_0 ;
  wire \IP2Bus_Data[5]_i_43_n_0 ;
  wire \IP2Bus_Data[5]_i_44_n_0 ;
  wire \IP2Bus_Data[5]_i_45_n_0 ;
  wire \IP2Bus_Data[5]_i_46_n_0 ;
  wire \IP2Bus_Data[5]_i_48_n_0 ;
  wire \IP2Bus_Data[5]_i_49_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_50_n_0 ;
  wire \IP2Bus_Data[5]_i_5_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[5]_i_9_n_0 ;
  wire \IP2Bus_Data[6]_i_10_n_0 ;
  wire \IP2Bus_Data[6]_i_11_n_0 ;
  wire \IP2Bus_Data[6]_i_12_n_0 ;
  wire \IP2Bus_Data[6]_i_13_n_0 ;
  wire \IP2Bus_Data[6]_i_14_n_0 ;
  wire \IP2Bus_Data[6]_i_15_n_0 ;
  wire \IP2Bus_Data[6]_i_16_n_0 ;
  wire \IP2Bus_Data[6]_i_17_n_0 ;
  wire \IP2Bus_Data[6]_i_18_n_0 ;
  wire \IP2Bus_Data[6]_i_19_n_0 ;
  wire \IP2Bus_Data[6]_i_20_n_0 ;
  wire \IP2Bus_Data[6]_i_21_n_0 ;
  wire \IP2Bus_Data[6]_i_22_n_0 ;
  wire \IP2Bus_Data[6]_i_23_n_0 ;
  wire \IP2Bus_Data[6]_i_24_n_0 ;
  wire \IP2Bus_Data[6]_i_25_n_0 ;
  wire \IP2Bus_Data[6]_i_26_n_0 ;
  wire \IP2Bus_Data[6]_i_27_n_0 ;
  wire \IP2Bus_Data[6]_i_28_n_0 ;
  wire \IP2Bus_Data[6]_i_29_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_30_n_0 ;
  wire \IP2Bus_Data[6]_i_31_n_0 ;
  wire \IP2Bus_Data[6]_i_32_n_0 ;
  wire \IP2Bus_Data[6]_i_33_n_0 ;
  wire \IP2Bus_Data[6]_i_34_n_0 ;
  wire \IP2Bus_Data[6]_i_35_n_0 ;
  wire \IP2Bus_Data[6]_i_36_n_0 ;
  wire \IP2Bus_Data[6]_i_37_n_0 ;
  wire \IP2Bus_Data[6]_i_38_n_0 ;
  wire \IP2Bus_Data[6]_i_39_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_40_n_0 ;
  wire \IP2Bus_Data[6]_i_41_n_0 ;
  wire \IP2Bus_Data[6]_i_42_n_0 ;
  wire \IP2Bus_Data[6]_i_43_n_0 ;
  wire \IP2Bus_Data[6]_i_44_n_0 ;
  wire \IP2Bus_Data[6]_i_45_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_5_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_9_n_0 ;
  wire \IP2Bus_Data[7]_i_10_n_0 ;
  wire \IP2Bus_Data[7]_i_11_n_0 ;
  wire \IP2Bus_Data[7]_i_13_n_0 ;
  wire \IP2Bus_Data[7]_i_14_n_0 ;
  wire \IP2Bus_Data[7]_i_15_n_0 ;
  wire \IP2Bus_Data[7]_i_16_n_0 ;
  wire \IP2Bus_Data[7]_i_17_n_0 ;
  wire \IP2Bus_Data[7]_i_18_n_0 ;
  wire \IP2Bus_Data[7]_i_19_n_0 ;
  wire \IP2Bus_Data[7]_i_20_n_0 ;
  wire \IP2Bus_Data[7]_i_21_n_0 ;
  wire \IP2Bus_Data[7]_i_22_n_0 ;
  wire \IP2Bus_Data[7]_i_23_n_0 ;
  wire \IP2Bus_Data[7]_i_24_n_0 ;
  wire \IP2Bus_Data[7]_i_26_n_0 ;
  wire \IP2Bus_Data[7]_i_27_n_0 ;
  wire \IP2Bus_Data[7]_i_28_n_0 ;
  wire \IP2Bus_Data[7]_i_29_n_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_2_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_30_n_0 ;
  wire \IP2Bus_Data[7]_i_31_n_0 ;
  wire \IP2Bus_Data[7]_i_32_n_0 ;
  wire \IP2Bus_Data[7]_i_33_n_0 ;
  wire \IP2Bus_Data[7]_i_34_n_0 ;
  wire \IP2Bus_Data[7]_i_35_n_0 ;
  wire \IP2Bus_Data[7]_i_36_n_0 ;
  wire \IP2Bus_Data[7]_i_37_n_0 ;
  wire \IP2Bus_Data[7]_i_38_n_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_39_0 ;
  wire \IP2Bus_Data[7]_i_39_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_40_n_0 ;
  wire \IP2Bus_Data[7]_i_41_n_0 ;
  wire \IP2Bus_Data[7]_i_42_n_0 ;
  wire \IP2Bus_Data[7]_i_43_n_0 ;
  wire \IP2Bus_Data[7]_i_44_n_0 ;
  wire \IP2Bus_Data[7]_i_45_n_0 ;
  wire \IP2Bus_Data[7]_i_46_n_0 ;
  wire \IP2Bus_Data[7]_i_47_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_6_n_0 ;
  wire \IP2Bus_Data[7]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_9_n_0 ;
  wire \IP2Bus_Data[8]_i_10_n_0 ;
  wire \IP2Bus_Data[8]_i_11_n_0 ;
  wire \IP2Bus_Data[8]_i_12_n_0 ;
  wire \IP2Bus_Data[8]_i_13_n_0 ;
  wire \IP2Bus_Data[8]_i_14_n_0 ;
  wire \IP2Bus_Data[8]_i_15_n_0 ;
  wire \IP2Bus_Data[8]_i_16_n_0 ;
  wire \IP2Bus_Data[8]_i_17_n_0 ;
  wire \IP2Bus_Data[8]_i_18_n_0 ;
  wire \IP2Bus_Data[8]_i_19_n_0 ;
  wire \IP2Bus_Data[8]_i_21_n_0 ;
  wire \IP2Bus_Data[8]_i_22_n_0 ;
  wire \IP2Bus_Data[8]_i_23_n_0 ;
  wire \IP2Bus_Data[8]_i_24_n_0 ;
  wire \IP2Bus_Data[8]_i_25_n_0 ;
  wire \IP2Bus_Data[8]_i_26_n_0 ;
  wire \IP2Bus_Data[8]_i_27_n_0 ;
  wire \IP2Bus_Data[8]_i_28_n_0 ;
  wire \IP2Bus_Data[8]_i_29_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_30_n_0 ;
  wire \IP2Bus_Data[8]_i_31_n_0 ;
  wire \IP2Bus_Data[8]_i_32_n_0 ;
  wire \IP2Bus_Data[8]_i_33_n_0 ;
  wire \IP2Bus_Data[8]_i_34_n_0 ;
  wire \IP2Bus_Data[8]_i_35_n_0 ;
  wire \IP2Bus_Data[8]_i_36_n_0 ;
  wire \IP2Bus_Data[8]_i_37_n_0 ;
  wire \IP2Bus_Data[8]_i_38_n_0 ;
  wire \IP2Bus_Data[8]_i_39_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[8]_i_40_n_0 ;
  wire \IP2Bus_Data[8]_i_41_n_0 ;
  wire \IP2Bus_Data[8]_i_42_n_0 ;
  wire \IP2Bus_Data[8]_i_43_n_0 ;
  wire \IP2Bus_Data[8]_i_44_n_0 ;
  wire \IP2Bus_Data[8]_i_45_n_0 ;
  wire \IP2Bus_Data[8]_i_46_n_0 ;
  wire \IP2Bus_Data[8]_i_48_n_0 ;
  wire \IP2Bus_Data[8]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[8]_i_9_n_0 ;
  wire \IP2Bus_Data[9]_i_10_n_0 ;
  wire \IP2Bus_Data[9]_i_11_n_0 ;
  wire \IP2Bus_Data[9]_i_12_n_0 ;
  wire \IP2Bus_Data[9]_i_13_n_0 ;
  wire \IP2Bus_Data[9]_i_14_n_0 ;
  wire \IP2Bus_Data[9]_i_15_n_0 ;
  wire \IP2Bus_Data[9]_i_16_n_0 ;
  wire \IP2Bus_Data[9]_i_17_n_0 ;
  wire \IP2Bus_Data[9]_i_18_n_0 ;
  wire \IP2Bus_Data[9]_i_19_n_0 ;
  wire \IP2Bus_Data[9]_i_20_n_0 ;
  wire \IP2Bus_Data[9]_i_21_n_0 ;
  wire \IP2Bus_Data[9]_i_22_n_0 ;
  wire \IP2Bus_Data[9]_i_23_n_0 ;
  wire \IP2Bus_Data[9]_i_24_n_0 ;
  wire \IP2Bus_Data[9]_i_25_n_0 ;
  wire \IP2Bus_Data[9]_i_26_n_0 ;
  wire \IP2Bus_Data[9]_i_27_n_0 ;
  wire \IP2Bus_Data[9]_i_28_n_0 ;
  wire \IP2Bus_Data[9]_i_29_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_30_n_0 ;
  wire \IP2Bus_Data[9]_i_31_n_0 ;
  wire \IP2Bus_Data[9]_i_32_n_0 ;
  wire \IP2Bus_Data[9]_i_33_n_0 ;
  wire \IP2Bus_Data[9]_i_34_n_0 ;
  wire \IP2Bus_Data[9]_i_38_n_0 ;
  wire \IP2Bus_Data[9]_i_39_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_40_n_0 ;
  wire \IP2Bus_Data[9]_i_41_n_0 ;
  wire \IP2Bus_Data[9]_i_42_n_0 ;
  wire \IP2Bus_Data[9]_i_43_n_0 ;
  wire \IP2Bus_Data[9]_i_44_n_0 ;
  wire \IP2Bus_Data[9]_i_45_n_0 ;
  wire \IP2Bus_Data[9]_i_46_n_0 ;
  wire \IP2Bus_Data[9]_i_47_n_0 ;
  wire \IP2Bus_Data[9]_i_48_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_51_n_0 ;
  wire \IP2Bus_Data[9]_i_52_n_0 ;
  wire \IP2Bus_Data[9]_i_53_n_0 ;
  wire \IP2Bus_Data[9]_i_54_n_0 ;
  wire \IP2Bus_Data[9]_i_55_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire \IP2Bus_Data[9]_i_8_n_0 ;
  wire \IP2Bus_Data[9]_i_9_n_0 ;
  wire \IP2Bus_Data_reg[0]_i_17_0 ;
  wire \IP2Bus_Data_reg[0]_i_17_1 ;
  wire \IP2Bus_Data_reg[0]_i_17_n_0 ;
  wire \IP2Bus_Data_reg[11] ;
  wire \IP2Bus_Data_reg[11]_0 ;
  wire \IP2Bus_Data_reg[14] ;
  wire \IP2Bus_Data_reg[15] ;
  wire [15:0]\IP2Bus_Data_reg[15]_0 ;
  wire [15:0]\IP2Bus_Data_reg[15]_1 ;
  wire [15:0]\IP2Bus_Data_reg[15]_2 ;
  wire \IP2Bus_Data_reg[18] ;
  wire \IP2Bus_Data_reg[18]_0 ;
  wire [3:0]\IP2Bus_Data_reg[19] ;
  wire [6:0]\IP2Bus_Data_reg[19]_0 ;
  wire \IP2Bus_Data_reg[1] ;
  wire [23:0]\IP2Bus_Data_reg[23] ;
  wire [23:0]\IP2Bus_Data_reg[23]_0 ;
  wire [23:0]\IP2Bus_Data_reg[23]_1 ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[2] ;
  wire \IP2Bus_Data_reg[2]_i_46_n_0 ;
  wire \IP2Bus_Data_reg[2]_i_57_n_0 ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31]_2 ;
  wire \IP2Bus_Data_reg[3] ;
  wire \IP2Bus_Data_reg[3]_0 ;
  wire \IP2Bus_Data_reg[3]_i_54_n_0 ;
  wire \IP2Bus_Data_reg[5] ;
  wire \IP2Bus_Data_reg[7] ;
  wire \IP2Bus_Data_reg[8] ;
  wire IP2Bus_WrAck;
  wire IP2Bus_WrAck0;
  wire [3:0]Q;
  wire [23:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire access_type_reg_5;
  wire access_type_reg_6;
  wire adc00_cal_freeze_reg;
  wire adc00_cm_overvol_irq;
  wire adc00_cm_undervol_irq;
  wire adc00_disable_cal_freeze_input_reg;
  wire adc00_irq_en;
  wire adc00_irq_en_i_2_n_0;
  wire [2:0]adc00_irq_sync;
  wire adc01_cm_undervol_irq;
  wire adc01_irq_en;
  wire [1:0]adc01_irq_sync;
  wire adc02_cm_undervol_irq;
  wire adc02_irq_en;
  wire adc03_cm_overvol_irq;
  wire adc03_cm_undervol_irq;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc0_cmn_irq_en;
  wire adc0_drp_gnt;
  wire adc0_drp_req;
  wire adc0_dsa_update_reg;
  wire adc0_dsa_update_reg_reg;
  wire adc0_dsa_update_reg_reg_0;
  wire adc0_por_req;
  wire adc0_powerup_state_irq;
  wire adc0_reset;
  wire adc0_restart;
  wire adc10_cm_overvol_irq;
  wire adc10_irq_en;
  wire adc10_irq_en_i_2_n_0;
  wire [1:0]adc10_irq_sync;
  wire adc11_cm_overvol_irq;
  wire adc11_cm_undervol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc12_cm_overvol_irq;
  wire adc12_cm_undervol_irq;
  wire adc12_disable_tdd_mode_input;
  wire adc12_disable_tdd_obs_input;
  wire adc12_irq_en;
  wire [1:0]adc12_irq_sync;
  wire adc12_tdd_obs_reg;
  wire adc13_cm_undervol_irq;
  wire adc13_irq_en;
  wire adc1_cmn_irq_en;
  wire adc1_drp_gnt;
  wire adc1_drp_req;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire adc20_irq_en_i_2_n_0;
  wire adc21_cm_overvol_irq;
  wire adc21_cm_undervol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc22_cm_overvol_irq;
  wire adc22_cm_undervol_irq;
  wire adc22_disable_tdd_mode_input;
  wire adc22_disable_tdd_obs_input;
  wire adc22_irq_en;
  wire [2:0]adc22_irq_sync;
  wire adc22_tdd_obs_reg;
  wire adc23_cm_overvol_irq;
  wire adc23_cm_undervol_irq;
  wire adc23_irq_en;
  wire [1:0]adc23_irq_sync;
  wire adc2_cmn_irq_en;
  wire adc2_drp_gnt;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire adc30_cm_overvol_irq;
  wire adc30_cm_undervol_irq;
  wire adc30_disable_tdd_obs_input_reg;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc31_cm_overvol_irq;
  wire adc31_cm_undervol_irq;
  wire adc31_disable_tdd_obs_input_reg;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc32_cm_overvol_irq;
  wire adc32_cm_undervol_irq;
  wire adc32_disable_tdd_obs_input_reg;
  wire adc32_irq_en;
  wire [2:0]adc32_irq_sync;
  wire adc33_cm_overvol_irq;
  wire adc33_cm_undervol_irq;
  wire adc33_disable_tdd_obs_input_reg;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire \adc3_calibration_delay_i_reg[0] ;
  wire \adc3_calibration_shift0_reg[0] ;
  wire \adc3_calibration_shift1_reg[0] ;
  wire \adc3_calibration_shift2_reg[0] ;
  wire \adc3_calibration_shift3_reg[0] ;
  wire \adc3_calibration_shift4_reg[0] ;
  wire \adc3_calibration_timer_i_reg[0] ;
  wire \adc3_clk_detect_reg[0] ;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire adc3_drp_gnt;
  wire adc3_drp_we;
  wire \adc3_fifo_disable_reg[0] ;
  wire adc3_master_irq0;
  wire \adc3_multi_band_reg[0] ;
  wire adc3_reset;
  wire adc3_reset_reg;
  wire adc3_restart;
  wire adc3_restart_i_2_n_0;
  wire adc3_restart_reg;
  wire \adc3_sample_rate_reg[0] ;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire adc_disable;
  wire axi_RdAck;
  wire axi_RdAck_r_i_2_n_0;
  wire axi_RdAck_r_i_3_n_0;
  wire axi_RdAck_r_i_4_n_0;
  wire axi_RdAck_r_i_5_n_0;
  wire axi_RdAck_r_i_6_n_0;
  wire axi_RdAck_r_i_7_n_0;
  wire axi_RdAck_r_reg;
  wire [12:0]axi_RdAck_reg;
  wire axi_avalid_reg;
  wire axi_read_req_r_i_2__1_n_0;
  wire axi_read_req_r_i_2__4_n_0;
  wire axi_read_req_r_i_2__5_n_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_10;
  wire axi_read_req_r_reg_11;
  wire axi_read_req_r_reg_12;
  wire axi_read_req_r_reg_13;
  wire axi_read_req_r_reg_14;
  wire axi_read_req_r_reg_15;
  wire axi_read_req_r_reg_16;
  wire axi_read_req_r_reg_17;
  wire axi_read_req_r_reg_18;
  wire axi_read_req_r_reg_19;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_20;
  wire axi_read_req_r_reg_21;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_read_req_r_reg_7;
  wire axi_read_req_r_reg_8;
  wire axi_read_req_r_reg_9;
  wire axi_timeout_en_reg;
  wire axi_timeout_en_reg_0;
  wire [42:8]bank0_read;
  wire [1:0]bank0_write;
  wire [196:32]bank11_read;
  wire [23:0]bank11_write;
  wire [195:2]bank13_read;
  wire [23:0]bank13_write;
  wire [196:2]bank15_read;
  wire [23:0]bank15_write;
  wire [193:0]bank1_read;
  wire [15:0]bank1_write;
  wire [193:1]bank3_read;
  wire [15:0]bank3_write;
  wire [194:3]bank5_read;
  wire [15:0]bank5_write;
  wire [193:64]bank7_read;
  wire [15:0]bank7_write;
  wire [196:2]bank9_read;
  wire [26:0]bank9_write;
  wire \bus2ip_addr_reg_reg[11] ;
  wire \bus2ip_addr_reg_reg[13] ;
  wire \bus2ip_addr_reg_reg[14] ;
  wire \bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_2 ;
  wire \bus2ip_addr_reg_reg[15] ;
  wire [0:0]\bus2ip_addr_reg_reg[15]_0 ;
  wire \bus2ip_addr_reg_reg[16] ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_1 ;
  wire \bus2ip_addr_reg_reg[16]_2 ;
  wire [3:0]\bus2ip_addr_reg_reg[16]_3 ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[9] ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[9]_1 ;
  wire const_req_adc0;
  wire counter_en_reg;
  wire cs_ce_clr;
  wire cs_ce_ld_enable_i;
  wire dac00_irq_en;
  wire dac00_irq_en_i_2_n_0;
  wire [1:0]dac00_irq_sync;
  wire dac01_irq_en;
  wire [1:0]dac01_irq_sync;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire dac03_irq_en;
  wire [1:0]dac03_irq_sync;
  wire dac0_cmn_irq_en;
  wire dac0_drp_req;
  wire [0:0]dac0_fifo_disable;
  wire dac0_irq_en_i_4_n_0;
  wire dac0_powerup_state_irq;
  wire \dac0_ref_clk_freq_reg[0] ;
  wire dac0_reset;
  wire dac0_restart;
  wire dac10_irq_en;
  wire dac10_irq_en_i_2_n_0;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire dac1_drp_gnt;
  wire dac1_drp_req;
  wire [0:0]dac1_fifo_disable;
  wire dac1_reset;
  wire dac1_restart;
  wire dac20_irq_en;
  wire dac20_irq_en_i_2_n_0;
  wire [1:0]dac20_irq_sync;
  wire dac21_irq_en;
  wire [0:0]dac21_irq_sync;
  wire dac22_irq_en;
  wire [1:0]dac22_irq_sync;
  wire dac23_irq_en;
  wire [1:0]dac23_irq_sync;
  wire dac2_cmn_irq_en;
  wire dac2_drp_gnt;
  wire dac2_drp_we;
  wire [0:0]dac2_fifo_disable;
  wire dac2_reset;
  wire dac2_restart;
  wire dac30_irq_en;
  wire dac30_irq_en_i_2_n_0;
  wire [1:0]dac30_irq_sync;
  wire dac31_irq_en;
  wire [1:0]dac31_irq_sync;
  wire dac32_irq_en;
  wire [1:0]dac32_irq_sync;
  wire dac33_irq_en;
  wire [1:0]dac33_irq_sync;
  wire dac3_cmn_irq_en;
  wire dac3_drp_gnt;
  wire dac3_drp_we;
  wire \dac3_end_stage_reg[0] ;
  wire [0:0]dac3_fifo_disable;
  wire dac3_reset;
  wire dac3_restart;
  wire dac_disable;
  wire [0:0]data21;
  wire [0:0]data21__0;
  wire [0:0]data21__1;
  wire [0:0]data21__2;
  wire [0:0]data21__3;
  wire [2:0]data21__4;
  wire [2:0]data21__5;
  wire [0:0]data22;
  wire [0:0]data22__0;
  wire [0:0]data22__1;
  wire [0:0]data22__2;
  wire [0:0]data22__3;
  wire [2:0]data22__4;
  wire [2:0]data22__5;
  wire [0:0]data23;
  wire [0:0]data23__0;
  wire [0:0]data23__1;
  wire [0:0]data23__2;
  wire [5:0]data23__3;
  wire [0:0]data24;
  wire [0:0]data24__0;
  wire [0:0]data24__1;
  wire [0:0]data24__2;
  wire [2:0]data24__3;
  wire [2:0]data24__4;
  wire [1:0]data25;
  wire [1:0]data26;
  wire [2:0]data27;
  wire [2:0]data28;
  wire drp_RdAck_r;
  wire [7:1]drp_WrAck;
  wire dummy_read_req_reg;
  wire [3:0]dummy_read_req_reg_0;
  wire \icount_out[12]_i_12_n_0 ;
  wire \icount_out[12]_i_4_0 ;
  wire \icount_out[12]_i_4_1 ;
  wire \icount_out[12]_i_4_2 ;
  wire \icount_out[12]_i_4_3 ;
  wire \icount_out[12]_i_4_4 ;
  wire \icount_out[12]_i_4_5 ;
  wire \icount_out[12]_i_9_n_0 ;
  wire \icount_out_reg[11] ;
  wire \icount_out_reg[11]_0 ;
  wire \icount_out_reg[12] ;
  wire \icount_out_reg[12]_0 ;
  wire [7:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [0:0]master_reset_reg_0;
  wire [0:0]master_reset_reg_1;
  wire [0:0]p_1_out;
  wire [7:0]p_47_in;
  wire [7:0]p_52_in;
  wire rdce_expnd_i;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_arvalid_0;
  wire s_axi_awvalid;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready_reg_i_10_n_0;
  wire s_axi_wready_reg_i_3_0;
  wire s_axi_wready_reg_i_3_1;
  wire s_axi_wready_reg_i_3_n_0;
  wire s_axi_wready_reg_i_4_0;
  wire s_axi_wready_reg_i_4_n_0;
  wire s_axi_wready_reg_i_7_n_0;
  wire [2:0]s_axi_wready_reg_reg;
  wire s_axi_wvalid;
  wire [3:0]status;
  wire user_drp_drdy;
  wire wrce_expnd_i;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hF400F400FFFFF400)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(dac_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .I3(\FSM_onehot_state_reg[1]_1 [0]),
        .I4(\FSM_onehot_state_reg[1]_1 [1]),
        .I5(dac3_drp_gnt),
        .O(\FSM_onehot_state_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF400F400FFFFF400)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(dac_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I3(\FSM_onehot_state_reg[1]_2 [0]),
        .I4(\FSM_onehot_state_reg[1]_2 [1]),
        .I5(dac2_drp_gnt),
        .O(\FSM_onehot_state_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFDC00DC00DC00)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(dac_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I3(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_cs_reg[2] [1]),
        .O(\FSM_onehot_state_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1__2 
       (.I0(dac_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 [1]),
        .I5(dac1_drp_gnt),
        .O(\FSM_onehot_state_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'hF400F400FFFFF400)) 
    \FSM_onehot_state[1]_i_1__3 
       (.I0(adc_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ),
        .I3(\FSM_onehot_state_reg[1]_3 [0]),
        .I4(\FSM_onehot_state_reg[1]_3 [1]),
        .I5(adc3_drp_gnt),
        .O(\FSM_onehot_state_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'hF400F400FFFFF400)) 
    \FSM_onehot_state[1]_i_1__4 
       (.I0(adc_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ),
        .I3(\FSM_onehot_state_reg[1]_4 [0]),
        .I4(\FSM_onehot_state_reg[1]_4 [1]),
        .I5(adc2_drp_gnt),
        .O(\FSM_onehot_state_reg[0]_4 [0]));
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1__5 
       (.I0(adc_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(adc0_drp_gnt),
        .O(\FSM_onehot_state_reg[0]_5 [0]));
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1__6 
       (.I0(adc_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_1 [1]),
        .I5(adc1_drp_gnt),
        .O(\FSM_onehot_state_reg[0]_6 [0]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_1 ),
        .O(\FSM_onehot_state_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__0 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_2 [0]),
        .I4(\FSM_onehot_state_reg[4]_2 ),
        .O(\FSM_onehot_state_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_1 [0]),
        .I4(\FSM_onehot_state_reg[4]_3 ),
        .O(\FSM_onehot_state_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_3 [0]),
        .I4(\FSM_onehot_state_reg[4]_4 ),
        .O(\FSM_onehot_state_reg[0]_3 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(adc_disable),
        .I3(Q[0]),
        .I4(\FSM_onehot_state_reg[4]_5 ),
        .O(\FSM_onehot_state_reg[0]_5 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__5 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_onehot_state_reg[4]_6 ),
        .O(\FSM_onehot_state_reg[0]_6 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__6 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_4 [0]),
        .I4(\FSM_onehot_state_reg[4]_7 ),
        .O(\FSM_onehot_state_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[10]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \FSM_onehot_state[4]_i_3__0 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \FSM_onehot_state[4]_i_3__1 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[11]),
        .I5(axi_RdAck_reg[9]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_onehot_state[4]_i_3__2 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[11]),
        .I5(axi_RdAck_reg[9]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \FSM_onehot_state[4]_i_3__3 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \FSM_onehot_state[4]_i_3__4 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[11]),
        .I5(axi_RdAck_reg[9]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_state[4]_i_3__5 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_3__6 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[4]_0 ),
        .O(\FSM_onehot_state_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \FSM_onehot_state[4]_i_4 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h080F000008080000)) 
    \FSM_onehot_state[4]_i_4__6 
       (.I0(dummy_read_req_reg_0[2]),
        .I1(\FSM_onehot_state_reg[4]_10 ),
        .I2(\FSM_onehot_state_reg[4]_11 ),
        .I3(dummy_read_req_reg_0[0]),
        .I4(\FSM_onehot_state[4]_i_8_n_0 ),
        .I5(\FSM_onehot_state_reg[4]_12 ),
        .O(adc_disable));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_state[4]_i_5__0 
       (.I0(\FSM_onehot_state_reg[4]_8 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .I5(\FSM_onehot_state_reg[4]_9 ),
        .O(dac_disable));
  LUT6 #(
    .INIT(64'h0808080000000080)) 
    \FSM_onehot_state[4]_i_8 
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\FSM_onehot_state[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFAE)) 
    \FSM_sequential_access_cs[2]_i_1 
       (.I0(\FSM_sequential_access_cs_reg[0]_2 ),
        .I1(IP2Bus_WrAck),
        .I2(s_axi_wready_reg_reg[0]),
        .I3(\FSM_sequential_access_cs_reg[0]_1 ),
        .I4(\FSM_sequential_access_cs_reg[0]_3 ),
        .I5(\FSM_sequential_access_cs_reg[0]_4 ),
        .O(\FSM_sequential_access_cs_reg[0] ));
  LUT6 #(
    .INIT(64'h3F2AFFFF3F2A0000)) 
    \FSM_sequential_fsm_cs[1]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[1] [1]),
        .I5(const_req_adc0),
        .O(\FSM_onehot_state_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3F2AFFFF3F2A0000)) 
    \FSM_sequential_fsm_cs[2]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I5(adc0_por_req),
        .O(\FSM_onehot_state_reg[3] ));
  LUT4 #(
    .INIT(16'h3F2A)) 
    \FSM_sequential_fsm_cs[2]_i_3__3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_0 [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .O(dac1_drp_req));
  LUT4 #(
    .INIT(16'h3F2A)) 
    \FSM_sequential_fsm_cs[2]_i_3__6 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_1 [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_1 [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(adc1_drp_req));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h00003F2A)) 
    \FSM_sequential_fsm_cs[2]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\FSM_sequential_fsm_cs_reg[2] [3]),
        .I2(\FSM_sequential_fsm_cs_reg[2] [2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state_reg[4] ));
  LUT4 #(
    .INIT(16'h3F2A)) 
    \FSM_sequential_fsm_cs[2]_i_4__0 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(adc0_drp_req));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    \FSM_sequential_fsm_cs[2]_i_6 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I1(\FSM_sequential_fsm_cs_reg[2] [2]),
        .I2(\FSM_sequential_fsm_cs_reg[2] [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .O(dac0_drp_req));
  LUT6 #(
    .INIT(64'hFFFFFFFF000EFFFF)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1 
       (.I0(IP2Bus_WrAck),
        .I1(\icount_out_reg[11] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ),
        .I3(s_axi_wready_reg_reg[1]),
        .I4(s_axi_aresetn),
        .I5(\DATA_PHASE_WDT.data_timeout_reg ),
        .O(cs_ce_clr));
  LUT2 #(
    .INIT(4'hD)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3 
       (.I0(s_axi_arvalid_0),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ),
        .O(rdce_expnd_i));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4 
       (.I0(s_axi_wready_reg_reg[0]),
        .I1(s_axi_wready_reg_reg[2]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wready_reg_reg[2]),
        .I2(s_axi_wready_reg_reg[1]),
        .I3(s_axi_wready_reg_reg[0]),
        .O(s_axi_arvalid_0));
  FDRE \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(rdce_expnd_i),
        .Q(Bus2IP_RdCE),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h00FF00FFFFFFB0FF)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ),
        .I1(s_axi_arvalid),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ),
        .I3(\FSM_sequential_access_cs_reg[0]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5_n_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ),
        .O(wrce_expnd_i));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2 
       (.I0(s_axi_wready_reg_reg[1]),
        .I1(s_axi_wready_reg_reg[2]),
        .I2(s_axi_wready_reg_reg[0]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h6100)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3 
       (.I0(s_axi_wready_reg_reg[1]),
        .I1(s_axi_wready_reg_reg[2]),
        .I2(s_axi_wready_reg_reg[0]),
        .I3(axi_avalid_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_4 
       (.I0(s_axi_wready_reg_reg[0]),
        .I1(s_axi_wready_reg_reg[1]),
        .I2(s_axi_wready_reg_reg[2]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .O(\FSM_sequential_access_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5 
       (.I0(s_axi_wvalid),
        .I1(s_axi_wready_reg_reg[2]),
        .I2(s_axi_wready_reg_reg[1]),
        .I3(s_axi_wready_reg_reg[0]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(wrce_expnd_i),
        .Q(Bus2IP_WrCE),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010000)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[0]_i_2_n_0 ),
        .I1(\IP2Bus_Data[0]_i_3_n_0 ),
        .I2(\IP2Bus_Data[0]_i_4_n_0 ),
        .I3(\IP2Bus_Data[0]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[15] ),
        .I5(\IP2Bus_Data[0]_i_6_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00100000FFFFFFFF)) 
    \IP2Bus_Data[0]_i_10 
       (.I0(\IP2Bus_Data[19]_i_25_n_0 ),
        .I1(\IP2Bus_Data[19]_i_24_n_0 ),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(bank11_read[196]),
        .I4(\IP2Bus_Data[19]_i_22_n_0 ),
        .I5(\IP2Bus_Data[19]_i_21_n_0 ),
        .O(\IP2Bus_Data[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \IP2Bus_Data[0]_i_100 
       (.I0(dac10_irq_en),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F77FFFFFFFF)) 
    \IP2Bus_Data[0]_i_101 
       (.I0(\IP2Bus_Data[1]_i_30_1 [0]),
        .I1(adc30_disable_tdd_obs_input_reg),
        .I2(\IP2Bus_Data[0]_i_125_n_0 ),
        .I3(\adc3_cmn_en_reg[0] ),
        .I4(\adc3_fifo_disable_reg[0] ),
        .I5(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[0]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \IP2Bus_Data[0]_i_102 
       (.I0(\IP2Bus_Data[0]_i_126_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .I2(\IP2Bus_Data[2]_i_162_n_0 ),
        .I3(\IP2Bus_Data[1]_i_30_0 [0]),
        .I4(bank3_read[153]),
        .I5(\IP2Bus_Data[0]_i_127_n_0 ),
        .O(\IP2Bus_Data[0]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_103 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank3_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_104 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(adc3_restart_reg),
        .O(bank3_read[1]));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \IP2Bus_Data[0]_i_105 
       (.I0(\IP2Bus_Data[0]_i_128_n_0 ),
        .I1(\IP2Bus_Data[3]_i_63_n_0 ),
        .I2(\IP2Bus_Data[3]_i_109_n_0 ),
        .I3(\IP2Bus_Data[0]_i_129_n_0 ),
        .I4(\IP2Bus_Data[0]_i_130_n_0 ),
        .I5(\IP2Bus_Data[0]_i_131_n_0 ),
        .O(\IP2Bus_Data[0]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h000000000D000DDD)) 
    \IP2Bus_Data[0]_i_106 
       (.I0(\IP2Bus_Data[31]_i_63_n_0 ),
        .I1(\IP2Bus_Data[0]_i_132_n_0 ),
        .I2(\IP2Bus_Data[0]_i_133_n_0 ),
        .I3(\IP2Bus_Data[3]_i_124_n_0 ),
        .I4(\IP2Bus_Data[0]_i_134_n_0 ),
        .I5(\IP2Bus_Data[15]_i_89_n_0 ),
        .O(\IP2Bus_Data[0]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h0000000D)) 
    \IP2Bus_Data[0]_i_107 
       (.I0(bank7_read[138]),
        .I1(\IP2Bus_Data[23]_i_5_0 [0]),
        .I2(\IP2Bus_Data[23]_i_67_n_0 ),
        .I3(\IP2Bus_Data[3]_i_63_n_0 ),
        .I4(\IP2Bus_Data[3]_i_65_n_0 ),
        .O(\IP2Bus_Data[0]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hFFFFDDFD)) 
    \IP2Bus_Data[0]_i_108 
       (.I0(\IP2Bus_Data[13]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_65_n_0 ),
        .I2(bank5_read[138]),
        .I3(\IP2Bus_Data_reg[23]_0 [0]),
        .I4(\IP2Bus_Data[23]_i_41_n_0 ),
        .O(\IP2Bus_Data[0]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_109 
       (.I0(\IP2Bus_Data[31]_i_3_2 [0]),
        .I1(bank5_read[193]),
        .I2(\IP2Bus_Data[2]_i_64_0 [0]),
        .I3(bank5_read[194]),
        .I4(\IP2Bus_Data[31]_i_3_3 [0]),
        .I5(bank5_read[192]),
        .O(\IP2Bus_Data[0]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hF4000400FFFFFFFF)) 
    \IP2Bus_Data[0]_i_11 
       (.I0(\IP2Bus_Data[0]_i_2_0 ),
        .I1(adc3_restart_reg),
        .I2(adc3_reset_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[0]_i_2_1 ),
        .I5(\IP2Bus_Data_reg[2] ),
        .O(\IP2Bus_Data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0FFD000D000)) 
    \IP2Bus_Data[0]_i_110 
       (.I0(bank5_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_0 [0]),
        .I2(\IP2Bus_Data[0]_i_135_n_0 ),
        .I3(\IP2Bus_Data[31]_i_66_n_0 ),
        .I4(\IP2Bus_Data[0]_i_136_n_0 ),
        .I5(\IP2Bus_Data[0]_i_137_n_0 ),
        .O(\IP2Bus_Data[0]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \IP2Bus_Data[0]_i_111 
       (.I0(\IP2Bus_Data[0]_i_138_n_0 ),
        .I1(\IP2Bus_Data[1]_i_63_n_0 ),
        .I2(\IP2Bus_Data[0]_i_139_n_0 ),
        .I3(\IP2Bus_Data[13]_i_54_n_0 ),
        .I4(\IP2Bus_Data[0]_i_140_n_0 ),
        .I5(\IP2Bus_Data[0]_i_141_n_0 ),
        .O(\IP2Bus_Data[0]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h000000002A000000)) 
    \IP2Bus_Data[0]_i_112 
       (.I0(\IP2Bus_Data[16]_i_35_0 ),
        .I1(axi_RdAck_reg[0]),
        .I2(axi_RdAck_reg[1]),
        .I3(\IP2Bus_Data[2]_i_122_0 ),
        .I4(axi_read_req_r_i_2__1_n_0),
        .I5(\IP2Bus_Data[25]_i_23_n_0 ),
        .O(\IP2Bus_Data[0]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    \IP2Bus_Data[0]_i_113 
       (.I0(\IP2Bus_Data[0]_i_65_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(irq_enables[0]),
        .I3(\IP2Bus_Data[4]_i_81_n_0 ),
        .I4(\IP2Bus_Data[0]_i_142_n_0 ),
        .I5(bank0_read[41]),
        .O(\IP2Bus_Data[0]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_114 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(adc3_reset_reg),
        .O(bank1_read[0]));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F515D5)) 
    \IP2Bus_Data[0]_i_115 
       (.I0(\IP2Bus_Data[0]_i_143_n_0 ),
        .I1(adc30_disable_tdd_obs_input_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\IP2Bus_Data[1]_i_35_1 [0]),
        .I4(\adc3_cmn_en_reg[0] ),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[0]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA200)) 
    \IP2Bus_Data[0]_i_116 
       (.I0(\IP2Bus_Data[30]_i_27_n_0 ),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data_reg[31]_1 [0]),
        .I3(\IP2Bus_Data[0]_i_144_n_0 ),
        .I4(\IP2Bus_Data[0]_i_145_n_0 ),
        .I5(\IP2Bus_Data[1]_i_75_n_0 ),
        .O(\IP2Bus_Data[0]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h0080888800800080)) 
    \IP2Bus_Data[0]_i_117 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\IP2Bus_Data[13]_i_19_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_1 [0]),
        .I3(\IP2Bus_Data[9]_i_19_n_0 ),
        .I4(\IP2Bus_Data[30]_i_24_n_0 ),
        .I5(\IP2Bus_Data[30]_i_23_n_0 ),
        .O(\IP2Bus_Data[0]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h111011100000FFFF)) 
    \IP2Bus_Data[0]_i_118 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[0]_i_146_n_0 ),
        .I2(\IP2Bus_Data[0]_i_147_n_0 ),
        .I3(\IP2Bus_Data[0]_i_148_n_0 ),
        .I4(\IP2Bus_Data[0]_i_149_n_0 ),
        .I5(\IP2Bus_Data[30]_i_21_n_0 ),
        .O(\IP2Bus_Data[0]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF07FFF7FF)) 
    \IP2Bus_Data[0]_i_119 
       (.I0(\adc3_calibration_shift0_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_81_0 [0]),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[1]_i_106_0 [0]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[0]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h20002222AAAAAAAA)) 
    \IP2Bus_Data[0]_i_12 
       (.I0(\IP2Bus_Data[2]_i_12_n_0 ),
        .I1(\IP2Bus_Data[14]_i_42_n_0 ),
        .I2(bank11_read[32]),
        .I3(\IP2Bus_Data[15]_i_2_1 [0]),
        .I4(\IP2Bus_Data[0]_i_35_n_0 ),
        .I5(\IP2Bus_Data[0]_i_36_n_0 ),
        .O(\IP2Bus_Data[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h404040FF)) 
    \IP2Bus_Data[0]_i_120 
       (.I0(\IP2Bus_Data[2]_i_31_2 [0]),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_multi_band_reg[0] ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [0]),
        .O(\IP2Bus_Data[0]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[0]_i_121 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[0]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_122 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank9_read[64]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_123 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .O(bank9_read[33]));
  LUT6 #(
    .INIT(64'h00FF00FF07FFF7FF)) 
    \IP2Bus_Data[0]_i_124 
       (.I0(\IP2Bus_Data[2]_i_43_0 [0]),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[1]_i_17_1 [0]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[0]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \IP2Bus_Data[0]_i_125 
       (.I0(\IP2Bus_Data[15]_i_29_0 [0]),
        .I1(bank3_read[139]),
        .I2(dac1_fifo_disable),
        .O(\IP2Bus_Data[0]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00008F888F88)) 
    \IP2Bus_Data[0]_i_126 
       (.I0(\IP2Bus_Data[31]_i_9_0 [0]),
        .I1(bank3_read[193]),
        .I2(\IP2Bus_Data[2]_i_166_n_0 ),
        .I3(\IP2Bus_Data[2]_i_132_0 [0]),
        .I4(\IP2Bus_Data[31]_i_9_1 [0]),
        .I5(bank3_read[192]),
        .O(\IP2Bus_Data[0]_i_126_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \IP2Bus_Data[0]_i_127 
       (.I0(\IP2Bus_Data[1]_i_67_0 [0]),
        .I1(\IP2Bus_Data[1]_i_67_1 [0]),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[0]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h0C0CACCCFCFCACCC)) 
    \IP2Bus_Data[0]_i_128 
       (.I0(\IP2Bus_Data[3]_i_24_0 [0]),
        .I1(\IP2Bus_Data[3]_i_24_1 [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data[0]_i_105_1 ),
        .O(\IP2Bus_Data[0]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hFF00080000000800)) 
    \IP2Bus_Data[0]_i_129 
       (.I0(dac30_irq_en),
        .I1(adc3_cmn_irq_en_reg),
        .I2(axi_read_req_r_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[1]_i_24_0 [0]),
        .O(\IP2Bus_Data[0]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFEEEEEEEE)) 
    \IP2Bus_Data[0]_i_13 
       (.I0(\IP2Bus_Data[0]_i_37_n_0 ),
        .I1(\IP2Bus_Data[0]_i_38_n_0 ),
        .I2(\IP2Bus_Data[0]_i_39_n_0 ),
        .I3(\IP2Bus_Data[0]_i_40_n_0 ),
        .I4(\IP2Bus_Data[0]_i_41_n_0 ),
        .I5(\IP2Bus_Data[23]_i_22_n_0 ),
        .O(\IP2Bus_Data[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \IP2Bus_Data[0]_i_130 
       (.I0(\IP2Bus_Data[0]_i_105_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(axi_read_req_r_reg),
        .I3(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[0]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hDC00DF00DC00DC00)) 
    \IP2Bus_Data[0]_i_131 
       (.I0(\IP2Bus_Data[15]_i_7_0 [0]),
        .I1(axi_read_req_r_reg_3),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\IP2Bus_Data[23]_i_5_0 [22]),
        .I5(\IP2Bus_Data[0]_i_94_0 ),
        .O(\IP2Bus_Data[0]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h4777444447774777)) 
    \IP2Bus_Data[0]_i_132 
       (.I0(\IP2Bus_Data[31]_i_3_0 [0]),
        .I1(bank7_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_1 [0]),
        .I3(bank7_read[193]),
        .I4(\IP2Bus_Data[2]_i_165_n_0 ),
        .I5(\IP2Bus_Data[2]_i_125_0 [0]),
        .O(\IP2Bus_Data[0]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[0]_i_133 
       (.I0(\IP2Bus_Data[15]_i_26_0 [0]),
        .I1(bank7_read[139]),
        .I2(dac3_fifo_disable),
        .I3(bank7_read[140]),
        .I4(bank7_read[152]),
        .I5(\IP2Bus_Data[1]_i_25_0 [0]),
        .O(\IP2Bus_Data[0]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \IP2Bus_Data[0]_i_134 
       (.I0(\IP2Bus_Data[1]_i_25_1 [0]),
        .I1(bank7_read[153]),
        .I2(\IP2Bus_Data[1]_i_61_0 [0]),
        .I3(bank7_read[154]),
        .I4(\IP2Bus_Data[0]_i_151_n_0 ),
        .I5(\IP2Bus_Data[1]_i_61_1 [0]),
        .O(\IP2Bus_Data[0]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00F8000800)) 
    \IP2Bus_Data[0]_i_135 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(\IP2Bus_Data[1]_i_65_0 [0]),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(dac2_fifo_disable),
        .I5(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[0]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[0]_i_136 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\IP2Bus_Data[1]_i_28_0 [0]),
        .O(\IP2Bus_Data[0]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00F8000800)) 
    \IP2Bus_Data[0]_i_137 
       (.I0(adc33_disable_tdd_obs_input_reg),
        .I1(\IP2Bus_Data[1]_i_65_2 [0]),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data[1]_i_65_1 [0]),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[0]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hDC00DF00DC00DC00)) 
    \IP2Bus_Data[0]_i_138 
       (.I0(\IP2Bus_Data[15]_i_7_1 [0]),
        .I1(axi_read_req_r_reg_3),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data_reg[23]_0 [22]),
        .I5(\IP2Bus_Data[0]_i_94_0 ),
        .O(\IP2Bus_Data[0]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCDCDCDFDCDFDF)) 
    \IP2Bus_Data[0]_i_139 
       (.I0(\IP2Bus_Data[1]_i_9_0 [0]),
        .I1(\IP2Bus_Data[15]_i_101_n_0 ),
        .I2(bank5_read[64]),
        .I3(\bus2ip_addr_reg_reg[14]_1 ),
        .I4(dac20_irq_en),
        .I5(\IP2Bus_Data[0]_i_111_0 ),
        .O(\IP2Bus_Data[0]_i_139_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[0]_i_14 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [0]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \IP2Bus_Data[0]_i_140 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(adc3_restart_reg),
        .I3(\IP2Bus_Data[3]_i_62_1 [0]),
        .O(\IP2Bus_Data[0]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'h505000005050C000)) 
    \IP2Bus_Data[0]_i_141 
       (.I0(\IP2Bus_Data[0]_i_111_1 ),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[3]_i_62_2 [0]),
        .I4(adc3_restart_reg),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[0]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \IP2Bus_Data[0]_i_142 
       (.I0(bank0_read[40]),
        .I1(\IP2Bus_Data[0]_i_113_0 ),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_i_2__1_n_0),
        .I4(\IP2Bus_Data[0]_i_113_1 ),
        .I5(\IP2Bus_Data[0]_i_94_0 ),
        .O(\IP2Bus_Data[0]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[0]_i_143 
       (.I0(\IP2Bus_Data[1]_i_12_1 [0]),
        .I1(bank1_read[153]),
        .I2(\IP2Bus_Data[1]_i_35_3 [0]),
        .I3(bank1_read[154]),
        .I4(bank1_read[155]),
        .I5(\IP2Bus_Data[1]_i_35_2 [0]),
        .O(\IP2Bus_Data[0]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800080)) 
    \IP2Bus_Data[0]_i_144 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\IP2Bus_Data[2]_i_56_0 [0]),
        .I3(bank1_read[193]),
        .I4(\IP2Bus_Data_reg[31]_2 [0]),
        .I5(bank1_read[192]),
        .O(\IP2Bus_Data[0]_i_144_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[0]_i_145 
       (.I0(\IP2Bus_Data[15]_i_25_0 [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\adc3_fifo_disable_reg[0] ),
        .I4(dac0_fifo_disable),
        .O(\IP2Bus_Data[0]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'h3530353F35303530)) 
    \IP2Bus_Data[0]_i_146 
       (.I0(\IP2Bus_Data_reg[15]_2 [0]),
        .I1(\IP2Bus_Data[7]_i_39_0 [0]),
        .I2(\bus2ip_addr_reg_reg[9] ),
        .I3(bank1_read[32]),
        .I4(\IP2Bus_Data_reg[23]_1 [22]),
        .I5(bank1_read[33]),
        .O(\IP2Bus_Data[0]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h040004000C000000)) 
    \IP2Bus_Data[0]_i_147 
       (.I0(\IP2Bus_Data[0]_i_118_0 ),
        .I1(dac00_irq_en),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(adc3_cmn_irq_en_reg),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[0]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FE00FE00FE00)) 
    \IP2Bus_Data[0]_i_148 
       (.I0(axi_read_req_r_reg_3),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\IP2Bus_Data[0]_i_94_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[1]_i_12_0 [0]),
        .O(\IP2Bus_Data[0]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5355505053555)) 
    \IP2Bus_Data[0]_i_149 
       (.I0(\IP2Bus_Data[0]_i_118_1 ),
        .I1(\IP2Bus_Data[3]_i_21_2 [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data[0]_i_118_2 ),
        .O(\IP2Bus_Data[0]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    \IP2Bus_Data[0]_i_15 
       (.I0(\IP2Bus_Data[15]_i_15_n_0 ),
        .I1(\IP2Bus_Data[0]_i_42_n_0 ),
        .I2(\IP2Bus_Data[0]_i_43_n_0 ),
        .I3(\IP2Bus_Data[23]_i_31_n_0 ),
        .I4(\IP2Bus_Data[0]_i_44_n_0 ),
        .I5(\IP2Bus_Data[0]_i_45_n_0 ),
        .O(\IP2Bus_Data[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[0]_i_150 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(adc0_dsa_update_reg_reg),
        .I3(\IP2Bus_Data[2]_i_122_1 ),
        .I4(axi_RdAck_reg[5]),
        .O(bank7_read[154]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[0]_i_151 
       (.I0(\IP2Bus_Data[2]_i_122_1 ),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[29]_i_17_0 ),
        .I3(adc0_dsa_update_reg_reg),
        .I4(axi_read_req_r_reg_0),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[0]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[0]_i_154 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[10]),
        .I4(\IP2Bus_Data[0]_i_146_0 ),
        .I5(\IP2Bus_Data[16]_i_35_0 ),
        .O(bank1_read[33]));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    \IP2Bus_Data[0]_i_16 
       (.I0(\IP2Bus_Data[0]_i_46_n_0 ),
        .I1(\IP2Bus_Data[0]_i_47_n_0 ),
        .I2(\IP2Bus_Data[0]_i_48_n_0 ),
        .I3(\IP2Bus_Data[3]_i_45_n_0 ),
        .I4(\IP2Bus_Data[0]_i_49_n_0 ),
        .O(\IP2Bus_Data[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[0]_i_18 
       (.I0(\IP2Bus_Data[13]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_1 [0]),
        .I2(\IP2Bus_Data[13]_i_28_n_0 ),
        .I3(\IP2Bus_Data[15]_i_21_0 [0]),
        .O(\IP2Bus_Data[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8000AAAAAAAA)) 
    \IP2Bus_Data[0]_i_19 
       (.I0(\IP2Bus_Data[18]_i_10_n_0 ),
        .I1(\IP2Bus_Data[2]_i_4_0 [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\adc3_calibration_shift1_reg[0] ),
        .I4(\IP2Bus_Data[0]_i_52_n_0 ),
        .I5(\IP2Bus_Data[0]_i_53_n_0 ),
        .O(\IP2Bus_Data[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF8A)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\IP2Bus_Data[0]_i_7_n_0 ),
        .I1(\IP2Bus_Data[0]_i_8_n_0 ),
        .I2(\IP2Bus_Data[0]_i_9_n_0 ),
        .I3(\IP2Bus_Data[0]_i_10_n_0 ),
        .I4(\IP2Bus_Data[0]_i_11_n_0 ),
        .I5(\IP2Bus_Data[0]_i_12_n_0 ),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFE00FEFE)) 
    \IP2Bus_Data[0]_i_20 
       (.I0(\IP2Bus_Data[18]_i_33_n_0 ),
        .I1(\IP2Bus_Data[0]_i_54_n_0 ),
        .I2(\IP2Bus_Data[0]_i_55_n_0 ),
        .I3(\IP2Bus_Data[0]_i_56_n_0 ),
        .I4(\IP2Bus_Data[12]_i_23_n_0 ),
        .O(\IP2Bus_Data[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \IP2Bus_Data[0]_i_21 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [0]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[0]_i_57_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB000)) 
    \IP2Bus_Data[0]_i_22 
       (.I0(\IP2Bus_Data[0]_i_58_n_0 ),
        .I1(\IP2Bus_Data[0]_i_59_n_0 ),
        .I2(\IP2Bus_Data[13]_i_59_n_0 ),
        .I3(\IP2Bus_Data[0]_i_60_n_0 ),
        .I4(\IP2Bus_Data[0]_i_61_n_0 ),
        .I5(\IP2Bus_Data[11]_i_35_n_0 ),
        .O(\IP2Bus_Data[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h5540004000400040)) 
    \IP2Bus_Data[0]_i_23 
       (.I0(\IP2Bus_Data_reg[14] ),
        .I1(\IP2Bus_Data[0]_i_62_n_0 ),
        .I2(\IP2Bus_Data[0]_i_6_1 ),
        .I3(\IP2Bus_Data_reg[3]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data[15]_i_26_1 [0]),
        .O(\IP2Bus_Data[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8000FFFFFFFF)) 
    \IP2Bus_Data[0]_i_24 
       (.I0(\IP2Bus_Data_reg[14] ),
        .I1(\IP2Bus_Data[0]_i_6_2 ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(adc3_reset_reg),
        .I4(\IP2Bus_Data[0]_i_64_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAFFEA)) 
    \IP2Bus_Data[0]_i_25 
       (.I0(\IP2Bus_Data[0]_i_65_n_0 ),
        .I1(\IP2Bus_Data[0]_i_66_n_0 ),
        .I2(\IP2Bus_Data[0]_i_6_0 ),
        .I3(\IP2Bus_Data_reg[5] ),
        .I4(\IP2Bus_Data[0]_i_68_n_0 ),
        .I5(\IP2Bus_Data[0]_i_69_n_0 ),
        .O(\IP2Bus_Data[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \IP2Bus_Data[0]_i_26 
       (.I0(\IP2Bus_Data[0]_i_7_0 ),
        .I1(axi_read_req_r_reg),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc10_irq_en),
        .O(\IP2Bus_Data[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F500F0)) 
    \IP2Bus_Data[0]_i_27 
       (.I0(\IP2Bus_Data[2]_i_40_0 [0]),
        .I1(\IP2Bus_Data[2]_i_40_1 [0]),
        .I2(bank11_read[181]),
        .I3(\IP2Bus_Data[2]_i_40_2 [0]),
        .I4(bank11_read[182]),
        .I5(bank11_read[183]),
        .O(\IP2Bus_Data[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[0]_i_28 
       (.I0(\IP2Bus_Data[23]_i_34_0 [0]),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .I2(\adc3_multi_band_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[2]_i_104_0 [0]),
        .I5(\IP2Bus_Data[19]_i_24_n_0 ),
        .O(\IP2Bus_Data[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFD5FFFFFFD5FFD5)) 
    \IP2Bus_Data[0]_i_29 
       (.I0(\IP2Bus_Data[19]_i_22_n_0 ),
        .I1(\IP2Bus_Data[2]_i_11_0 [0]),
        .I2(bank11_read[184]),
        .I3(\IP2Bus_Data[0]_i_73_n_0 ),
        .I4(\IP2Bus_Data[31]_i_45_n_0 ),
        .I5(\IP2Bus_Data[31]_i_6_3 [0]),
        .O(\IP2Bus_Data[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0B000B0BFFFFFFFF)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\IP2Bus_Data[0]_i_13_n_0 ),
        .I2(\IP2Bus_Data[0]_i_14_n_0 ),
        .I3(\IP2Bus_Data[15]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_0 [0]),
        .I5(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_30 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank11_read[139]));
  LUT5 #(
    .INIT(32'h0200F200)) 
    \IP2Bus_Data[0]_i_31 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(\IP2Bus_Data[1]_i_51_2 [0]),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[1]_i_51_3 [0]),
        .O(\IP2Bus_Data[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[0]_i_32 
       (.I0(\adc3_calibration_shift0_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_37_0 [0]),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[1]_i_51_0 [0]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFE00EE00)) 
    \IP2Bus_Data[0]_i_33 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(adc30_disable_tdd_obs_input_reg),
        .I2(\IP2Bus_Data[1]_i_51_1 [0]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[0]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_34 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank11_read[140]));
  LUT6 #(
    .INIT(64'hFFFFFFFF07FFF7FF)) 
    \IP2Bus_Data[0]_i_35 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_3_0 [0]),
        .I2(\IP2Bus_Data[0]_i_94_0 ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [22]),
        .I5(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF77FF)) 
    \IP2Bus_Data[0]_i_36 
       (.I0(status[0]),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\IP2Bus_Data[3]_i_31_0 [0]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h4444554544444444)) 
    \IP2Bus_Data[0]_i_37 
       (.I0(\IP2Bus_Data[10]_i_41_n_0 ),
        .I1(\IP2Bus_Data[0]_i_74_n_0 ),
        .I2(bank15_read[32]),
        .I3(\IP2Bus_Data[15]_i_2_0 [0]),
        .I4(\IP2Bus_Data[15]_i_74_n_0 ),
        .I5(\IP2Bus_Data[0]_i_75_n_0 ),
        .O(\IP2Bus_Data[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h80808C80)) 
    \IP2Bus_Data[0]_i_38 
       (.I0(\IP2Bus_Data[0]_i_13_0 ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(adc3_reset_reg),
        .I3(adc3_restart_reg),
        .I4(\IP2Bus_Data[0]_i_13_1 ),
        .O(\IP2Bus_Data[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h88888A888A888A88)) 
    \IP2Bus_Data[0]_i_39 
       (.I0(\IP2Bus_Data[0]_i_76_n_0 ),
        .I1(\IP2Bus_Data[0]_i_77_n_0 ),
        .I2(\IP2Bus_Data[0]_i_78_n_0 ),
        .I3(\IP2Bus_Data[23]_i_57_n_0 ),
        .I4(bank15_read[140]),
        .I5(\IP2Bus_Data[1]_i_57_0 [0]),
        .O(\IP2Bus_Data[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0455555504040404)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[0]_i_15_n_0 ),
        .I2(\IP2Bus_Data[0]_i_16_n_0 ),
        .I3(\IP2Bus_Data[15]_i_3_1 [0]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I5(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5557)) 
    \IP2Bus_Data[0]_i_40 
       (.I0(\IP2Bus_Data[4]_i_19_n_0 ),
        .I1(\IP2Bus_Data[23]_i_57_n_0 ),
        .I2(\IP2Bus_Data[23]_i_58_n_0 ),
        .I3(\IP2Bus_Data[23]_i_54_n_0 ),
        .O(\IP2Bus_Data[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAABAAAAAAAA)) 
    \IP2Bus_Data[0]_i_41 
       (.I0(\IP2Bus_Data[0]_i_80_n_0 ),
        .I1(\IP2Bus_Data[23]_i_55_n_0 ),
        .I2(\IP2Bus_Data[0]_i_81_n_0 ),
        .I3(\IP2Bus_Data[0]_i_82_n_0 ),
        .I4(\IP2Bus_Data[0]_i_83_n_0 ),
        .I5(\IP2Bus_Data[22]_i_15_n_0 ),
        .O(\IP2Bus_Data[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    \IP2Bus_Data[0]_i_42 
       (.I0(\IP2Bus_Data[31]_i_42_n_0 ),
        .I1(\IP2Bus_Data[0]_i_84_n_0 ),
        .I2(\IP2Bus_Data[25]_i_14_n_0 ),
        .I3(\IP2Bus_Data[0]_i_85_n_0 ),
        .I4(\IP2Bus_Data[0]_i_86_n_0 ),
        .I5(\IP2Bus_Data[23]_i_28_n_0 ),
        .O(\IP2Bus_Data[0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \IP2Bus_Data[0]_i_43 
       (.I0(\IP2Bus_Data[0]_i_15_0 ),
        .I1(axi_read_req_r_reg),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc20_irq_en),
        .O(\IP2Bus_Data[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555F333)) 
    \IP2Bus_Data[0]_i_44 
       (.I0(\IP2Bus_Data[0]_i_87_n_0 ),
        .I1(\IP2Bus_Data[0]_i_88_n_0 ),
        .I2(bank13_read[154]),
        .I3(\IP2Bus_Data[1]_i_53_1 [0]),
        .I4(\IP2Bus_Data[31]_i_69_n_0 ),
        .I5(\IP2Bus_Data[0]_i_90_n_0 ),
        .O(\IP2Bus_Data[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h7777FF7FFF0FFF0F)) 
    \IP2Bus_Data[0]_i_45 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\IP2Bus_Data_reg[23] [0]),
        .I3(\IP2Bus_Data[23]_i_32_n_0 ),
        .I4(\IP2Bus_Data[15]_i_13_0 [0]),
        .I5(\IP2Bus_Data[12]_i_40_n_0 ),
        .O(\IP2Bus_Data[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_46 
       (.I0(bank13_read[64]),
        .I1(\IP2Bus_Data[2]_i_10_1 [0]),
        .I2(\IP2Bus_Data_reg[23] [22]),
        .I3(bank13_read[33]),
        .I4(bank13_read[32]),
        .I5(\IP2Bus_Data[15]_i_3_0 [0]),
        .O(\IP2Bus_Data[0]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[0]_i_47 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[0]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hF0008800)) 
    \IP2Bus_Data[0]_i_48 
       (.I0(\IP2Bus_Data[3]_i_21_0 ),
        .I1(\IP2Bus_Data[3]_i_14_0 [0]),
        .I2(\IP2Bus_Data[3]_i_14_1 [0]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hF4000400FFFFFFFF)) 
    \IP2Bus_Data[0]_i_49 
       (.I0(\IP2Bus_Data[0]_i_16_0 ),
        .I1(adc3_restart_reg),
        .I2(adc3_reset_reg),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[0]_i_16_1 ),
        .I5(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFF8FFF8)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data_reg[0]_i_17_n_0 ),
        .I2(\IP2Bus_Data[0]_i_18_n_0 ),
        .I3(\IP2Bus_Data[18]_i_4_n_0 ),
        .I4(\IP2Bus_Data[0]_i_19_n_0 ),
        .I5(\IP2Bus_Data[0]_i_20_n_0 ),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF3AAAAA003AAAAA)) 
    \IP2Bus_Data[0]_i_50 
       (.I0(p_47_in[0]),
        .I1(\IP2Bus_Data_reg[0]_i_17_0 ),
        .I2(adc3_restart_reg),
        .I3(adc3_reset_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\IP2Bus_Data_reg[0]_i_17_1 ),
        .O(\IP2Bus_Data[0]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h55550CFF)) 
    \IP2Bus_Data[0]_i_51 
       (.I0(\IP2Bus_Data[0]_i_93_n_0 ),
        .I1(adc00_irq_en),
        .I2(\IP2Bus_Data[1]_i_81_n_0 ),
        .I3(\IP2Bus_Data[0]_i_94_n_0 ),
        .I4(\IP2Bus_Data[7]_i_24_n_0 ),
        .O(\IP2Bus_Data[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[0]_i_52 
       (.I0(\IP2Bus_Data[2]_i_15_1 [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_calibration_shift2_reg[0] ),
        .I3(\adc3_calibration_shift3_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_15_2 [0]),
        .O(\IP2Bus_Data[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCFDDCFCCCFDDCFFF)) 
    \IP2Bus_Data[0]_i_53 
       (.I0(\IP2Bus_Data[0]_i_95_n_0 ),
        .I1(\IP2Bus_Data[18]_i_12_n_0 ),
        .I2(\IP2Bus_Data[2]_i_15_0 [0]),
        .I3(bank9_read[184]),
        .I4(\IP2Bus_Data[30]_i_12_n_0 ),
        .I5(\IP2Bus_Data[0]_i_96_n_0 ),
        .O(\IP2Bus_Data[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00470047)) 
    \IP2Bus_Data[0]_i_54 
       (.I0(CONTROL_ADC0[0]),
        .I1(bank9_read[145]),
        .I2(data23__3[0]),
        .I3(\IP2Bus_Data[4]_i_32_n_0 ),
        .I4(adc00_cal_freeze_reg),
        .I5(bank9_read[141]),
        .O(\IP2Bus_Data[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0888080008880888)) 
    \IP2Bus_Data[0]_i_55 
       (.I0(\IP2Bus_Data[0]_i_97_n_0 ),
        .I1(\IP2Bus_Data[19]_i_65_n_0 ),
        .I2(p_1_out),
        .I3(bank9_read[149]),
        .I4(\IP2Bus_Data[2]_i_107_n_0 ),
        .I5(\IP2Bus_Data[0]_i_98_n_0 ),
        .O(\IP2Bus_Data[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_56 
       (.I0(\IP2Bus_Data[15]_i_4_1 [0]),
        .I1(bank9_read[139]),
        .I2(bank9_read[140]),
        .I3(\IP2Bus_Data[1]_i_17_0 [0]),
        .I4(STATUS_COMMON[0]),
        .I5(bank9_read[138]),
        .O(\IP2Bus_Data[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \IP2Bus_Data[0]_i_57 
       (.I0(adc3_reset_reg),
        .I1(\bus2ip_addr_reg_reg[16]_0 ),
        .I2(\IP2Bus_Data[0]_i_21_1 ),
        .I3(\IP2Bus_Data[0]_i_21_0 ),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data[15]_i_29_3 [0]),
        .O(\IP2Bus_Data[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h04C40CCC04C400C0)) 
    \IP2Bus_Data[0]_i_58 
       (.I0(\IP2Bus_Data[0]_i_22_0 ),
        .I1(\IP2Bus_Data[13]_i_80_n_0 ),
        .I2(bank3_read[64]),
        .I3(\IP2Bus_Data[1]_i_31_0 [0]),
        .I4(\bus2ip_addr_reg_reg[16]_1 ),
        .I5(\IP2Bus_Data[0]_i_100_n_0 ),
        .O(\IP2Bus_Data[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FAFAF0F0FFF3F)) 
    \IP2Bus_Data[0]_i_59 
       (.I0(\IP2Bus_Data[15]_i_7_2 [0]),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(\IP2Bus_Data[23]_i_5_1 [21]),
        .I4(axi_read_req_r_reg_3),
        .I5(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B000)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(\IP2Bus_Data[0]_i_21_n_0 ),
        .I1(\IP2Bus_Data[0]_i_22_n_0 ),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(\IP2Bus_Data[0]_i_23_n_0 ),
        .I4(\IP2Bus_Data[0]_i_24_n_0 ),
        .I5(\IP2Bus_Data[0]_i_25_n_0 ),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F8FFF8F)) 
    \IP2Bus_Data[0]_i_60 
       (.I0(\IP2Bus_Data[0]_i_101_n_0 ),
        .I1(\IP2Bus_Data[0]_i_102_n_0 ),
        .I2(\IP2Bus_Data[13]_i_64_n_0 ),
        .I3(bank3_read[138]),
        .I4(\IP2Bus_Data[23]_i_5_1 [0]),
        .I5(\IP2Bus_Data[23]_i_69_n_0 ),
        .O(\IP2Bus_Data[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCC0F55)) 
    \IP2Bus_Data[0]_i_61 
       (.I0(\IP2Bus_Data[3]_i_27_0 [0]),
        .I1(\IP2Bus_Data[0]_i_22_1 ),
        .I2(p_52_in[0]),
        .I3(bank3_read[2]),
        .I4(bank3_read[1]),
        .I5(\IP2Bus_Data[13]_i_59_n_0 ),
        .O(\IP2Bus_Data[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF80BF80)) 
    \IP2Bus_Data[0]_i_62 
       (.I0(\IP2Bus_Data[0]_i_23_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(adc3_reset_reg),
        .I3(\IP2Bus_Data[0]_i_105_n_0 ),
        .I4(\IP2Bus_Data[0]_i_106_n_0 ),
        .I5(\IP2Bus_Data[0]_i_107_n_0 ),
        .O(\IP2Bus_Data[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h55555510FFFFFFFF)) 
    \IP2Bus_Data[0]_i_64 
       (.I0(\IP2Bus_Data[0]_i_108_n_0 ),
        .I1(\IP2Bus_Data[0]_i_109_n_0 ),
        .I2(\IP2Bus_Data[31]_i_37_n_0 ),
        .I3(\IP2Bus_Data[0]_i_110_n_0 ),
        .I4(\IP2Bus_Data[31]_i_38_n_0 ),
        .I5(\IP2Bus_Data[0]_i_111_n_0 ),
        .O(\IP2Bus_Data[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \IP2Bus_Data[0]_i_65 
       (.I0(\IP2Bus_Data[16]_i_34_n_0 ),
        .I1(\IP2Bus_Data[16]_i_35_n_0 ),
        .I2(\IP2Bus_Data[0]_i_112_n_0 ),
        .I3(\IP2Bus_Data[0]_i_113_n_0 ),
        .I4(\IP2Bus_Data[25]_i_32_n_0 ),
        .I5(\IP2Bus_Data[25]_i_37_n_0 ),
        .O(\IP2Bus_Data[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBB8B8888)) 
    \IP2Bus_Data[0]_i_66 
       (.I0(\IP2Bus_Data[0]_i_25_0 ),
        .I1(bank1_read[0]),
        .I2(\IP2Bus_Data[0]_i_115_n_0 ),
        .I3(\IP2Bus_Data[0]_i_116_n_0 ),
        .I4(\IP2Bus_Data[0]_i_117_n_0 ),
        .I5(\IP2Bus_Data[0]_i_118_n_0 ),
        .O(\IP2Bus_Data[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hF0F03050F0F03000)) 
    \IP2Bus_Data[0]_i_68 
       (.I0(\IP2Bus_Data_reg[15]_1 [0]),
        .I1(\dac3_end_stage_reg[0] ),
        .I2(axi_read_req_r_i_2__1_n_0),
        .I3(adc3_restart_reg),
        .I4(adc3_reset_reg),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \IP2Bus_Data[0]_i_69 
       (.I0(\IP2Bus_Data[25]_i_30_n_0 ),
        .I1(\IP2Bus_Data[2]_i_122_1 ),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_RdAck_reg[5]),
        .I4(axi_read_req_r_i_2__1_n_0),
        .O(\IP2Bus_Data[0]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(\IP2Bus_Data[0]_i_26_n_0 ),
        .I1(\IP2Bus_Data[19]_i_25_n_0 ),
        .I2(\IP2Bus_Data[0]_i_27_n_0 ),
        .I3(\IP2Bus_Data[0]_i_28_n_0 ),
        .I4(\IP2Bus_Data[0]_i_29_n_0 ),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[0]_i_70 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[9]),
        .I4(adc0_dsa_update_reg_reg_0),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank11_read[181]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[0]_i_71 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_read_req_r_reg_9),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_19),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank11_read[182]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[0]_i_72 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_read_req_r_reg_9),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(\IP2Bus_Data[2]_i_122_2 ),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank11_read[183]));
  LUT6 #(
    .INIT(64'h0000C0C0CAC0C0C0)) 
    \IP2Bus_Data[0]_i_73 
       (.I0(\IP2Bus_Data[31]_i_6_1 [0]),
        .I1(\IP2Bus_Data[31]_i_6_2 [0]),
        .I2(bank11_read[192]),
        .I3(\adc3_sample_rate_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\adc3_calibration_shift4_reg[0] ),
        .O(\IP2Bus_Data[0]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[0]_i_74 
       (.I0(\IP2Bus_Data[3]_i_32_0 [0]),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[3]_i_21_0 ),
        .I4(\IP2Bus_Data[3]_i_32_1 [0]),
        .O(\IP2Bus_Data[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F0880000)) 
    \IP2Bus_Data[0]_i_75 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_28_0 [0]),
        .I2(\IP2Bus_Data[23]_i_2_0 [22]),
        .I3(\IP2Bus_Data[0]_i_94_0 ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hCF45CFFFCFFFCFFF)) 
    \IP2Bus_Data[0]_i_76 
       (.I0(\IP2Bus_Data[15]_i_31_0 [0]),
        .I1(\IP2Bus_Data[23]_i_60_n_0 ),
        .I2(\IP2Bus_Data[23]_i_2_0 [0]),
        .I3(\IP2Bus_Data[11]_i_62_n_0 ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hCDCFCFCFCDCDCDCD)) 
    \IP2Bus_Data[0]_i_77 
       (.I0(\IP2Bus_Data[23]_i_58_n_0 ),
        .I1(\IP2Bus_Data[23]_i_54_n_0 ),
        .I2(\IP2Bus_Data[23]_i_57_n_0 ),
        .I3(\IP2Bus_Data[1]_i_57_1 [0]),
        .I4(bank15_read[154]),
        .I5(\IP2Bus_Data[0]_i_119_n_0 ),
        .O(\IP2Bus_Data[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[0]_i_78 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(\IP2Bus_Data[1]_i_57_3 [0]),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[1]_i_57_2 [0]),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[0]_i_79 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[30]_i_27_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[140]));
  LUT6 #(
    .INIT(64'hF0FDF0FDFDFDF0FD)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(\IP2Bus_Data[23]_i_3_0 [0]),
        .I1(\IP2Bus_Data[12]_i_29_n_0 ),
        .I2(\IP2Bus_Data[16]_i_22_n_0 ),
        .I3(\IP2Bus_Data[12]_i_28_n_0 ),
        .I4(bank11_read[139]),
        .I5(\IP2Bus_Data[15]_i_11_0 [0]),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h5C000000)) 
    \IP2Bus_Data[0]_i_80 
       (.I0(\IP2Bus_Data[0]_i_41_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(axi_read_req_r_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(adc30_irq_en),
        .O(\IP2Bus_Data[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F500F0)) 
    \IP2Bus_Data[0]_i_81 
       (.I0(\IP2Bus_Data[31]_i_23_1 [0]),
        .I1(\IP2Bus_Data[31]_i_23_0 [0]),
        .I2(bank15_read[184]),
        .I3(\IP2Bus_Data[2]_i_31_0 [0]),
        .I4(bank15_read[192]),
        .I5(bank15_read[193]),
        .O(\IP2Bus_Data[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA88888888)) 
    \IP2Bus_Data[0]_i_82 
       (.I0(\IP2Bus_Data[31]_i_50_n_0 ),
        .I1(\IP2Bus_Data[0]_i_120_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_0 [0]),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\adc3_calibration_delay_i_reg[0] ),
        .I5(\IP2Bus_Data[31]_i_76_n_0 ),
        .O(\IP2Bus_Data[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[0]_i_83 
       (.I0(\IP2Bus_Data[2]_i_31_1 [0]),
        .I1(bank15_read[181]),
        .I2(\IP2Bus_Data[2]_i_31_3 [0]),
        .I3(bank15_read[182]),
        .I4(\IP2Bus_Data[2]_i_31_4 [0]),
        .I5(bank15_read[183]),
        .O(\IP2Bus_Data[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \IP2Bus_Data[0]_i_84 
       (.I0(\IP2Bus_Data[31]_i_18_1 [0]),
        .I1(\IP2Bus_Data[31]_i_18_0 [0]),
        .I2(bank13_read[184]),
        .I3(\IP2Bus_Data[2]_i_10_0 [0]),
        .I4(bank13_read[193]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h7077000070777077)) 
    \IP2Bus_Data[0]_i_85 
       (.I0(bank13_read[194]),
        .I1(\IP2Bus_Data[2]_i_35_0 [0]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[23]_i_9_0 [0]),
        .I4(\IP2Bus_Data[25]_i_15_n_0 ),
        .I5(\IP2Bus_Data[31]_i_6_0 [0]),
        .O(\IP2Bus_Data[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h0055000CFF55FF0C)) 
    \IP2Bus_Data[0]_i_86 
       (.I0(\IP2Bus_Data[2]_i_10_2 [0]),
        .I1(bank13_read[183]),
        .I2(\IP2Bus_Data[2]_i_10_3 [0]),
        .I3(bank13_read[181]),
        .I4(bank13_read[182]),
        .I5(\IP2Bus_Data[2]_i_10_4 [0]),
        .O(\IP2Bus_Data[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF70777077)) 
    \IP2Bus_Data[0]_i_87 
       (.I0(\IP2Bus_Data[1]_i_53_2 [0]),
        .I1(bank13_read[152]),
        .I2(\IP2Bus_Data[0]_i_121_n_0 ),
        .I3(\IP2Bus_Data[1]_i_53_3 [0]),
        .I4(\IP2Bus_Data[1]_i_53_4 [0]),
        .I5(bank13_read[140]),
        .O(\IP2Bus_Data[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFFFFBFFFFF)) 
    \IP2Bus_Data[0]_i_88 
       (.I0(adc32_disable_tdd_obs_input_reg),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_86_0 [0]),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\IP2Bus_Data[1]_i_97_0 [0]),
        .O(\IP2Bus_Data[0]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_89 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank13_read[154]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF540054)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(\IP2Bus_Data[0]_i_31_n_0 ),
        .I1(\IP2Bus_Data[0]_i_32_n_0 ),
        .I2(\IP2Bus_Data[0]_i_33_n_0 ),
        .I3(bank11_read[140]),
        .I4(\IP2Bus_Data[1]_i_20_1 [0]),
        .I5(\IP2Bus_Data[14]_i_46_n_0 ),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h05050515FFFFFFFF)) 
    \IP2Bus_Data[0]_i_90 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_calibration_shift0_reg[0] ),
        .I4(adc33_disable_tdd_obs_input_reg),
        .I5(\IP2Bus_Data[31]_i_71_n_0 ),
        .O(\IP2Bus_Data[0]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_91 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .O(bank13_read[33]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_92 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank13_read[32]));
  LUT5 #(
    .INIT(32'hFF350035)) 
    \IP2Bus_Data[0]_i_93 
       (.I0(\IP2Bus_Data[15]_i_4_0 [0]),
        .I1(\IP2Bus_Data[7]_i_2_0 [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I3(bank9_read[3]),
        .I4(\IP2Bus_Data[0]_i_51_1 ),
        .O(\IP2Bus_Data[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h00000DFDFFFF0DFD)) 
    \IP2Bus_Data[0]_i_94 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [0]),
        .I1(\IP2Bus_Data[0]_i_51_0 ),
        .I2(bank9_read[64]),
        .I3(\IP2Bus_Data[2]_i_50_0 [0]),
        .I4(bank9_read[33]),
        .I5(STATUS_COMMON[22]),
        .O(\IP2Bus_Data[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[0]_i_95 
       (.I0(bank9_read[196]),
        .I1(\IP2Bus_Data[2]_i_49_0 [0]),
        .I2(bank9_read[194]),
        .I3(bank9_read[195]),
        .I4(\IP2Bus_Data[23]_i_13_0 [0]),
        .I5(\IP2Bus_Data_reg[31] [0]),
        .O(\IP2Bus_Data[0]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[0]_i_96 
       (.I0(\IP2Bus_Data[31]_i_8_0 [0]),
        .I1(bank9_read[192]),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[31]_i_8_1 [0]),
        .O(\IP2Bus_Data[0]_i_96_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEFFFF)) 
    \IP2Bus_Data[0]_i_97 
       (.I0(\IP2Bus_Data[0]_i_124_n_0 ),
        .I1(bank9_read[154]),
        .I2(\IP2Bus_Data[1]_i_17_2 [0]),
        .I3(bank9_read[149]),
        .I4(\IP2Bus_Data[2]_i_107_n_0 ),
        .O(\IP2Bus_Data[0]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \IP2Bus_Data[0]_i_98 
       (.I0(CONTROL_ADC0[5]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(CONTROL_ADC1[0]),
        .O(\IP2Bus_Data[0]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_99 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank3_read[64]));
  LUT6 #(
    .INIT(64'hEEFEEEFEEEEEEEFE)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\IP2Bus_Data[10]_i_3_n_0 ),
        .I2(\IP2Bus_Data[10]_i_4_n_0 ),
        .I3(\IP2Bus_Data[10]_i_5_n_0 ),
        .I4(\IP2Bus_Data[10]_i_6_n_0 ),
        .I5(\IP2Bus_Data[10]_i_7_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \IP2Bus_Data[10]_i_10 
       (.I0(\IP2Bus_Data[15]_i_7_1 [10]),
        .I1(\IP2Bus_Data[10]_i_29_n_0 ),
        .I2(\IP2Bus_Data[10]_i_30_n_0 ),
        .I3(\IP2Bus_Data[11]_i_8_0 [2]),
        .I4(\IP2Bus_Data[23]_i_39_n_0 ),
        .I5(\IP2Bus_Data[10]_i_31_n_0 ),
        .O(\IP2Bus_Data[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000040404FF)) 
    \IP2Bus_Data[10]_i_11 
       (.I0(\IP2Bus_Data[10]_i_2_0 ),
        .I1(\IP2Bus_Data[11]_i_36_n_0 ),
        .I2(\IP2Bus_Data[10]_i_33_n_0 ),
        .I3(\IP2Bus_Data[31]_i_31_n_0 ),
        .I4(\IP2Bus_Data[10]_i_34_n_0 ),
        .I5(\IP2Bus_Data[10]_i_35_n_0 ),
        .O(\IP2Bus_Data[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h45004545FFFFFFFF)) 
    \IP2Bus_Data[10]_i_12 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data[11]_i_39_n_0 ),
        .I2(\IP2Bus_Data[11]_i_3_0 [2]),
        .I3(\IP2Bus_Data[11]_i_40_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_2 [10]),
        .I5(\IP2Bus_Data[2]_i_18_n_0 ),
        .O(\IP2Bus_Data[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h4FFF4F4F)) 
    \IP2Bus_Data[10]_i_13 
       (.I0(\IP2Bus_Data[9]_i_19_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [10]),
        .I2(\IP2Bus_Data[9]_i_20_n_0 ),
        .I3(\IP2Bus_Data[10]_i_36_n_0 ),
        .I4(\IP2Bus_Data[11]_i_14_n_0 ),
        .O(\IP2Bus_Data[10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[10]_i_14 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[15]_i_3_1 [10]),
        .I3(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFAEFF)) 
    \IP2Bus_Data[10]_i_15 
       (.I0(\IP2Bus_Data[10]_i_37_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [10]),
        .I2(\IP2Bus_Data[15]_i_44_n_0 ),
        .I3(\IP2Bus_Data[10]_i_38_n_0 ),
        .I4(\IP2Bus_Data[10]_i_39_n_0 ),
        .I5(\IP2Bus_Data[15]_i_15_n_0 ),
        .O(\IP2Bus_Data[10]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[10]_i_16 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [10]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [10]),
        .O(\IP2Bus_Data[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \IP2Bus_Data[10]_i_17 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_1 [10]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_2 [10]),
        .I4(\IP2Bus_Data[31]_i_46_n_0 ),
        .I5(\IP2Bus_Data[10]_i_40_n_0 ),
        .O(\IP2Bus_Data[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[10]_i_18 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [10]),
        .I2(\IP2Bus_Data_reg[24] ),
        .I3(\IP2Bus_Data[11]_i_4_0 [2]),
        .I4(\IP2Bus_Data[11]_i_46_n_0 ),
        .O(\IP2Bus_Data[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \IP2Bus_Data[10]_i_19 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [9]),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[10]_i_41_n_0 ),
        .I4(\IP2Bus_Data[10]_i_42_n_0 ),
        .I5(\IP2Bus_Data[10]_i_43_n_0 ),
        .O(\IP2Bus_Data[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BBBF)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[10]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 ),
        .I2(\IP2Bus_Data[10]_i_9_n_0 ),
        .I3(\IP2Bus_Data[10]_i_10_n_0 ),
        .I4(\IP2Bus_Data[10]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[26] ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \IP2Bus_Data[10]_i_20 
       (.I0(\IP2Bus_Data[10]_i_44_n_0 ),
        .I1(\IP2Bus_Data[23]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [10]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [10]),
        .O(\IP2Bus_Data[10]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[10]_i_21 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [10]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[10]),
        .O(\IP2Bus_Data[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0FDDDDDDFFFFFFFF)) 
    \IP2Bus_Data[10]_i_22 
       (.I0(\IP2Bus_Data[15]_i_4_0 [10]),
        .I1(\IP2Bus_Data[12]_i_8_n_0 ),
        .I2(p_47_in[6]),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\IP2Bus_Data_reg[3] ),
        .O(\IP2Bus_Data[10]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h100011FF)) 
    \IP2Bus_Data[10]_i_23 
       (.I0(adc3_restart_reg),
        .I1(adc3_reset_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[11]_i_50_n_0 ),
        .O(\IP2Bus_Data[10]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[10]_i_24 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [10]),
        .I2(\IP2Bus_Data[15]_i_21_1 [10]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[10]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \IP2Bus_Data[10]_i_25 
       (.I0(\IP2Bus_Data[14]_i_62_n_0 ),
        .I1(\IP2Bus_Data[23]_i_67_n_0 ),
        .I2(\IP2Bus_Data[23]_i_5_0 [10]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[10]_i_45_n_0 ),
        .O(\IP2Bus_Data[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \IP2Bus_Data[10]_i_26 
       (.I0(\IP2Bus_Data[3]_i_68_n_0 ),
        .I1(\IP2Bus_Data[14]_i_102_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_0 [10]),
        .I3(\IP2Bus_Data[11]_i_55_n_0 ),
        .I4(\IP2Bus_Data[11]_i_9_0 [2]),
        .I5(\IP2Bus_Data[14]_i_62_n_0 ),
        .O(\IP2Bus_Data[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF000200)) 
    \IP2Bus_Data[10]_i_27 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\adc3_multi_band_reg[0] ),
        .I5(\adc3_sample_rate_reg[0] ),
        .O(\IP2Bus_Data[10]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00550155)) 
    \IP2Bus_Data[10]_i_28 
       (.I0(\IP2Bus_Data[31]_i_66_n_0 ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[10]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[10]_i_29 
       (.I0(\IP2Bus_Data[13]_i_22_n_0 ),
        .I1(\IP2Bus_Data[13]_i_54_n_0 ),
        .O(\IP2Bus_Data[10]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(\IP2Bus_Data[10]_i_12_n_0 ),
        .I1(\IP2Bus_Data[10]_i_13_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_1 [10]),
        .I3(\IP2Bus_Data[15]_i_22_n_0 ),
        .I4(\IP2Bus_Data[15]_i_23_n_0 ),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[10]_i_30 
       (.I0(adc3_restart_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA3F33)) 
    \IP2Bus_Data[10]_i_31 
       (.I0(\IP2Bus_Data_reg[23]_0 [10]),
        .I1(\IP2Bus_Data[10]_i_46_n_0 ),
        .I2(\IP2Bus_Data[10]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_37_n_0 ),
        .I4(bank5_read[138]),
        .I5(\IP2Bus_Data[23]_i_41_n_0 ),
        .O(\IP2Bus_Data[10]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[10]_i_33 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[10]_i_48_n_0 ),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_29_0 [10]),
        .O(\IP2Bus_Data[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4400F40044004400)) 
    \IP2Bus_Data[10]_i_34 
       (.I0(\IP2Bus_Data[11]_i_57_n_0 ),
        .I1(p_52_in[6]),
        .I2(\IP2Bus_Data[13]_i_59_n_0 ),
        .I3(\IP2Bus_Data[13]_i_58_n_0 ),
        .I4(\IP2Bus_Data[13]_i_27_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_2 [10]),
        .O(\IP2Bus_Data[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[10]_i_35 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [10]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [10]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[10]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[10]_i_36 
       (.I0(\IP2Bus_Data[15]_i_25_0 [10]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\IP2Bus_Data[10]_i_49_n_0 ),
        .I4(\IP2Bus_Data[30]_i_22_n_0 ),
        .O(\IP2Bus_Data[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \IP2Bus_Data[10]_i_37 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc3_restart_reg),
        .I3(adc3_reset_reg),
        .I4(\IP2Bus_Data[11]_i_16_0 [2]),
        .I5(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[10]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[10]_i_38 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [10]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [10]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[10]_i_39 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[10]_i_50_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [10]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [10]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[10]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(\IP2Bus_Data[10]_i_14_n_0 ),
        .I1(\IP2Bus_Data[10]_i_15_n_0 ),
        .I2(\IP2Bus_Data[19]_i_7_n_0 ),
        .I3(\IP2Bus_Data[10]_i_16_n_0 ),
        .I4(\IP2Bus_Data[10]_i_17_n_0 ),
        .I5(\IP2Bus_Data[10]_i_18_n_0 ),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[10]_i_40 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[23]_i_34_0 [10]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [10]),
        .I4(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00003337FFFFFFFF)) 
    \IP2Bus_Data[10]_i_41 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\IP2Bus_Data[0]_i_94_0 ),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\IP2Bus_Data[15]_i_74_n_0 ),
        .I5(\IP2Bus_Data[23]_i_51_n_0 ),
        .O(\IP2Bus_Data[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFF40000040400000)) 
    \IP2Bus_Data[10]_i_42 
       (.I0(\IP2Bus_Data[15]_i_74_n_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\IP2Bus_Data[15]_i_2_0 [10]),
        .I3(\IP2Bus_Data[11]_i_21_0 [2]),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[10]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h020202AA)) 
    \IP2Bus_Data[10]_i_43 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[10]_i_51_n_0 ),
        .I3(\IP2Bus_Data[19]_i_63_n_0 ),
        .I4(\IP2Bus_Data[10]_i_52_n_0 ),
        .O(\IP2Bus_Data[10]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[10]_i_44 
       (.I0(\IP2Bus_Data_reg[31] [10]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[23]_i_13_0 [10]),
        .I3(bank9_read[195]),
        .O(\IP2Bus_Data[10]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[10]_i_45 
       (.I0(\IP2Bus_Data[10]_i_53_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [10]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[10]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[10]_i_46 
       (.I0(bank5_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_0 [10]),
        .O(\IP2Bus_Data[10]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[10]_i_47 
       (.I0(\IP2Bus_Data[31]_i_3_3 [10]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [10]),
        .O(\IP2Bus_Data[10]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[10]_i_48 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [10]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [10]),
        .O(\IP2Bus_Data[10]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[10]_i_49 
       (.I0(\IP2Bus_Data_reg[31]_1 [10]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [10]),
        .O(\IP2Bus_Data[10]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h55555555D555D5D5)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[24] ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data[15]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_0 [10]),
        .I5(\IP2Bus_Data[10]_i_19_n_0 ),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[10]_i_50 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [10]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [10]),
        .O(\IP2Bus_Data[10]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[10]_i_51 
       (.I0(\IP2Bus_Data[10]_i_54_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [10]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [10]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[10]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[10]_i_52 
       (.I0(\IP2Bus_Data[23]_i_2_0 [10]),
        .I1(\IP2Bus_Data[23]_i_60_n_0 ),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[15]_i_31_0 [10]),
        .O(\IP2Bus_Data[10]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[10]_i_53 
       (.I0(\IP2Bus_Data[31]_i_3_0 [10]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [10]),
        .O(\IP2Bus_Data[10]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[10]_i_54 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [10]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [10]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[10]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\IP2Bus_Data[10]_i_20_n_0 ),
        .I2(\IP2Bus_Data[10]_i_21_n_0 ),
        .I3(\IP2Bus_Data[18]_i_4_n_0 ),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(\IP2Bus_Data[10]_i_22_n_0 ),
        .I1(\IP2Bus_Data[10]_i_23_n_0 ),
        .I2(\IP2Bus_Data[10]_i_24_n_0 ),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[10]_i_8 
       (.I0(\IP2Bus_Data[10]_i_25_n_0 ),
        .I1(\IP2Bus_Data[10]_i_26_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_26_1 [10]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data[13]_i_20_0 ),
        .O(\IP2Bus_Data[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \IP2Bus_Data[10]_i_9 
       (.I0(\IP2Bus_Data[23]_i_39_n_0 ),
        .I1(\IP2Bus_Data[10]_i_27_n_0 ),
        .I2(\IP2Bus_Data[10]_i_28_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .I4(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEEEEEEEFE)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\IP2Bus_Data[11]_i_3_n_0 ),
        .I2(\IP2Bus_Data[11]_i_4_n_0 ),
        .I3(\IP2Bus_Data[11]_i_5_n_0 ),
        .I4(\IP2Bus_Data[11]_i_6_n_0 ),
        .I5(\IP2Bus_Data[11]_i_7_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBBBBABBBABABABA)) 
    \IP2Bus_Data[11]_i_10 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[11]_i_34_n_0 ),
        .I2(\IP2Bus_Data[11]_i_35_n_0 ),
        .I3(\IP2Bus_Data[11]_i_36_n_0 ),
        .I4(\IP2Bus_Data[11]_i_37_n_0 ),
        .I5(\IP2Bus_Data[11]_i_38_n_0 ),
        .O(\IP2Bus_Data[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h45004545FFFFFFFF)) 
    \IP2Bus_Data[11]_i_11 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data[11]_i_39_n_0 ),
        .I2(\IP2Bus_Data[11]_i_3_0 [3]),
        .I3(\IP2Bus_Data[11]_i_40_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_2 [11]),
        .I5(\IP2Bus_Data[2]_i_18_n_0 ),
        .O(\IP2Bus_Data[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[11]_i_12 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [11]),
        .I2(\IP2Bus_Data[9]_i_19_n_0 ),
        .O(\IP2Bus_Data[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[11]_i_13 
       (.I0(\IP2Bus_Data[15]_i_25_0 [11]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\IP2Bus_Data[11]_i_41_n_0 ),
        .I4(\IP2Bus_Data[30]_i_22_n_0 ),
        .O(\IP2Bus_Data[11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \IP2Bus_Data[11]_i_14 
       (.I0(\IP2Bus_Data[30]_i_23_n_0 ),
        .I1(\IP2Bus_Data[30]_i_24_n_0 ),
        .I2(\IP2Bus_Data[23]_i_47_n_0 ),
        .O(\IP2Bus_Data[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[11]_i_15 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[15]_i_3_1 [11]),
        .I3(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFAEFF)) 
    \IP2Bus_Data[11]_i_16 
       (.I0(\IP2Bus_Data[11]_i_42_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [11]),
        .I2(\IP2Bus_Data[15]_i_44_n_0 ),
        .I3(\IP2Bus_Data[11]_i_43_n_0 ),
        .I4(\IP2Bus_Data[11]_i_44_n_0 ),
        .I5(\IP2Bus_Data[15]_i_15_n_0 ),
        .O(\IP2Bus_Data[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[11]_i_17 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [11]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [11]),
        .O(\IP2Bus_Data[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \IP2Bus_Data[11]_i_18 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_1 [11]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_2 [11]),
        .I4(\IP2Bus_Data[31]_i_46_n_0 ),
        .I5(\IP2Bus_Data[11]_i_45_n_0 ),
        .O(\IP2Bus_Data[11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[11]_i_19 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [11]),
        .I2(\IP2Bus_Data_reg[24] ),
        .I3(\IP2Bus_Data[11]_i_4_0 [3]),
        .I4(\IP2Bus_Data[11]_i_46_n_0 ),
        .O(\IP2Bus_Data[11]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[11]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 ),
        .I2(\IP2Bus_Data[11]_i_9_n_0 ),
        .I3(\IP2Bus_Data[11]_i_10_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF02AA)) 
    \IP2Bus_Data[11]_i_21 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[11]_i_47_n_0 ),
        .I3(\IP2Bus_Data[11]_i_48_n_0 ),
        .I4(\IP2Bus_Data[11]_i_49_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[11]_i_23 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank9_read[2]));
  LUT6 #(
    .INIT(64'hFAFAFA2AFAFAFAEA)) 
    \IP2Bus_Data[11]_i_24 
       (.I0(\IP2Bus_Data[11]_i_50_n_0 ),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(adc3_restart_reg),
        .I4(adc3_reset_reg),
        .I5(p_47_in[7]),
        .O(\IP2Bus_Data[11]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \IP2Bus_Data[11]_i_25 
       (.I0(\IP2Bus_Data[15]_i_21_1 [11]),
        .I1(\IP2Bus_Data[13]_i_29_n_0 ),
        .I2(\IP2Bus_Data_reg[24] ),
        .I3(\IP2Bus_Data[13]_i_28_n_0 ),
        .I4(\IP2Bus_Data[15]_i_21_0 [11]),
        .O(\IP2Bus_Data[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \IP2Bus_Data[11]_i_26 
       (.I0(\IP2Bus_Data[11]_i_51_n_0 ),
        .I1(\IP2Bus_Data[23]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [11]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [11]),
        .O(\IP2Bus_Data[11]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[11]_i_27 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [11]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[11]),
        .O(\IP2Bus_Data[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFEEE)) 
    \IP2Bus_Data[11]_i_28 
       (.I0(\IP2Bus_Data[15]_i_64_n_0 ),
        .I1(\IP2Bus_Data[11]_i_52_n_0 ),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .I5(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[11]_i_29 
       (.I0(\IP2Bus_Data[31]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(\IP2Bus_Data[11]_i_53_n_0 ),
        .I3(bank5_read[139]),
        .I4(\IP2Bus_Data[15]_i_27_0 [11]),
        .O(\IP2Bus_Data[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444F44)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(\IP2Bus_Data[15]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [11]),
        .I2(\IP2Bus_Data[11]_i_11_n_0 ),
        .I3(\IP2Bus_Data[11]_i_12_n_0 ),
        .I4(\IP2Bus_Data[11]_i_13_n_0 ),
        .I5(\IP2Bus_Data[11]_i_14_n_0 ),
        .O(\IP2Bus_Data[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[11]_i_30 
       (.I0(\IP2Bus_Data[15]_i_7_1 [11]),
        .I1(\IP2Bus_Data[10]_i_29_n_0 ),
        .I2(\IP2Bus_Data[10]_i_30_n_0 ),
        .I3(\IP2Bus_Data[11]_i_8_0 [3]),
        .O(\IP2Bus_Data[11]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \IP2Bus_Data[11]_i_31 
       (.I0(\IP2Bus_Data[14]_i_62_n_0 ),
        .I1(\IP2Bus_Data[23]_i_67_n_0 ),
        .I2(\IP2Bus_Data[23]_i_5_0 [11]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[11]_i_54_n_0 ),
        .O(\IP2Bus_Data[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \IP2Bus_Data[11]_i_32 
       (.I0(\IP2Bus_Data[3]_i_68_n_0 ),
        .I1(\IP2Bus_Data[14]_i_102_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_0 [11]),
        .I3(\IP2Bus_Data[11]_i_55_n_0 ),
        .I4(\IP2Bus_Data[11]_i_9_0 [3]),
        .I5(\IP2Bus_Data[14]_i_62_n_0 ),
        .O(\IP2Bus_Data[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[11]_i_34 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [11]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [11]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[11]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \IP2Bus_Data[11]_i_35 
       (.I0(\IP2Bus_Data[23]_i_68_n_0 ),
        .I1(\IP2Bus_Data[29]_i_18_n_0 ),
        .I2(\IP2Bus_Data[13]_i_64_n_0 ),
        .I3(\IP2Bus_Data[13]_i_59_n_0 ),
        .I4(\IP2Bus_Data[13]_i_58_n_0 ),
        .O(\IP2Bus_Data[11]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[11]_i_36 
       (.I0(\IP2Bus_Data[13]_i_64_n_0 ),
        .I1(\IP2Bus_Data[13]_i_59_n_0 ),
        .O(\IP2Bus_Data[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h07FF000007FF07FF)) 
    \IP2Bus_Data[11]_i_37 
       (.I0(\IP2Bus_Data[15]_i_29_0 [11]),
        .I1(bank3_read[139]),
        .I2(\IP2Bus_Data[11]_i_56_n_0 ),
        .I3(\IP2Bus_Data[29]_i_18_n_0 ),
        .I4(\IP2Bus_Data[23]_i_70_0 ),
        .I5(\IP2Bus_Data[23]_i_5_1 [10]),
        .O(\IP2Bus_Data[11]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hDF00DFDF)) 
    \IP2Bus_Data[11]_i_38 
       (.I0(\IP2Bus_Data[15]_i_7_2 [11]),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .I2(\IP2Bus_Data[13]_i_59_n_0 ),
        .I3(\IP2Bus_Data[11]_i_57_n_0 ),
        .I4(p_52_in[7]),
        .O(\IP2Bus_Data[11]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[11]_i_39 
       (.I0(adc3_restart_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\IP2Bus_Data[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(\IP2Bus_Data[11]_i_15_n_0 ),
        .I1(\IP2Bus_Data[11]_i_16_n_0 ),
        .I2(\IP2Bus_Data[19]_i_7_n_0 ),
        .I3(\IP2Bus_Data[11]_i_17_n_0 ),
        .I4(\IP2Bus_Data[11]_i_18_n_0 ),
        .I5(\IP2Bus_Data[11]_i_19_n_0 ),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \IP2Bus_Data[11]_i_40 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(axi_read_req_r_reg_3),
        .I3(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[11]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[11]_i_41 
       (.I0(\IP2Bus_Data_reg[31]_1 [11]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [11]),
        .O(\IP2Bus_Data[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \IP2Bus_Data[11]_i_42 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc3_restart_reg),
        .I3(adc3_reset_reg),
        .I4(\IP2Bus_Data[11]_i_16_0 [3]),
        .I5(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[11]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[11]_i_43 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [11]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [11]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[11]_i_44 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[11]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [11]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [11]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[11]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[11]_i_45 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[23]_i_34_0 [11]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [11]),
        .I4(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \IP2Bus_Data[11]_i_46 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\IP2Bus_Data[15]_i_33_n_0 ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(adc3_restart_reg),
        .I4(adc3_reset_reg),
        .I5(\IP2Bus_Data_reg[2] ),
        .O(\IP2Bus_Data[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[11]_i_47 
       (.I0(\IP2Bus_Data[11]_i_59_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [11]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [11]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[11]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \IP2Bus_Data[11]_i_48 
       (.I0(\IP2Bus_Data[19]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_0 [11]),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[23]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [11]),
        .O(\IP2Bus_Data[11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h808080FF80808080)) 
    \IP2Bus_Data[11]_i_49 
       (.I0(bank15_read[2]),
        .I1(\IP2Bus_Data[11]_i_21_0 [3]),
        .I2(\IP2Bus_Data[23]_i_51_n_0 ),
        .I3(\IP2Bus_Data[10]_i_41_n_0 ),
        .I4(\IP2Bus_Data[11]_i_64_n_0 ),
        .I5(\IP2Bus_Data[15]_i_2_0 [11]),
        .O(\IP2Bus_Data[11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555D5DD)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[11] ),
        .I2(\IP2Bus_Data[15]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 [11]),
        .I4(\IP2Bus_Data[11]_i_21_n_0 ),
        .I5(\IP2Bus_Data_reg[11]_0 ),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h00AA02AA)) 
    \IP2Bus_Data[11]_i_50 
       (.I0(\IP2Bus_Data[31]_i_53_n_0 ),
        .I1(axi_read_req_r_reg_4),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[11]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[11]_i_51 
       (.I0(\IP2Bus_Data_reg[31] [11]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[23]_i_13_0 [11]),
        .I3(bank9_read[195]),
        .O(\IP2Bus_Data[11]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[11]_i_52 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[11]_i_53 
       (.I0(\IP2Bus_Data[31]_i_3_3 [11]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [11]),
        .O(\IP2Bus_Data[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[11]_i_54 
       (.I0(\IP2Bus_Data[11]_i_65_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [11]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[11]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[11]_i_55 
       (.I0(adc3_restart_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .O(\IP2Bus_Data[11]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[11]_i_56 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [11]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [11]),
        .O(\IP2Bus_Data[11]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[11]_i_57 
       (.I0(adc3_restart_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[11]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[11]_i_58 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [11]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [11]),
        .O(\IP2Bus_Data[11]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[11]_i_59 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [11]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [11]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[11]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0DFF)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(\IP2Bus_Data[15]_i_4_0 [11]),
        .I1(\IP2Bus_Data[12]_i_8_n_0 ),
        .I2(bank9_read[2]),
        .I3(\IP2Bus_Data_reg[3] ),
        .I4(\IP2Bus_Data[11]_i_24_n_0 ),
        .I5(\IP2Bus_Data[11]_i_25_n_0 ),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[11]_i_60 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[0]),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_read_req_r_reg_16),
        .I4(axi_read_req_r_reg_17),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[11]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000D5)) 
    \IP2Bus_Data[11]_i_61 
       (.I0(\IP2Bus_Data[31]_i_76_n_0 ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_calibration_delay_i_reg[0] ),
        .I3(bank15_read[184]),
        .I4(bank15_read[192]),
        .I5(bank15_read[193]),
        .O(\IP2Bus_Data[11]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[11]_i_62 
       (.I0(\IP2Bus_Data[0]_i_60_0 ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[11]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[11]_i_63 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_RdAck_reg[5]),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_read_req_r_reg_20),
        .O(bank15_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[11]_i_64 
       (.I0(\IP2Bus_Data[15]_i_74_n_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[11]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[11]_i_65 
       (.I0(\IP2Bus_Data[31]_i_3_0 [11]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [11]),
        .O(\IP2Bus_Data[11]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[23]_i_12_n_0 ),
        .I2(\IP2Bus_Data[11]_i_26_n_0 ),
        .I3(\IP2Bus_Data[11]_i_27_n_0 ),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0010111155555555)) 
    \IP2Bus_Data[11]_i_8 
       (.I0(\IP2Bus_Data[10]_i_9_n_0 ),
        .I1(\IP2Bus_Data[31]_i_36_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_0 [11]),
        .I3(\IP2Bus_Data[11]_i_28_n_0 ),
        .I4(\IP2Bus_Data[11]_i_29_n_0 ),
        .I5(\IP2Bus_Data[11]_i_30_n_0 ),
        .O(\IP2Bus_Data[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[11]_i_9 
       (.I0(\IP2Bus_Data[11]_i_31_n_0 ),
        .I1(\IP2Bus_Data[11]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_26_1 [11]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data[13]_i_20_0 ),
        .O(\IP2Bus_Data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\IP2Bus_Data[12]_i_3_n_0 ),
        .I2(\IP2Bus_Data[12]_i_4_n_0 ),
        .I3(\IP2Bus_Data[12]_i_5_n_0 ),
        .I4(\IP2Bus_Data[12]_i_6_n_0 ),
        .I5(\IP2Bus_Data[12]_i_7_n_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[12]_i_10 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [12]),
        .I2(\IP2Bus_Data[15]_i_21_1 [12]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \IP2Bus_Data[12]_i_11 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_0 [12]),
        .I2(bank9_read[192]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(\IP2Bus_Data[31]_i_8_1 [12]),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[12]_i_12 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [12]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[12]),
        .O(\IP2Bus_Data[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB0BBB0B0B0BBB0BB)) 
    \IP2Bus_Data[12]_i_13 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [10]),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[12]_i_24_n_0 ),
        .I4(\IP2Bus_Data[15]_i_32_n_0 ),
        .I5(\IP2Bus_Data[15]_i_2_0 [12]),
        .O(\IP2Bus_Data[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D00000D000)) 
    \IP2Bus_Data[12]_i_14 
       (.I0(\IP2Bus_Data[15]_i_3_0 [12]),
        .I1(\IP2Bus_Data[15]_i_44_n_0 ),
        .I2(\IP2Bus_Data[30]_i_2_0 ),
        .I3(\IP2Bus_Data[12]_i_25_n_0 ),
        .I4(\IP2Bus_Data[12]_i_26_n_0 ),
        .I5(\IP2Bus_Data[15]_i_15_n_0 ),
        .O(\IP2Bus_Data[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \IP2Bus_Data[12]_i_15 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_1 [12]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_2 [12]),
        .I4(\IP2Bus_Data[31]_i_46_n_0 ),
        .I5(\IP2Bus_Data[12]_i_27_n_0 ),
        .O(\IP2Bus_Data[12]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[12]_i_16 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [12]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [12]),
        .O(\IP2Bus_Data[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h45444545FFFFFFFF)) 
    \IP2Bus_Data[12]_i_17 
       (.I0(\IP2Bus_Data[12]_i_30_n_0 ),
        .I1(\IP2Bus_Data[13]_i_25_n_0 ),
        .I2(\IP2Bus_Data[12]_i_31_n_0 ),
        .I3(\IP2Bus_Data[13]_i_27_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_2 [12]),
        .I5(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFF2F2)) 
    \IP2Bus_Data[12]_i_18 
       (.I0(\IP2Bus_Data[13]_i_47_n_0 ),
        .I1(\IP2Bus_Data[12]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_58_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_0 [12]),
        .I5(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h2F220000FFFFFFFF)) 
    \IP2Bus_Data[12]_i_19 
       (.I0(\IP2Bus_Data[15]_i_7_1 [12]),
        .I1(\IP2Bus_Data[13]_i_22_n_0 ),
        .I2(\IP2Bus_Data[12]_i_34_n_0 ),
        .I3(\IP2Bus_Data[12]_i_35_n_0 ),
        .I4(\IP2Bus_Data[13]_i_23_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[12]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data[12]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_0 [12]),
        .I2(\IP2Bus_Data[12]_i_9_n_0 ),
        .I3(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F200F2F2F2F2)) 
    \IP2Bus_Data[12]_i_20 
       (.I0(\IP2Bus_Data_reg[15]_2 [12]),
        .I1(\IP2Bus_Data[15]_i_24_n_0 ),
        .I2(\IP2Bus_Data[30]_i_13_n_0 ),
        .I3(\IP2Bus_Data[12]_i_36_n_0 ),
        .I4(\IP2Bus_Data[12]_i_37_n_0 ),
        .I5(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[12]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[12]_i_21 
       (.I0(axi_read_req_r_reg_3),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[12]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \IP2Bus_Data[12]_i_22 
       (.I0(\IP2Bus_Data[23]_i_36_n_0 ),
        .I1(bank9_read[195]),
        .I2(\IP2Bus_Data[23]_i_13_0 [12]),
        .I3(bank9_read[196]),
        .I4(\IP2Bus_Data_reg[31] [12]),
        .O(\IP2Bus_Data[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FE0000)) 
    \IP2Bus_Data[12]_i_23 
       (.I0(bank9_read[139]),
        .I1(bank9_read[138]),
        .I2(bank9_read[140]),
        .I3(bank9_read[135]),
        .I4(\IP2Bus_Data[18]_i_53_n_0 ),
        .I5(\IP2Bus_Data[18]_i_16_n_0 ),
        .O(\IP2Bus_Data[12]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h020202AA)) 
    \IP2Bus_Data[12]_i_24 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[12]_i_38_n_0 ),
        .I3(\IP2Bus_Data[19]_i_63_n_0 ),
        .I4(\IP2Bus_Data[12]_i_39_n_0 ),
        .O(\IP2Bus_Data[12]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[12]_i_25 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [12]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [12]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[12]_i_26 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[12]_i_41_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [12]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [12]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[12]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[12]_i_27 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[23]_i_34_0 [12]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [12]),
        .I4(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h37FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[12]_i_28 
       (.I0(\IP2Bus_Data[1]_i_35_0 ),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[2]_i_122_1 ),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_9),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[12]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[12]_i_29 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[12]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(\IP2Bus_Data[12]_i_11_n_0 ),
        .I1(\IP2Bus_Data[12]_i_12_n_0 ),
        .I2(\IP2Bus_Data[18]_i_4_n_0 ),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[12]_i_30 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [12]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [12]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \IP2Bus_Data[12]_i_31 
       (.I0(\IP2Bus_Data[13]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_0 [12]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[12]_i_42_n_0 ),
        .I4(\IP2Bus_Data[12]_i_43_n_0 ),
        .I5(\IP2Bus_Data[13]_i_64_n_0 ),
        .O(\IP2Bus_Data[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h1500FFFF15001500)) 
    \IP2Bus_Data[12]_i_32 
       (.I0(\IP2Bus_Data[31]_i_64_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_0 [12]),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[12]_i_44_n_0 ),
        .I4(\IP2Bus_Data[23]_i_5_0 [12]),
        .I5(bank7_read[138]),
        .O(\IP2Bus_Data[12]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[12]_i_33 
       (.I0(\IP2Bus_Data[13]_i_20_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\IP2Bus_Data[15]_i_26_1 [12]),
        .I3(\IP2Bus_Data_reg[3]_0 ),
        .O(\IP2Bus_Data[12]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[12]_i_34 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [12]),
        .I2(\IP2Bus_Data[23]_i_41_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[12]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[12]_i_35 
       (.I0(\IP2Bus_Data[12]_i_45_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(bank5_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_0 [12]),
        .I4(\IP2Bus_Data[13]_i_50_n_0 ),
        .O(\IP2Bus_Data[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[12]_i_36 
       (.I0(\IP2Bus_Data_reg[31]_1 [12]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [12]),
        .I4(\IP2Bus_Data[30]_i_22_n_0 ),
        .I5(\IP2Bus_Data[12]_i_46_n_0 ),
        .O(\IP2Bus_Data[12]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \IP2Bus_Data[12]_i_37 
       (.I0(\IP2Bus_Data[13]_i_44_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [12]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\IP2Bus_Data[0]_i_60_0 ),
        .O(\IP2Bus_Data[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[12]_i_38 
       (.I0(\IP2Bus_Data[12]_i_47_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [12]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [12]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[12]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[12]_i_39 
       (.I0(\IP2Bus_Data[23]_i_2_0 [12]),
        .I1(\IP2Bus_Data[23]_i_60_n_0 ),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[15]_i_31_0 [12]),
        .O(\IP2Bus_Data[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hDF55555555555555)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_0 [12]),
        .I3(\IP2Bus_Data_reg[25] ),
        .I4(\IP2Bus_Data_reg[24] ),
        .I5(\IP2Bus_Data[12]_i_13_n_0 ),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h37FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[12]_i_40 
       (.I0(\IP2Bus_Data[1]_i_35_0 ),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[2]_i_122_1 ),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_i_2__4_n_0),
        .I5(axi_read_req_r_reg_7),
        .O(\IP2Bus_Data[12]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[12]_i_41 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [12]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [12]),
        .O(\IP2Bus_Data[12]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[12]_i_42 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [12]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [12]),
        .O(\IP2Bus_Data[12]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \IP2Bus_Data[12]_i_43 
       (.I0(\IP2Bus_Data[13]_i_79_n_0 ),
        .I1(bank3_read[138]),
        .I2(\IP2Bus_Data[23]_i_5_1 [11]),
        .I3(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[12]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[12]_i_44 
       (.I0(\IP2Bus_Data[31]_i_63_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [12]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [12]),
        .O(\IP2Bus_Data[12]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[12]_i_45 
       (.I0(\IP2Bus_Data[31]_i_3_3 [12]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [12]),
        .O(\IP2Bus_Data[12]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[12]_i_46 
       (.I0(\IP2Bus_Data[30]_i_24_n_0 ),
        .I1(\IP2Bus_Data[15]_i_25_0 [12]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[12]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[12]_i_47 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [12]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [12]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[12]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h000000D5)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\IP2Bus_Data[15]_i_3_1 [12]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[12]_i_14_n_0 ),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5DFF5D5D5D5D)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(\IP2Bus_Data[15]_i_2_1 [12]),
        .I2(\IP2Bus_Data[13]_i_16_n_0 ),
        .I3(\IP2Bus_Data[12]_i_15_n_0 ),
        .I4(\IP2Bus_Data[12]_i_16_n_0 ),
        .I5(\IP2Bus_Data[19]_i_7_n_0 ),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(\IP2Bus_Data[12]_i_17_n_0 ),
        .I1(\IP2Bus_Data[12]_i_18_n_0 ),
        .I2(\IP2Bus_Data[12]_i_19_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [12]),
        .I4(\IP2Bus_Data[15]_i_22_n_0 ),
        .I5(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[12]_i_8 
       (.I0(\IP2Bus_Data[12]_i_21_n_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \IP2Bus_Data[12]_i_9 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[31]_i_52_n_0 ),
        .I2(\IP2Bus_Data[31]_i_53_n_0 ),
        .I3(\IP2Bus_Data[31]_i_54_n_0 ),
        .O(\IP2Bus_Data[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[13]_i_2_n_0 ),
        .I1(\IP2Bus_Data[13]_i_3_n_0 ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[13]_i_5_n_0 ),
        .I4(\IP2Bus_Data[13]_i_6_n_0 ),
        .I5(\IP2Bus_Data[13]_i_7_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57FF5757)) 
    \IP2Bus_Data[13]_i_10 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [13]),
        .I3(\IP2Bus_Data[31]_i_8_0 [13]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[13]_i_31_n_0 ),
        .O(\IP2Bus_Data[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEEEEEEE)) 
    \IP2Bus_Data[13]_i_11 
       (.I0(\IP2Bus_Data[13]_i_32_n_0 ),
        .I1(\IP2Bus_Data[13]_i_33_n_0 ),
        .I2(\IP2Bus_Data_reg[19] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\adc3_slice1_irq_en_reg[2] ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [1]),
        .O(\IP2Bus_Data[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5510FFFF55105510)) 
    \IP2Bus_Data[13]_i_12 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_0 [13]),
        .I3(\IP2Bus_Data[13]_i_34_n_0 ),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[14]_i_3_0 [11]),
        .O(\IP2Bus_Data[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2000000F200)) 
    \IP2Bus_Data[13]_i_13 
       (.I0(\IP2Bus_Data[13]_i_35_n_0 ),
        .I1(\IP2Bus_Data[13]_i_36_n_0 ),
        .I2(\IP2Bus_Data[15]_i_15_n_0 ),
        .I3(\IP2Bus_Data[30]_i_2_0 ),
        .I4(\IP2Bus_Data[15]_i_3_0 [13]),
        .I5(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[13]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h4055)) 
    \IP2Bus_Data[13]_i_14 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[15]_i_3_1 [13]),
        .I3(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AA02AA02AAAA)) 
    \IP2Bus_Data[13]_i_15 
       (.I0(\IP2Bus_Data[19]_i_7_n_0 ),
        .I1(\IP2Bus_Data[13]_i_37_n_0 ),
        .I2(\IP2Bus_Data[14]_i_48_n_0 ),
        .I3(\IP2Bus_Data[13]_i_38_n_0 ),
        .I4(\IP2Bus_Data[14]_i_16_n_0 ),
        .I5(\IP2Bus_Data[13]_i_39_n_0 ),
        .O(\IP2Bus_Data[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEFFFFFFFF)) 
    \IP2Bus_Data[13]_i_16 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(\IP2Bus_Data[15]_i_33_n_0 ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(adc3_restart_reg),
        .I4(adc3_reset_reg),
        .I5(\IP2Bus_Data_reg[2] ),
        .O(\IP2Bus_Data[13]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[13]_i_17 
       (.I0(\IP2Bus_Data_reg[5] ),
        .I1(\IP2Bus_Data_reg[15]_1 [13]),
        .I2(\IP2Bus_Data[13]_i_40_n_0 ),
        .I3(\IP2Bus_Data[15]_i_51_n_0 ),
        .O(\IP2Bus_Data[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    \IP2Bus_Data[13]_i_18 
       (.I0(\IP2Bus_Data[13]_i_41_n_0 ),
        .I1(\IP2Bus_Data[30]_i_22_n_0 ),
        .I2(\IP2Bus_Data[13]_i_42_n_0 ),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data_reg[23]_1 [13]),
        .I5(\IP2Bus_Data[13]_i_44_n_0 ),
        .O(\IP2Bus_Data[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3333333700000000)) 
    \IP2Bus_Data[13]_i_19 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_reg_3),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[13]_i_46_n_0 ),
        .O(\IP2Bus_Data[13]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00404444)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data[13]_i_8_n_0 ),
        .I1(\IP2Bus_Data[13]_i_9_n_0 ),
        .I2(\IP2Bus_Data[13]_i_10_n_0 ),
        .I3(\IP2Bus_Data[13]_i_11_n_0 ),
        .I4(\IP2Bus_Data[18]_i_4_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFF2F2)) 
    \IP2Bus_Data[13]_i_20 
       (.I0(\IP2Bus_Data[13]_i_47_n_0 ),
        .I1(\IP2Bus_Data[13]_i_48_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_58_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_0 [13]),
        .I5(\IP2Bus_Data[13]_i_49_n_0 ),
        .O(\IP2Bus_Data[13]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \IP2Bus_Data[13]_i_21 
       (.I0(\IP2Bus_Data[13]_i_50_n_0 ),
        .I1(\IP2Bus_Data[15]_i_27_0 [13]),
        .I2(bank5_read[139]),
        .I3(\IP2Bus_Data[13]_i_52_n_0 ),
        .I4(\IP2Bus_Data[13]_i_53_n_0 ),
        .O(\IP2Bus_Data[13]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[13]_i_22 
       (.I0(axi_read_req_r_reg_3),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[13]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[13]_i_23 
       (.I0(\IP2Bus_Data[13]_i_54_n_0 ),
        .I1(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[13]_i_24 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [13]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [13]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[13]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[13]_i_25 
       (.I0(\IP2Bus_Data[13]_i_58_n_0 ),
        .I1(\IP2Bus_Data[13]_i_59_n_0 ),
        .O(\IP2Bus_Data[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \IP2Bus_Data[13]_i_26 
       (.I0(\IP2Bus_Data[13]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_0 [13]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[13]_i_62_n_0 ),
        .I4(\IP2Bus_Data[13]_i_63_n_0 ),
        .I5(\IP2Bus_Data[13]_i_64_n_0 ),
        .O(\IP2Bus_Data[13]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[13]_i_27 
       (.I0(axi_read_req_r_reg_3),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_28 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\IP2Bus_Data[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_29 
       (.I0(axi_RdAck_reg[10]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[12]),
        .I4(axi_RdAck_reg[8]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h55555555D555D5D5)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[24] ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data[15]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_0 [13]),
        .I5(\IP2Bus_Data[13]_i_12_n_0 ),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[13]_i_30 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_read_req_r_reg_4),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[13]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[13]_i_31 
       (.I0(\IP2Bus_Data_reg[31] [13]),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[23]_i_13_0 [13]),
        .I4(\IP2Bus_Data[17]_i_18_n_0 ),
        .O(\IP2Bus_Data[13]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[13]_i_32 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [13]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[13]),
        .O(\IP2Bus_Data[13]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4040000)) 
    \IP2Bus_Data[13]_i_33 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I1(\IP2Bus_Data[19]_i_40_0 [2]),
        .I2(bank9_read[135]),
        .I3(\IP2Bus_Data[19]_i_15_0 [2]),
        .I4(\IP2Bus_Data[23]_i_37_n_0 ),
        .I5(\IP2Bus_Data[18]_i_16_n_0 ),
        .O(\IP2Bus_Data[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888AAAAA)) 
    \IP2Bus_Data[13]_i_34 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[13]_i_65_n_0 ),
        .I2(\IP2Bus_Data[13]_i_66_n_0 ),
        .I3(\IP2Bus_Data[19]_i_63_n_0 ),
        .I4(\IP2Bus_Data[23]_i_23_n_0 ),
        .I5(\IP2Bus_Data[13]_i_67_n_0 ),
        .O(\IP2Bus_Data[13]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hEF00EFEF)) 
    \IP2Bus_Data[13]_i_35 
       (.I0(\IP2Bus_Data[13]_i_68_n_0 ),
        .I1(\IP2Bus_Data[18]_i_24_n_0 ),
        .I2(\IP2Bus_Data[3]_i_43_n_0 ),
        .I3(\IP2Bus_Data[13]_i_69_n_0 ),
        .I4(\IP2Bus_Data[15]_i_39_n_0 ),
        .O(\IP2Bus_Data[13]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[13]_i_36 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[13]_i_70_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [13]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [13]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[13]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    \IP2Bus_Data[13]_i_37 
       (.I0(\IP2Bus_Data[13]_i_71_n_0 ),
        .I1(\IP2Bus_Data[19]_i_51_n_0 ),
        .I2(\IP2Bus_Data[19]_i_28_2 [0]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .I5(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[13]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \IP2Bus_Data[13]_i_38 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[19]_i_28_0 [2]),
        .I2(bank11_read[137]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[23]_i_3_0 [13]),
        .I5(\IP2Bus_Data[15]_i_11_0 [13]),
        .O(\IP2Bus_Data[13]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7077)) 
    \IP2Bus_Data[13]_i_39 
       (.I0(\IP2Bus_Data[16]_i_20_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [13]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[23]_i_34_0 [13]),
        .I4(\IP2Bus_Data[14]_i_40_n_0 ),
        .I5(\IP2Bus_Data[13]_i_74_n_0 ),
        .O(\IP2Bus_Data[13]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F4FFFFFFFF)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(\IP2Bus_Data[13]_i_13_n_0 ),
        .I1(\IP2Bus_Data[13]_i_14_n_0 ),
        .I2(\IP2Bus_Data[13]_i_15_n_0 ),
        .I3(\IP2Bus_Data[13]_i_16_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [13]),
        .I5(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[13]_i_40 
       (.I0(adc3_reset_reg),
        .I1(axi_read_req_r_i_2__1_n_0),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .O(\IP2Bus_Data[13]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[13]_i_41 
       (.I0(\IP2Bus_Data[30]_i_24_n_0 ),
        .I1(\IP2Bus_Data[15]_i_25_0 [13]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[13]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[13]_i_42 
       (.I0(\IP2Bus_Data_reg[31]_1 [13]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [13]),
        .O(\IP2Bus_Data[13]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[13]_i_43 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[2]_i_122_1 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[138]));
  LUT6 #(
    .INIT(64'hF5F5F5D5FFFFFFFF)) 
    \IP2Bus_Data[13]_i_44 
       (.I0(\IP2Bus_Data[9]_i_34_n_0 ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .I4(axi_read_req_r_reg_8),
        .I5(\IP2Bus_Data[30]_i_23_n_0 ),
        .O(\IP2Bus_Data[13]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hCFDFFFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_46 
       (.I0(axi_read_req_r_reg_5),
        .I1(axi_RdAck_reg[4]),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_timeout_en_reg_0),
        .I4(axi_read_req_r_reg_10),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[13]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[13]_i_47 
       (.I0(\IP2Bus_Data[23]_i_67_n_0 ),
        .I1(\IP2Bus_Data[15]_i_93_n_0 ),
        .O(\IP2Bus_Data[13]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h15001500FFFF1500)) 
    \IP2Bus_Data[13]_i_48 
       (.I0(\IP2Bus_Data[31]_i_64_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_0 [13]),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[13]_i_75_n_0 ),
        .I4(bank7_read[138]),
        .I5(\IP2Bus_Data[23]_i_5_0 [13]),
        .O(\IP2Bus_Data[13]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \IP2Bus_Data[13]_i_49 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I1(\IP2Bus_Data[15]_i_26_1 [13]),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[13]_i_20_0 ),
        .O(\IP2Bus_Data[13]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAAAAFFAEFFAE)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(\IP2Bus_Data[13]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_2 [13]),
        .I2(\IP2Bus_Data[15]_i_24_n_0 ),
        .I3(\IP2Bus_Data[30]_i_13_n_0 ),
        .I4(\IP2Bus_Data[13]_i_18_n_0 ),
        .I5(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0FFE0)) 
    \IP2Bus_Data[13]_i_50 
       (.I0(\IP2Bus_Data[0]_i_60_0 ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[13]_i_76_n_0 ),
        .I4(axi_RdAck_r_reg),
        .I5(\adc3_slice3_irq_en_reg[2] ),
        .O(\IP2Bus_Data[13]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[13]_i_51 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[29]_i_17_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank5_read[139]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[13]_i_52 
       (.I0(\IP2Bus_Data[31]_i_37_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_2 [13]),
        .I2(bank5_read[193]),
        .I3(bank5_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [13]),
        .O(\IP2Bus_Data[13]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h0455)) 
    \IP2Bus_Data[13]_i_53 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [13]),
        .I2(\IP2Bus_Data[23]_i_41_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[13]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \IP2Bus_Data[13]_i_54 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(adc3_restart_reg),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[13]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[13]_i_56 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[12]),
        .I4(axi_RdAck_reg[11]),
        .I5(axi_RdAck_reg[9]),
        .O(\IP2Bus_Data[13]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \IP2Bus_Data[13]_i_57 
       (.I0(axi_RdAck_reg[11]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_RdAck_reg[12]),
        .I4(axi_RdAck_reg[8]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[13]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[13]_i_58 
       (.I0(\IP2Bus_Data[0]_i_21_0 ),
        .I1(adc3_reset_reg),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[13]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[13]_i_59 
       (.I0(\IP2Bus_Data[3]_i_21_0 ),
        .I1(\bus2ip_addr_reg_reg[16]_0 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .O(\IP2Bus_Data[13]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFDFDDDDDDDD)) 
    \IP2Bus_Data[13]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_0 ),
        .I1(\IP2Bus_Data[13]_i_20_n_0 ),
        .I2(\IP2Bus_Data[13]_i_21_n_0 ),
        .I3(\IP2Bus_Data[13]_i_22_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_1 [13]),
        .I5(\IP2Bus_Data[13]_i_23_n_0 ),
        .O(\IP2Bus_Data[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[13]_i_60 
       (.I0(bank3_read[138]),
        .I1(\IP2Bus_Data[13]_i_79_n_0 ),
        .O(\IP2Bus_Data[13]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[13]_i_61 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[29]_i_17_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank3_read[139]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[13]_i_62 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [13]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [13]),
        .O(\IP2Bus_Data[13]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \IP2Bus_Data[13]_i_63 
       (.I0(\IP2Bus_Data[13]_i_79_n_0 ),
        .I1(bank3_read[138]),
        .I2(\IP2Bus_Data[23]_i_5_1 [12]),
        .I3(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[13]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h0010F0F0)) 
    \IP2Bus_Data[13]_i_64 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(axi_read_req_r_reg),
        .I2(\IP2Bus_Data[13]_i_80_n_0 ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[13]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h5575555500000000)) 
    \IP2Bus_Data[13]_i_65 
       (.I0(\IP2Bus_Data[13]_i_81_n_0 ),
        .I1(\IP2Bus_Data[2]_i_74_n_0 ),
        .I2(\IP2Bus_Data[19]_i_60_0 [2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [3]),
        .I4(bank15_read[135]),
        .I5(\IP2Bus_Data[19]_i_61_n_0 ),
        .O(\IP2Bus_Data[13]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h00355555FF355555)) 
    \IP2Bus_Data[13]_i_66 
       (.I0(\IP2Bus_Data[15]_i_31_0 [13]),
        .I1(\IP2Bus_Data[23]_i_2_0 [13]),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\IP2Bus_Data[19]_i_36_1 [2]),
        .O(\IP2Bus_Data[13]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[13]_i_67 
       (.I0(\IP2Bus_Data[13]_i_83_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [13]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [13]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[13]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF7FF)) 
    \IP2Bus_Data[13]_i_68 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_8),
        .I3(\IP2Bus_Data[19]_i_34_2 [2]),
        .I4(\IP2Bus_Data[18]_i_44_n_0 ),
        .I5(\IP2Bus_Data[13]_i_84_n_0 ),
        .O(\IP2Bus_Data[13]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h00355555FF355555)) 
    \IP2Bus_Data[13]_i_69 
       (.I0(\IP2Bus_Data[15]_i_13_0 [13]),
        .I1(\IP2Bus_Data_reg[23] [13]),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\IP2Bus_Data[19]_i_34_1 [2]),
        .O(\IP2Bus_Data[13]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h45444545FFFFFFFF)) 
    \IP2Bus_Data[13]_i_7 
       (.I0(\IP2Bus_Data[13]_i_24_n_0 ),
        .I1(\IP2Bus_Data[13]_i_25_n_0 ),
        .I2(\IP2Bus_Data[13]_i_26_n_0 ),
        .I3(\IP2Bus_Data[13]_i_27_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_2 [13]),
        .I5(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[13]_i_70 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [13]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [13]),
        .O(\IP2Bus_Data[13]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F4F7F7F7F)) 
    \IP2Bus_Data[13]_i_71 
       (.I0(\IP2Bus_Data[19]_i_8_0 [2]),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(\IP2Bus_Data[19]_i_28_1 [2]),
        .I4(\adc3_slice1_irq_en_reg[2] ),
        .I5(axi_read_req_r_reg_11),
        .O(\IP2Bus_Data[13]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[13]_i_72 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[1]_i_35_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank11_read[137]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[13]_i_73 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[2]_i_122_1 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank11_read[138]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[13]_i_74 
       (.I0(\IP2Bus_Data[31]_i_6_1 [13]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_2 [13]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .O(\IP2Bus_Data[13]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[13]_i_75 
       (.I0(\IP2Bus_Data[31]_i_63_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [13]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [13]),
        .O(\IP2Bus_Data[13]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[13]_i_76 
       (.I0(axi_read_req_r_reg_12),
        .I1(axi_RdAck_reg[1]),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_read_req_r_reg_6),
        .I4(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[13]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \IP2Bus_Data[13]_i_79 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(axi_RdAck_r_reg),
        .I2(axi_read_req_r_reg_8),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[13]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[13]_i_8 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [13]),
        .I2(\IP2Bus_Data[15]_i_21_1 [13]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[13]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \IP2Bus_Data[13]_i_80 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(axi_read_req_r_reg_3),
        .I2(\IP2Bus_Data[0]_i_94_0 ),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[13]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFFDFDFFFFF)) 
    \IP2Bus_Data[13]_i_81 
       (.I0(\IP2Bus_Data[19]_i_36_2 [2]),
        .I1(axi_read_req_r_reg_11),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[19]_i_36_0 [2]),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[13]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[13]_i_82 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(\IP2Bus_Data[3]_i_80 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[135]));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[13]_i_83 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [13]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [13]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[13]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h80808C8080808080)) 
    \IP2Bus_Data[13]_i_84 
       (.I0(\IP2Bus_Data[19]_i_9_0 [2]),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[19]_i_34_0 [2]),
        .I4(axi_read_req_r_reg_11),
        .I5(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[13]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDF55DFDFDF)) 
    \IP2Bus_Data[13]_i_9 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(\IP2Bus_Data[12]_i_8_n_0 ),
        .I2(\IP2Bus_Data[15]_i_4_0 [13]),
        .I3(\IP2Bus_Data[31]_i_53_n_0 ),
        .I4(\IP2Bus_Data_reg[19]_0 [2]),
        .I5(\IP2Bus_Data[13]_i_30_n_0 ),
        .O(\IP2Bus_Data[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01005555)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[14]_i_2_n_0 ),
        .I1(\IP2Bus_Data[14]_i_3_n_0 ),
        .I2(\IP2Bus_Data[14]_i_4_n_0 ),
        .I3(\IP2Bus_Data[14]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .I5(\IP2Bus_Data[14]_i_6_n_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h40CC44CC)) 
    \IP2Bus_Data[14]_i_10 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[15]_i_34_n_0 ),
        .I3(\IP2Bus_Data[2]_i_12_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [14]),
        .O(\IP2Bus_Data[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h73737F73)) 
    \IP2Bus_Data[14]_i_100 
       (.I0(\IP2Bus_Data[15]_i_94_0 [0]),
        .I1(\IP2Bus_Data[14]_i_117_n_0 ),
        .I2(\IP2Bus_Data[31]_i_83_n_0 ),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[23]_i_5_0 [14]),
        .O(\IP2Bus_Data[14]_i_100_n_0 ));
  LUT5 #(
    .INIT(32'hC8000800)) 
    \IP2Bus_Data[14]_i_101 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_57_1 [0]),
        .I2(axi_read_req_r_reg_8),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(dac32_irq_sync[0]),
        .O(\IP2Bus_Data[14]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[14]_i_102 
       (.I0(\IP2Bus_Data[3]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_96_n_0 ),
        .O(\IP2Bus_Data[14]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F0880000)) 
    \IP2Bus_Data[14]_i_103 
       (.I0(axi_read_req_r_reg_11),
        .I1(\IP2Bus_Data[14]_i_65_0 ),
        .I2(\IP2Bus_Data[15]_i_60_0 [0]),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(axi_read_req_r_reg_4),
        .O(\IP2Bus_Data[14]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_104 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_read_req_r_reg_4),
        .O(bank5_read[130]));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[14]_i_105 
       (.I0(\IP2Bus_Data[31]_i_3_3 [14]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [14]),
        .O(\IP2Bus_Data[14]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF004400FC00)) 
    \IP2Bus_Data[14]_i_106 
       (.I0(dac22_irq_sync[0]),
        .I1(axi_read_req_r_reg_8),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data[15]_i_61_0 [0]),
        .I5(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[14]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4F4F4F4F4)) 
    \IP2Bus_Data[14]_i_107 
       (.I0(\IP2Bus_Data[11]_i_52_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [14]),
        .I2(\IP2Bus_Data[14]_i_119_n_0 ),
        .I3(axi_read_req_r_reg_8),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[14]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \IP2Bus_Data[14]_i_108 
       (.I0(\adc3_cmn_en_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\IP2Bus_Data[15]_i_25_0 [14]),
        .O(\IP2Bus_Data[14]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[14]_i_109 
       (.I0(\IP2Bus_Data_reg[31]_1 [14]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [14]),
        .O(\IP2Bus_Data[14]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[14]_i_11 
       (.I0(\IP2Bus_Data[15]_i_2_0 [14]),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .O(\IP2Bus_Data[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAEAAAAA)) 
    \IP2Bus_Data[14]_i_110 
       (.I0(\IP2Bus_Data[15]_i_113_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(axi_RdAck_r_reg),
        .I4(\IP2Bus_Data[15]_i_54_0 [0]),
        .I5(dac03_irq_sync[0]),
        .O(\IP2Bus_Data[14]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'h4F004C00)) 
    \IP2Bus_Data[14]_i_111 
       (.I0(dac02_irq_sync[0]),
        .I1(axi_read_req_r_reg_8),
        .I2(\IP2Bus_Data[15]_i_54_1 [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[14]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h00FF7FFFFFFF7FFF)) 
    \IP2Bus_Data[14]_i_112 
       (.I0(dac01_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_25_1 [0]),
        .I2(axi_read_req_r_reg_11),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_55_0 [0]),
        .O(\IP2Bus_Data[14]_i_112_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[14]_i_113 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [14]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [14]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[14]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[14]_i_116 
       (.I0(\IP2Bus_Data[31]_i_3_0 [14]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [14]),
        .O(\IP2Bus_Data[14]_i_116_n_0 ));
  LUT5 #(
    .INIT(32'h10FF11FF)) 
    \IP2Bus_Data[14]_i_117 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_8),
        .I2(dac33_irq_sync[0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(axi_RdAck_r_reg),
        .O(\IP2Bus_Data[14]_i_117_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \IP2Bus_Data[14]_i_119 
       (.I0(dac23_irq_sync[0]),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data[15]_i_98_0 [0]),
        .O(\IP2Bus_Data[14]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \IP2Bus_Data[14]_i_12 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[14]_i_36_n_0 ),
        .I2(\IP2Bus_Data[14]_i_37_n_0 ),
        .I3(\IP2Bus_Data[19]_i_36_0 [3]),
        .I4(adc30_irq_sync[1]),
        .I5(\IP2Bus_Data[14]_i_38_n_0 ),
        .O(\IP2Bus_Data[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[14]_i_13 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [12]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[14]_i_14 
       (.I0(\IP2Bus_Data[15]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 [14]),
        .O(\IP2Bus_Data[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7077)) 
    \IP2Bus_Data[14]_i_15 
       (.I0(\IP2Bus_Data[16]_i_20_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [14]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[23]_i_34_0 [14]),
        .I4(\IP2Bus_Data[14]_i_40_n_0 ),
        .I5(\IP2Bus_Data[14]_i_41_n_0 ),
        .O(\IP2Bus_Data[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAABABABAFFFFFFFF)) 
    \IP2Bus_Data[14]_i_16 
       (.I0(\IP2Bus_Data[19]_i_25_n_0 ),
        .I1(\IP2Bus_Data[19]_i_24_n_0 ),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\adc3_calibration_delay_i_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\IP2Bus_Data[19]_i_22_n_0 ),
        .O(\IP2Bus_Data[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \IP2Bus_Data[14]_i_17 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_12_n_0 ),
        .I2(\IP2Bus_Data[14]_i_42_n_0 ),
        .I3(bank11_read[33]),
        .I4(bank11_read[64]),
        .I5(bank11_read[32]),
        .O(\IP2Bus_Data[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00355555FF355555)) 
    \IP2Bus_Data[14]_i_18 
       (.I0(\IP2Bus_Data[15]_i_11_0 [14]),
        .I1(\IP2Bus_Data[23]_i_3_0 [14]),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\IP2Bus_Data[19]_i_28_0 [3]),
        .O(\IP2Bus_Data[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[14]_i_19 
       (.I0(\IP2Bus_Data[14]_i_46_n_0 ),
        .I1(\IP2Bus_Data[14]_i_47_n_0 ),
        .O(\IP2Bus_Data[14]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h7500FFFF)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[14]_i_7_n_0 ),
        .I2(\IP2Bus_Data[14]_i_8_n_0 ),
        .I3(\IP2Bus_Data[14]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_5_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \IP2Bus_Data[14]_i_20 
       (.I0(\IP2Bus_Data[14]_i_48_n_0 ),
        .I1(\IP2Bus_Data[14]_i_49_n_0 ),
        .I2(\IP2Bus_Data[14]_i_50_n_0 ),
        .I3(\IP2Bus_Data[19]_i_26_n_0 ),
        .I4(adc10_irq_sync[0]),
        .I5(\IP2Bus_Data[19]_i_8_0 [3]),
        .O(\IP2Bus_Data[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAAAAAAABA)) 
    \IP2Bus_Data[14]_i_21 
       (.I0(\IP2Bus_Data[15]_i_15_n_0 ),
        .I1(\IP2Bus_Data[14]_i_51_n_0 ),
        .I2(\IP2Bus_Data[14]_i_52_n_0 ),
        .I3(\IP2Bus_Data[14]_i_53_n_0 ),
        .I4(\IP2Bus_Data[14]_i_5_0 ),
        .I5(\IP2Bus_Data[19]_i_33_n_0 ),
        .O(\IP2Bus_Data[14]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \IP2Bus_Data[14]_i_22 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [14]),
        .I2(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hABAABBBBBBBBBBBB)) 
    \IP2Bus_Data[14]_i_24 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[14]_i_55_n_0 ),
        .I2(\IP2Bus_Data[14]_i_56_n_0 ),
        .I3(\IP2Bus_Data[14]_i_57_n_0 ),
        .I4(\IP2Bus_Data[14]_i_58_n_0 ),
        .I5(\IP2Bus_Data[31]_i_31_n_0 ),
        .O(\IP2Bus_Data[14]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \IP2Bus_Data[14]_i_25 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I1(\IP2Bus_Data_reg[3]_0 ),
        .I2(\IP2Bus_Data[15]_i_26_1 [14]),
        .O(\IP2Bus_Data[14]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    \IP2Bus_Data[14]_i_26 
       (.I0(\IP2Bus_Data[14]_i_59_n_0 ),
        .I1(\IP2Bus_Data[14]_i_60_n_0 ),
        .I2(\IP2Bus_Data[14]_i_61_n_0 ),
        .I3(\IP2Bus_Data[14]_i_62_n_0 ),
        .I4(\IP2Bus_Data[14]_i_63_n_0 ),
        .O(\IP2Bus_Data[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h77750000FFFFFFFF)) 
    \IP2Bus_Data[14]_i_28 
       (.I0(\IP2Bus_Data[14]_i_64_n_0 ),
        .I1(\IP2Bus_Data[14]_i_65_n_0 ),
        .I2(\IP2Bus_Data[14]_i_66_n_0 ),
        .I3(\IP2Bus_Data[14]_i_67_n_0 ),
        .I4(\IP2Bus_Data[31]_i_35_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFFFFFF4)) 
    \IP2Bus_Data[14]_i_29 
       (.I0(\IP2Bus_Data[15]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [14]),
        .I2(\IP2Bus_Data[14]_i_68_n_0 ),
        .I3(\IP2Bus_Data[14]_i_69_n_0 ),
        .I4(\IP2Bus_Data[14]_i_70_n_0 ),
        .I5(\IP2Bus_Data[14]_i_71_n_0 ),
        .O(\IP2Bus_Data[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEEFAAAAAAAA)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(\IP2Bus_Data[14]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .I2(\IP2Bus_Data[14]_i_11_n_0 ),
        .I3(\IP2Bus_Data[14]_i_12_n_0 ),
        .I4(\IP2Bus_Data[14]_i_13_n_0 ),
        .I5(\IP2Bus_Data[14]_i_14_n_0 ),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF7FFF7)) 
    \IP2Bus_Data[14]_i_30 
       (.I0(\IP2Bus_Data_reg[31] [14]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[14]_i_72_n_0 ),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data[23]_i_13_0 [14]),
        .I5(bank9_read[195]),
        .O(\IP2Bus_Data[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h3F00080800000000)) 
    \IP2Bus_Data[14]_i_31 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(adc03_irq_sync[1]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I5(\IP2Bus_Data[19]_i_40_0 [3]),
        .O(\IP2Bus_Data[14]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[14]_i_32 
       (.I0(\IP2Bus_Data[23]_i_37_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [14]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[14]),
        .O(\IP2Bus_Data[14]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h7750775F00000000)) 
    \IP2Bus_Data[14]_i_33 
       (.I0(\IP2Bus_Data_reg[19] [1]),
        .I1(adc01_irq_sync[0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [1]),
        .I4(\IP2Bus_Data[14]_i_8_0 ),
        .I5(\IP2Bus_Data[18]_i_16_n_0 ),
        .O(\IP2Bus_Data[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFFFFDFFFFFF)) 
    \IP2Bus_Data[14]_i_34 
       (.I0(\IP2Bus_Data_reg[19]_0 [3]),
        .I1(adc3_cmn_irq_en_reg),
        .I2(axi_read_req_r_reg_4),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(adc00_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[14]_i_35 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [14]),
        .I2(\IP2Bus_Data[15]_i_21_1 [14]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[14]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \IP2Bus_Data[14]_i_36 
       (.I0(\IP2Bus_Data[14]_i_74_n_0 ),
        .I1(\IP2Bus_Data[19]_i_63_n_0 ),
        .I2(\IP2Bus_Data[14]_i_75_n_0 ),
        .I3(\IP2Bus_Data[23]_i_23_n_0 ),
        .O(\IP2Bus_Data[14]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[14]_i_37 
       (.I0(axi_read_req_r_reg_4),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg),
        .I3(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[14]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    \IP2Bus_Data[14]_i_38 
       (.I0(\IP2Bus_Data[14]_i_76_n_0 ),
        .I1(\IP2Bus_Data[14]_i_77_n_0 ),
        .I2(adc33_irq_sync[1]),
        .I3(\IP2Bus_Data[19]_i_36_1 [3]),
        .I4(\IP2Bus_Data[19]_i_61_n_0 ),
        .I5(\IP2Bus_Data[14]_i_78_n_0 ),
        .O(\IP2Bus_Data[14]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[14]_i_39 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\IP2Bus_Data[14]_i_15_n_0 ),
        .I1(\IP2Bus_Data[14]_i_16_n_0 ),
        .I2(\IP2Bus_Data[14]_i_17_n_0 ),
        .I3(\IP2Bus_Data[14]_i_18_n_0 ),
        .I4(\IP2Bus_Data[14]_i_19_n_0 ),
        .I5(\IP2Bus_Data[14]_i_20_n_0 ),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFAFEFA)) 
    \IP2Bus_Data[14]_i_40 
       (.I0(bank11_read[192]),
        .I1(\adc3_sample_rate_reg[0] ),
        .I2(bank11_read[184]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_calibration_delay_i_reg[0] ),
        .I5(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[14]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[14]_i_41 
       (.I0(\IP2Bus_Data[31]_i_6_1 [14]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_2 [14]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .O(\IP2Bus_Data[14]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[14]_i_42 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[14]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_43 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .O(bank11_read[33]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_44 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank11_read[64]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_45 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank11_read[32]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \IP2Bus_Data[14]_i_46 
       (.I0(\adc3_cmn_en_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .O(\IP2Bus_Data[14]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[14]_i_47 
       (.I0(\IP2Bus_Data[14]_i_79_n_0 ),
        .I1(\bus2ip_addr_reg_reg[16]_3 [1]),
        .I2(bank11_read[131]),
        .I3(\IP2Bus_Data[14]_i_80_n_0 ),
        .I4(\bus2ip_addr_reg_reg[16]_3 [3]),
        .I5(\bus2ip_addr_reg_reg[3] ),
        .O(\IP2Bus_Data[14]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAABBAABBAABBABBB)) 
    \IP2Bus_Data[14]_i_48 
       (.I0(\IP2Bus_Data[19]_i_52_n_0 ),
        .I1(\IP2Bus_Data[19]_i_51_n_0 ),
        .I2(axi_RdAck_r_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .I5(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[14]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h000000007777330F)) 
    \IP2Bus_Data[14]_i_49 
       (.I0(adc12_irq_sync[0]),
        .I1(\IP2Bus_Data[19]_i_28_2 [1]),
        .I2(\IP2Bus_Data[14]_i_20_0 ),
        .I3(\bus2ip_addr_reg_reg[16]_3 [2]),
        .I4(\bus2ip_addr_reg_reg[16]_2 ),
        .I5(\IP2Bus_Data[19]_i_51_n_0 ),
        .O(\IP2Bus_Data[14]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBFBFBFB)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[14]_i_21_n_0 ),
        .I2(\IP2Bus_Data[14]_i_22_n_0 ),
        .I3(\IP2Bus_Data[15]_i_3_1 [14]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I5(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \IP2Bus_Data[14]_i_50 
       (.I0(\IP2Bus_Data[19]_i_8_0 [3]),
        .I1(bank11_read[131]),
        .I2(\IP2Bus_Data[19]_i_28_1 [3]),
        .I3(adc11_irq_sync[1]),
        .I4(\bus2ip_addr_reg_reg[5]_0 ),
        .I5(\IP2Bus_Data[14]_i_84_n_0 ),
        .O(\IP2Bus_Data[14]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[14]_i_51 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[14]_i_85_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [14]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [14]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[14]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF45FFFFFFFF)) 
    \IP2Bus_Data[14]_i_52 
       (.I0(\IP2Bus_Data[14]_i_86_n_0 ),
        .I1(\IP2Bus_Data[18]_i_42_n_0 ),
        .I2(\IP2Bus_Data[14]_i_21_0 ),
        .I3(\IP2Bus_Data[14]_i_88_n_0 ),
        .I4(\IP2Bus_Data[18]_i_24_n_0 ),
        .I5(\IP2Bus_Data[3]_i_43_n_0 ),
        .O(\IP2Bus_Data[14]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \IP2Bus_Data[14]_i_53 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[19]_i_34_1 [3]),
        .I2(bank13_read[137]),
        .I3(bank13_read[138]),
        .I4(\IP2Bus_Data_reg[23] [14]),
        .I5(\IP2Bus_Data[15]_i_13_0 [14]),
        .O(\IP2Bus_Data[14]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \IP2Bus_Data[14]_i_55 
       (.I0(\IP2Bus_Data[13]_i_25_n_0 ),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_2 [14]),
        .I3(\IP2Bus_Data[14]_i_91_n_0 ),
        .O(\IP2Bus_Data[14]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B8BBB8)) 
    \IP2Bus_Data[14]_i_56 
       (.I0(\IP2Bus_Data[15]_i_29_4 [0]),
        .I1(bank3_read[133]),
        .I2(\IP2Bus_Data[14]_i_93_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_1 [13]),
        .I4(\IP2Bus_Data[14]_i_94_n_0 ),
        .I5(\IP2Bus_Data[14]_i_95_n_0 ),
        .O(\IP2Bus_Data[14]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF07)) 
    \IP2Bus_Data[14]_i_57 
       (.I0(\IP2Bus_Data[15]_i_29_0 [14]),
        .I1(bank3_read[139]),
        .I2(\IP2Bus_Data[14]_i_96_n_0 ),
        .I3(\IP2Bus_Data[23]_i_68_n_0 ),
        .I4(\IP2Bus_Data[13]_i_60_n_0 ),
        .I5(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[14]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h00008FFF)) 
    \IP2Bus_Data[14]_i_58 
       (.I0(dac10_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_66_0 [0]),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(axi_read_req_r_reg_4),
        .I4(\IP2Bus_Data[14]_i_97_n_0 ),
        .O(\IP2Bus_Data[14]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IP2Bus_Data[14]_i_59 
       (.I0(dac30_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_56_0 [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(axi_read_req_r_reg_4),
        .I4(\IP2Bus_Data[14]_i_98_n_0 ),
        .O(\IP2Bus_Data[14]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550051)) 
    \IP2Bus_Data[14]_i_6 
       (.I0(\IP2Bus_Data[14]_i_24_n_0 ),
        .I1(\IP2Bus_Data[14]_i_25_n_0 ),
        .I2(\IP2Bus_Data[14]_i_26_n_0 ),
        .I3(\IP2Bus_Data_reg[14] ),
        .I4(\IP2Bus_Data[14]_i_28_n_0 ),
        .I5(\IP2Bus_Data[14]_i_29_n_0 ),
        .O(\IP2Bus_Data[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[14]_i_60 
       (.I0(axi_read_req_r_reg_4),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(axi_read_req_r_reg_11),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[14]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEABFFFAAEA)) 
    \IP2Bus_Data[14]_i_61 
       (.I0(\IP2Bus_Data[14]_i_99_n_0 ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\IP2Bus_Data[15]_i_92_0 [0]),
        .I4(\IP2Bus_Data[14]_i_100_n_0 ),
        .I5(\IP2Bus_Data[14]_i_101_n_0 ),
        .O(\IP2Bus_Data[14]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[14]_i_62 
       (.I0(\IP2Bus_Data[3]_i_65_n_0 ),
        .I1(\IP2Bus_Data[3]_i_63_n_0 ),
        .O(\IP2Bus_Data[14]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFEEEE)) 
    \IP2Bus_Data[14]_i_63 
       (.I0(\IP2Bus_Data[3]_i_68_n_0 ),
        .I1(\IP2Bus_Data_reg[3]_0 ),
        .I2(\IP2Bus_Data[15]_i_7_0 [14]),
        .I3(\IP2Bus_Data[14]_i_102_n_0 ),
        .I4(\IP2Bus_Data[14]_i_62_n_0 ),
        .O(\IP2Bus_Data[14]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[14]_i_64 
       (.I0(\IP2Bus_Data[10]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_1 [14]),
        .O(\IP2Bus_Data[14]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    \IP2Bus_Data[14]_i_65 
       (.I0(\IP2Bus_Data[23]_i_39_n_0 ),
        .I1(\IP2Bus_Data[14]_i_103_n_0 ),
        .I2(dac20_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_60_0 [0]),
        .I4(bank5_read[130]),
        .I5(\IP2Bus_Data[15]_i_64_n_0 ),
        .O(\IP2Bus_Data[14]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h2323002000200020)) 
    \IP2Bus_Data[14]_i_66 
       (.I0(\IP2Bus_Data[10]_i_27_n_0 ),
        .I1(\IP2Bus_Data[13]_i_50_n_0 ),
        .I2(\IP2Bus_Data[10]_i_28_n_0 ),
        .I3(\IP2Bus_Data[14]_i_105_n_0 ),
        .I4(bank5_read[139]),
        .I5(\IP2Bus_Data[15]_i_27_0 [14]),
        .O(\IP2Bus_Data[14]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \IP2Bus_Data[14]_i_67 
       (.I0(\IP2Bus_Data[14]_i_106_n_0 ),
        .I1(\IP2Bus_Data[14]_i_107_n_0 ),
        .I2(\IP2Bus_Data[15]_i_27_1 [0]),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[15]_i_64_n_0 ),
        .O(\IP2Bus_Data[14]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \IP2Bus_Data[14]_i_68 
       (.I0(\IP2Bus_Data[15]_i_51_n_0 ),
        .I1(\IP2Bus_Data[25]_i_24_n_0 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(\IP2Bus_Data[15]_i_24_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_2 [14]),
        .O(\IP2Bus_Data[14]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h00000075FFFFFFFF)) 
    \IP2Bus_Data[14]_i_69 
       (.I0(\IP2Bus_Data[14]_i_108_n_0 ),
        .I1(\IP2Bus_Data[14]_i_109_n_0 ),
        .I2(\IP2Bus_Data[30]_i_22_n_0 ),
        .I3(\IP2Bus_Data[30]_i_24_n_0 ),
        .I4(\IP2Bus_Data[23]_i_47_n_0 ),
        .I5(\IP2Bus_Data[30]_i_23_n_0 ),
        .O(\IP2Bus_Data[14]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \IP2Bus_Data[14]_i_7 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_0 [14]),
        .I2(bank9_read[192]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(\IP2Bus_Data[31]_i_8_1 [14]),
        .I5(\IP2Bus_Data[14]_i_30_n_0 ),
        .O(\IP2Bus_Data[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B8BBB8)) 
    \IP2Bus_Data[14]_i_70 
       (.I0(\IP2Bus_Data[15]_i_25_1 [0]),
        .I1(bank1_read[133]),
        .I2(\IP2Bus_Data[14]_i_110_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [14]),
        .I4(\IP2Bus_Data[15]_i_86_n_0 ),
        .I5(\IP2Bus_Data[14]_i_111_n_0 ),
        .O(\IP2Bus_Data[14]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h15550444FFFFFFFF)) 
    \IP2Bus_Data[14]_i_71 
       (.I0(\IP2Bus_Data[30]_i_23_n_0 ),
        .I1(bank1_read[130]),
        .I2(dac00_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_55_0 [0]),
        .I4(\IP2Bus_Data[14]_i_112_n_0 ),
        .I5(\IP2Bus_Data[30]_i_13_n_0 ),
        .O(\IP2Bus_Data[14]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[14]_i_72 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\adc3_multi_band_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[14]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h00355555FF355555)) 
    \IP2Bus_Data[14]_i_74 
       (.I0(\IP2Bus_Data[15]_i_31_0 [14]),
        .I1(\IP2Bus_Data[23]_i_2_0 [14]),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\IP2Bus_Data[19]_i_36_1 [3]),
        .O(\IP2Bus_Data[14]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[14]_i_75 
       (.I0(\IP2Bus_Data[14]_i_113_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [14]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [14]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[14]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAEAAAAA)) 
    \IP2Bus_Data[14]_i_76 
       (.I0(\IP2Bus_Data[2]_i_74_n_0 ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(\IP2Bus_Data[19]_i_60_0 [3]),
        .I3(axi_read_req_r_reg_8),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(adc32_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[14]_i_77 
       (.I0(axi_read_req_r_reg_8),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(axi_RdAck_r_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[14]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h00007570FFFF7570)) 
    \IP2Bus_Data[14]_i_78 
       (.I0(\IP2Bus_Data[19]_i_36_2 [3]),
        .I1(adc31_irq_sync[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [2]),
        .I3(bank15_read[133]),
        .I4(bank15_read[131]),
        .I5(\IP2Bus_Data[19]_i_36_0 [3]),
        .O(\IP2Bus_Data[14]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h3020000000000000)) 
    \IP2Bus_Data[14]_i_79 
       (.I0(axi_read_req_r_reg_5),
        .I1(axi_RdAck_reg[4]),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_timeout_en_reg_0),
        .I4(axi_read_req_r_reg_9),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[14]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00070000)) 
    \IP2Bus_Data[14]_i_8 
       (.I0(\IP2Bus_Data[19]_i_15_0 [3]),
        .I1(bank9_read[135]),
        .I2(\IP2Bus_Data[18]_i_16_n_0 ),
        .I3(\IP2Bus_Data[14]_i_31_n_0 ),
        .I4(\IP2Bus_Data[14]_i_32_n_0 ),
        .I5(\IP2Bus_Data[14]_i_33_n_0 ),
        .O(\IP2Bus_Data[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[14]_i_80 
       (.I0(axi_read_req_r_reg_12),
        .I1(axi_RdAck_reg[1]),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_read_req_r_reg_9),
        .I4(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[14]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[14]_i_81 
       (.I0(axi_read_req_r_reg_12),
        .I1(axi_RdAck_reg[1]),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_read_req_r_reg_9),
        .I4(axi_read_req_r_i_2__4_n_0),
        .O(\bus2ip_addr_reg_reg[3] ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[14]_i_83 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(\IP2Bus_Data[3]_i_80 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(\bus2ip_addr_reg_reg[16]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \IP2Bus_Data[14]_i_84 
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_11),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[14]_i_84_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[14]_i_85 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [14]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [14]),
        .O(\IP2Bus_Data[14]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAAAEAAA)) 
    \IP2Bus_Data[14]_i_86 
       (.I0(\IP2Bus_Data[18]_i_44_n_0 ),
        .I1(\IP2Bus_Data[19]_i_34_2 [3]),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .I4(axi_read_req_r_reg_8),
        .I5(adc22_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \IP2Bus_Data[14]_i_88 
       (.I0(\IP2Bus_Data[19]_i_34_0 [3]),
        .I1(adc21_irq_sync[1]),
        .I2(\bus2ip_addr_reg_reg[14]_2 [2]),
        .I3(\IP2Bus_Data[18]_i_60_n_0 ),
        .I4(\IP2Bus_Data[19]_i_9_0 [3]),
        .I5(bank13_read[131]),
        .O(\IP2Bus_Data[14]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_89 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[1]_i_35_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank13_read[137]));
  LUT6 #(
    .INIT(64'h00000000BB0BFFFF)) 
    \IP2Bus_Data[14]_i_9 
       (.I0(\IP2Bus_Data[14]_i_34_n_0 ),
        .I1(\IP2Bus_Data[19]_i_39_n_0 ),
        .I2(\IP2Bus_Data[15]_i_4_0 [14]),
        .I3(\IP2Bus_Data[12]_i_8_n_0 ),
        .I4(\IP2Bus_Data[12]_i_9_n_0 ),
        .I5(\IP2Bus_Data[14]_i_35_n_0 ),
        .O(\IP2Bus_Data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_90 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[2]_i_122_1 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank13_read[138]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[14]_i_91 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [14]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [14]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[14]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[14]_i_92 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(adc0_dsa_update_reg_reg_0),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank3_read[133]));
  LUT6 #(
    .INIT(64'hEAEAAAEAEAAAAAAA)) 
    \IP2Bus_Data[14]_i_93 
       (.I0(\IP2Bus_Data[15]_i_123_n_0 ),
        .I1(\IP2Bus_Data[15]_i_105_1 [0]),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(axi_RdAck_r_reg),
        .I4(dac13_irq_sync[0]),
        .I5(\adc3_slice3_irq_en_reg[2] ),
        .O(\IP2Bus_Data[14]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \IP2Bus_Data[14]_i_94 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(axi_RdAck_r_reg),
        .I3(bank3_read[138]),
        .O(\IP2Bus_Data[14]_i_94_n_0 ));
  LUT5 #(
    .INIT(32'h4F004C00)) 
    \IP2Bus_Data[14]_i_95 
       (.I0(dac12_irq_sync[0]),
        .I1(axi_read_req_r_reg_8),
        .I2(\IP2Bus_Data[15]_i_105_2 [0]),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[14]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[14]_i_96 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [14]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [14]),
        .O(\IP2Bus_Data[14]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h00003A0000003000)) 
    \IP2Bus_Data[14]_i_97 
       (.I0(\IP2Bus_Data[14]_i_58_0 ),
        .I1(\IP2Bus_Data[15]_i_66_0 [0]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(axi_read_req_r_reg_4),
        .I5(axi_read_req_r_reg_11),
        .O(\IP2Bus_Data[14]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hF088FFFFF0FFFFFF)) 
    \IP2Bus_Data[14]_i_98 
       (.I0(dac31_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_92_0 [0]),
        .I2(\IP2Bus_Data[15]_i_56_0 [0]),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I5(axi_read_req_r_reg_11),
        .O(\IP2Bus_Data[14]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[14]_i_99 
       (.I0(\IP2Bus_Data[14]_i_116_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [14]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[14]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[15]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_n_0 ),
        .I2(\IP2Bus_Data[15]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_6_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_n_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h40CC44CC)) 
    \IP2Bus_Data[15]_i_10 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[15]_i_34_n_0 ),
        .I3(\IP2Bus_Data[2]_i_12_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [15]),
        .O(\IP2Bus_Data[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[15]_i_100 
       (.I0(\IP2Bus_Data[31]_i_3_3 [15]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [15]),
        .O(\IP2Bus_Data[15]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3FFF3F7FFFFF)) 
    \IP2Bus_Data[15]_i_101 
       (.I0(axi_timeout_en_reg_0),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(axi_read_req_r_reg_6),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_RdAck_reg[4]),
        .O(\IP2Bus_Data[15]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h1010000015100000)) 
    \IP2Bus_Data[15]_i_102 
       (.I0(axi_read_req_r_reg_4),
        .I1(\IP2Bus_Data[15]_i_66_0 [1]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(axi_read_req_r_reg_11),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(\IP2Bus_Data[15]_i_66_1 ),
        .O(\IP2Bus_Data[15]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_103 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(axi_read_req_r_reg_4),
        .O(bank3_read[130]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[15]_i_104 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [15]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [15]),
        .O(\IP2Bus_Data[15]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAAFFFF)) 
    \IP2Bus_Data[15]_i_105 
       (.I0(\IP2Bus_Data[15]_i_123_n_0 ),
        .I1(\IP2Bus_Data[29]_i_27_n_0 ),
        .I2(bank3_read[138]),
        .I3(\IP2Bus_Data[23]_i_5_1 [14]),
        .I4(\IP2Bus_Data[15]_i_124_n_0 ),
        .I5(\IP2Bus_Data[15]_i_125_n_0 ),
        .O(\IP2Bus_Data[15]_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[15]_i_106 
       (.I0(axi_read_req_r_reg_4),
        .I1(\bus2ip_addr_reg_reg[16]_0 ),
        .I2(axi_read_req_r_reg_11),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[15]_i_107 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_read_req_r_reg),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(axi_read_req_r_reg_4),
        .I4(adc30_irq_sync[2]),
        .I5(\IP2Bus_Data[19]_i_36_0 [4]),
        .O(\IP2Bus_Data[15]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h00007570FFFF7570)) 
    \IP2Bus_Data[15]_i_108 
       (.I0(\IP2Bus_Data[19]_i_36_2 [4]),
        .I1(adc31_irq_sync[2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [2]),
        .I3(bank15_read[133]),
        .I4(bank15_read[131]),
        .I5(\IP2Bus_Data[19]_i_36_0 [4]),
        .O(\IP2Bus_Data[15]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \IP2Bus_Data[15]_i_109 
       (.I0(adc33_irq_sync[2]),
        .I1(\IP2Bus_Data[19]_i_36_1 [4]),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(axi_RdAck_r_reg),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .I5(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[15]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \IP2Bus_Data[15]_i_11 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[14]_i_16_n_0 ),
        .I2(\IP2Bus_Data[14]_i_17_n_0 ),
        .I3(\IP2Bus_Data[15]_i_36_n_0 ),
        .I4(\IP2Bus_Data[14]_i_19_n_0 ),
        .I5(\IP2Bus_Data[15]_i_37_n_0 ),
        .O(\IP2Bus_Data[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \IP2Bus_Data[15]_i_110 
       (.I0(adc32_irq_sync[2]),
        .I1(axi_read_req_r_reg_8),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[19]_i_60_0 [4]),
        .O(\IP2Bus_Data[15]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[15]_i_111 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [15]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [15]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[15]_i_111_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[15]_i_113 
       (.I0(axi_read_req_r_reg_12),
        .I1(axi_RdAck_reg[1]),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_read_req_r_reg_10),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[15]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[15]_i_114 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(\IP2Bus_Data[2]_i_122_2 ),
        .I3(\IP2Bus_Data[3]_i_17_0 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank7_read[131]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[15]_i_115 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_18),
        .I5(axi_read_req_r_reg_12),
        .O(bank7_read[132]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[15]_i_116 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg_19),
        .I4(\IP2Bus_Data[3]_i_17_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank7_read[130]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \IP2Bus_Data[15]_i_117 
       (.I0(axi_read_req_r_reg_11),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(\IP2Bus_Data[15]_i_92_0 [1]),
        .I3(dac31_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_117_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[15]_i_119 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg_1),
        .I4(axi_RdAck_reg[5]),
        .O(bank7_read[136]));
  LUT5 #(
    .INIT(32'hEF00EE00)) 
    \IP2Bus_Data[15]_i_120 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_8),
        .I2(\IP2Bus_Data[15]_i_94_0 [1]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_120_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \IP2Bus_Data[15]_i_121 
       (.I0(dac23_irq_sync[1]),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data[15]_i_98_0 [1]),
        .O(\IP2Bus_Data[15]_i_121_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[15]_i_123 
       (.I0(axi_read_req_r_reg_12),
        .I1(axi_RdAck_reg[1]),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(\IP2Bus_Data[15]_i_105_0 ),
        .I4(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[15]_i_123_n_0 ));
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \IP2Bus_Data[15]_i_124 
       (.I0(dac13_irq_sync[1]),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(\IP2Bus_Data[15]_i_105_1 [1]),
        .O(\IP2Bus_Data[15]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hB0A0F0F0B0A0F0A0)) 
    \IP2Bus_Data[15]_i_125 
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(dac12_irq_sync[1]),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(axi_read_req_r_reg_8),
        .I4(\IP2Bus_Data[15]_i_105_2 [1]),
        .I5(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \IP2Bus_Data[15]_i_13 
       (.I0(\IP2Bus_Data[15]_i_38_n_0 ),
        .I1(\IP2Bus_Data[15]_i_39_n_0 ),
        .I2(\IP2Bus_Data[15]_i_3_2 ),
        .I3(\IP2Bus_Data[19]_i_33_n_0 ),
        .I4(\IP2Bus_Data[15]_i_41_n_0 ),
        .I5(\IP2Bus_Data[15]_i_42_n_0 ),
        .O(\IP2Bus_Data[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[15]_i_14 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [15]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [15]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \IP2Bus_Data[15]_i_15 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(\IP2Bus_Data[23]_i_28_n_0 ),
        .I2(\IP2Bus_Data[23]_i_27_n_0 ),
        .I3(\IP2Bus_Data[23]_i_26_n_0 ),
        .O(\IP2Bus_Data[15]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \IP2Bus_Data[15]_i_16 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [15]),
        .I2(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \IP2Bus_Data[15]_i_17 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(\IP2Bus_Data[15]_i_3_1 [15]),
        .I2(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5DDD55555DDD5DDD)) 
    \IP2Bus_Data[15]_i_18 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[15]_i_45_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_0 [15]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data[31]_i_58_n_0 ),
        .I5(\IP2Bus_Data[31]_i_8_1 [15]),
        .O(\IP2Bus_Data[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7730773F00000000)) 
    \IP2Bus_Data[15]_i_19 
       (.I0(adc01_irq_sync[1]),
        .I1(\IP2Bus_Data_reg[19] [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [1]),
        .I4(\IP2Bus_Data[15]_i_4_2 ),
        .I5(\IP2Bus_Data[18]_i_16_n_0 ),
        .O(\IP2Bus_Data[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF45FF)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[15]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_0 [15]),
        .I3(\IP2Bus_Data_reg[24] ),
        .I4(\IP2Bus_Data[15]_i_10_n_0 ),
        .I5(\IP2Bus_Data[15]_i_11_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55004040)) 
    \IP2Bus_Data[15]_i_20 
       (.I0(\IP2Bus_Data[23]_i_37_n_0 ),
        .I1(bank9_read[139]),
        .I2(\IP2Bus_Data[15]_i_4_1 [15]),
        .I3(STATUS_COMMON[15]),
        .I4(bank9_read[138]),
        .I5(\IP2Bus_Data[15]_i_48_n_0 ),
        .O(\IP2Bus_Data[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \IP2Bus_Data[15]_i_21 
       (.I0(\IP2Bus_Data[15]_i_4_0 [15]),
        .I1(\IP2Bus_Data[12]_i_8_n_0 ),
        .I2(\IP2Bus_Data[15]_i_49_n_0 ),
        .I3(\IP2Bus_Data[19]_i_39_n_0 ),
        .I4(\IP2Bus_Data[12]_i_9_n_0 ),
        .I5(\IP2Bus_Data[15]_i_50_n_0 ),
        .O(\IP2Bus_Data[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    \IP2Bus_Data[15]_i_22 
       (.I0(adc3_restart_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(axi_read_req_r_i_2__1_n_0),
        .I3(adc3_reset_reg),
        .I4(\IP2Bus_Data_reg[5] ),
        .I5(\IP2Bus_Data[25]_i_24_n_0 ),
        .O(\IP2Bus_Data[15]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[15]_i_23 
       (.I0(\IP2Bus_Data_reg[5] ),
        .I1(\IP2Bus_Data[25]_i_24_n_0 ),
        .I2(\IP2Bus_Data[15]_i_51_n_0 ),
        .O(\IP2Bus_Data[15]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \IP2Bus_Data[15]_i_24 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(axi_read_req_r_reg_3),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\IP2Bus_Data[30]_i_21_n_0 ),
        .I4(\IP2Bus_Data[2]_i_18_n_0 ),
        .O(\IP2Bus_Data[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \IP2Bus_Data[15]_i_25 
       (.I0(\IP2Bus_Data[15]_i_52_n_0 ),
        .I1(\IP2Bus_Data[15]_i_53_n_0 ),
        .I2(\IP2Bus_Data[30]_i_23_n_0 ),
        .I3(\IP2Bus_Data[15]_i_54_n_0 ),
        .I4(\IP2Bus_Data[30]_i_13_n_0 ),
        .I5(\IP2Bus_Data[15]_i_55_n_0 ),
        .O(\IP2Bus_Data[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFF2F2)) 
    \IP2Bus_Data[15]_i_26 
       (.I0(\IP2Bus_Data[15]_i_56_n_0 ),
        .I1(\IP2Bus_Data[15]_i_57_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_58_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_0 [15]),
        .I5(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEEFE)) 
    \IP2Bus_Data[15]_i_27 
       (.I0(\IP2Bus_Data[15]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_n_0 ),
        .I2(\IP2Bus_Data[15]_i_62_n_0 ),
        .I3(\IP2Bus_Data[15]_i_63_n_0 ),
        .I4(\IP2Bus_Data[15]_i_64_n_0 ),
        .I5(\IP2Bus_Data[23]_i_39_n_0 ),
        .O(\IP2Bus_Data[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hA2FF)) 
    \IP2Bus_Data[15]_i_28 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_1 [15]),
        .I2(\IP2Bus_Data[13]_i_22_n_0 ),
        .I3(\IP2Bus_Data[13]_i_23_n_0 ),
        .O(\IP2Bus_Data[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00AE00AE000000AE)) 
    \IP2Bus_Data[15]_i_29 
       (.I0(\IP2Bus_Data[15]_i_66_n_0 ),
        .I1(\IP2Bus_Data[15]_i_67_n_0 ),
        .I2(\IP2Bus_Data[15]_i_68_n_0 ),
        .I3(\IP2Bus_Data[15]_i_69_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_2 [15]),
        .I5(\IP2Bus_Data[15]_i_70_n_0 ),
        .O(\IP2Bus_Data[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000550455555555)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_13_n_0 ),
        .I2(\IP2Bus_Data[15]_i_14_n_0 ),
        .I3(\IP2Bus_Data[15]_i_15_n_0 ),
        .I4(\IP2Bus_Data[15]_i_16_n_0 ),
        .I5(\IP2Bus_Data[15]_i_17_n_0 ),
        .O(\IP2Bus_Data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888AAAAA)) 
    \IP2Bus_Data[15]_i_31 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[15]_i_71_n_0 ),
        .I2(\IP2Bus_Data[15]_i_72_n_0 ),
        .I3(\IP2Bus_Data[19]_i_63_n_0 ),
        .I4(\IP2Bus_Data[23]_i_23_n_0 ),
        .I5(\IP2Bus_Data[15]_i_73_n_0 ),
        .O(\IP2Bus_Data[15]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[15]_i_32 
       (.I0(\IP2Bus_Data[10]_i_41_n_0 ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(\IP2Bus_Data[15]_i_74_n_0 ),
        .O(\IP2Bus_Data[15]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h00550155)) 
    \IP2Bus_Data[15]_i_33 
       (.I0(\IP2Bus_Data[14]_i_42_n_0 ),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[15]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[15]_i_34 
       (.I0(\IP2Bus_Data[14]_i_42_n_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFAABFBF)) 
    \IP2Bus_Data[15]_i_35 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[16]_i_20_n_0 ),
        .I2(\IP2Bus_Data[31]_i_6_3 [15]),
        .I3(\IP2Bus_Data[14]_i_39_n_0 ),
        .I4(\IP2Bus_Data[23]_i_34_0 [15]),
        .I5(\IP2Bus_Data[15]_i_75_n_0 ),
        .O(\IP2Bus_Data[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00355555FF355555)) 
    \IP2Bus_Data[15]_i_36 
       (.I0(\IP2Bus_Data[15]_i_11_0 [15]),
        .I1(\IP2Bus_Data[23]_i_3_0 [15]),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\IP2Bus_Data[19]_i_28_0 [4]),
        .O(\IP2Bus_Data[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101010101010)) 
    \IP2Bus_Data[15]_i_37 
       (.I0(\IP2Bus_Data[14]_i_48_n_0 ),
        .I1(\IP2Bus_Data[15]_i_76_n_0 ),
        .I2(\IP2Bus_Data[15]_i_77_n_0 ),
        .I3(\IP2Bus_Data[19]_i_26_n_0 ),
        .I4(adc10_irq_sync[1]),
        .I5(\IP2Bus_Data[19]_i_8_0 [4]),
        .O(\IP2Bus_Data[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hCACFFFFFCAC00000)) 
    \IP2Bus_Data[15]_i_38 
       (.I0(\IP2Bus_Data_reg[23] [15]),
        .I1(\IP2Bus_Data[19]_i_34_1 [4]),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[0]_i_60_0 ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\IP2Bus_Data[15]_i_13_0 [15]),
        .O(\IP2Bus_Data[15]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[15]_i_39 
       (.I0(\IP2Bus_Data[31]_i_71_n_0 ),
        .I1(\IP2Bus_Data[18]_i_24_n_0 ),
        .I2(\IP2Bus_Data[3]_i_43_n_0 ),
        .O(\IP2Bus_Data[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7500)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(\IP2Bus_Data[15]_i_18_n_0 ),
        .I1(\IP2Bus_Data[15]_i_19_n_0 ),
        .I2(\IP2Bus_Data[15]_i_20_n_0 ),
        .I3(\IP2Bus_Data[18]_i_4_n_0 ),
        .I4(\IP2Bus_Data[15]_i_21_n_0 ),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \IP2Bus_Data[15]_i_41 
       (.I0(\IP2Bus_Data[18]_i_42_n_0 ),
        .I1(adc23_irq_sync[1]),
        .I2(\IP2Bus_Data[19]_i_34_1 [4]),
        .I3(\IP2Bus_Data[15]_i_78_n_0 ),
        .I4(\IP2Bus_Data[18]_i_44_n_0 ),
        .O(\IP2Bus_Data[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDFDDD)) 
    \IP2Bus_Data[15]_i_42 
       (.I0(\IP2Bus_Data[3]_i_43_n_0 ),
        .I1(\IP2Bus_Data[18]_i_24_n_0 ),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[19]_i_9_0 [4]),
        .I5(\IP2Bus_Data[15]_i_79_n_0 ),
        .O(\IP2Bus_Data[15]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[15]_i_43 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [15]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [15]),
        .O(\IP2Bus_Data[15]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \IP2Bus_Data[15]_i_44 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[0]_i_47_n_0 ),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .O(\IP2Bus_Data[15]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hAEBFBFBF)) 
    \IP2Bus_Data[15]_i_45 
       (.I0(\IP2Bus_Data[23]_i_36_n_0 ),
        .I1(bank9_read[195]),
        .I2(\IP2Bus_Data[23]_i_13_0 [15]),
        .I3(bank9_read[196]),
        .I4(\IP2Bus_Data_reg[31] [15]),
        .O(\IP2Bus_Data[15]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_47 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank9_read[139]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \IP2Bus_Data[15]_i_48 
       (.I0(\IP2Bus_Data[15]_i_81_n_0 ),
        .I1(\IP2Bus_Data[19]_i_15_0 [4]),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[18]_i_16_n_0 ),
        .O(\IP2Bus_Data[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFFFFDFFFFFF)) 
    \IP2Bus_Data[15]_i_49 
       (.I0(\IP2Bus_Data_reg[19]_0 [4]),
        .I1(adc3_cmn_irq_en_reg),
        .I2(axi_read_req_r_reg_4),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(adc00_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[15]_i_50 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [15]),
        .I2(\IP2Bus_Data[13]_i_29_n_0 ),
        .I3(\IP2Bus_Data[15]_i_21_1 [15]),
        .O(\IP2Bus_Data[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \IP2Bus_Data[15]_i_51 
       (.I0(\IP2Bus_Data[1]_i_15_0 ),
        .I1(axi_RdAck_reg[5]),
        .I2(adc3_reset_reg),
        .I3(adc3_restart_reg),
        .I4(axi_read_req_r_i_2__1_n_0),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[15]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[15]_i_52 
       (.I0(\IP2Bus_Data[15]_i_25_0 [15]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\IP2Bus_Data[15]_i_83_n_0 ),
        .I4(\IP2Bus_Data[30]_i_22_n_0 ),
        .O(\IP2Bus_Data[15]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[15]_i_53 
       (.I0(\IP2Bus_Data[30]_i_24_n_0 ),
        .I1(\IP2Bus_Data[23]_i_47_n_0 ),
        .O(\IP2Bus_Data[15]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B8BBB8)) 
    \IP2Bus_Data[15]_i_54 
       (.I0(\IP2Bus_Data[15]_i_25_1 [1]),
        .I1(bank1_read[133]),
        .I2(\IP2Bus_Data[15]_i_85_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [15]),
        .I4(\IP2Bus_Data[15]_i_86_n_0 ),
        .I5(\IP2Bus_Data[15]_i_87_n_0 ),
        .O(\IP2Bus_Data[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h000000003FAAAAAA)) 
    \IP2Bus_Data[15]_i_55 
       (.I0(\IP2Bus_Data[15]_i_88_n_0 ),
        .I1(\IP2Bus_Data[15]_i_55_0 [1]),
        .I2(dac00_irq_sync[1]),
        .I3(axi_read_req_r_reg_4),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(\IP2Bus_Data[30]_i_23_n_0 ),
        .O(\IP2Bus_Data[15]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFEA)) 
    \IP2Bus_Data[15]_i_56 
       (.I0(\IP2Bus_Data[15]_i_89_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_0 [15]),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_91_n_0 ),
        .I4(\IP2Bus_Data[15]_i_92_n_0 ),
        .I5(\IP2Bus_Data[15]_i_93_n_0 ),
        .O(\IP2Bus_Data[15]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F222222)) 
    \IP2Bus_Data[15]_i_57 
       (.I0(\IP2Bus_Data[15]_i_94_n_0 ),
        .I1(\IP2Bus_Data[15]_i_95_n_0 ),
        .I2(\IP2Bus_Data[15]_i_92_0 [1]),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I5(\IP2Bus_Data[14]_i_60_n_0 ),
        .O(\IP2Bus_Data[15]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[15]_i_58 
       (.I0(\IP2Bus_Data[3]_i_68_n_0 ),
        .I1(\IP2Bus_Data[15]_i_96_n_0 ),
        .I2(\IP2Bus_Data[3]_i_63_n_0 ),
        .O(\IP2Bus_Data[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h000040C00000C0C0)) 
    \IP2Bus_Data[15]_i_59 
       (.I0(\IP2Bus_Data[15]_i_26_1 [15]),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_RdAck_reg[8]),
        .I4(axi_RdAck_reg[12]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \IP2Bus_Data[15]_i_6 
       (.I0(\IP2Bus_Data[15]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [15]),
        .I2(\IP2Bus_Data[15]_i_23_n_0 ),
        .I3(\IP2Bus_Data[15]_i_24_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_2 [15]),
        .I5(\IP2Bus_Data[15]_i_25_n_0 ),
        .O(\IP2Bus_Data[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IP2Bus_Data[15]_i_60 
       (.I0(dac20_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_60_0 [1]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(axi_read_req_r_reg_4),
        .I4(\IP2Bus_Data[15]_i_97_n_0 ),
        .O(\IP2Bus_Data[15]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \IP2Bus_Data[15]_i_61 
       (.I0(\IP2Bus_Data[15]_i_27_1 [1]),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_98_n_0 ),
        .I4(\IP2Bus_Data[15]_i_99_n_0 ),
        .O(\IP2Bus_Data[15]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h5555544455555555)) 
    \IP2Bus_Data[15]_i_62 
       (.I0(\IP2Bus_Data[13]_i_50_n_0 ),
        .I1(bank5_read[192]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\adc3_multi_band_reg[0] ),
        .I4(bank5_read[193]),
        .I5(\IP2Bus_Data[10]_i_28_n_0 ),
        .O(\IP2Bus_Data[15]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \IP2Bus_Data[15]_i_63 
       (.I0(\IP2Bus_Data[15]_i_27_0 [15]),
        .I1(bank5_read[139]),
        .I2(\IP2Bus_Data[15]_i_100_n_0 ),
        .I3(\IP2Bus_Data[31]_i_37_n_0 ),
        .O(\IP2Bus_Data[15]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[15]_i_64 
       (.I0(axi_read_req_r_reg_11),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(axi_read_req_r_reg_4),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'hF0E0FFFF)) 
    \IP2Bus_Data[15]_i_65 
       (.I0(axi_read_req_r_reg_3),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[0]_i_94_0 ),
        .I4(\IP2Bus_Data[15]_i_101_n_0 ),
        .O(\IP2Bus_Data[15]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBFFFBFFFB)) 
    \IP2Bus_Data[15]_i_66 
       (.I0(\IP2Bus_Data[13]_i_25_n_0 ),
        .I1(\IP2Bus_Data[13]_i_64_n_0 ),
        .I2(\IP2Bus_Data[15]_i_102_n_0 ),
        .I3(bank3_read[130]),
        .I4(\IP2Bus_Data[15]_i_66_0 [1]),
        .I5(dac10_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEFEF)) 
    \IP2Bus_Data[15]_i_67 
       (.I0(\IP2Bus_Data[13]_i_60_n_0 ),
        .I1(\IP2Bus_Data[23]_i_68_n_0 ),
        .I2(\IP2Bus_Data[15]_i_104_n_0 ),
        .I3(bank3_read[139]),
        .I4(\IP2Bus_Data[15]_i_29_0 [15]),
        .O(\IP2Bus_Data[15]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \IP2Bus_Data[15]_i_68 
       (.I0(\IP2Bus_Data[15]_i_105_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_4 [1]),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[15]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[15]_i_69 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [15]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [15]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[15]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    \IP2Bus_Data[15]_i_7 
       (.I0(\IP2Bus_Data[15]_i_26_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 ),
        .I2(\IP2Bus_Data[15]_i_27_n_0 ),
        .I3(\IP2Bus_Data[15]_i_28_n_0 ),
        .I4(\IP2Bus_Data[15]_i_29_n_0 ),
        .I5(\IP2Bus_Data_reg[26] ),
        .O(\IP2Bus_Data[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[15]_i_70 
       (.I0(\IP2Bus_Data[13]_i_25_n_0 ),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABABABAAA)) 
    \IP2Bus_Data[15]_i_71 
       (.I0(\IP2Bus_Data[15]_i_107_n_0 ),
        .I1(\IP2Bus_Data[15]_i_108_n_0 ),
        .I2(\IP2Bus_Data[19]_i_61_n_0 ),
        .I3(\IP2Bus_Data[15]_i_109_n_0 ),
        .I4(\IP2Bus_Data[15]_i_110_n_0 ),
        .I5(\IP2Bus_Data[2]_i_74_n_0 ),
        .O(\IP2Bus_Data[15]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h00355555FF355555)) 
    \IP2Bus_Data[15]_i_72 
       (.I0(\IP2Bus_Data[15]_i_31_0 [15]),
        .I1(\IP2Bus_Data[23]_i_2_0 [15]),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\IP2Bus_Data[19]_i_36_1 [4]),
        .O(\IP2Bus_Data[15]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h008A8A8AAAAAAAAA)) 
    \IP2Bus_Data[15]_i_73 
       (.I0(\IP2Bus_Data[15]_i_111_n_0 ),
        .I1(\IP2Bus_Data[11]_i_60_n_0 ),
        .I2(\IP2Bus_Data[23]_i_24_0 [15]),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [15]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[15]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[15]_i_74 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg_3),
        .I3(\IP2Bus_Data[3]_i_21_0 ),
        .O(\IP2Bus_Data[15]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[15]_i_75 
       (.I0(\IP2Bus_Data[31]_i_6_1 [15]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_2 [15]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .O(\IP2Bus_Data[15]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \IP2Bus_Data[15]_i_76 
       (.I0(\IP2Bus_Data[19]_i_28_1 [4]),
        .I1(adc11_irq_sync[2]),
        .I2(\bus2ip_addr_reg_reg[5]_0 ),
        .I3(\IP2Bus_Data[14]_i_84_n_0 ),
        .I4(\IP2Bus_Data[19]_i_8_0 [4]),
        .I5(bank11_read[131]),
        .O(\IP2Bus_Data[15]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888CCF0)) 
    \IP2Bus_Data[15]_i_77 
       (.I0(adc12_irq_sync[1]),
        .I1(\IP2Bus_Data[19]_i_28_2 [2]),
        .I2(\IP2Bus_Data[15]_i_37_0 ),
        .I3(\bus2ip_addr_reg_reg[16]_3 [2]),
        .I4(\bus2ip_addr_reg_reg[16]_2 ),
        .I5(\IP2Bus_Data[19]_i_51_n_0 ),
        .O(\IP2Bus_Data[15]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'hC000A000)) 
    \IP2Bus_Data[15]_i_78 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(adc22_irq_sync[2]),
        .I2(\IP2Bus_Data[19]_i_34_2 [4]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(axi_read_req_r_reg_8),
        .O(\IP2Bus_Data[15]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h0000500054005400)) 
    \IP2Bus_Data[15]_i_79 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_11),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc21_irq_sync[2]),
        .I5(\IP2Bus_Data[19]_i_34_0 [4]),
        .O(\IP2Bus_Data[15]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEFEFFFFFFFF)) 
    \IP2Bus_Data[15]_i_8 
       (.I0(\IP2Bus_Data[15]_i_2_2 ),
        .I1(\IP2Bus_Data[15]_i_31_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_0 [15]),
        .I3(\IP2Bus_Data[15]_i_32_n_0 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .I5(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[15]_i_80 
       (.I0(adc3_reset_reg),
        .I1(adc3_restart_reg),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[15]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h3F00080800000000)) 
    \IP2Bus_Data[15]_i_81 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(adc03_irq_sync[2]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I5(\IP2Bus_Data[19]_i_40_0 [4]),
        .O(\IP2Bus_Data[15]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[15]_i_83 
       (.I0(\IP2Bus_Data_reg[31]_1 [15]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [15]),
        .O(\IP2Bus_Data[15]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[15]_i_84 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(adc0_dsa_update_reg_reg_0),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[133]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAEAAAAA)) 
    \IP2Bus_Data[15]_i_85 
       (.I0(\IP2Bus_Data[15]_i_113_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(axi_RdAck_r_reg),
        .I4(\IP2Bus_Data[15]_i_54_0 [1]),
        .I5(dac03_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \IP2Bus_Data[15]_i_86 
       (.I0(\IP2Bus_Data[0]_i_60_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(axi_RdAck_r_reg),
        .O(\IP2Bus_Data[15]_i_86_n_0 ));
  LUT5 #(
    .INIT(32'h4F004C00)) 
    \IP2Bus_Data[15]_i_87 
       (.I0(dac02_irq_sync[1]),
        .I1(axi_read_req_r_reg_8),
        .I2(\IP2Bus_Data[15]_i_54_1 [1]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00FF7FFFFFFF7FFF)) 
    \IP2Bus_Data[15]_i_88 
       (.I0(dac01_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_25_1 [1]),
        .I2(axi_read_req_r_reg_11),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_55_0 [1]),
        .O(\IP2Bus_Data[15]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[15]_i_89 
       (.I0(bank7_read[131]),
        .I1(bank7_read[132]),
        .I2(bank7_read[130]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[31]_i_83_n_0 ),
        .I5(\IP2Bus_Data[23]_i_83_n_0 ),
        .O(\IP2Bus_Data[15]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[15]_i_9 
       (.I0(axi_RdAck_reg[11]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_RdAck_reg[12]),
        .I4(axi_RdAck_reg[8]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[15]_i_90 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_r_reg_2),
        .I3(\IP2Bus_Data[2]_i_122_2 ),
        .I4(\IP2Bus_Data[2]_i_122_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank7_read[139]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[15]_i_91 
       (.I0(\IP2Bus_Data[31]_i_63_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [15]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [15]),
        .O(\IP2Bus_Data[15]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h4F7FFFFF4040F0C0)) 
    \IP2Bus_Data[15]_i_92 
       (.I0(dac30_irq_sync[1]),
        .I1(axi_read_req_r_reg_4),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\IP2Bus_Data[15]_i_56_0 [1]),
        .I5(\IP2Bus_Data[15]_i_117_n_0 ),
        .O(\IP2Bus_Data[15]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[15]_i_93 
       (.I0(\IP2Bus_Data[3]_i_65_n_0 ),
        .I1(\IP2Bus_Data[3]_i_68_n_0 ),
        .I2(\IP2Bus_Data[3]_i_63_n_0 ),
        .O(\IP2Bus_Data[15]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFF4F4)) 
    \IP2Bus_Data[15]_i_94 
       (.I0(\IP2Bus_Data[15]_i_57_0 ),
        .I1(bank7_read[136]),
        .I2(\IP2Bus_Data[15]_i_120_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [15]),
        .I4(bank7_read[138]),
        .I5(\IP2Bus_Data[31]_i_83_n_0 ),
        .O(\IP2Bus_Data[15]_i_94_n_0 ));
  LUT5 #(
    .INIT(32'hC8000800)) 
    \IP2Bus_Data[15]_i_95 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_57_1 [1]),
        .I2(axi_read_req_r_reg_8),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(dac32_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[15]_i_96 
       (.I0(axi_read_req_r_reg_3),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .O(\IP2Bus_Data[15]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hFF00800000008000)) 
    \IP2Bus_Data[15]_i_97 
       (.I0(axi_read_req_r_reg_11),
        .I1(dac21_irq_sync),
        .I2(\IP2Bus_Data[15]_i_27_1 [1]),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_60_0 [1]),
        .O(\IP2Bus_Data[15]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAEAEAEAE)) 
    \IP2Bus_Data[15]_i_98 
       (.I0(\IP2Bus_Data[15]_i_121_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [15]),
        .I2(\IP2Bus_Data[11]_i_52_n_0 ),
        .I3(axi_read_req_r_reg_8),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[15]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'h73700000)) 
    \IP2Bus_Data[15]_i_99 
       (.I0(dac22_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_61_0 [1]),
        .I2(axi_read_req_r_reg_8),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[15]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\IP2Bus_Data[16]_i_2_n_0 ),
        .I1(\IP2Bus_Data[16]_i_3_n_0 ),
        .I2(\IP2Bus_Data[16]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[16]_i_5_n_0 ),
        .I5(\IP2Bus_Data[16]_i_6_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h4777777744444444)) 
    \IP2Bus_Data[16]_i_10 
       (.I0(\IP2Bus_Data[31]_i_6_2 [16]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_1 [16]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[16]_i_23_n_0 ),
        .O(\IP2Bus_Data[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A0A0A02)) 
    \IP2Bus_Data[16]_i_11 
       (.I0(\IP2Bus_Data[19]_i_22_n_0 ),
        .I1(\IP2Bus_Data[19]_i_23_n_0 ),
        .I2(bank11_read[184]),
        .I3(bank11_read[193]),
        .I4(bank11_read[192]),
        .I5(\IP2Bus_Data[19]_i_25_n_0 ),
        .O(\IP2Bus_Data[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \IP2Bus_Data[16]_i_12 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data_reg[23] [16]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data[16]_i_25_n_0 ),
        .I4(\IP2Bus_Data[23]_i_29_n_0 ),
        .I5(\IP2Bus_Data[23]_i_8_n_0 ),
        .O(\IP2Bus_Data[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB000B0B0)) 
    \IP2Bus_Data[16]_i_13 
       (.I0(\IP2Bus_Data[17]_i_18_n_0 ),
        .I1(\IP2Bus_Data[23]_i_13_0 [16]),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[31]_i_28_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [16]),
        .I5(\IP2Bus_Data[16]_i_26_n_0 ),
        .O(\IP2Bus_Data[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002222222)) 
    \IP2Bus_Data[16]_i_14 
       (.I0(\IP2Bus_Data[16]_i_27_n_0 ),
        .I1(\IP2Bus_Data[16]_i_28_n_0 ),
        .I2(\IP2Bus_Data[16]_i_35_0 ),
        .I3(axi_read_req_r_reg_1),
        .I4(axi_read_req_r_i_2__1_n_0),
        .I5(\IP2Bus_Data[25]_i_23_n_0 ),
        .O(\IP2Bus_Data[16]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[16]_i_15 
       (.I0(\IP2Bus_Data[30]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [16]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [16]),
        .O(\IP2Bus_Data[16]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[16]_i_16 
       (.I0(\IP2Bus_Data[16]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [16]),
        .I4(\IP2Bus_Data[23]_i_43_n_0 ),
        .O(\IP2Bus_Data[16]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[16]_i_17 
       (.I0(\IP2Bus_Data[31]_i_3_3 [16]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [16]),
        .O(\IP2Bus_Data[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    \IP2Bus_Data[16]_i_18 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[23]_i_44_n_0 ),
        .I2(\IP2Bus_Data[16]_i_30_n_0 ),
        .I3(\IP2Bus_Data[23]_i_70_0 ),
        .I4(\IP2Bus_Data[23]_i_5_1 [15]),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \IP2Bus_Data[16]_i_19 
       (.I0(\IP2Bus_Data[31]_i_23_0 [16]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[16]_i_31_n_0 ),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [16]),
        .I5(\IP2Bus_Data[22]_i_23_n_0 ),
        .O(\IP2Bus_Data[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data[16]_i_7_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \IP2Bus_Data[16]_i_20 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[16]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[16]_i_21 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .O(bank11_read[196]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \IP2Bus_Data[16]_i_22 
       (.I0(\IP2Bus_Data[14]_i_47_n_0 ),
        .I1(\IP2Bus_Data[19]_i_46_n_0 ),
        .I2(bank11_read[180]),
        .I3(bank11_read[154]),
        .I4(bank11_read[155]),
        .I5(\IP2Bus_Data[14]_i_46_n_0 ),
        .O(\IP2Bus_Data[16]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[16]_i_23 
       (.I0(\IP2Bus_Data[16]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [16]),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_39_n_0 ),
        .I4(\IP2Bus_Data[23]_i_34_0 [16]),
        .O(\IP2Bus_Data[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \IP2Bus_Data[16]_i_24 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank11_read[193]));
  LUT6 #(
    .INIT(64'h0000FFFF7F007F00)) 
    \IP2Bus_Data[16]_i_25 
       (.I0(\IP2Bus_Data[31]_i_18_0 [16]),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[16]_i_33_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [16]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[16]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF11F1)) 
    \IP2Bus_Data[16]_i_26 
       (.I0(\IP2Bus_Data[31]_i_58_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_1 [16]),
        .I2(bank9_read[192]),
        .I3(\IP2Bus_Data[31]_i_8_0 [16]),
        .I4(bank9_read[184]),
        .O(\IP2Bus_Data[16]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[16]_i_27 
       (.I0(\IP2Bus_Data[16]_i_34_n_0 ),
        .I1(\IP2Bus_Data[16]_i_35_n_0 ),
        .O(\IP2Bus_Data[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD7FFFFFFFFFF)) 
    \IP2Bus_Data[16]_i_28 
       (.I0(\IP2Bus_Data[16]_i_35_0 ),
        .I1(axi_RdAck_reg[0]),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_RdAck_reg[3]),
        .I4(axi_RdAck_reg[2]),
        .I5(axi_read_req_r_i_2__1_n_0),
        .O(\IP2Bus_Data[16]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[16]_i_29 
       (.I0(\IP2Bus_Data[31]_i_3_0 [16]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [16]),
        .O(\IP2Bus_Data[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\IP2Bus_Data[16]_i_8_n_0 ),
        .I1(\IP2Bus_Data[23]_i_3_0 [16]),
        .I2(\IP2Bus_Data[16]_i_9_n_0 ),
        .I3(\IP2Bus_Data[16]_i_10_n_0 ),
        .I4(\IP2Bus_Data[16]_i_11_n_0 ),
        .I5(\IP2Bus_Data[16]_i_12_n_0 ),
        .O(\IP2Bus_Data[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[16]_i_30 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [16]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [16]),
        .O(\IP2Bus_Data[16]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[16]_i_31 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [16]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [16]),
        .O(\IP2Bus_Data[16]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hBF88)) 
    \IP2Bus_Data[16]_i_32 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_calibration_delay_i_reg[0] ),
        .I3(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[16]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \IP2Bus_Data[16]_i_33 
       (.I0(\IP2Bus_Data[19]_i_69_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_0 [16]),
        .I2(\IP2Bus_Data[25]_i_28_n_0 ),
        .I3(\IP2Bus_Data[23]_i_62_n_0 ),
        .I4(\IP2Bus_Data[23]_i_9_0 [16]),
        .O(\IP2Bus_Data[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088088888)) 
    \IP2Bus_Data[16]_i_34 
       (.I0(\IP2Bus_Data_reg[5] ),
        .I1(\IP2Bus_Data[25]_i_30_n_0 ),
        .I2(\IP2Bus_Data[0]_i_65_1 ),
        .I3(axi_RdAck_reg[5]),
        .I4(axi_read_req_r_i_2__1_n_0),
        .I5(\IP2Bus_Data[25]_i_41_n_0 ),
        .O(\IP2Bus_Data[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555545555)) 
    \IP2Bus_Data[16]_i_35 
       (.I0(\IP2Bus_Data[25]_i_22_n_0 ),
        .I1(bank0_read[41]),
        .I2(\IP2Bus_Data[25]_i_23_n_0 ),
        .I3(bank0_read[40]),
        .I4(\IP2Bus_Data[4]_i_81_n_0 ),
        .I5(bank0_read[42]),
        .O(\IP2Bus_Data[16]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[16]_i_13_n_0 ),
        .I3(\IP2Bus_Data[23]_i_14_n_0 ),
        .I4(STATUS_COMMON[16]),
        .O(\IP2Bus_Data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
    \IP2Bus_Data[16]_i_5 
       (.I0(\IP2Bus_Data[16]_i_14_n_0 ),
        .I1(\IP2Bus_Data[23]_i_19_n_0 ),
        .I2(\IP2Bus_Data[16]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [16]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .I5(\IP2Bus_Data[21]_i_11_n_0 ),
        .O(\IP2Bus_Data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \IP2Bus_Data[16]_i_6 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [16]),
        .I2(\IP2Bus_Data[16]_i_16_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[16]_i_17_n_0 ),
        .I5(\IP2Bus_Data[16]_i_18_n_0 ),
        .O(\IP2Bus_Data[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[16]_i_7 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[22]_i_15_n_0 ),
        .I2(\IP2Bus_Data[16]_i_19_n_0 ),
        .I3(\IP2Bus_Data[23]_i_25_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [16]),
        .O(\IP2Bus_Data[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555555)) 
    \IP2Bus_Data[16]_i_8 
       (.I0(\IP2Bus_Data[14]_i_17_n_0 ),
        .I1(\IP2Bus_Data[19]_i_25_n_0 ),
        .I2(\IP2Bus_Data[19]_i_24_n_0 ),
        .I3(\IP2Bus_Data[16]_i_20_n_0 ),
        .I4(bank11_read[196]),
        .I5(\IP2Bus_Data[19]_i_22_n_0 ),
        .O(\IP2Bus_Data[16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \IP2Bus_Data[16]_i_9 
       (.I0(\IP2Bus_Data[0]_i_60_0 ),
        .I1(\IP2Bus_Data[16]_i_22_n_0 ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .O(\IP2Bus_Data[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\IP2Bus_Data[17]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_5_n_0 ),
        .I3(\IP2Bus_Data[17]_i_4_n_0 ),
        .I4(\IP2Bus_Data[17]_i_5_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF0F0001000100010)) 
    \IP2Bus_Data[17]_i_10 
       (.I0(\IP2Bus_Data[25]_i_22_n_0 ),
        .I1(\IP2Bus_Data[25]_i_24_n_0 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(\IP2Bus_Data[17]_i_20_n_0 ),
        .I4(axi_read_req_r_i_2__1_n_0),
        .I5(adc3_reset_reg),
        .O(\IP2Bus_Data[17]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[17]_i_11 
       (.I0(\IP2Bus_Data[30]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [17]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [17]),
        .O(\IP2Bus_Data[17]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[17]_i_12 
       (.I0(\IP2Bus_Data[17]_i_21_n_0 ),
        .I1(\IP2Bus_Data[31]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [17]),
        .I4(\IP2Bus_Data[23]_i_43_n_0 ),
        .O(\IP2Bus_Data[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[17]_i_13 
       (.I0(\IP2Bus_Data[31]_i_3_3 [17]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [17]),
        .O(\IP2Bus_Data[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    \IP2Bus_Data[17]_i_14 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[23]_i_44_n_0 ),
        .I2(\IP2Bus_Data[17]_i_22_n_0 ),
        .I3(\IP2Bus_Data[23]_i_70_0 ),
        .I4(\IP2Bus_Data[23]_i_5_1 [16]),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA3A33300A3A03300)) 
    \IP2Bus_Data[17]_i_15 
       (.I0(\IP2Bus_Data[31]_i_18_0 [17]),
        .I1(\IP2Bus_Data[17]_i_23_n_0 ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\adc3_calibration_delay_i_reg[0] ),
        .O(\IP2Bus_Data[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF7F007F00)) 
    \IP2Bus_Data[17]_i_16 
       (.I0(\IP2Bus_Data[31]_i_6_1 [17]),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[17]_i_24_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_2 [17]),
        .I5(bank11_read[192]),
        .O(\IP2Bus_Data[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \IP2Bus_Data[17]_i_17 
       (.I0(\IP2Bus_Data[31]_i_23_0 [17]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[17]_i_25_n_0 ),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [17]),
        .I5(\IP2Bus_Data[22]_i_23_n_0 ),
        .O(\IP2Bus_Data[17]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \IP2Bus_Data[17]_i_18 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(bank9_read[195]),
        .O(\IP2Bus_Data[17]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF11F1)) 
    \IP2Bus_Data[17]_i_19 
       (.I0(\IP2Bus_Data[31]_i_58_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_1 [17]),
        .I2(bank9_read[192]),
        .I3(\IP2Bus_Data[31]_i_8_0 [17]),
        .I4(bank9_read[184]),
        .O(\IP2Bus_Data[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00FFB0FFFFFFB0FF)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\IP2Bus_Data[17]_i_6_n_0 ),
        .I1(\IP2Bus_Data[23]_i_8_n_0 ),
        .I2(\IP2Bus_Data[17]_i_7_n_0 ),
        .I3(\IP2Bus_Data_reg[24] ),
        .I4(\IP2Bus_Data_reg[25] ),
        .I5(\IP2Bus_Data[17]_i_8_n_0 ),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    \IP2Bus_Data[17]_i_20 
       (.I0(\IP2Bus_Data[25]_i_23_n_0 ),
        .I1(\IP2Bus_Data[16]_i_35_0 ),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[1]),
        .I4(\IP2Bus_Data[2]_i_122_0 ),
        .I5(axi_read_req_r_i_2__1_n_0),
        .O(\IP2Bus_Data[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[17]_i_21 
       (.I0(\IP2Bus_Data[31]_i_3_0 [17]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [17]),
        .O(\IP2Bus_Data[17]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[17]_i_22 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [17]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [17]),
        .O(\IP2Bus_Data[17]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[17]_i_23 
       (.I0(\IP2Bus_Data[23]_i_9_0 [17]),
        .I1(\IP2Bus_Data[23]_i_62_n_0 ),
        .I2(\IP2Bus_Data[25]_i_28_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_0 [17]),
        .O(\IP2Bus_Data[17]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[17]_i_24 
       (.I0(\IP2Bus_Data[16]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [17]),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_39_n_0 ),
        .I4(\IP2Bus_Data[23]_i_34_0 [17]),
        .O(\IP2Bus_Data[17]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[17]_i_25 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [17]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [17]),
        .O(\IP2Bus_Data[17]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[17]_i_9_n_0 ),
        .I3(\IP2Bus_Data[23]_i_14_n_0 ),
        .I4(STATUS_COMMON[17]),
        .O(\IP2Bus_Data[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBBBAAAA)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(\IP2Bus_Data[17]_i_10_n_0 ),
        .I1(\IP2Bus_Data[17]_i_11_n_0 ),
        .I2(\IP2Bus_Data[23]_i_21_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [17]),
        .I4(\IP2Bus_Data[23]_i_19_n_0 ),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \IP2Bus_Data[17]_i_5 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [17]),
        .I2(\IP2Bus_Data[17]_i_12_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[17]_i_13_n_0 ),
        .I5(\IP2Bus_Data[17]_i_14_n_0 ),
        .O(\IP2Bus_Data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \IP2Bus_Data[17]_i_6 
       (.I0(\IP2Bus_Data_reg[23] [17]),
        .I1(\IP2Bus_Data[23]_i_10_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_1 [17]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[17]_i_15_n_0 ),
        .I5(\IP2Bus_Data[23]_i_29_n_0 ),
        .O(\IP2Bus_Data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FEFEFFFFFFFF)) 
    \IP2Bus_Data[17]_i_7 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(bank11_read[184]),
        .I2(\IP2Bus_Data[17]_i_16_n_0 ),
        .I3(\IP2Bus_Data[16]_i_9_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [17]),
        .I5(\IP2Bus_Data[16]_i_8_n_0 ),
        .O(\IP2Bus_Data[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000002F220000)) 
    \IP2Bus_Data[17]_i_8 
       (.I0(\IP2Bus_Data[23]_i_2_0 [17]),
        .I1(\IP2Bus_Data[23]_i_25_n_0 ),
        .I2(\IP2Bus_Data[17]_i_17_n_0 ),
        .I3(\IP2Bus_Data[22]_i_15_n_0 ),
        .I4(\IP2Bus_Data[23]_i_22_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB000B0B0)) 
    \IP2Bus_Data[17]_i_9 
       (.I0(\IP2Bus_Data[17]_i_18_n_0 ),
        .I1(\IP2Bus_Data[23]_i_13_0 [17]),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[31]_i_28_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [17]),
        .I5(\IP2Bus_Data[17]_i_19_n_0 ),
        .O(\IP2Bus_Data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data[18]_i_2_n_0 ),
        .I1(\IP2Bus_Data[18]_i_3_n_0 ),
        .I2(\IP2Bus_Data[18]_i_4_n_0 ),
        .I3(\IP2Bus_Data[18]_i_5_n_0 ),
        .I4(\IP2Bus_Data[31]_i_5_n_0 ),
        .I5(\IP2Bus_Data[18]_i_6_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h0000000005050515)) 
    \IP2Bus_Data[18]_i_10 
       (.I0(\IP2Bus_Data[18]_i_33_n_0 ),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\adc3_calibration_shift0_reg[0] ),
        .I4(adc32_disable_tdd_obs_input_reg),
        .I5(\IP2Bus_Data[18]_i_34_n_0 ),
        .O(\IP2Bus_Data[18]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[18]_i_11 
       (.I0(bank9_read[196]),
        .I1(bank9_read[195]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000000000)) 
    \IP2Bus_Data[18]_i_12 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_RdAck_reg[3]),
        .I2(axi_RdAck_reg[2]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(\IP2Bus_Data[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0FFF7C0C0FFF7)) 
    \IP2Bus_Data[18]_i_13 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[19]_i_40_0 [5]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I5(adc03_cm_overvol_irq),
        .O(\IP2Bus_Data[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1515FF15)) 
    \IP2Bus_Data[18]_i_14 
       (.I0(\IP2Bus_Data[23]_i_37_n_0 ),
        .I1(bank9_read[138]),
        .I2(STATUS_COMMON[18]),
        .I3(bank9_read[135]),
        .I4(\IP2Bus_Data[19]_i_15_0 [5]),
        .I5(\IP2Bus_Data[18]_i_16_n_0 ),
        .O(\IP2Bus_Data[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0020202000000000)) 
    \IP2Bus_Data[18]_i_16 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_RdAck_reg[3]),
        .I2(axi_RdAck_reg[2]),
        .I3(axi_RdAck_reg[1]),
        .I4(axi_RdAck_reg[0]),
        .I5(axi_read_req_r_reg_12),
        .O(\IP2Bus_Data[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5053535353535353)) 
    \IP2Bus_Data[18]_i_17 
       (.I0(\IP2Bus_Data[31]_i_8_0 [18]),
        .I1(\IP2Bus_Data[18]_i_37_n_0 ),
        .I2(bank9_read[192]),
        .I3(\IP2Bus_Data[31]_i_8_1 [18]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\adc3_sample_rate_reg[0] ),
        .O(\IP2Bus_Data[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h808080FF80808080)) 
    \IP2Bus_Data[18]_i_18 
       (.I0(axi_read_req_r_i_2__1_n_0),
        .I1(adc3_reset_reg),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(\IP2Bus_Data_reg[1] ),
        .I4(\IP2Bus_Data[18]_i_38_n_0 ),
        .I5(\IP2Bus_Data[23]_i_19_n_0 ),
        .O(\IP2Bus_Data[18]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[18]_i_19 
       (.I0(\IP2Bus_Data[18]_i_39_n_0 ),
        .I1(\IP2Bus_Data[23]_i_70_0 ),
        .I2(\IP2Bus_Data[23]_i_5_1 [17]),
        .I3(\IP2Bus_Data[23]_i_44_n_0 ),
        .O(\IP2Bus_Data[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00FFB0FFFFFFB0FF)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data[18]_i_7_n_0 ),
        .I1(\IP2Bus_Data[23]_i_8_n_0 ),
        .I2(\IP2Bus_Data[18]_i_8_n_0 ),
        .I3(\IP2Bus_Data_reg[24] ),
        .I4(\IP2Bus_Data_reg[25] ),
        .I5(\IP2Bus_Data[18]_i_9_n_0 ),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \IP2Bus_Data[18]_i_20 
       (.I0(\IP2Bus_Data[31]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(\IP2Bus_Data[31]_i_36_n_0 ),
        .I3(\IP2Bus_Data[31]_i_35_n_0 ),
        .I4(\IP2Bus_Data[18]_i_40_n_0 ),
        .O(\IP2Bus_Data[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \IP2Bus_Data[18]_i_21 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [18]),
        .I2(\IP2Bus_Data[31]_i_32_n_0 ),
        .I3(\IP2Bus_Data[18]_i_41_n_0 ),
        .I4(\IP2Bus_Data[23]_i_5_0 [18]),
        .I5(\IP2Bus_Data[23]_i_43_n_0 ),
        .O(\IP2Bus_Data[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA80008000)) 
    \IP2Bus_Data[18]_i_23 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[19]_i_34_1 [5]),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .I5(\IP2Bus_Data_reg[23] [18]),
        .O(\IP2Bus_Data[18]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[18]_i_24 
       (.I0(axi_read_req_r_reg_4),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc3_cmn_irq_en_reg),
        .I3(axi_read_req_r_reg),
        .O(\IP2Bus_Data[18]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F7)) 
    \IP2Bus_Data[18]_i_25 
       (.I0(adc23_cm_overvol_irq),
        .I1(\IP2Bus_Data[19]_i_34_1 [5]),
        .I2(\IP2Bus_Data[18]_i_42_n_0 ),
        .I3(\IP2Bus_Data[18]_i_43_n_0 ),
        .I4(\IP2Bus_Data[18]_i_44_n_0 ),
        .I5(\IP2Bus_Data[18]_i_45_n_0 ),
        .O(\IP2Bus_Data[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2220000A222)) 
    \IP2Bus_Data[18]_i_26 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[18]_i_46_n_0 ),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_18_0 [18]),
        .I4(bank13_read[192]),
        .I5(\IP2Bus_Data[31]_i_18_1 [18]),
        .O(\IP2Bus_Data[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF7F007F00)) 
    \IP2Bus_Data[18]_i_27 
       (.I0(\IP2Bus_Data[31]_i_6_1 [18]),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[18]_i_47_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_2 [18]),
        .I5(bank11_read[192]),
        .O(\IP2Bus_Data[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFF5555DFFF)) 
    \IP2Bus_Data[18]_i_28 
       (.I0(\IP2Bus_Data[14]_i_47_n_0 ),
        .I1(\IP2Bus_Data[19]_i_26_n_0 ),
        .I2(\IP2Bus_Data[19]_i_8_0 [5]),
        .I3(adc10_cm_overvol_irq),
        .I4(\IP2Bus_Data[18]_i_48_n_0 ),
        .I5(\IP2Bus_Data[18]_i_49_n_0 ),
        .O(\IP2Bus_Data[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA80008000)) 
    \IP2Bus_Data[18]_i_29 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[19]_i_28_0 [5]),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[12]_i_29_n_0 ),
        .I5(\IP2Bus_Data[23]_i_3_0 [18]),
        .O(\IP2Bus_Data[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8808000080000000)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\IP2Bus_Data[19]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[19]_0 [5]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I3(adc00_cm_overvol_irq),
        .I4(\IP2Bus_Data_reg[3] ),
        .I5(bank9_read[131]),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[18]_i_30 
       (.I0(\IP2Bus_Data[19]_i_36_0 [5]),
        .I1(adc30_cm_overvol_irq),
        .I2(\IP2Bus_Data[14]_i_37_n_0 ),
        .I3(\IP2Bus_Data[18]_i_50_n_0 ),
        .I4(\IP2Bus_Data[19]_i_61_n_0 ),
        .I5(\IP2Bus_Data[18]_i_51_n_0 ),
        .O(\IP2Bus_Data[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \IP2Bus_Data[18]_i_31 
       (.I0(\IP2Bus_Data[31]_i_23_0 [18]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[18]_i_52_n_0 ),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [18]),
        .I5(bank15_read[184]),
        .O(\IP2Bus_Data[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[18]_i_32 
       (.I0(\IP2Bus_Data[23]_i_2_0 [18]),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[19]_i_36_1 [5]),
        .I5(\IP2Bus_Data[19]_i_63_n_0 ),
        .O(\IP2Bus_Data[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \IP2Bus_Data[18]_i_33 
       (.I0(bank9_read[135]),
        .I1(\IP2Bus_Data[18]_i_53_n_0 ),
        .I2(\IP2Bus_Data[18]_i_16_n_0 ),
        .I3(bank9_read[139]),
        .I4(bank9_read[138]),
        .I5(bank9_read[140]),
        .O(\IP2Bus_Data[18]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFFFFFFF)) 
    \IP2Bus_Data[18]_i_34 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(bank9_read[149]),
        .I4(bank9_read[141]),
        .I5(\IP2Bus_Data[4]_i_32_n_0 ),
        .O(\IP2Bus_Data[18]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_35 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank9_read[135]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_36 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [2]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \IP2Bus_Data[18]_i_37 
       (.I0(\IP2Bus_Data_reg[31] [18]),
        .I1(bank9_read[196]),
        .I2(bank9_read[195]),
        .I3(\IP2Bus_Data[23]_i_13_0 [18]),
        .I4(bank9_read[193]),
        .I5(bank9_read[194]),
        .O(\IP2Bus_Data[18]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF7FFF7FFF7)) 
    \IP2Bus_Data[18]_i_38 
       (.I0(\IP2Bus_Data[30]_i_22_n_0 ),
        .I1(\IP2Bus_Data[30]_i_23_n_0 ),
        .I2(\IP2Bus_Data[30]_i_24_n_0 ),
        .I3(\IP2Bus_Data[18]_i_59_n_0 ),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .I5(\IP2Bus_Data_reg[23]_1 [18]),
        .O(\IP2Bus_Data[18]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[18]_i_39 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [18]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [18]),
        .O(\IP2Bus_Data[18]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[18]_i_10_n_0 ),
        .I2(\IP2Bus_Data[18]_i_11_n_0 ),
        .I3(\IP2Bus_Data[31]_i_27_n_0 ),
        .I4(\IP2Bus_Data[18]_i_12_n_0 ),
        .O(\IP2Bus_Data[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[18]_i_40 
       (.I0(bank5_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_2 [18]),
        .I2(\IP2Bus_Data[31]_i_3_3 [18]),
        .I3(bank5_read[192]),
        .O(\IP2Bus_Data[18]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[18]_i_41 
       (.I0(\IP2Bus_Data[31]_i_3_0 [18]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [18]),
        .O(\IP2Bus_Data[18]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[18]_i_42 
       (.I0(axi_read_req_r_reg_8),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(axi_RdAck_r_reg),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[18]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hA8000800)) 
    \IP2Bus_Data[18]_i_43 
       (.I0(\IP2Bus_Data[19]_i_34_2 [5]),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_8),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc22_cm_overvol_irq),
        .O(\IP2Bus_Data[18]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[18]_i_44 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(axi_read_req_r_reg_11),
        .O(\IP2Bus_Data[18]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hF8F888F888888888)) 
    \IP2Bus_Data[18]_i_45 
       (.I0(bank13_read[131]),
        .I1(\IP2Bus_Data[19]_i_9_0 [5]),
        .I2(\IP2Bus_Data[19]_i_34_0 [5]),
        .I3(\bus2ip_addr_reg_reg[14]_2 [2]),
        .I4(adc21_cm_overvol_irq),
        .I5(\IP2Bus_Data[18]_i_60_n_0 ),
        .O(\IP2Bus_Data[18]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \IP2Bus_Data[18]_i_46 
       (.I0(\IP2Bus_Data[19]_i_69_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_0 [18]),
        .I2(\IP2Bus_Data[25]_i_28_n_0 ),
        .I3(\IP2Bus_Data[23]_i_62_n_0 ),
        .I4(\IP2Bus_Data[23]_i_9_0 [18]),
        .O(\IP2Bus_Data[18]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[18]_i_47 
       (.I0(\IP2Bus_Data[16]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [18]),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_39_n_0 ),
        .I4(\IP2Bus_Data[23]_i_34_0 [18]),
        .O(\IP2Bus_Data[18]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888CCF0)) 
    \IP2Bus_Data[18]_i_48 
       (.I0(adc12_cm_overvol_irq),
        .I1(\IP2Bus_Data[19]_i_28_2 [3]),
        .I2(\IP2Bus_Data[18]_i_28_0 ),
        .I3(\bus2ip_addr_reg_reg[16]_3 [2]),
        .I4(\bus2ip_addr_reg_reg[16]_2 ),
        .I5(\IP2Bus_Data[19]_i_51_n_0 ),
        .O(\IP2Bus_Data[18]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \IP2Bus_Data[18]_i_49 
       (.I0(\IP2Bus_Data[18]_i_62_n_0 ),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(\IP2Bus_Data[19]_i_8_0 [5]),
        .I4(\IP2Bus_Data[19]_i_52_n_0 ),
        .O(\IP2Bus_Data[18]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(\IP2Bus_Data[18]_i_13_n_0 ),
        .I1(\IP2Bus_Data[18]_i_14_n_0 ),
        .I2(\IP2Bus_Data_reg[18] ),
        .I3(\IP2Bus_Data[18]_i_16_n_0 ),
        .I4(\IP2Bus_Data[18]_i_17_n_0 ),
        .I5(\IP2Bus_Data[23]_i_12_n_0 ),
        .O(\IP2Bus_Data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00007370FFFF7370)) 
    \IP2Bus_Data[18]_i_50 
       (.I0(adc31_cm_overvol_irq),
        .I1(\IP2Bus_Data[19]_i_36_2 [5]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [2]),
        .I3(bank15_read[133]),
        .I4(bank15_read[131]),
        .I5(\IP2Bus_Data[19]_i_36_0 [5]),
        .O(\IP2Bus_Data[18]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \IP2Bus_Data[18]_i_51 
       (.I0(\IP2Bus_Data[14]_i_77_n_0 ),
        .I1(\IP2Bus_Data[19]_i_36_1 [5]),
        .I2(adc33_cm_overvol_irq),
        .I3(\IP2Bus_Data[18]_i_64_n_0 ),
        .I4(\IP2Bus_Data[2]_i_74_n_0 ),
        .O(\IP2Bus_Data[18]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[18]_i_52 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [18]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [18]),
        .O(\IP2Bus_Data[18]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[18]_i_53 
       (.I0(axi_RdAck_r_reg),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[18]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_54 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank9_read[140]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IP2Bus_Data[18]_i_55 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc0_dsa_update_reg_reg),
        .I2(adc00_disable_cal_freeze_input_reg),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_RdAck_reg[3]),
        .I5(axi_RdAck_reg[5]),
        .O(bank9_read[149]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[18]_i_56 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_read_req_r_reg_2),
        .I2(adc00_disable_cal_freeze_input_reg),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_RdAck_reg[3]),
        .I5(axi_RdAck_reg[5]),
        .O(bank9_read[141]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_57 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank9_read[193]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_58 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank9_read[194]));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[18]_i_59 
       (.I0(\IP2Bus_Data_reg[31]_1 [18]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [18]),
        .O(\IP2Bus_Data[18]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    \IP2Bus_Data[18]_i_6 
       (.I0(\IP2Bus_Data[18]_i_18_n_0 ),
        .I1(\IP2Bus_Data[18]_i_19_n_0 ),
        .I2(\IP2Bus_Data[18]_i_20_n_0 ),
        .I3(\IP2Bus_Data[18]_i_21_n_0 ),
        .I4(\IP2Bus_Data_reg[18]_0 ),
        .I5(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \IP2Bus_Data[18]_i_60 
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_11),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[18]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h0000500054005400)) 
    \IP2Bus_Data[18]_i_62 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_11),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc11_cm_overvol_irq),
        .I5(\IP2Bus_Data[19]_i_28_1 [5]),
        .O(\IP2Bus_Data[18]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[18]_i_63 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(adc0_dsa_update_reg_reg_0),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[133]));
  LUT5 #(
    .INIT(32'h8C008000)) 
    \IP2Bus_Data[18]_i_64 
       (.I0(adc32_cm_overvol_irq),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg_8),
        .I3(\IP2Bus_Data[19]_i_60_0 [5]),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[18]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h000000000B0B0B00)) 
    \IP2Bus_Data[18]_i_7 
       (.I0(\IP2Bus_Data[19]_i_33_n_0 ),
        .I1(\IP2Bus_Data[18]_i_2_0 ),
        .I2(\IP2Bus_Data[18]_i_23_n_0 ),
        .I3(\IP2Bus_Data[18]_i_24_n_0 ),
        .I4(\IP2Bus_Data[18]_i_25_n_0 ),
        .I5(\IP2Bus_Data[18]_i_26_n_0 ),
        .O(\IP2Bus_Data[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE00FFFFFFFF)) 
    \IP2Bus_Data[18]_i_8 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(bank11_read[184]),
        .I2(\IP2Bus_Data[18]_i_27_n_0 ),
        .I3(\IP2Bus_Data[18]_i_28_n_0 ),
        .I4(\IP2Bus_Data[18]_i_29_n_0 ),
        .I5(\IP2Bus_Data[16]_i_8_n_0 ),
        .O(\IP2Bus_Data[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF570000)) 
    \IP2Bus_Data[18]_i_9 
       (.I0(\IP2Bus_Data[18]_i_30_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[18]_i_31_n_0 ),
        .I3(\IP2Bus_Data[18]_i_32_n_0 ),
        .I4(\IP2Bus_Data[23]_i_22_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[19]_i_2_n_0 ),
        .I1(\IP2Bus_Data[19]_i_3_n_0 ),
        .I2(\IP2Bus_Data[19]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[19]_i_5_n_0 ),
        .I5(\IP2Bus_Data[19]_i_6_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h00000000FF570000)) 
    \IP2Bus_Data[19]_i_10 
       (.I0(\IP2Bus_Data[19]_i_36_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[19]_i_37_n_0 ),
        .I3(\IP2Bus_Data[19]_i_38_n_0 ),
        .I4(\IP2Bus_Data[23]_i_22_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \IP2Bus_Data[19]_i_11 
       (.I0(\IP2Bus_Data[19]_i_39_n_0 ),
        .I1(\IP2Bus_Data[31]_i_52_n_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[19]_i_13 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank9_read[131]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[19]_i_14 
       (.I0(adc01_cm_undervol_irq),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EA2A2A2A)) 
    \IP2Bus_Data[19]_i_15 
       (.I0(\IP2Bus_Data[19]_i_40_n_0 ),
        .I1(axi_read_req_r_reg_8),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\IP2Bus_Data[19]_i_15_0 [6]),
        .I4(adc02_cm_undervol_irq),
        .I5(\bus2ip_addr_reg_reg[9]_0 ),
        .O(\IP2Bus_Data[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF57FF5757)) 
    \IP2Bus_Data[19]_i_16 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [19]),
        .I3(\IP2Bus_Data[31]_i_8_0 [19]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[19]_i_43_n_0 ),
        .O(\IP2Bus_Data[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[19]_i_17 
       (.I0(\IP2Bus_Data[19]_i_44_n_0 ),
        .I1(\IP2Bus_Data[31]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [19]),
        .I4(\IP2Bus_Data[23]_i_43_n_0 ),
        .O(\IP2Bus_Data[19]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[19]_i_18 
       (.I0(\IP2Bus_Data[31]_i_3_3 [19]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [19]),
        .O(\IP2Bus_Data[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    \IP2Bus_Data[19]_i_19 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[23]_i_44_n_0 ),
        .I2(\IP2Bus_Data[19]_i_45_n_0 ),
        .I3(\IP2Bus_Data[23]_i_70_0 ),
        .I4(\IP2Bus_Data[23]_i_5_1 [18]),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0DFFFFFF0DFF)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\IP2Bus_Data[19]_i_7_n_0 ),
        .I1(\IP2Bus_Data[19]_i_8_n_0 ),
        .I2(\IP2Bus_Data[19]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[24] ),
        .I4(\IP2Bus_Data_reg[25] ),
        .I5(\IP2Bus_Data[19]_i_10_n_0 ),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[19]_i_20 
       (.I0(\IP2Bus_Data_reg[31]_1 [19]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [19]),
        .O(\IP2Bus_Data[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000333700000000)) 
    \IP2Bus_Data[19]_i_21 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[0]_i_94_0 ),
        .I4(\IP2Bus_Data[14]_i_42_n_0 ),
        .I5(\IP2Bus_Data[2]_i_12_n_0 ),
        .O(\IP2Bus_Data[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \IP2Bus_Data[19]_i_22 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_read_req_r_reg_9),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(\IP2Bus_Data[19]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[19]_i_23 
       (.I0(\IP2Bus_Data[16]_i_20_n_0 ),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[19]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \IP2Bus_Data[19]_i_24 
       (.I0(\adc3_calibration_shift4_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(bank11_read[192]),
        .O(\IP2Bus_Data[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[19]_i_25 
       (.I0(\IP2Bus_Data[14]_i_47_n_0 ),
        .I1(\IP2Bus_Data[19]_i_46_n_0 ),
        .I2(bank11_read[180]),
        .I3(bank11_read[154]),
        .I4(bank11_read[155]),
        .I5(\IP2Bus_Data[14]_i_46_n_0 ),
        .O(\IP2Bus_Data[19]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[19]_i_26 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_read_req_r_reg),
        .I2(axi_read_req_r_reg_4),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \IP2Bus_Data[19]_i_28 
       (.I0(\IP2Bus_Data[19]_i_50_n_0 ),
        .I1(\IP2Bus_Data[19]_i_51_n_0 ),
        .I2(\IP2Bus_Data[19]_i_52_n_0 ),
        .I3(\IP2Bus_Data[19]_i_8_0 [6]),
        .I4(bank11_read[131]),
        .I5(\IP2Bus_Data[19]_i_54_n_0 ),
        .O(\IP2Bus_Data[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0BBBBBBBFFFFFFFF)) 
    \IP2Bus_Data[19]_i_29 
       (.I0(\IP2Bus_Data[12]_i_29_n_0 ),
        .I1(\IP2Bus_Data[23]_i_3_0 [19]),
        .I2(\IP2Bus_Data[19]_i_28_0 [6]),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\IP2Bus_Data[14]_i_19_n_0 ),
        .O(\IP2Bus_Data[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8808000080000000)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\IP2Bus_Data[19]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[19]_0 [6]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I3(adc00_cm_undervol_irq),
        .I4(\IP2Bus_Data_reg[3] ),
        .I5(bank9_read[131]),
        .O(\IP2Bus_Data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF7F007F00)) 
    \IP2Bus_Data[19]_i_30 
       (.I0(\IP2Bus_Data[31]_i_6_1 [19]),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[19]_i_55_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_2 [19]),
        .I5(bank11_read[192]),
        .O(\IP2Bus_Data[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA80008000)) 
    \IP2Bus_Data[19]_i_31 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[19]_i_34_1 [6]),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .I5(\IP2Bus_Data_reg[23] [19]),
        .O(\IP2Bus_Data[19]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[19]_i_33 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_read_req_r_reg),
        .I2(axi_read_req_r_reg_4),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222222)) 
    \IP2Bus_Data[19]_i_34 
       (.I0(\IP2Bus_Data[19]_i_56_n_0 ),
        .I1(\IP2Bus_Data[18]_i_24_n_0 ),
        .I2(\IP2Bus_Data[19]_i_9_0 [6]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[19]_i_57_n_0 ),
        .O(\IP2Bus_Data[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h5DDD55555DDD5DDD)) 
    \IP2Bus_Data[19]_i_35 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[19]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_1 [19]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[25]_i_27_n_0 ),
        .I5(\IP2Bus_Data[31]_i_18_0 [19]),
        .O(\IP2Bus_Data[19]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00007F007F7F7F7F)) 
    \IP2Bus_Data[19]_i_36 
       (.I0(\IP2Bus_Data[14]_i_37_n_0 ),
        .I1(adc30_cm_undervol_irq),
        .I2(\IP2Bus_Data[19]_i_36_0 [6]),
        .I3(\IP2Bus_Data[19]_i_59_n_0 ),
        .I4(\IP2Bus_Data[19]_i_60_n_0 ),
        .I5(\IP2Bus_Data[19]_i_61_n_0 ),
        .O(\IP2Bus_Data[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \IP2Bus_Data[19]_i_37 
       (.I0(\IP2Bus_Data[31]_i_23_0 [19]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[19]_i_62_n_0 ),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [19]),
        .I5(bank15_read[184]),
        .O(\IP2Bus_Data[19]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[19]_i_38 
       (.I0(\IP2Bus_Data[23]_i_2_0 [19]),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[19]_i_36_1 [6]),
        .I5(\IP2Bus_Data[19]_i_63_n_0 ),
        .O(\IP2Bus_Data[19]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hAA00A800)) 
    \IP2Bus_Data[19]_i_39 
       (.I0(\IP2Bus_Data[31]_i_53_n_0 ),
        .I1(axi_read_req_r_reg_4),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[19]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hAA80AAAA)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[19]_i_14_n_0 ),
        .I2(\IP2Bus_Data_reg[19] [3]),
        .I3(\IP2Bus_Data[19]_i_15_n_0 ),
        .I4(\IP2Bus_Data[19]_i_16_n_0 ),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5151510051005100)) 
    \IP2Bus_Data[19]_i_40 
       (.I0(\IP2Bus_Data[19]_i_64_n_0 ),
        .I1(bank9_read[135]),
        .I2(\IP2Bus_Data[19]_i_15_0 [6]),
        .I3(\IP2Bus_Data[23]_i_37_n_0 ),
        .I4(bank9_read[138]),
        .I5(STATUS_COMMON[19]),
        .O(\IP2Bus_Data[19]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[19]_i_41 
       (.I0(axi_read_req_r_reg_11),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\bus2ip_addr_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \IP2Bus_Data[19]_i_42 
       (.I0(\IP2Bus_Data[19]_i_65_n_0 ),
        .I1(\IP2Bus_Data[19]_i_66_n_0 ),
        .I2(\IP2Bus_Data[31]_i_77_n_0 ),
        .I3(\IP2Bus_Data[18]_i_33_n_0 ),
        .I4(\IP2Bus_Data[18]_i_12_n_0 ),
        .I5(bank9_read[184]),
        .O(\IP2Bus_Data[19]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[19]_i_43 
       (.I0(\IP2Bus_Data_reg[31] [19]),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[23]_i_13_0 [19]),
        .I4(\IP2Bus_Data[17]_i_18_n_0 ),
        .O(\IP2Bus_Data[19]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[19]_i_44 
       (.I0(\IP2Bus_Data[31]_i_3_0 [19]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [19]),
        .O(\IP2Bus_Data[19]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[19]_i_45 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [19]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [19]),
        .O(\IP2Bus_Data[19]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[19]_i_46 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(adc30_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[19]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[19]_i_47 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .O(bank11_read[180]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[19]_i_48 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank11_read[154]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[19]_i_49 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank11_read[155]));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [19]),
        .I2(\IP2Bus_Data[19]_i_17_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[19]_i_18_n_0 ),
        .I5(\IP2Bus_Data[19]_i_19_n_0 ),
        .O(\IP2Bus_Data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4540404040404040)) 
    \IP2Bus_Data[19]_i_50 
       (.I0(\IP2Bus_Data[19]_i_67_n_0 ),
        .I1(\IP2Bus_Data[19]_i_28_2 [4]),
        .I2(\bus2ip_addr_reg_reg[3] ),
        .I3(\IP2Bus_Data[19]_i_28_0 [6]),
        .I4(adc13_cm_undervol_irq),
        .I5(\bus2ip_addr_reg_reg[16]_3 [3]),
        .O(\IP2Bus_Data[19]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[19]_i_51 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(axi_read_req_r_reg_11),
        .O(\IP2Bus_Data[19]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[19]_i_52 
       (.I0(axi_read_req_r_reg_4),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(adc3_cmn_irq_en_reg),
        .I3(axi_read_req_r_reg),
        .O(\IP2Bus_Data[19]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[19]_i_53 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_read_req_r_reg_9),
        .I2(\IP2Bus_Data[2]_i_122_2 ),
        .I3(\IP2Bus_Data[3]_i_17_0 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank11_read[131]));
  LUT6 #(
    .INIT(64'h0000500054005400)) 
    \IP2Bus_Data[19]_i_54 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_11),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc11_cm_undervol_irq),
        .I5(\IP2Bus_Data[19]_i_28_1 [6]),
        .O(\IP2Bus_Data[19]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[19]_i_55 
       (.I0(\IP2Bus_Data[16]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [19]),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_39_n_0 ),
        .I4(\IP2Bus_Data[23]_i_34_0 [19]),
        .O(\IP2Bus_Data[19]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \IP2Bus_Data[19]_i_56 
       (.I0(\IP2Bus_Data[18]_i_42_n_0 ),
        .I1(\IP2Bus_Data[19]_i_34_1 [6]),
        .I2(adc23_cm_undervol_irq),
        .I3(\IP2Bus_Data[19]_i_34_2 [6]),
        .I4(\IP2Bus_Data[19]_i_68_n_0 ),
        .I5(\IP2Bus_Data[18]_i_44_n_0 ),
        .O(\IP2Bus_Data[19]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0000500054005400)) 
    \IP2Bus_Data[19]_i_57 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_11),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc21_cm_undervol_irq),
        .I5(\IP2Bus_Data[19]_i_34_0 [6]),
        .O(\IP2Bus_Data[19]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBAAFBFB)) 
    \IP2Bus_Data[19]_i_58 
       (.I0(\IP2Bus_Data[19]_i_69_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [19]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [19]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[19]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h0777F777)) 
    \IP2Bus_Data[19]_i_59 
       (.I0(\IP2Bus_Data[19]_i_36_2 [6]),
        .I1(\IP2Bus_Data[19]_i_70_n_0 ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\IP2Bus_Data[19]_i_36_0 [6]),
        .O(\IP2Bus_Data[19]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \IP2Bus_Data[19]_i_6 
       (.I0(\IP2Bus_Data[23]_i_19_n_0 ),
        .I1(\IP2Bus_Data[30]_i_14_n_0 ),
        .I2(\IP2Bus_Data[19]_i_20_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [19]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h45444444)) 
    \IP2Bus_Data[19]_i_60 
       (.I0(\IP2Bus_Data[2]_i_74_n_0 ),
        .I1(\IP2Bus_Data[19]_i_71_n_0 ),
        .I2(\IP2Bus_Data[14]_i_77_n_0 ),
        .I3(\IP2Bus_Data[19]_i_36_1 [6]),
        .I4(adc33_cm_undervol_irq),
        .O(\IP2Bus_Data[19]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[19]_i_61 
       (.I0(axi_read_req_r_reg_4),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg),
        .I3(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[19]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[19]_i_62 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [19]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [19]),
        .O(\IP2Bus_Data[19]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[19]_i_63 
       (.I0(\IP2Bus_Data[4]_i_19_n_0 ),
        .I1(\IP2Bus_Data[23]_i_54_n_0 ),
        .O(\IP2Bus_Data[19]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h00003F003F083F08)) 
    \IP2Bus_Data[19]_i_64 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I4(adc03_cm_undervol_irq),
        .I5(\IP2Bus_Data[19]_i_40_0 [6]),
        .O(\IP2Bus_Data[19]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[19]_i_65 
       (.I0(\IP2Bus_Data[4]_i_32_n_0 ),
        .I1(bank9_read[141]),
        .O(\IP2Bus_Data[19]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \IP2Bus_Data[19]_i_66 
       (.I0(bank9_read[149]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(adc30_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[19]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[19]_i_67 
       (.I0(axi_read_req_r_reg_8),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(adc12_cm_undervol_irq),
        .O(\IP2Bus_Data[19]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h8C80)) 
    \IP2Bus_Data[19]_i_68 
       (.I0(adc22_cm_undervol_irq),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(axi_read_req_r_reg_8),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[19]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hA3B3)) 
    \IP2Bus_Data[19]_i_69 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\IP2Bus_Data[25]_i_28_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_calibration_delay_i_reg[0] ),
        .O(\IP2Bus_Data[19]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \IP2Bus_Data[19]_i_7 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[19]_i_21_n_0 ),
        .I2(\IP2Bus_Data[19]_i_22_n_0 ),
        .I3(\IP2Bus_Data[19]_i_23_n_0 ),
        .I4(\IP2Bus_Data[19]_i_24_n_0 ),
        .I5(\IP2Bus_Data[19]_i_25_n_0 ),
        .O(\IP2Bus_Data[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h8C80)) 
    \IP2Bus_Data[19]_i_70 
       (.I0(adc31_cm_undervol_irq),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg_11),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[19]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h8C008000)) 
    \IP2Bus_Data[19]_i_71 
       (.I0(adc32_cm_undervol_irq),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg_8),
        .I3(\IP2Bus_Data[19]_i_60_0 [6]),
        .I4(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[19]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0B0000000B000B00)) 
    \IP2Bus_Data[19]_i_8 
       (.I0(\IP2Bus_Data[19]_i_26_n_0 ),
        .I1(\IP2Bus_Data[19]_i_2_1 ),
        .I2(\IP2Bus_Data[19]_i_28_n_0 ),
        .I3(\IP2Bus_Data[19]_i_29_n_0 ),
        .I4(\IP2Bus_Data[19]_i_30_n_0 ),
        .I5(\IP2Bus_Data[16]_i_11_n_0 ),
        .O(\IP2Bus_Data[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A8AAAAAAAA)) 
    \IP2Bus_Data[19]_i_9 
       (.I0(\IP2Bus_Data[23]_i_8_n_0 ),
        .I1(\IP2Bus_Data[19]_i_31_n_0 ),
        .I2(\IP2Bus_Data[19]_i_2_0 ),
        .I3(\IP2Bus_Data[19]_i_33_n_0 ),
        .I4(\IP2Bus_Data[19]_i_34_n_0 ),
        .I5(\IP2Bus_Data[19]_i_35_n_0 ),
        .O(\IP2Bus_Data[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[1] ),
        .I2(\IP2Bus_Data[1]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data[1]_i_5_n_0 ),
        .I5(\IP2Bus_Data[1]_i_6_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hABAABBBBABAAABAA)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(\IP2Bus_Data[23]_i_39_n_0 ),
        .I1(\IP2Bus_Data[1]_i_28_n_0 ),
        .I2(\IP2Bus_Data[15]_i_64_n_0 ),
        .I3(\IP2Bus_Data[15]_i_62_n_0 ),
        .I4(\IP2Bus_Data[11]_i_28_n_0 ),
        .I5(\IP2Bus_Data_reg[23]_0 [1]),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \IP2Bus_Data[1]_i_100 
       (.I0(\IP2Bus_Data[1]_i_53_0 ),
        .I1(axi_read_req_r_reg),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc21_irq_en),
        .O(\IP2Bus_Data[1]_i_100_n_0 ));
  LUT5 #(
    .INIT(32'h45FFFFFF)) 
    \IP2Bus_Data[1]_i_101 
       (.I0(\IP2Bus_Data[1]_i_125_n_0 ),
        .I1(\IP2Bus_Data[23]_i_62_n_0 ),
        .I2(\IP2Bus_Data[23]_i_9_0 [1]),
        .I3(\IP2Bus_Data[1]_i_126_n_0 ),
        .I4(\IP2Bus_Data[23]_i_26_n_0 ),
        .O(\IP2Bus_Data[1]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[1]_i_102 
       (.I0(\IP2Bus_Data[2]_i_10_4 [1]),
        .I1(bank13_read[181]),
        .I2(\IP2Bus_Data[2]_i_10_2 [1]),
        .I3(bank13_read[182]),
        .I4(bank13_read[183]),
        .I5(\IP2Bus_Data[2]_i_10_3 [1]),
        .O(\IP2Bus_Data[1]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFEFEFFFEFEFEF)) 
    \IP2Bus_Data[1]_i_103 
       (.I0(\IP2Bus_Data[15]_i_74_n_0 ),
        .I1(\IP2Bus_Data[2]_i_134_n_0 ),
        .I2(\IP2Bus_Data[2]_i_28_0 [1]),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\IP2Bus_Data[15]_i_2_0 [1]),
        .O(\IP2Bus_Data[1]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    \IP2Bus_Data[1]_i_104 
       (.I0(\IP2Bus_Data[1]_i_57_2 [1]),
        .I1(bank15_read[152]),
        .I2(\IP2Bus_Data[1]_i_57_3 [1]),
        .I3(bank15_read[140]),
        .I4(\IP2Bus_Data[1]_i_57_0 [1]),
        .I5(\IP2Bus_Data[23]_i_57_n_0 ),
        .O(\IP2Bus_Data[1]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFAFAFBF)) 
    \IP2Bus_Data[1]_i_105 
       (.I0(\IP2Bus_Data[23]_i_54_n_0 ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\adc3_calibration_shift0_reg[0] ),
        .I5(\IP2Bus_Data[23]_i_57_n_0 ),
        .O(\IP2Bus_Data[1]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \IP2Bus_Data[1]_i_106 
       (.I0(\IP2Bus_Data[1]_i_127_n_0 ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\IP2Bus_Data[1]_i_57_1 [1]),
        .I4(\IP2Bus_Data[23]_i_57_n_0 ),
        .O(\IP2Bus_Data[1]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hCF45CFFFCFFFCFFF)) 
    \IP2Bus_Data[1]_i_107 
       (.I0(\IP2Bus_Data[15]_i_31_0 [1]),
        .I1(\IP2Bus_Data[23]_i_60_n_0 ),
        .I2(\IP2Bus_Data[23]_i_2_0 [1]),
        .I3(\IP2Bus_Data[11]_i_62_n_0 ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[1]_i_107_n_0 ));
  LUT5 #(
    .INIT(32'h5C000000)) 
    \IP2Bus_Data[1]_i_108 
       (.I0(\IP2Bus_Data[1]_i_58_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(axi_read_req_r_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(adc31_irq_en),
        .O(\IP2Bus_Data[1]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[1]_i_109 
       (.I0(\IP2Bus_Data[11]_i_60_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [1]),
        .I2(\IP2Bus_Data[1]_i_128_n_0 ),
        .I3(\IP2Bus_Data[31]_i_50_n_0 ),
        .I4(\IP2Bus_Data[1]_i_129_n_0 ),
        .I5(\IP2Bus_Data[23]_i_55_n_0 ),
        .O(\IP2Bus_Data[1]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04004444)) 
    \IP2Bus_Data[1]_i_11 
       (.I0(\IP2Bus_Data[1]_i_29_n_0 ),
        .I1(\IP2Bus_Data[13]_i_58_n_0 ),
        .I2(\IP2Bus_Data[1]_i_30_n_0 ),
        .I3(\IP2Bus_Data[1]_i_31_n_0 ),
        .I4(\IP2Bus_Data[13]_i_59_n_0 ),
        .I5(\IP2Bus_Data[1]_i_32_n_0 ),
        .O(\IP2Bus_Data[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[1]_i_110 
       (.I0(\adc3_calibration_shift3_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_31_4 [1]),
        .I2(\adc3_calibration_shift2_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[2]_i_31_3 [1]),
        .I5(\adc3_calibration_shift1_reg[0] ),
        .O(\IP2Bus_Data[1]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[1]_i_111 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_timeout_en_reg),
        .I3(axi_read_req_r_reg_16),
        .I4(adc0_dsa_update_reg_reg_0),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank15_read[181]));
  LUT6 #(
    .INIT(64'h00FF00FF07FFF7FF)) 
    \IP2Bus_Data[1]_i_112 
       (.I0(\IP2Bus_Data[1]_i_61_1 [1]),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\IP2Bus_Data[1]_i_61_0 [1]),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[1]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF70777077)) 
    \IP2Bus_Data[1]_i_113 
       (.I0(\IP2Bus_Data[31]_i_3_1 [1]),
        .I1(bank7_read[193]),
        .I2(\IP2Bus_Data[2]_i_165_n_0 ),
        .I3(\IP2Bus_Data[2]_i_125_0 [1]),
        .I4(\IP2Bus_Data[31]_i_3_0 [1]),
        .I5(bank7_read[192]),
        .O(\IP2Bus_Data[1]_i_113_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[1]_i_114 
       (.I0(\IP2Bus_Data[1]_i_65_1 [1]),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\IP2Bus_Data[1]_i_65_2 [1]),
        .O(\IP2Bus_Data[1]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h80808080B0808080)) 
    \IP2Bus_Data[1]_i_115 
       (.I0(\IP2Bus_Data[15]_i_27_0 [1]),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[1]_i_65_0 [1]),
        .I4(adc30_disable_tdd_obs_input_reg),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[1]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF07FFF7FF)) 
    \IP2Bus_Data[1]_i_116 
       (.I0(\IP2Bus_Data[1]_i_67_1 [1]),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(\IP2Bus_Data[1]_i_67_0 [1]),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[1]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF70777077)) 
    \IP2Bus_Data[1]_i_117 
       (.I0(\IP2Bus_Data[31]_i_9_0 [1]),
        .I1(bank3_read[193]),
        .I2(\IP2Bus_Data[2]_i_166_n_0 ),
        .I3(\IP2Bus_Data[2]_i_132_0 [1]),
        .I4(\IP2Bus_Data[31]_i_9_1 [1]),
        .I5(bank3_read[192]),
        .O(\IP2Bus_Data[1]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    \IP2Bus_Data[1]_i_119 
       (.I0(\IP2Bus_Data[3]_i_118_n_0 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .I2(\adc3_calibration_shift0_reg[0] ),
        .I3(adc32_disable_tdd_obs_input_reg),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(adc33_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[1]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AABF)) 
    \IP2Bus_Data[1]_i_12 
       (.I0(\IP2Bus_Data[1]_i_33_n_0 ),
        .I1(\IP2Bus_Data[1]_i_34_n_0 ),
        .I2(\IP2Bus_Data[30]_i_22_n_0 ),
        .I3(\IP2Bus_Data[1]_i_35_n_0 ),
        .I4(\IP2Bus_Data[1]_i_36_n_0 ),
        .I5(\IP2Bus_Data[1]_i_37_n_0 ),
        .O(\IP2Bus_Data[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h40CC00004CCC0000)) 
    \IP2Bus_Data[1]_i_120 
       (.I0(\IP2Bus_Data[23]_i_34_0 [1]),
        .I1(\dac0_ref_clk_freq_reg[0] ),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[1]),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\IP2Bus_Data[2]_i_104_0 [1]),
        .O(\IP2Bus_Data[1]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF000F808F000)) 
    \IP2Bus_Data[1]_i_121 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\IP2Bus_Data[31]_i_6_1 [1]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_2 [1]),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\adc3_calibration_shift4_reg[0] ),
        .O(\IP2Bus_Data[1]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \IP2Bus_Data[1]_i_122 
       (.I0(\IP2Bus_Data[1]_i_97_0 [1]),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\IP2Bus_Data[2]_i_86_0 [1]),
        .O(\IP2Bus_Data[1]_i_122_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \IP2Bus_Data[1]_i_123 
       (.I0(adc33_disable_tdd_obs_input_reg),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[1]_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_124 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank13_read[153]));
  LUT6 #(
    .INIT(64'h2EEEAAAA22EEAAAA)) 
    \IP2Bus_Data[1]_i_125 
       (.I0(\IP2Bus_Data[31]_i_6_0 [1]),
        .I1(\dac0_ref_clk_freq_reg[0] ),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[1]),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\IP2Bus_Data[2]_i_35_0 [1]),
        .O(\IP2Bus_Data[1]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF700F7)) 
    \IP2Bus_Data[1]_i_126 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[31]_i_18_0 [1]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_18_1 [1]),
        .I5(bank13_read[184]),
        .O(\IP2Bus_Data[1]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF07FFF7FF)) 
    \IP2Bus_Data[1]_i_127 
       (.I0(\adc3_calibration_shift0_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_81_0 [1]),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[1]_i_106_0 [1]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[1]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44004400)) 
    \IP2Bus_Data[1]_i_128 
       (.I0(\IP2Bus_Data[2]_i_31_2 [1]),
        .I1(\adc3_multi_band_reg[0] ),
        .I2(\adc3_calibration_delay_i_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[31]_i_7_0 [1]),
        .I5(\IP2Bus_Data[31]_i_76_n_0 ),
        .O(\IP2Bus_Data[1]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F500F0)) 
    \IP2Bus_Data[1]_i_129 
       (.I0(\IP2Bus_Data[31]_i_23_1 [1]),
        .I1(\IP2Bus_Data[31]_i_23_0 [1]),
        .I2(bank15_read[184]),
        .I3(\IP2Bus_Data[2]_i_31_0 [1]),
        .I4(bank15_read[192]),
        .I5(bank15_read[193]),
        .O(\IP2Bus_Data[1]_i_129_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hA2AAAAAA)) 
    \IP2Bus_Data[1]_i_13 
       (.I0(\IP2Bus_Data[2]_i_18_n_0 ),
        .I1(\IP2Bus_Data[30]_i_23_n_0 ),
        .I2(\IP2Bus_Data[30]_i_24_n_0 ),
        .I3(\IP2Bus_Data[9]_i_20_n_0 ),
        .I4(\IP2Bus_Data[23]_i_47_n_0 ),
        .O(\IP2Bus_Data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2A000000AAAAAAAA)) 
    \IP2Bus_Data[1]_i_14 
       (.I0(\IP2Bus_Data[16]_i_27_n_0 ),
        .I1(\IP2Bus_Data[1]_i_4_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(\IP2Bus_Data[4]_i_47_n_0 ),
        .I4(irq_enables[1]),
        .I5(\IP2Bus_Data[17]_i_20_n_0 ),
        .O(\IP2Bus_Data[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \IP2Bus_Data[1]_i_15 
       (.I0(bank0_read[9]),
        .I1(\IP2Bus_Data[1]_i_39_n_0 ),
        .I2(\IP2Bus_Data[25]_i_21_n_0 ),
        .I3(\IP2Bus_Data_reg[5] ),
        .I4(\IP2Bus_Data[25]_i_24_n_0 ),
        .O(\IP2Bus_Data[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3FAF3FAF3F0F3FAF)) 
    \IP2Bus_Data[1]_i_16 
       (.I0(\IP2Bus_Data[1]_i_40_n_0 ),
        .I1(p_47_in[1]),
        .I2(\IP2Bus_Data[3]_i_49_n_0 ),
        .I3(bank9_read[2]),
        .I4(\IP2Bus_Data[7]_i_24_n_0 ),
        .I5(\IP2Bus_Data[1]_i_41_n_0 ),
        .O(\IP2Bus_Data[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4445FFFF44454445)) 
    \IP2Bus_Data[1]_i_17 
       (.I0(\IP2Bus_Data[18]_i_33_n_0 ),
        .I1(\IP2Bus_Data[1]_i_42_n_0 ),
        .I2(\IP2Bus_Data[1]_i_43_n_0 ),
        .I3(\IP2Bus_Data[18]_i_34_n_0 ),
        .I4(\IP2Bus_Data[1]_i_44_n_0 ),
        .I5(\IP2Bus_Data[12]_i_23_n_0 ),
        .O(\IP2Bus_Data[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h407F0000FFFFFFFF)) 
    \IP2Bus_Data[1]_i_18 
       (.I0(\IP2Bus_Data[2]_i_4_0 [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_calibration_shift1_reg[0] ),
        .I3(\IP2Bus_Data[1]_i_45_n_0 ),
        .I4(\IP2Bus_Data[1]_i_46_n_0 ),
        .I5(\IP2Bus_Data[31]_i_55_n_0 ),
        .O(\IP2Bus_Data[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[1]_i_19 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [1]),
        .I2(\IP2Bus_Data[13]_i_29_n_0 ),
        .I3(\IP2Bus_Data[15]_i_21_1 [1]),
        .O(\IP2Bus_Data[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD55FDFD)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 ),
        .I1(\IP2Bus_Data[1]_i_7_n_0 ),
        .I2(\IP2Bus_Data[1]_i_8_n_0 ),
        .I3(\IP2Bus_Data[1]_i_9_n_0 ),
        .I4(\IP2Bus_Data[1]_i_10_n_0 ),
        .I5(\IP2Bus_Data[1]_i_11_n_0 ),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFEFAAAAAAAA)) 
    \IP2Bus_Data[1]_i_20 
       (.I0(\IP2Bus_Data[1]_i_47_n_0 ),
        .I1(\IP2Bus_Data[1]_i_48_n_0 ),
        .I2(\IP2Bus_Data[1]_i_49_n_0 ),
        .I3(\IP2Bus_Data[1]_i_50_n_0 ),
        .I4(\IP2Bus_Data[1]_i_51_n_0 ),
        .I5(\IP2Bus_Data[19]_i_7_n_0 ),
        .O(\IP2Bus_Data[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444040)) 
    \IP2Bus_Data[1]_i_21 
       (.I0(\IP2Bus_Data[1]_i_52_n_0 ),
        .I1(\IP2Bus_Data[30]_i_2_0 ),
        .I2(\IP2Bus_Data[15]_i_15_n_0 ),
        .I3(\IP2Bus_Data[1]_i_53_n_0 ),
        .I4(\IP2Bus_Data[1]_i_54_n_0 ),
        .I5(\IP2Bus_Data[1]_i_55_n_0 ),
        .O(\IP2Bus_Data[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55454444)) 
    \IP2Bus_Data[1]_i_22 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\IP2Bus_Data[1]_i_56_n_0 ),
        .I2(\IP2Bus_Data[1]_i_57_n_0 ),
        .I3(\IP2Bus_Data[1]_i_58_n_0 ),
        .I4(\IP2Bus_Data[23]_i_22_n_0 ),
        .I5(\IP2Bus_Data[1]_i_59_n_0 ),
        .O(\IP2Bus_Data[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hDC00DF00DC00DC00)) 
    \IP2Bus_Data[1]_i_23 
       (.I0(\IP2Bus_Data[3]_i_24_0 [1]),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\IP2Bus_Data[3]_i_24_1 [1]),
        .I5(\IP2Bus_Data[3]_i_21_0 ),
        .O(\IP2Bus_Data[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAA08AA080000AA08)) 
    \IP2Bus_Data[1]_i_24 
       (.I0(\IP2Bus_Data[1]_i_60_n_0 ),
        .I1(bank7_read[129]),
        .I2(dac31_irq_en),
        .I3(\IP2Bus_Data[4]_i_71_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_0 [1]),
        .I5(\IP2Bus_Data[15]_i_96_n_0 ),
        .O(\IP2Bus_Data[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    \IP2Bus_Data[1]_i_25 
       (.I0(\IP2Bus_Data[1]_i_61_n_0 ),
        .I1(\IP2Bus_Data[1]_i_62_n_0 ),
        .I2(\IP2Bus_Data[3]_i_114_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [1]),
        .I4(\IP2Bus_Data[2]_i_126_n_0 ),
        .I5(\IP2Bus_Data[3]_i_65_n_0 ),
        .O(\IP2Bus_Data[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBFAEAEAEBFBFBFBF)) 
    \IP2Bus_Data[1]_i_26 
       (.I0(\IP2Bus_Data[1]_i_63_n_0 ),
        .I1(bank5_read[64]),
        .I2(\IP2Bus_Data[1]_i_9_0 [1]),
        .I3(\IP2Bus_Data[1]_i_9_1 ),
        .I4(\bus2ip_addr_reg_reg[14]_1 ),
        .I5(dac21_irq_en),
        .O(\IP2Bus_Data[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h75007575FFFFFFFF)) 
    \IP2Bus_Data[1]_i_27 
       (.I0(\IP2Bus_Data[2]_i_62_n_0 ),
        .I1(\IP2Bus_Data[3]_i_62_2 [1]),
        .I2(bank5_read[3]),
        .I3(\IP2Bus_Data[10]_i_30_n_0 ),
        .I4(\IP2Bus_Data[3]_i_62_1 [1]),
        .I5(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2A2AAA2)) 
    \IP2Bus_Data[1]_i_28 
       (.I0(\IP2Bus_Data[1]_i_65_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(\IP2Bus_Data[1]_i_66_n_0 ),
        .I3(bank5_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [1]),
        .I5(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF0F20000FFF20000)) 
    \IP2Bus_Data[1]_i_29 
       (.I0(\IP2Bus_Data[3]_i_21_0 ),
        .I1(\IP2Bus_Data[3]_i_27_0 [1]),
        .I2(adc3_restart_reg),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(p_52_in[1]),
        .O(\IP2Bus_Data[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000D000D0D0D0D0)) 
    \IP2Bus_Data[1]_i_30 
       (.I0(\IP2Bus_Data[23]_i_5_1 [1]),
        .I1(\IP2Bus_Data[23]_i_70_0 ),
        .I2(\IP2Bus_Data[13]_i_64_n_0 ),
        .I3(\IP2Bus_Data[1]_i_67_n_0 ),
        .I4(\IP2Bus_Data[1]_i_68_n_0 ),
        .I5(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEFFFFEAEE)) 
    \IP2Bus_Data[1]_i_31 
       (.I0(\IP2Bus_Data[1]_i_69_n_0 ),
        .I1(\IP2Bus_Data[4]_i_69_n_0 ),
        .I2(dac11_irq_en),
        .I3(bank3_read[129]),
        .I4(\IP2Bus_Data[15]_i_7_2 [1]),
        .I5(\IP2Bus_Data[13]_i_27_n_0 ),
        .O(\IP2Bus_Data[1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \IP2Bus_Data[1]_i_32 
       (.I0(\IP2Bus_Data[13]_i_57_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_3 [1]),
        .I2(\IP2Bus_Data[15]_i_29_1 ),
        .I3(\IP2Bus_Data[15]_i_29_2 [1]),
        .I4(\IP2Bus_Data[13]_i_56_n_0 ),
        .O(\IP2Bus_Data[1]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF55D5)) 
    \IP2Bus_Data[1]_i_33 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\IP2Bus_Data_reg[23]_1 [1]),
        .I4(\IP2Bus_Data[13]_i_44_n_0 ),
        .O(\IP2Bus_Data[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBBB888)) 
    \IP2Bus_Data[1]_i_34 
       (.I0(\IP2Bus_Data_reg[31]_1 [1]),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data_reg[31]_2 [1]),
        .I3(bank1_read[193]),
        .I4(\IP2Bus_Data[2]_i_56_0 [1]),
        .I5(\IP2Bus_Data[1]_i_71_n_0 ),
        .O(\IP2Bus_Data[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD000D0FF)) 
    \IP2Bus_Data[1]_i_35 
       (.I0(bank1_read[153]),
        .I1(\IP2Bus_Data[1]_i_12_1 [1]),
        .I2(\IP2Bus_Data[1]_i_73_n_0 ),
        .I3(\IP2Bus_Data[2]_i_120_n_0 ),
        .I4(\IP2Bus_Data[1]_i_74_n_0 ),
        .I5(\IP2Bus_Data[1]_i_75_n_0 ),
        .O(\IP2Bus_Data[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \IP2Bus_Data[1]_i_36 
       (.I0(\IP2Bus_Data[1]_i_12_0 [1]),
        .I1(bank1_read[64]),
        .I2(\IP2Bus_Data[1]_i_77_n_0 ),
        .I3(\IP2Bus_Data[3]_i_105_n_0 ),
        .I4(\IP2Bus_Data[1]_i_78_n_0 ),
        .I5(\IP2Bus_Data[2]_i_55_n_0 ),
        .O(\IP2Bus_Data[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0505455500004000)) 
    \IP2Bus_Data[1]_i_37 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\IP2Bus_Data[3]_i_21_2 [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data[1]_i_12_2 ),
        .O(\IP2Bus_Data[1]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \IP2Bus_Data[1]_i_38 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_timeout_en_reg),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[1]_i_35_0 ),
        .O(bank0_read[9]));
  LUT6 #(
    .INIT(64'h01010001FFFFFFFF)) 
    \IP2Bus_Data[1]_i_39 
       (.I0(adc3_reset_reg),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[1]_i_15_0 ),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_read_req_r_i_2__1_n_0),
        .O(\IP2Bus_Data[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(\IP2Bus_Data[1]_i_12_n_0 ),
        .I1(\IP2Bus_Data[1]_i_13_n_0 ),
        .I2(\IP2Bus_Data[1]_i_14_n_0 ),
        .I3(\IP2Bus_Data[1]_i_15_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_1 [1]),
        .I5(\IP2Bus_Data[15]_i_22_n_0 ),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF0EFF00FF0E)) 
    \IP2Bus_Data[1]_i_40 
       (.I0(\IP2Bus_Data[1]_i_79_n_0 ),
        .I1(\IP2Bus_Data[1]_i_16_0 ),
        .I2(\IP2Bus_Data[1]_i_80_n_0 ),
        .I3(\IP2Bus_Data[7]_i_24_n_0 ),
        .I4(adc01_irq_en),
        .I5(\IP2Bus_Data[1]_i_81_n_0 ),
        .O(\IP2Bus_Data[1]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \IP2Bus_Data[1]_i_41 
       (.I0(\IP2Bus_Data[15]_i_4_0 [1]),
        .I1(\IP2Bus_Data[7]_i_2_0 [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I3(bank9_read[3]),
        .I4(\IP2Bus_Data[1]_i_16_1 ),
        .O(\IP2Bus_Data[1]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hAA0CAAFC)) 
    \IP2Bus_Data[1]_i_42 
       (.I0(\IP2Bus_Data[1]_i_17_3 ),
        .I1(\IP2Bus_Data[1]_i_82_n_0 ),
        .I2(\IP2Bus_Data[4]_i_32_n_0 ),
        .I3(bank9_read[141]),
        .I4(\IP2Bus_Data[1]_i_83_n_0 ),
        .O(\IP2Bus_Data[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F50FFF)) 
    \IP2Bus_Data[1]_i_43 
       (.I0(\IP2Bus_Data[1]_i_17_1 [1]),
        .I1(\IP2Bus_Data[2]_i_43_0 [1]),
        .I2(bank9_read[154]),
        .I3(\IP2Bus_Data[1]_i_17_2 [1]),
        .I4(bank9_read[155]),
        .I5(bank9_read[180]),
        .O(\IP2Bus_Data[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_44 
       (.I0(\IP2Bus_Data[15]_i_4_1 [1]),
        .I1(bank9_read[139]),
        .I2(bank9_read[140]),
        .I3(\IP2Bus_Data[1]_i_17_0 [1]),
        .I4(STATUS_COMMON[1]),
        .I5(bank9_read[138]),
        .O(\IP2Bus_Data[1]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[1]_i_45 
       (.I0(\IP2Bus_Data[2]_i_15_1 [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_calibration_shift2_reg[0] ),
        .I3(\adc3_calibration_shift3_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_15_2 [1]),
        .O(\IP2Bus_Data[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCFDDCFCCCFDDCFFF)) 
    \IP2Bus_Data[1]_i_46 
       (.I0(\IP2Bus_Data[1]_i_86_n_0 ),
        .I1(\IP2Bus_Data[18]_i_12_n_0 ),
        .I2(\IP2Bus_Data[2]_i_15_0 [1]),
        .I3(bank9_read[184]),
        .I4(\IP2Bus_Data[30]_i_12_n_0 ),
        .I5(\IP2Bus_Data[1]_i_87_n_0 ),
        .O(\IP2Bus_Data[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000004040404040)) 
    \IP2Bus_Data[1]_i_47 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[2]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[2] ),
        .I3(\IP2Bus_Data[14]_i_42_n_0 ),
        .I4(\IP2Bus_Data[1]_i_88_n_0 ),
        .I5(\IP2Bus_Data[1]_i_89_n_0 ),
        .O(\IP2Bus_Data[1]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h4544454544444444)) 
    \IP2Bus_Data[1]_i_48 
       (.I0(\IP2Bus_Data[1]_i_90_n_0 ),
        .I1(\IP2Bus_Data[1]_i_91_n_0 ),
        .I2(\IP2Bus_Data[1]_i_92_n_0 ),
        .I3(\IP2Bus_Data[2]_i_11_0 [1]),
        .I4(bank11_read[184]),
        .I5(\IP2Bus_Data[19]_i_22_n_0 ),
        .O(\IP2Bus_Data[1]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h8BFFFFFF)) 
    \IP2Bus_Data[1]_i_49 
       (.I0(\IP2Bus_Data[1]_i_20_0 ),
        .I1(axi_read_req_r_reg),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc11_irq_en),
        .O(\IP2Bus_Data[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(\IP2Bus_Data[1]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[3] ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[1]_i_17_n_0 ),
        .I4(\IP2Bus_Data[1]_i_18_n_0 ),
        .I5(\IP2Bus_Data[1]_i_19_n_0 ),
        .O(\IP2Bus_Data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDF0FDFDFDF0FD)) 
    \IP2Bus_Data[1]_i_50 
       (.I0(\IP2Bus_Data[23]_i_3_0 [1]),
        .I1(\IP2Bus_Data[12]_i_29_n_0 ),
        .I2(\IP2Bus_Data[16]_i_22_n_0 ),
        .I3(\IP2Bus_Data[12]_i_28_n_0 ),
        .I4(bank11_read[139]),
        .I5(\IP2Bus_Data[15]_i_11_0 [1]),
        .O(\IP2Bus_Data[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF540054)) 
    \IP2Bus_Data[1]_i_51 
       (.I0(\IP2Bus_Data[1]_i_93_n_0 ),
        .I1(\IP2Bus_Data[1]_i_94_n_0 ),
        .I2(\IP2Bus_Data[1]_i_95_n_0 ),
        .I3(bank11_read[140]),
        .I4(\IP2Bus_Data[1]_i_20_1 [1]),
        .I5(\IP2Bus_Data[14]_i_46_n_0 ),
        .O(\IP2Bus_Data[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8A88888888888888)) 
    \IP2Bus_Data[1]_i_52 
       (.I0(\IP2Bus_Data[15]_i_80_n_0 ),
        .I1(\IP2Bus_Data[1]_i_96_n_0 ),
        .I2(\IP2Bus_Data[3]_i_44_n_0 ),
        .I3(\IP2Bus_Data[2]_i_10_1 [1]),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[1]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1055)) 
    \IP2Bus_Data[1]_i_53 
       (.I0(\IP2Bus_Data[23]_i_31_n_0 ),
        .I1(\IP2Bus_Data[1]_i_97_n_0 ),
        .I2(\IP2Bus_Data[1]_i_98_n_0 ),
        .I3(\IP2Bus_Data[1]_i_99_n_0 ),
        .I4(\IP2Bus_Data[1]_i_100_n_0 ),
        .O(\IP2Bus_Data[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFFFFF7070)) 
    \IP2Bus_Data[1]_i_54 
       (.I0(\IP2Bus_Data[2]_i_10_0 [1]),
        .I1(bank13_read[184]),
        .I2(\IP2Bus_Data[1]_i_101_n_0 ),
        .I3(\IP2Bus_Data[1]_i_102_n_0 ),
        .I4(\IP2Bus_Data[31]_i_43_n_0 ),
        .I5(\IP2Bus_Data[31]_i_42_n_0 ),
        .O(\IP2Bus_Data[1]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[1]_i_55 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[15]_i_3_1 [1]),
        .I3(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8A808080AAAAAAAA)) 
    \IP2Bus_Data[1]_i_56 
       (.I0(\IP2Bus_Data[23]_i_51_n_0 ),
        .I1(\IP2Bus_Data[3]_i_32_0 [1]),
        .I2(bank15_read[2]),
        .I3(bank15_read[3]),
        .I4(\IP2Bus_Data[3]_i_32_1 [1]),
        .I5(\IP2Bus_Data[1]_i_103_n_0 ),
        .O(\IP2Bus_Data[1]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \IP2Bus_Data[1]_i_57 
       (.I0(\IP2Bus_Data[0]_i_40_n_0 ),
        .I1(\IP2Bus_Data[1]_i_104_n_0 ),
        .I2(\IP2Bus_Data[1]_i_105_n_0 ),
        .I3(\IP2Bus_Data[1]_i_106_n_0 ),
        .I4(\IP2Bus_Data[1]_i_107_n_0 ),
        .O(\IP2Bus_Data[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFBFBAAAAAAAA)) 
    \IP2Bus_Data[1]_i_58 
       (.I0(\IP2Bus_Data[1]_i_108_n_0 ),
        .I1(\IP2Bus_Data[1]_i_109_n_0 ),
        .I2(\IP2Bus_Data[1]_i_110_n_0 ),
        .I3(bank15_read[181]),
        .I4(\IP2Bus_Data[2]_i_31_1 [1]),
        .I5(\IP2Bus_Data[22]_i_15_n_0 ),
        .O(\IP2Bus_Data[1]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[1]_i_59 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [1]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4FFFFF4FFF)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\IP2Bus_Data[1]_i_20_n_0 ),
        .I1(\IP2Bus_Data[1]_i_21_n_0 ),
        .I2(\IP2Bus_Data_reg[24] ),
        .I3(\IP2Bus_Data_reg[15]_0 [1]),
        .I4(\IP2Bus_Data[15]_i_9_n_0 ),
        .I5(\IP2Bus_Data[1]_i_22_n_0 ),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFAFEFBFFFBFFF)) 
    \IP2Bus_Data[1]_i_60 
       (.I0(\IP2Bus_Data[3]_i_109_n_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\IP2Bus_Data[1]_i_24_0 [1]),
        .I4(\IP2Bus_Data[1]_i_24_1 ),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDFDDD)) 
    \IP2Bus_Data[1]_i_61 
       (.I0(\IP2Bus_Data[3]_i_125_n_0 ),
        .I1(\IP2Bus_Data[3]_i_124_n_0 ),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\IP2Bus_Data[1]_i_25_1 [1]),
        .I5(\IP2Bus_Data[1]_i_112_n_0 ),
        .O(\IP2Bus_Data[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFF4FF444F444F444)) 
    \IP2Bus_Data[1]_i_62 
       (.I0(\IP2Bus_Data[1]_i_113_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [1]),
        .I4(\IP2Bus_Data[2]_i_157_n_0 ),
        .I5(\IP2Bus_Data[1]_i_25_0 [1]),
        .O(\IP2Bus_Data[1]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[1]_i_63 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \IP2Bus_Data[1]_i_64 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[4]),
        .I5(axi_RdAck_reg[5]),
        .O(bank5_read[64]));
  LUT6 #(
    .INIT(64'h00000000BAAABFFF)) 
    \IP2Bus_Data[1]_i_65 
       (.I0(\IP2Bus_Data[31]_i_66_n_0 ),
        .I1(\IP2Bus_Data[1]_i_28_0 [1]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(adc31_disable_tdd_obs_input_reg),
        .I4(\IP2Bus_Data[1]_i_114_n_0 ),
        .I5(\IP2Bus_Data[1]_i_115_n_0 ),
        .O(\IP2Bus_Data[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007FFF7F)) 
    \IP2Bus_Data[1]_i_66 
       (.I0(\IP2Bus_Data[2]_i_64_0 [1]),
        .I1(\adc3_multi_band_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(bank5_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_2 [1]),
        .I5(bank5_read[192]),
        .O(\IP2Bus_Data[1]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \IP2Bus_Data[1]_i_67 
       (.I0(\IP2Bus_Data[1]_i_116_n_0 ),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(\IP2Bus_Data[1]_i_30_0 [1]),
        .I4(\IP2Bus_Data[2]_i_162_n_0 ),
        .O(\IP2Bus_Data[1]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \IP2Bus_Data[1]_i_68 
       (.I0(\IP2Bus_Data[1]_i_117_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .I2(\IP2Bus_Data[1]_i_30_1 [1]),
        .I3(\IP2Bus_Data[2]_i_164_n_0 ),
        .I4(bank3_read[139]),
        .I5(\IP2Bus_Data[15]_i_29_0 [1]),
        .O(\IP2Bus_Data[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h8000A02080008000)) 
    \IP2Bus_Data[1]_i_69 
       (.I0(\IP2Bus_Data[13]_i_80_n_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(\IP2Bus_Data[1]_i_31_0 [1]),
        .I4(\IP2Bus_Data[1]_i_31_1 ),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h0008008800880088)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(axi_read_req_r_reg_6),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[12]),
        .I4(Bus2IP_RdCE),
        .I5(\IP2Bus_Data[15]_i_26_1 [1]),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_70 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank3_read[129]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[1]_i_71 
       (.I0(bank1_read[193]),
        .I1(\adc3_multi_band_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\IP2Bus_Data[1]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[1]_i_72 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[1]_i_35_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[153]));
  LUT6 #(
    .INIT(64'hFF00FF00F8000800)) 
    \IP2Bus_Data[1]_i_73 
       (.I0(adc33_disable_tdd_obs_input_reg),
        .I1(\IP2Bus_Data[1]_i_35_2 [1]),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\IP2Bus_Data[1]_i_35_3 [1]),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[1]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h0F55DD55)) 
    \IP2Bus_Data[1]_i_74 
       (.I0(\IP2Bus_Data[1]_i_35_1 [1]),
        .I1(\adc3_fifo_disable_reg[0] ),
        .I2(\IP2Bus_Data[15]_i_25_0 [1]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[1]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \IP2Bus_Data[1]_i_75 
       (.I0(\IP2Bus_Data[23]_i_49_n_0 ),
        .I1(bank1_read[138]),
        .I2(\IP2Bus_Data[9]_i_34_n_0 ),
        .I3(bank1_read[131]),
        .I4(bank1_read[132]),
        .I5(bank1_read[130]),
        .O(\IP2Bus_Data[1]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_76 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank1_read[64]));
  LUT6 #(
    .INIT(64'h040004000C000000)) 
    \IP2Bus_Data[1]_i_77 
       (.I0(\IP2Bus_Data[1]_i_36_0 ),
        .I1(dac01_irq_en),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(adc3_cmn_irq_en_reg),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[1]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[1]_i_78 
       (.I0(\IP2Bus_Data[7]_i_39_0 [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(axi_read_req_r_reg_3),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\IP2Bus_Data_reg[15]_2 [1]),
        .O(\IP2Bus_Data[1]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[1]_i_79 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .I2(axi_read_req_r_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[1]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h5455545454555455)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(\IP2Bus_Data_reg[3]_0 ),
        .I1(\IP2Bus_Data[3]_i_68_n_0 ),
        .I2(\IP2Bus_Data[1]_i_23_n_0 ),
        .I3(\IP2Bus_Data[3]_i_63_n_0 ),
        .I4(\IP2Bus_Data[1]_i_24_n_0 ),
        .I5(\IP2Bus_Data[1]_i_25_n_0 ),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \IP2Bus_Data[1]_i_80 
       (.I0(\IP2Bus_Data[2]_i_50_0 [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[0]_i_94_0 ),
        .O(\IP2Bus_Data[1]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[1]_i_81 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(axi_read_req_r_reg),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[1]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \IP2Bus_Data[1]_i_82 
       (.I0(CONTROL_ADC0[1]),
        .I1(bank9_read[145]),
        .I2(data23__3[1]),
        .O(\IP2Bus_Data[1]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hCCDFFFFFFFDFFFFF)) 
    \IP2Bus_Data[1]_i_83 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(bank9_read[149]),
        .I2(CONTROL_ADC1[1]),
        .I3(adc30_disable_tdd_obs_input_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(CONTROL_ADC0[6]),
        .O(\IP2Bus_Data[1]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_84 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank9_read[155]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_85 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .O(bank9_read[180]));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[1]_i_86 
       (.I0(bank9_read[196]),
        .I1(\IP2Bus_Data[2]_i_49_0 [1]),
        .I2(bank9_read[194]),
        .I3(bank9_read[195]),
        .I4(\IP2Bus_Data[23]_i_13_0 [1]),
        .I5(\IP2Bus_Data_reg[31] [1]),
        .O(\IP2Bus_Data[1]_i_86_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[1]_i_87 
       (.I0(\IP2Bus_Data[31]_i_8_0 [1]),
        .I1(bank9_read[192]),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[31]_i_8_1 [1]),
        .O(\IP2Bus_Data[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFFDFDFFFFF)) 
    \IP2Bus_Data[1]_i_88 
       (.I0(\IP2Bus_Data[2]_i_3_0 [1]),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[15]_i_2_1 [1]),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[1]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF77FF)) 
    \IP2Bus_Data[1]_i_89 
       (.I0(status[1]),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\IP2Bus_Data[3]_i_31_0 [1]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[1]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A000000)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data[13]_i_22_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_1 [1]),
        .I3(\IP2Bus_Data[13]_i_54_n_0 ),
        .I4(\IP2Bus_Data[1]_i_26_n_0 ),
        .I5(\IP2Bus_Data[1]_i_27_n_0 ),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    \IP2Bus_Data[1]_i_90 
       (.I0(\IP2Bus_Data[19]_i_22_n_0 ),
        .I1(\IP2Bus_Data[19]_i_23_n_0 ),
        .I2(\IP2Bus_Data[19]_i_24_n_0 ),
        .I3(\IP2Bus_Data[14]_i_46_n_0 ),
        .I4(\IP2Bus_Data[1]_i_119_n_0 ),
        .I5(\IP2Bus_Data[14]_i_47_n_0 ),
        .O(\IP2Bus_Data[1]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[1]_i_91 
       (.I0(\IP2Bus_Data[2]_i_40_2 [1]),
        .I1(bank11_read[181]),
        .I2(\IP2Bus_Data[2]_i_40_0 [1]),
        .I3(bank11_read[182]),
        .I4(bank11_read[183]),
        .I5(\IP2Bus_Data[2]_i_40_1 [1]),
        .O(\IP2Bus_Data[1]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEEEEEEE)) 
    \IP2Bus_Data[1]_i_92 
       (.I0(\IP2Bus_Data[1]_i_120_n_0 ),
        .I1(\IP2Bus_Data[16]_i_20_n_0 ),
        .I2(\IP2Bus_Data[31]_i_6_3 [1]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_calibration_delay_i_reg[0] ),
        .I5(\IP2Bus_Data[1]_i_121_n_0 ),
        .O(\IP2Bus_Data[1]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'h0200F200)) 
    \IP2Bus_Data[1]_i_93 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(\IP2Bus_Data[1]_i_51_2 [1]),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[1]_i_51_3 [1]),
        .O(\IP2Bus_Data[1]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[1]_i_94 
       (.I0(\adc3_calibration_shift0_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_37_0 [1]),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[1]_i_51_0 [1]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[1]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hFE00EE00)) 
    \IP2Bus_Data[1]_i_95 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(adc30_disable_tdd_obs_input_reg),
        .I2(\IP2Bus_Data[1]_i_51_1 [1]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[1]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \IP2Bus_Data[1]_i_96 
       (.I0(\IP2Bus_Data[3]_i_14_0 [1]),
        .I1(bank13_read[3]),
        .I2(bank13_read[2]),
        .I3(\IP2Bus_Data[3]_i_14_1 [1]),
        .I4(\IP2Bus_Data[2]_i_151_n_0 ),
        .I5(\IP2Bus_Data[15]_i_3_0 [1]),
        .O(\IP2Bus_Data[1]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F5F5F3FFF)) 
    \IP2Bus_Data[1]_i_97 
       (.I0(\IP2Bus_Data[1]_i_53_1 [1]),
        .I1(\IP2Bus_Data[1]_i_122_n_0 ),
        .I2(\IP2Bus_Data[31]_i_71_n_0 ),
        .I3(\IP2Bus_Data[1]_i_123_n_0 ),
        .I4(bank13_read[154]),
        .I5(\IP2Bus_Data[31]_i_69_n_0 ),
        .O(\IP2Bus_Data[1]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAACF0000AACF)) 
    \IP2Bus_Data[1]_i_98 
       (.I0(\IP2Bus_Data[1]_i_53_2 [1]),
        .I1(\IP2Bus_Data[1]_i_53_3 [1]),
        .I2(bank13_read[153]),
        .I3(bank13_read[152]),
        .I4(bank13_read[140]),
        .I5(\IP2Bus_Data[1]_i_53_4 [1]),
        .O(\IP2Bus_Data[1]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h7777FF7FFF0FFF0F)) 
    \IP2Bus_Data[1]_i_99 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\IP2Bus_Data_reg[23] [1]),
        .I3(\IP2Bus_Data[23]_i_32_n_0 ),
        .I4(\IP2Bus_Data[15]_i_13_0 [1]),
        .I5(\IP2Bus_Data[12]_i_40_n_0 ),
        .O(\IP2Bus_Data[1]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\IP2Bus_Data[20]_i_3_n_0 ),
        .I2(\IP2Bus_Data[20]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[20]_i_5_n_0 ),
        .I5(\IP2Bus_Data[20]_i_6_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \IP2Bus_Data[20]_i_10 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_18_1 [20]),
        .I2(bank13_read[192]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_0 [20]),
        .I5(\IP2Bus_Data[20]_i_18_n_0 ),
        .O(\IP2Bus_Data[20]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[20]_i_11 
       (.I0(\IP2Bus_Data[31]_i_3_3 [20]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [20]),
        .O(\IP2Bus_Data[20]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[20]_i_12 
       (.I0(\IP2Bus_Data[20]_i_19_n_0 ),
        .I1(\IP2Bus_Data[31]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [20]),
        .I4(\IP2Bus_Data[23]_i_43_n_0 ),
        .O(\IP2Bus_Data[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    \IP2Bus_Data[20]_i_13 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[23]_i_44_n_0 ),
        .I2(\IP2Bus_Data[20]_i_20_n_0 ),
        .I3(\IP2Bus_Data[23]_i_70_0 ),
        .I4(\IP2Bus_Data[23]_i_5_1 [19]),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[20]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[20]_i_14 
       (.I0(\IP2Bus_Data_reg[31]_1 [20]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [20]),
        .O(\IP2Bus_Data[20]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[20]_i_15 
       (.I0(\IP2Bus_Data_reg[31] [20]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[23]_i_13_0 [20]),
        .I3(bank9_read[195]),
        .O(\IP2Bus_Data[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \IP2Bus_Data[20]_i_16 
       (.I0(\IP2Bus_Data[31]_i_23_0 [20]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[20]_i_21_n_0 ),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [20]),
        .I5(\IP2Bus_Data[22]_i_23_n_0 ),
        .O(\IP2Bus_Data[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4777777744444444)) 
    \IP2Bus_Data[20]_i_17 
       (.I0(\IP2Bus_Data[31]_i_6_2 [20]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_1 [20]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[20]_i_22_n_0 ),
        .O(\IP2Bus_Data[20]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hDFDF55DF)) 
    \IP2Bus_Data[20]_i_18 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[25]_i_28_n_0 ),
        .I2(\IP2Bus_Data[31]_i_6_0 [20]),
        .I3(\IP2Bus_Data[23]_i_9_0 [20]),
        .I4(\IP2Bus_Data[23]_i_62_n_0 ),
        .O(\IP2Bus_Data[20]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[20]_i_19 
       (.I0(\IP2Bus_Data[31]_i_3_0 [20]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [20]),
        .O(\IP2Bus_Data[20]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hD0DDFFFF)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\IP2Bus_Data[20]_i_7_n_0 ),
        .I2(\IP2Bus_Data[23]_i_14_n_0 ),
        .I3(STATUS_COMMON[20]),
        .I4(\IP2Bus_Data[18]_i_4_n_0 ),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[20]_i_20 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [20]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [20]),
        .O(\IP2Bus_Data[20]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[20]_i_21 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [20]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [20]),
        .O(\IP2Bus_Data[20]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[20]_i_22 
       (.I0(\IP2Bus_Data[16]_i_32_n_0 ),
        .I1(\IP2Bus_Data[23]_i_34_0 [20]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [20]),
        .I4(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\IP2Bus_Data[20]_i_8_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEAEA)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\IP2Bus_Data[20]_i_9_n_0 ),
        .I1(\IP2Bus_Data[23]_i_8_n_0 ),
        .I2(\IP2Bus_Data[20]_i_10_n_0 ),
        .I3(\IP2Bus_Data[23]_i_10_n_0 ),
        .I4(\IP2Bus_Data_reg[23] [20]),
        .I5(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data[20]_i_11_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data[20]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_0 [20]),
        .I4(\IP2Bus_Data[23]_i_15_n_0 ),
        .I5(\IP2Bus_Data[20]_i_13_n_0 ),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(\IP2Bus_Data[23]_i_19_n_0 ),
        .I1(\IP2Bus_Data[30]_i_14_n_0 ),
        .I2(\IP2Bus_Data[20]_i_14_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [20]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \IP2Bus_Data[20]_i_7 
       (.I0(\IP2Bus_Data[20]_i_15_n_0 ),
        .I1(\IP2Bus_Data[23]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [20]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [20]),
        .O(\IP2Bus_Data[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[20]_i_8 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[22]_i_15_n_0 ),
        .I2(\IP2Bus_Data[20]_i_16_n_0 ),
        .I3(\IP2Bus_Data[23]_i_25_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [20]),
        .O(\IP2Bus_Data[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002AAAA00020002)) 
    \IP2Bus_Data[20]_i_9 
       (.I0(\IP2Bus_Data[16]_i_8_n_0 ),
        .I1(\IP2Bus_Data[14]_i_16_n_0 ),
        .I2(bank11_read[184]),
        .I3(\IP2Bus_Data[20]_i_17_n_0 ),
        .I4(\IP2Bus_Data[16]_i_9_n_0 ),
        .I5(\IP2Bus_Data[23]_i_3_0 [20]),
        .O(\IP2Bus_Data[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[21]_i_2_n_0 ),
        .I1(\IP2Bus_Data[21]_i_3_n_0 ),
        .I2(\IP2Bus_Data[21]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[21]_i_5_n_0 ),
        .I5(\IP2Bus_Data[21]_i_6_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \IP2Bus_Data[21]_i_10 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data[23]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [21]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [21]),
        .O(\IP2Bus_Data[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[21]_i_11 
       (.I0(axi_RdAck_reg[10]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[8]),
        .I4(axi_RdAck_reg[12]),
        .I5(\IP2Bus_Data[21]_i_21_n_0 ),
        .O(\IP2Bus_Data[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[21]_i_12 
       (.I0(\IP2Bus_Data[30]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [21]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [21]),
        .O(\IP2Bus_Data[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \IP2Bus_Data[21]_i_14 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [21]),
        .I2(\IP2Bus_Data[23]_i_5_0 [21]),
        .I3(\IP2Bus_Data[23]_i_43_n_0 ),
        .I4(\IP2Bus_Data[31]_i_32_n_0 ),
        .I5(\IP2Bus_Data[21]_i_22_n_0 ),
        .O(\IP2Bus_Data[21]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[21]_i_15 
       (.I0(bank5_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_2 [21]),
        .I2(\IP2Bus_Data[31]_i_3_3 [21]),
        .I3(bank5_read[192]),
        .O(\IP2Bus_Data[21]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[21]_i_16 
       (.I0(\IP2Bus_Data[21]_i_23_n_0 ),
        .I1(\IP2Bus_Data[23]_i_70_0 ),
        .I2(\IP2Bus_Data[23]_i_5_1 [20]),
        .I3(\IP2Bus_Data[23]_i_44_n_0 ),
        .O(\IP2Bus_Data[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \IP2Bus_Data[21]_i_17 
       (.I0(\IP2Bus_Data[31]_i_23_0 [21]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[21]_i_24_n_0 ),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [21]),
        .I5(\IP2Bus_Data[22]_i_23_n_0 ),
        .O(\IP2Bus_Data[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4777777744444444)) 
    \IP2Bus_Data[21]_i_18 
       (.I0(\IP2Bus_Data[31]_i_6_2 [21]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_1 [21]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[21]_i_25_n_0 ),
        .O(\IP2Bus_Data[21]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hDFDF55DF)) 
    \IP2Bus_Data[21]_i_19 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_62_n_0 ),
        .I2(\IP2Bus_Data[23]_i_9_0 [21]),
        .I3(\IP2Bus_Data[31]_i_6_0 [21]),
        .I4(\IP2Bus_Data[25]_i_28_n_0 ),
        .O(\IP2Bus_Data[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data[21]_i_7_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[21]_i_20 
       (.I0(\IP2Bus_Data_reg[31] [21]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[23]_i_13_0 [21]),
        .I3(bank9_read[195]),
        .O(\IP2Bus_Data[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \IP2Bus_Data[21]_i_21 
       (.I0(\IP2Bus_Data[25]_i_24_n_0 ),
        .I1(\IP2Bus_Data[5]_i_17_0 ),
        .I2(\IP2Bus_Data[5]_i_17_1 ),
        .I3(axi_RdAck_reg[5]),
        .I4(axi_read_req_r_i_2__1_n_0),
        .I5(\IP2Bus_Data[25]_i_32_n_0 ),
        .O(\IP2Bus_Data[21]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[21]_i_22 
       (.I0(\IP2Bus_Data[31]_i_3_0 [21]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [21]),
        .O(\IP2Bus_Data[21]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[21]_i_23 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [21]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [21]),
        .O(\IP2Bus_Data[21]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[21]_i_24 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [21]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [21]),
        .O(\IP2Bus_Data[21]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[21]_i_25 
       (.I0(\IP2Bus_Data[16]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [21]),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_39_n_0 ),
        .I4(\IP2Bus_Data[23]_i_34_0 [21]),
        .O(\IP2Bus_Data[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h000000002A222A2A)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\IP2Bus_Data[21]_i_8_n_0 ),
        .I1(\IP2Bus_Data[23]_i_8_n_0 ),
        .I2(\IP2Bus_Data[21]_i_9_n_0 ),
        .I3(\IP2Bus_Data[23]_i_10_n_0 ),
        .I4(\IP2Bus_Data_reg[23] [21]),
        .I5(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[23]_i_12_n_0 ),
        .I2(\IP2Bus_Data[21]_i_10_n_0 ),
        .I3(\IP2Bus_Data[23]_i_14_n_0 ),
        .I4(STATUS_COMMON[21]),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABBBBAAAAAAAA)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(\IP2Bus_Data[21]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[1] ),
        .I2(\IP2Bus_Data_reg[23]_1 [21]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[21]_i_12_n_0 ),
        .I5(\IP2Bus_Data[23]_i_19_n_0 ),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88808080AAAAAAAA)) 
    \IP2Bus_Data[21]_i_6 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data_reg[18]_0 ),
        .I2(\IP2Bus_Data[21]_i_14_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[21]_i_15_n_0 ),
        .I5(\IP2Bus_Data[21]_i_16_n_0 ),
        .O(\IP2Bus_Data[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[21]_i_7 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[22]_i_15_n_0 ),
        .I2(\IP2Bus_Data[21]_i_17_n_0 ),
        .I3(\IP2Bus_Data[23]_i_25_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [21]),
        .O(\IP2Bus_Data[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FEFEFFFFFFFF)) 
    \IP2Bus_Data[21]_i_8 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(bank11_read[184]),
        .I2(\IP2Bus_Data[21]_i_18_n_0 ),
        .I3(\IP2Bus_Data[16]_i_9_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [21]),
        .I5(\IP2Bus_Data[16]_i_8_n_0 ),
        .O(\IP2Bus_Data[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \IP2Bus_Data[21]_i_9 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_18_1 [21]),
        .I2(bank13_read[192]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_0 [21]),
        .I5(\IP2Bus_Data[21]_i_19_n_0 ),
        .O(\IP2Bus_Data[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[22]_i_2_n_0 ),
        .I1(\IP2Bus_Data[22]_i_3_n_0 ),
        .I2(\IP2Bus_Data[22]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[22]_i_5_n_0 ),
        .I5(\IP2Bus_Data[22]_i_6_n_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAEAEAEFF)) 
    \IP2Bus_Data[22]_i_10 
       (.I0(\IP2Bus_Data[22]_i_19_n_0 ),
        .I1(bank9_read[192]),
        .I2(\IP2Bus_Data[31]_i_8_0 [22]),
        .I3(\IP2Bus_Data[31]_i_8_1 [22]),
        .I4(\IP2Bus_Data[31]_i_58_n_0 ),
        .O(\IP2Bus_Data[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[22]_i_11 
       (.I0(\IP2Bus_Data[22]_i_20_n_0 ),
        .I1(\IP2Bus_Data[31]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [22]),
        .I4(\IP2Bus_Data[23]_i_43_n_0 ),
        .O(\IP2Bus_Data[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[22]_i_12 
       (.I0(\IP2Bus_Data[31]_i_3_3 [22]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [22]),
        .O(\IP2Bus_Data[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    \IP2Bus_Data[22]_i_13 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[23]_i_44_n_0 ),
        .I2(\IP2Bus_Data[22]_i_21_n_0 ),
        .I3(\IP2Bus_Data[23]_i_70_0 ),
        .I4(\IP2Bus_Data[23]_i_5_1 [21]),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[22]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[22]_i_14 
       (.I0(\IP2Bus_Data_reg[31]_1 [22]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [22]),
        .O(\IP2Bus_Data[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \IP2Bus_Data[22]_i_15 
       (.I0(\IP2Bus_Data[23]_i_54_n_0 ),
        .I1(\IP2Bus_Data[23]_i_58_n_0 ),
        .I2(\IP2Bus_Data[23]_i_57_n_0 ),
        .I3(\IP2Bus_Data[4]_i_19_n_0 ),
        .I4(\IP2Bus_Data[23]_i_56_n_0 ),
        .I5(\IP2Bus_Data[23]_i_55_n_0 ),
        .O(\IP2Bus_Data[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF70FFFFFF70)) 
    \IP2Bus_Data[22]_i_16 
       (.I0(\IP2Bus_Data[31]_i_23_0 [22]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[22]_i_22_n_0 ),
        .I3(\IP2Bus_Data[22]_i_23_n_0 ),
        .I4(bank15_read[192]),
        .I5(\IP2Bus_Data[31]_i_23_1 [22]),
        .O(\IP2Bus_Data[22]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hDFDF55DF)) 
    \IP2Bus_Data[22]_i_17 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_62_n_0 ),
        .I2(\IP2Bus_Data[23]_i_9_0 [22]),
        .I3(\IP2Bus_Data[31]_i_6_0 [22]),
        .I4(\IP2Bus_Data[25]_i_28_n_0 ),
        .O(\IP2Bus_Data[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4777777744444444)) 
    \IP2Bus_Data[22]_i_18 
       (.I0(\IP2Bus_Data[31]_i_6_2 [22]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_1 [22]),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[22]_i_24_n_0 ),
        .O(\IP2Bus_Data[22]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[22]_i_19 
       (.I0(\IP2Bus_Data_reg[31] [22]),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[23]_i_13_0 [22]),
        .I4(\IP2Bus_Data[17]_i_18_n_0 ),
        .O(\IP2Bus_Data[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data[22]_i_7_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[22]_i_20 
       (.I0(\IP2Bus_Data[31]_i_3_0 [22]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [22]),
        .O(\IP2Bus_Data[22]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[22]_i_21 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [22]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [22]),
        .O(\IP2Bus_Data[22]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[22]_i_22 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [22]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [22]),
        .O(\IP2Bus_Data[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0002A80000000000)) 
    \IP2Bus_Data[22]_i_23 
       (.I0(\IP2Bus_Data[0]_i_27_0 ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_RdAck_reg[3]),
        .I5(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[22]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[22]_i_24 
       (.I0(\IP2Bus_Data[16]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [22]),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_39_n_0 ),
        .I4(\IP2Bus_Data[23]_i_34_0 [22]),
        .O(\IP2Bus_Data[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007577)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\IP2Bus_Data[23]_i_8_n_0 ),
        .I1(\IP2Bus_Data[22]_i_8_n_0 ),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [22]),
        .I4(\IP2Bus_Data_reg[25] ),
        .I5(\IP2Bus_Data[22]_i_9_n_0 ),
        .O(\IP2Bus_Data[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[23]_i_12_n_0 ),
        .I2(\IP2Bus_Data[22]_i_10_n_0 ),
        .I3(\IP2Bus_Data[23]_i_14_n_0 ),
        .I4(STATUS_COMMON[22]),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [22]),
        .I2(\IP2Bus_Data[22]_i_11_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[22]_i_12_n_0 ),
        .I5(\IP2Bus_Data[22]_i_13_n_0 ),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \IP2Bus_Data[22]_i_6 
       (.I0(\IP2Bus_Data[23]_i_19_n_0 ),
        .I1(\IP2Bus_Data[30]_i_14_n_0 ),
        .I2(\IP2Bus_Data[22]_i_14_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [22]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[22]_i_7 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[22]_i_15_n_0 ),
        .I2(\IP2Bus_Data[22]_i_16_n_0 ),
        .I3(\IP2Bus_Data[23]_i_25_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [22]),
        .O(\IP2Bus_Data[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \IP2Bus_Data[22]_i_8 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_18_1 [22]),
        .I2(bank13_read[192]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_0 [22]),
        .I5(\IP2Bus_Data[22]_i_17_n_0 ),
        .O(\IP2Bus_Data[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002AAAA00020002)) 
    \IP2Bus_Data[22]_i_9 
       (.I0(\IP2Bus_Data[16]_i_8_n_0 ),
        .I1(\IP2Bus_Data[14]_i_16_n_0 ),
        .I2(bank11_read[184]),
        .I3(\IP2Bus_Data[22]_i_18_n_0 ),
        .I4(\IP2Bus_Data[16]_i_9_n_0 ),
        .I5(\IP2Bus_Data[23]_i_3_0 [22]),
        .O(\IP2Bus_Data[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data[23]_i_2_n_0 ),
        .I1(\IP2Bus_Data[23]_i_3_n_0 ),
        .I2(\IP2Bus_Data[23]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[23]_i_5_n_0 ),
        .I5(\IP2Bus_Data[23]_i_6_n_0 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[23]_i_10 
       (.I0(\IP2Bus_Data[23]_i_31_n_0 ),
        .I1(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0002AAAA00020002)) 
    \IP2Bus_Data[23]_i_11 
       (.I0(\IP2Bus_Data[16]_i_8_n_0 ),
        .I1(\IP2Bus_Data[14]_i_16_n_0 ),
        .I2(bank11_read[184]),
        .I3(\IP2Bus_Data[23]_i_34_n_0 ),
        .I4(\IP2Bus_Data[16]_i_9_n_0 ),
        .I5(\IP2Bus_Data[23]_i_3_0 [23]),
        .O(\IP2Bus_Data[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \IP2Bus_Data[23]_i_12 
       (.I0(\IP2Bus_Data[31]_i_55_n_0 ),
        .I1(\IP2Bus_Data[18]_i_12_n_0 ),
        .I2(bank9_read[184]),
        .O(\IP2Bus_Data[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \IP2Bus_Data[23]_i_13 
       (.I0(\IP2Bus_Data[23]_i_35_n_0 ),
        .I1(\IP2Bus_Data[23]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [23]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [23]),
        .O(\IP2Bus_Data[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[23]_i_14 
       (.I0(\IP2Bus_Data[23]_i_37_n_0 ),
        .I1(\IP2Bus_Data[18]_i_16_n_0 ),
        .I2(bank9_read[138]),
        .O(\IP2Bus_Data[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \IP2Bus_Data[23]_i_15 
       (.I0(\IP2Bus_Data[31]_i_35_n_0 ),
        .I1(\IP2Bus_Data[23]_i_39_n_0 ),
        .I2(bank5_read[138]),
        .I3(\IP2Bus_Data[23]_i_41_n_0 ),
        .O(\IP2Bus_Data[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[23]_i_16 
       (.I0(\IP2Bus_Data[23]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [23]),
        .I4(\IP2Bus_Data[23]_i_43_n_0 ),
        .O(\IP2Bus_Data[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[23]_i_17 
       (.I0(\IP2Bus_Data[31]_i_3_3 [23]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [23]),
        .O(\IP2Bus_Data[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFBF)) 
    \IP2Bus_Data[23]_i_18 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[23]_i_44_n_0 ),
        .I2(\IP2Bus_Data[23]_i_45_n_0 ),
        .I3(\IP2Bus_Data[23]_i_70_0 ),
        .I4(\IP2Bus_Data[23]_i_5_1 [22]),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[23]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hA2AAAAAA)) 
    \IP2Bus_Data[23]_i_19 
       (.I0(\IP2Bus_Data[30]_i_13_n_0 ),
        .I1(\IP2Bus_Data[30]_i_23_n_0 ),
        .I2(\IP2Bus_Data[30]_i_24_n_0 ),
        .I3(\IP2Bus_Data[9]_i_20_n_0 ),
        .I4(\IP2Bus_Data[23]_i_47_n_0 ),
        .O(\IP2Bus_Data[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\IP2Bus_Data[23]_i_7_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[23]_i_20 
       (.I0(\IP2Bus_Data_reg[31]_1 [23]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [23]),
        .O(\IP2Bus_Data[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[23]_i_21 
       (.I0(\IP2Bus_Data[0]_i_60_0 ),
        .I1(\IP2Bus_Data[30]_i_23_n_0 ),
        .I2(\IP2Bus_Data[23]_i_49_n_0 ),
        .I3(axi_RdAck_r_reg),
        .I4(\adc3_slice3_irq_en_reg[2] ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\IP2Bus_Data[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888088)) 
    \IP2Bus_Data[23]_i_22 
       (.I0(\IP2Bus_Data[23]_i_50_n_0 ),
        .I1(\IP2Bus_Data[23]_i_51_n_0 ),
        .I2(\IP2Bus_Data[23]_i_52_n_0 ),
        .I3(\IP2Bus_Data[4]_i_19_n_0 ),
        .I4(\IP2Bus_Data[23]_i_53_n_0 ),
        .I5(\IP2Bus_Data[23]_i_54_n_0 ),
        .O(\IP2Bus_Data[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \IP2Bus_Data[23]_i_23 
       (.I0(\IP2Bus_Data[23]_i_55_n_0 ),
        .I1(\IP2Bus_Data[23]_i_56_n_0 ),
        .I2(\IP2Bus_Data[4]_i_19_n_0 ),
        .I3(\IP2Bus_Data[23]_i_57_n_0 ),
        .I4(\IP2Bus_Data[23]_i_58_n_0 ),
        .I5(\IP2Bus_Data[23]_i_54_n_0 ),
        .O(\IP2Bus_Data[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \IP2Bus_Data[23]_i_24 
       (.I0(\IP2Bus_Data[31]_i_23_0 [23]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[23]_i_59_n_0 ),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [23]),
        .I5(bank15_read[184]),
        .O(\IP2Bus_Data[23]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[23]_i_25 
       (.I0(\IP2Bus_Data[23]_i_60_n_0 ),
        .I1(\IP2Bus_Data[0]_i_40_n_0 ),
        .O(\IP2Bus_Data[23]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hFFFFFAEA)) 
    \IP2Bus_Data[23]_i_26 
       (.I0(\IP2Bus_Data[25]_i_28_n_0 ),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_sample_rate_reg[0] ),
        .I4(bank13_read[192]),
        .O(\IP2Bus_Data[23]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD57FFFFFFFFFF)) 
    \IP2Bus_Data[23]_i_27 
       (.I0(\IP2Bus_Data[0]_i_27_0 ),
        .I1(axi_RdAck_reg[0]),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_RdAck_reg[3]),
        .I5(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[23]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \IP2Bus_Data[23]_i_28 
       (.I0(\IP2Bus_Data[31]_i_71_n_0 ),
        .I1(\IP2Bus_Data[31]_i_70_n_0 ),
        .I2(\IP2Bus_Data[31]_i_69_n_0 ),
        .I3(\IP2Bus_Data[18]_i_24_n_0 ),
        .I4(\IP2Bus_Data[3]_i_43_n_0 ),
        .O(\IP2Bus_Data[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \IP2Bus_Data[23]_i_29 
       (.I0(\IP2Bus_Data[23]_i_27_n_0 ),
        .I1(\IP2Bus_Data[23]_i_26_n_0 ),
        .I2(\IP2Bus_Data[31]_i_71_n_0 ),
        .I3(\IP2Bus_Data[31]_i_70_n_0 ),
        .I4(\IP2Bus_Data[31]_i_69_n_0 ),
        .I5(\IP2Bus_Data[31]_i_68_n_0 ),
        .O(\IP2Bus_Data[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007757)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(\IP2Bus_Data[23]_i_8_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[23] [23]),
        .I3(\IP2Bus_Data[23]_i_10_n_0 ),
        .I4(\IP2Bus_Data_reg[25] ),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[23]_i_30 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_0 [23]),
        .I2(\IP2Bus_Data[25]_i_28_n_0 ),
        .I3(\IP2Bus_Data[23]_i_9_0 [23]),
        .I4(\IP2Bus_Data[23]_i_62_n_0 ),
        .O(\IP2Bus_Data[23]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \IP2Bus_Data[23]_i_31 
       (.I0(\IP2Bus_Data[18]_i_24_n_0 ),
        .I1(\IP2Bus_Data[3]_i_43_n_0 ),
        .I2(\IP2Bus_Data[31]_i_71_n_0 ),
        .I3(\IP2Bus_Data[31]_i_70_n_0 ),
        .I4(\IP2Bus_Data[31]_i_69_n_0 ),
        .O(\IP2Bus_Data[23]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[23]_i_32 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[23]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[23]_i_33 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\adc3_calibration_shift4_reg[0] ),
        .O(bank11_read[184]));
  LUT6 #(
    .INIT(64'h00007F00FFFF7F00)) 
    \IP2Bus_Data[23]_i_34 
       (.I0(\IP2Bus_Data[31]_i_6_1 [23]),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[23]_i_63_n_0 ),
        .I4(bank11_read[192]),
        .I5(\IP2Bus_Data[31]_i_6_2 [23]),
        .O(\IP2Bus_Data[23]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[23]_i_35 
       (.I0(\IP2Bus_Data_reg[31] [23]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[23]_i_13_0 [23]),
        .I3(bank9_read[195]),
        .O(\IP2Bus_Data[23]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \IP2Bus_Data[23]_i_36 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .O(\IP2Bus_Data[23]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \IP2Bus_Data[23]_i_37 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .O(\IP2Bus_Data[23]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[23]_i_38 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .O(bank9_read[138]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[23]_i_39 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data[13]_i_54_n_0 ),
        .O(\IP2Bus_Data[23]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h22F20000)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\IP2Bus_Data[23]_i_13_n_0 ),
        .I2(STATUS_COMMON[23]),
        .I3(\IP2Bus_Data[23]_i_14_n_0 ),
        .I4(\IP2Bus_Data[18]_i_4_n_0 ),
        .O(\IP2Bus_Data[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[23]_i_40 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .O(bank5_read[138]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    \IP2Bus_Data[23]_i_41 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_4),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(axi_read_req_r_reg_11),
        .I4(\IP2Bus_Data[23]_i_64_n_0 ),
        .I5(\IP2Bus_Data[23]_i_65_n_0 ),
        .O(\IP2Bus_Data[23]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[23]_i_42 
       (.I0(\IP2Bus_Data[31]_i_3_0 [23]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [23]),
        .O(\IP2Bus_Data[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \IP2Bus_Data[23]_i_43 
       (.I0(\IP2Bus_Data_reg[14] ),
        .I1(\IP2Bus_Data[3]_i_68_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[14]_i_62_n_0 ),
        .I4(bank7_read[138]),
        .I5(\IP2Bus_Data[23]_i_67_n_0 ),
        .O(\IP2Bus_Data[23]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h0700)) 
    \IP2Bus_Data[23]_i_44 
       (.I0(\IP2Bus_Data[29]_i_18_n_0 ),
        .I1(\IP2Bus_Data[23]_i_68_n_0 ),
        .I2(\IP2Bus_Data[13]_i_25_n_0 ),
        .I3(\IP2Bus_Data[13]_i_64_n_0 ),
        .O(\IP2Bus_Data[23]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[23]_i_45 
       (.I0(\IP2Bus_Data[30]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [23]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [23]),
        .O(\IP2Bus_Data[23]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[23]_i_46 
       (.I0(\IP2Bus_Data[23]_i_69_n_0 ),
        .I1(bank3_read[138]),
        .O(\IP2Bus_Data[23]_i_70_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h00020202)) 
    \IP2Bus_Data[23]_i_47 
       (.I0(\IP2Bus_Data[30]_i_27_n_0 ),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[23]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \IP2Bus_Data[23]_i_49 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(axi_read_req_r_reg_12),
        .O(\IP2Bus_Data[23]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [23]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[23]_i_17_n_0 ),
        .I5(\IP2Bus_Data[23]_i_18_n_0 ),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[23]_i_50 
       (.I0(bank15_read[3]),
        .I1(bank15_read[14]),
        .I2(bank15_read[2]),
        .I3(bank15_read[64]),
        .I4(bank15_read[33]),
        .I5(bank15_read[32]),
        .O(\IP2Bus_Data[23]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[23]_i_51 
       (.I0(adc3_restart_reg),
        .I1(adc3_reset_reg),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[23]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \IP2Bus_Data[23]_i_52 
       (.I0(\IP2Bus_Data[23]_i_74_n_0 ),
        .I1(bank15_read[181]),
        .I2(bank15_read[196]),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(bank15_read[184]),
        .I5(\IP2Bus_Data[23]_i_76_n_0 ),
        .O(\IP2Bus_Data[23]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[23]_i_53 
       (.I0(bank15_read[153]),
        .I1(bank15_read[152]),
        .I2(bank15_read[140]),
        .I3(bank15_read[180]),
        .I4(bank15_read[155]),
        .I5(bank15_read[154]),
        .O(\IP2Bus_Data[23]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[23]_i_54 
       (.I0(\adc3_cmn_en_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[0]_i_60_0 ),
        .O(\IP2Bus_Data[23]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000000000)) 
    \IP2Bus_Data[23]_i_55 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_RdAck_reg[3]),
        .I2(axi_RdAck_reg[2]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(\IP2Bus_Data[23]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0000010001000100)) 
    \IP2Bus_Data[23]_i_56 
       (.I0(bank15_read[193]),
        .I1(bank15_read[192]),
        .I2(bank15_read[184]),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\adc3_calibration_delay_i_reg[0] ),
        .O(\IP2Bus_Data[23]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[23]_i_57 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[23]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[23]_i_58 
       (.I0(adc32_disable_tdd_obs_input_reg),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\adc3_calibration_shift0_reg[0] ),
        .O(\IP2Bus_Data[23]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[23]_i_59 
       (.I0(\IP2Bus_Data[23]_i_82_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [23]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [23]),
        .I4(\IP2Bus_Data[31]_i_76_n_0 ),
        .O(\IP2Bus_Data[23]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(\IP2Bus_Data[23]_i_19_n_0 ),
        .I1(\IP2Bus_Data[30]_i_14_n_0 ),
        .I2(\IP2Bus_Data[23]_i_20_n_0 ),
        .I3(\IP2Bus_Data_reg[23]_1 [23]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[23]_i_60 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[23]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h11301030)) 
    \IP2Bus_Data[23]_i_61 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(bank13_read[192]),
        .I2(\IP2Bus_Data[25]_i_28_n_0 ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_calibration_delay_i_reg[0] ),
        .O(\IP2Bus_Data[23]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[23]_i_62 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[23]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7077)) 
    \IP2Bus_Data[23]_i_63 
       (.I0(\IP2Bus_Data[31]_i_6_3 [23]),
        .I1(\IP2Bus_Data[16]_i_20_n_0 ),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[23]_i_34_0 [23]),
        .I4(\IP2Bus_Data[16]_i_32_n_0 ),
        .O(\IP2Bus_Data[23]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \IP2Bus_Data[23]_i_64 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(axi_read_req_r_reg_12),
        .O(\IP2Bus_Data[23]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[23]_i_65 
       (.I0(axi_read_req_r_reg_1),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[1]_i_35_0 ),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[23]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[23]_i_66 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_r_reg_2),
        .I3(\IP2Bus_Data[2]_i_122_1 ),
        .I4(axi_RdAck_reg[5]),
        .O(bank7_read[138]));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFEEE)) 
    \IP2Bus_Data[23]_i_67 
       (.I0(\IP2Bus_Data[23]_i_83_n_0 ),
        .I1(\IP2Bus_Data[31]_i_83_n_0 ),
        .I2(axi_read_req_r_reg_4),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(axi_read_req_r_reg_11),
        .I5(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[23]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h00020202)) 
    \IP2Bus_Data[23]_i_68 
       (.I0(\IP2Bus_Data[31]_i_61_n_0 ),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[23]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFEEE)) 
    \IP2Bus_Data[23]_i_69 
       (.I0(\IP2Bus_Data[29]_i_27_n_0 ),
        .I1(\IP2Bus_Data[29]_i_26_n_0 ),
        .I2(axi_read_req_r_reg_4),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(axi_read_req_r_reg_11),
        .I5(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[23]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'h0202AA02)) 
    \IP2Bus_Data[23]_i_7 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[23]_i_24_n_0 ),
        .I3(\IP2Bus_Data[23]_i_2_0 [23]),
        .I4(\IP2Bus_Data[23]_i_25_n_0 ),
        .O(\IP2Bus_Data[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[23]_i_70 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .O(bank3_read[138]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \IP2Bus_Data[23]_i_71 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(\IP2Bus_Data[23]_i_50_0 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[14]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \IP2Bus_Data[23]_i_72 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[4]),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[64]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[23]_i_73 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_timeout_en_reg),
        .I3(axi_read_req_r_reg_16),
        .I4(\IP2Bus_Data[0]_i_146_0 ),
        .I5(\IP2Bus_Data[16]_i_35_0 ),
        .O(bank15_read[33]));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[23]_i_74 
       (.I0(\IP2Bus_Data[3]_i_80 ),
        .I1(\IP2Bus_Data[0]_i_27_0 ),
        .I2(axi_read_req_r_reg_14),
        .I3(axi_read_req_r_reg_16),
        .I4(axi_read_req_r_reg_17),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[23]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[23]_i_75 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(\IP2Bus_Data[23]_i_52_0 ),
        .I4(\IP2Bus_Data[23]_i_52_1 ),
        .I5(axi_read_req_r_reg_18),
        .O(bank15_read[196]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[23]_i_76 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_17),
        .I4(Bus2IP_RdCE),
        .O(\IP2Bus_Data[23]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[23]_i_77 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[1]_i_35_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[153]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[23]_i_78 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(adc0_dsa_update_reg_reg),
        .I4(axi_read_req_r_reg_1),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[152]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[23]_i_79 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(\IP2Bus_Data[2]_i_126_0 ),
        .I4(axi_read_req_r_reg_18),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank15_read[180]));
  LUT6 #(
    .INIT(64'h0000000044444044)) 
    \IP2Bus_Data[23]_i_8 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(\IP2Bus_Data[30]_i_2_0 ),
        .I2(\IP2Bus_Data[23]_i_26_n_0 ),
        .I3(\IP2Bus_Data[23]_i_27_n_0 ),
        .I4(\IP2Bus_Data[23]_i_28_n_0 ),
        .I5(\IP2Bus_Data_reg[2] ),
        .O(\IP2Bus_Data[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[23]_i_80 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[29]_i_17_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[155]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[23]_i_81 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[2]_i_122_1 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[154]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \IP2Bus_Data[23]_i_82 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_76_n_0 ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_calibration_delay_i_reg[0] ),
        .O(\IP2Bus_Data[23]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \IP2Bus_Data[23]_i_83 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(axi_read_req_r_reg_12),
        .O(\IP2Bus_Data[23]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \IP2Bus_Data[23]_i_9 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_18_1 [23]),
        .I2(bank13_read[192]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_0 [23]),
        .I5(\IP2Bus_Data[23]_i_30_n_0 ),
        .O(\IP2Bus_Data[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAEAAA)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\IP2Bus_Data[24]_i_2_n_0 ),
        .I1(\IP2Bus_Data[24]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_5_n_0 ),
        .I3(\IP2Bus_Data_reg[24] ),
        .I4(\IP2Bus_Data[24]_i_5_n_0 ),
        .I5(\IP2Bus_Data[24]_i_6_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h00000000404F0000)) 
    \IP2Bus_Data[24]_i_10 
       (.I0(\IP2Bus_Data[31]_i_51_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [24]),
        .I2(\IP2Bus_Data[31]_i_50_n_0 ),
        .I3(\IP2Bus_Data[24]_i_14_n_0 ),
        .I4(\IP2Bus_Data[31]_i_48_n_0 ),
        .I5(\IP2Bus_Data[26]_i_3_0 ),
        .O(\IP2Bus_Data[24]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0FDF0FF)) 
    \IP2Bus_Data[24]_i_11 
       (.I0(\IP2Bus_Data[25]_i_14_n_0 ),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(\IP2Bus_Data_reg[2] ),
        .I3(\IP2Bus_Data[24]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [24]),
        .O(\IP2Bus_Data[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[24]_i_12 
       (.I0(\IP2Bus_Data[31]_i_6_3 [24]),
        .I1(\IP2Bus_Data[31]_i_45_n_0 ),
        .I2(\IP2Bus_Data[31]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_2 [24]),
        .I4(bank11_read[192]),
        .I5(\IP2Bus_Data[31]_i_6_1 [24]),
        .O(\IP2Bus_Data[24]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[24]_i_13 
       (.I0(\IP2Bus_Data[31]_i_8_1 [24]),
        .I1(bank9_read[192]),
        .I2(\IP2Bus_Data[31]_i_8_0 [24]),
        .I3(\IP2Bus_Data[31]_i_56_n_0 ),
        .O(\IP2Bus_Data[24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[24]_i_14 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [24]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [24]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \IP2Bus_Data[24]_i_15 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[31]_i_18_0 [24]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_18_1 [24]),
        .I5(bank13_read[184]),
        .O(\IP2Bus_Data[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data_reg[31]_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[24]_i_7_n_0 ),
        .I4(\IP2Bus_Data[24]_i_8_n_0 ),
        .I5(\IP2Bus_Data[24]_i_9_n_0 ),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDFDDDFDFFFFDDFD)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(\IP2Bus_Data[24]_i_10_n_0 ),
        .I2(\IP2Bus_Data[31]_i_19_n_0 ),
        .I3(\IP2Bus_Data[24]_i_11_n_0 ),
        .I4(\IP2Bus_Data[31]_i_20_n_0 ),
        .I5(\IP2Bus_Data[24]_i_12_n_0 ),
        .O(\IP2Bus_Data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8080888080808080)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[24]_i_13_n_0 ),
        .I3(\IP2Bus_Data[31]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_28_n_0 ),
        .I5(\IP2Bus_Data_reg[31] [24]),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[24]_i_6 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [24]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [24]),
        .O(\IP2Bus_Data[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[24]_i_7 
       (.I0(bank5_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_2 [24]),
        .I2(\IP2Bus_Data[31]_i_3_3 [24]),
        .I3(bank5_read[192]),
        .O(\IP2Bus_Data[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[24]_i_8 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [24]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [24]),
        .O(\IP2Bus_Data[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h77777FFFFFFF7FFF)) 
    \IP2Bus_Data[24]_i_9 
       (.I0(\IP2Bus_Data[31]_i_31_n_0 ),
        .I1(\IP2Bus_Data[30]_i_25_n_0 ),
        .I2(\IP2Bus_Data[31]_i_9_0 [24]),
        .I3(bank3_read[193]),
        .I4(bank3_read[192]),
        .I5(\IP2Bus_Data[31]_i_9_1 [24]),
        .O(\IP2Bus_Data[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h4F4F4F44)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data[25]_i_2_n_0 ),
        .I1(\IP2Bus_Data[25]_i_3_n_0 ),
        .I2(\IP2Bus_Data[25]_i_4_n_0 ),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .I4(\IP2Bus_Data[25]_i_6_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h5555000033300000)) 
    \IP2Bus_Data[25]_i_10 
       (.I0(\IP2Bus_Data[25]_i_20_n_0 ),
        .I1(\IP2Bus_Data[25]_i_21_n_0 ),
        .I2(\IP2Bus_Data[25]_i_22_n_0 ),
        .I3(\IP2Bus_Data[25]_i_23_n_0 ),
        .I4(\IP2Bus_Data_reg[5] ),
        .I5(\IP2Bus_Data[25]_i_24_n_0 ),
        .O(\IP2Bus_Data[25]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[25]_i_11 
       (.I0(\IP2Bus_Data_reg[31]_1 [25]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [25]),
        .O(\IP2Bus_Data[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[25]_i_12 
       (.I0(\IP2Bus_Data_reg[31] [25]),
        .I1(\IP2Bus_Data[26]_i_18_n_0 ),
        .I2(\IP2Bus_Data[31]_i_56_n_0 ),
        .I3(\IP2Bus_Data[31]_i_8_0 [25]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_1 [25]),
        .O(\IP2Bus_Data[25]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h4F4F4FFF)) 
    \IP2Bus_Data[25]_i_13 
       (.I0(\IP2Bus_Data[31]_i_18_1 [25]),
        .I1(bank13_read[192]),
        .I2(\IP2Bus_Data[25]_i_26_n_0 ),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_0 [25]),
        .O(\IP2Bus_Data[25]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \IP2Bus_Data[25]_i_14 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_sample_rate_reg[0] ),
        .I2(bank13_read[192]),
        .I3(bank13_read[184]),
        .O(\IP2Bus_Data[25]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[25]_i_15 
       (.I0(\IP2Bus_Data[25]_i_28_n_0 ),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[25]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0202A202)) 
    \IP2Bus_Data[25]_i_16 
       (.I0(\IP2Bus_Data[31]_i_48_n_0 ),
        .I1(\IP2Bus_Data[25]_i_29_n_0 ),
        .I2(\IP2Bus_Data[31]_i_50_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [25]),
        .I4(\IP2Bus_Data[31]_i_51_n_0 ),
        .O(\IP2Bus_Data[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[25]_i_18 
       (.I0(\IP2Bus_Data[31]_i_6_3 [25]),
        .I1(\IP2Bus_Data[31]_i_45_n_0 ),
        .I2(\IP2Bus_Data[31]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_2 [25]),
        .I4(bank11_read[192]),
        .I5(\IP2Bus_Data[31]_i_6_1 [25]),
        .O(\IP2Bus_Data[25]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[25]_i_19 
       (.I0(\IP2Bus_Data[31]_i_9_1 [25]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_9_0 [25]),
        .O(\IP2Bus_Data[25]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h002AAAAA)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data[25]_i_7_n_0 ),
        .I1(\IP2Bus_Data[25]_i_8_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[25]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \IP2Bus_Data[25]_i_20 
       (.I0(adc3_reset_reg),
        .I1(axi_read_req_r_i_2__1_n_0),
        .I2(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[25]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \IP2Bus_Data[25]_i_21 
       (.I0(\IP2Bus_Data[1]_i_35_0 ),
        .I1(adc0_dsa_update_reg_reg),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_read_req_r_i_2__1_n_0),
        .I4(\IP2Bus_Data[25]_i_32_n_0 ),
        .O(\IP2Bus_Data[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFFFFF)) 
    \IP2Bus_Data[25]_i_22 
       (.I0(\IP2Bus_Data[25]_i_33_n_0 ),
        .I1(\IP2Bus_Data[25]_i_34_n_0 ),
        .I2(\IP2Bus_Data[25]_i_10_0 ),
        .I3(axi_read_req_r_i_2__1_n_0),
        .I4(\IP2Bus_Data[25]_i_36_n_0 ),
        .I5(\IP2Bus_Data[25]_i_37_n_0 ),
        .O(\IP2Bus_Data[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0A0F0A0)) 
    \IP2Bus_Data[25]_i_23 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\IP2Bus_Data[25]_i_10_1 ),
        .I2(axi_read_req_r_i_2__1_n_0),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\IP2Bus_Data[23]_i_50_0 ),
        .I5(\IP2Bus_Data[25]_i_10_2 ),
        .O(\IP2Bus_Data[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAFFFFFFFF)) 
    \IP2Bus_Data[25]_i_24 
       (.I0(\IP2Bus_Data[25]_i_41_n_0 ),
        .I1(axi_read_req_r_i_2__1_n_0),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[2]_i_122_1 ),
        .I5(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[25]_i_25 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank13_read[192]));
  LUT6 #(
    .INIT(64'h00000000FFFDFFFF)) 
    \IP2Bus_Data[25]_i_26 
       (.I0(axi_RdAck_reg[11]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[8]),
        .I4(axi_RdAck_reg[10]),
        .I5(bank13_read[184]),
        .O(\IP2Bus_Data[25]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[25]_i_27 
       (.I0(bank13_read[192]),
        .I1(\adc3_sample_rate_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[25]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[25]_i_28 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[9]),
        .O(\IP2Bus_Data[25]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[25]_i_29 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [25]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [25]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[25]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_16_n_0 ),
        .I2(\IP2Bus_Data[25]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005050515)) 
    \IP2Bus_Data[25]_i_30 
       (.I0(bank0_read[8]),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(axi_read_req_r_i_2__1_n_0),
        .I3(adc3_restart_reg),
        .I4(adc3_reset_reg),
        .I5(bank0_read[9]),
        .O(\IP2Bus_Data[25]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEAAAAEAAA)) 
    \IP2Bus_Data[25]_i_32 
       (.I0(\IP2Bus_Data[25]_i_34_n_0 ),
        .I1(axi_read_req_r_i_2__1_n_0),
        .I2(\IP2Bus_Data[25]_i_10_1 ),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[25]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[25]_i_33 
       (.I0(\IP2Bus_Data[25]_i_22_0 ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_read_req_r_reg_15),
        .I3(axi_timeout_en_reg),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[25]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    \IP2Bus_Data[25]_i_34 
       (.I0(\IP2Bus_Data[0]_i_37_0 ),
        .I1(\IP2Bus_Data[0]_i_146_0 ),
        .I2(adc0_dsa_update_reg_reg),
        .I3(axi_RdAck_reg[5]),
        .I4(axi_timeout_en_reg),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[25]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h3020000000000000)) 
    \IP2Bus_Data[25]_i_36 
       (.I0(\IP2Bus_Data[29]_i_17_0 ),
        .I1(axi_RdAck_reg[5]),
        .I2(adc0_dsa_update_reg_reg),
        .I3(\IP2Bus_Data[30]_i_27_0 ),
        .I4(axi_timeout_en_reg),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[25]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFFFFFFFFFFFF)) 
    \IP2Bus_Data[25]_i_37 
       (.I0(\IP2Bus_Data[2]_i_122_1 ),
        .I1(\IP2Bus_Data[1]_i_35_0 ),
        .I2(adc0_dsa_update_reg_reg),
        .I3(axi_RdAck_reg[5]),
        .I4(axi_timeout_en_reg),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[25]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00F7FFFF)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[25]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[24] ),
        .I4(\IP2Bus_Data[31]_i_5_n_0 ),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0C000C000C000800)) 
    \IP2Bus_Data[25]_i_41 
       (.I0(\IP2Bus_Data[30]_i_27_0 ),
        .I1(axi_read_req_r_i_2__1_n_0),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[16]_i_34_0 ),
        .I5(\IP2Bus_Data[29]_i_17_0 ),
        .O(\IP2Bus_Data[25]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \IP2Bus_Data[25]_i_43 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_timeout_en_reg),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_1),
        .O(bank0_read[8]));
  LUT5 #(
    .INIT(32'h02220202)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\IP2Bus_Data[25]_i_13_n_0 ),
        .I2(\IP2Bus_Data[25]_i_14_n_0 ),
        .I3(\IP2Bus_Data[25]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [25]),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55D5FFFF55D555D5)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(\IP2Bus_Data[25]_i_16_n_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .I4(\IP2Bus_Data[25]_i_18_n_0 ),
        .I5(\IP2Bus_Data[31]_i_20_n_0 ),
        .O(\IP2Bus_Data[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \IP2Bus_Data[25]_i_7 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data[25]_i_19_n_0 ),
        .I2(\IP2Bus_Data[29]_i_18_n_0 ),
        .I3(\IP2Bus_Data[29]_i_17_n_0 ),
        .I4(\IP2Bus_Data[31]_i_31_n_0 ),
        .O(\IP2Bus_Data[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[25]_i_8 
       (.I0(bank5_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_2 [25]),
        .I2(\IP2Bus_Data[31]_i_3_3 [25]),
        .I3(bank5_read[192]),
        .O(\IP2Bus_Data[25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[25]_i_9 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [25]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [25]),
        .O(\IP2Bus_Data[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F4FFF4)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\IP2Bus_Data[26]_i_2_n_0 ),
        .I1(\IP2Bus_Data[26]_i_3_n_0 ),
        .I2(\IP2Bus_Data[26]_i_4_n_0 ),
        .I3(\IP2Bus_Data[26]_i_5_n_0 ),
        .I4(\IP2Bus_Data[26]_i_6_n_0 ),
        .I5(\IP2Bus_Data_reg[26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \IP2Bus_Data[26]_i_10 
       (.I0(\IP2Bus_Data[31]_i_6_0 [26]),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(\IP2Bus_Data[25]_i_14_n_0 ),
        .I3(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[26]_i_11 
       (.I0(\IP2Bus_Data[31]_i_6_3 [26]),
        .I1(\IP2Bus_Data[31]_i_45_n_0 ),
        .I2(\IP2Bus_Data[31]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_2 [26]),
        .I4(bank11_read[192]),
        .I5(\IP2Bus_Data[31]_i_6_1 [26]),
        .O(\IP2Bus_Data[26]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[26]_i_12 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank5_read[193]));
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[26]_i_13 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .O(bank5_read[192]));
  LUT6 #(
    .INIT(64'hB8880000FFFFFFFF)) 
    \IP2Bus_Data[26]_i_14 
       (.I0(\IP2Bus_Data[31]_i_3_0 [26]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [26]),
        .I4(\IP2Bus_Data[31]_i_32_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IP2Bus_Data[26]_i_15 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank3_read[192]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \IP2Bus_Data[26]_i_16 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank3_read[193]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[26]_i_17 
       (.I0(\IP2Bus_Data[29]_i_18_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .I2(\IP2Bus_Data[31]_i_31_n_0 ),
        .O(\IP2Bus_Data[26]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[26]_i_18 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[26]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4777)) 
    \IP2Bus_Data[26]_i_19 
       (.I0(\IP2Bus_Data[31]_i_23_1 [26]),
        .I1(bank15_read[192]),
        .I2(\IP2Bus_Data[31]_i_23_0 [26]),
        .I3(bank15_read[193]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[26]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h00F7FFFF)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[26]_i_8_n_0 ),
        .I3(\IP2Bus_Data_reg[24] ),
        .I4(\IP2Bus_Data[31]_i_5_n_0 ),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1F11FFFF)) 
    \IP2Bus_Data[26]_i_20 
       (.I0(\IP2Bus_Data[25]_i_27_n_0 ),
        .I1(\IP2Bus_Data[31]_i_18_0 [26]),
        .I2(\IP2Bus_Data[31]_i_18_1 [26]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[25]_i_26_n_0 ),
        .O(\IP2Bus_Data[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hDDFDDDFDFFFFDDFD)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(\IP2Bus_Data[26]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_19_n_0 ),
        .I3(\IP2Bus_Data[26]_i_10_n_0 ),
        .I4(\IP2Bus_Data[31]_i_20_n_0 ),
        .I5(\IP2Bus_Data[26]_i_11_n_0 ),
        .O(\IP2Bus_Data[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [26]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [26]),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0880000)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(bank5_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_2 [26]),
        .I2(\IP2Bus_Data[31]_i_3_3 [26]),
        .I3(bank5_read[192]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data[26]_i_14_n_0 ),
        .O(\IP2Bus_Data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1015151555555555)) 
    \IP2Bus_Data[26]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_0 ),
        .I1(\IP2Bus_Data[31]_i_9_1 [26]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_9_0 [26]),
        .I5(\IP2Bus_Data[26]_i_17_n_0 ),
        .O(\IP2Bus_Data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[26]_i_8 
       (.I0(\IP2Bus_Data_reg[31] [26]),
        .I1(\IP2Bus_Data[26]_i_18_n_0 ),
        .I2(\IP2Bus_Data[31]_i_56_n_0 ),
        .I3(\IP2Bus_Data[31]_i_8_0 [26]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_1 [26]),
        .O(\IP2Bus_Data[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000075550000)) 
    \IP2Bus_Data[26]_i_9 
       (.I0(\IP2Bus_Data[26]_i_19_n_0 ),
        .I1(\IP2Bus_Data[31]_i_51_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_0 [26]),
        .I3(\IP2Bus_Data[31]_i_50_n_0 ),
        .I4(\IP2Bus_Data[31]_i_48_n_0 ),
        .I5(\IP2Bus_Data[26]_i_3_0 ),
        .O(\IP2Bus_Data[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(\IP2Bus_Data[27]_i_2_n_0 ),
        .I1(\IP2Bus_Data[27]_i_3_n_0 ),
        .I2(\IP2Bus_Data[27]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[27]_i_5_n_0 ),
        .I5(\IP2Bus_Data[27]_i_6_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hEEEFEEEFFFFFEEEF)) 
    \IP2Bus_Data[27]_i_10 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(bank9_read[184]),
        .I2(\IP2Bus_Data[31]_i_8_1 [27]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [27]),
        .O(\IP2Bus_Data[27]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[27]_i_11 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [27]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [27]),
        .O(\IP2Bus_Data[27]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[27]_i_12 
       (.I0(\IP2Bus_Data[31]_i_3_3 [27]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [27]),
        .O(\IP2Bus_Data[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[27]_i_13 
       (.I0(\IP2Bus_Data[31]_i_31_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .I2(\IP2Bus_Data[29]_i_18_n_0 ),
        .I3(\IP2Bus_Data[27]_i_16_n_0 ),
        .O(\IP2Bus_Data[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[27]_i_14 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [27]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [27]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[27]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h4F4F4FFF)) 
    \IP2Bus_Data[27]_i_15 
       (.I0(\IP2Bus_Data[31]_i_18_1 [27]),
        .I1(bank13_read[192]),
        .I2(\IP2Bus_Data[25]_i_26_n_0 ),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_0 [27]),
        .O(\IP2Bus_Data[27]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[27]_i_16 
       (.I0(\IP2Bus_Data[31]_i_9_1 [27]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_9_0 [27]),
        .O(\IP2Bus_Data[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data[27]_i_7_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\IP2Bus_Data[27]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(\IP2Bus_Data[31]_i_19_n_0 ),
        .I3(\IP2Bus_Data[27]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008080800080008)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[27]_i_10_n_0 ),
        .I3(\IP2Bus_Data[31]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_28_n_0 ),
        .I5(\IP2Bus_Data_reg[31] [27]),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEFFAE00)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\IP2Bus_Data[27]_i_11_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data[27]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_0 ),
        .I4(\IP2Bus_Data[27]_i_13_n_0 ),
        .I5(\IP2Bus_Data_reg[26] ),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[27]_i_6 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [27]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [27]),
        .O(\IP2Bus_Data[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0202A202)) 
    \IP2Bus_Data[27]_i_7 
       (.I0(\IP2Bus_Data[31]_i_48_n_0 ),
        .I1(\IP2Bus_Data[27]_i_14_n_0 ),
        .I2(\IP2Bus_Data[31]_i_50_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [27]),
        .I4(\IP2Bus_Data[31]_i_51_n_0 ),
        .O(\IP2Bus_Data[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h45404540FFFF4540)) 
    \IP2Bus_Data[27]_i_8 
       (.I0(\IP2Bus_Data[31]_i_46_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_2 [27]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_1 [27]),
        .I4(\IP2Bus_Data[31]_i_6_3 [27]),
        .I5(\IP2Bus_Data[31]_i_45_n_0 ),
        .O(\IP2Bus_Data[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \IP2Bus_Data[27]_i_9 
       (.I0(\IP2Bus_Data[31]_i_6_0 [27]),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(\IP2Bus_Data[25]_i_14_n_0 ),
        .I3(\IP2Bus_Data[27]_i_15_n_0 ),
        .O(\IP2Bus_Data[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\IP2Bus_Data[28]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .I5(\IP2Bus_Data[28]_i_6_n_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \IP2Bus_Data[28]_i_10 
       (.I0(\IP2Bus_Data[31]_i_6_0 [28]),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(\IP2Bus_Data[25]_i_14_n_0 ),
        .I3(\IP2Bus_Data[28]_i_15_n_0 ),
        .O(\IP2Bus_Data[28]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[28]_i_11 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [28]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [28]),
        .O(\IP2Bus_Data[28]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[28]_i_12 
       (.I0(\IP2Bus_Data[31]_i_3_3 [28]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [28]),
        .O(\IP2Bus_Data[28]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[28]_i_13 
       (.I0(\IP2Bus_Data[31]_i_31_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .I2(\IP2Bus_Data[29]_i_18_n_0 ),
        .I3(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[28]_i_14 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [28]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [28]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h1F11FFFF)) 
    \IP2Bus_Data[28]_i_15 
       (.I0(\IP2Bus_Data[25]_i_27_n_0 ),
        .I1(\IP2Bus_Data[31]_i_18_0 [28]),
        .I2(\IP2Bus_Data[31]_i_18_1 [28]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[25]_i_26_n_0 ),
        .O(\IP2Bus_Data[28]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[28]_i_16 
       (.I0(\IP2Bus_Data[31]_i_9_1 [28]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_9_0 [28]),
        .O(\IP2Bus_Data[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEFFFFFFFFFFFF)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data[28]_i_7_n_0 ),
        .I1(\IP2Bus_Data[31]_i_27_n_0 ),
        .I2(\IP2Bus_Data[31]_i_28_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [28]),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .I5(\IP2Bus_Data[31]_i_25_n_0 ),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\IP2Bus_Data[28]_i_9_n_0 ),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(\IP2Bus_Data[31]_i_19_n_0 ),
        .I3(\IP2Bus_Data[28]_i_10_n_0 ),
        .I4(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEFFAE00)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\IP2Bus_Data[28]_i_11_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data[28]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_0 ),
        .I4(\IP2Bus_Data[28]_i_13_n_0 ),
        .I5(\IP2Bus_Data_reg[26] ),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[28]_i_6 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [28]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [28]),
        .O(\IP2Bus_Data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEEEFEFFFF)) 
    \IP2Bus_Data[28]_i_7 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(bank9_read[184]),
        .I2(bank9_read[192]),
        .I3(\IP2Bus_Data[31]_i_8_0 [28]),
        .I4(\IP2Bus_Data[31]_i_8_1 [28]),
        .I5(\IP2Bus_Data[31]_i_58_n_0 ),
        .O(\IP2Bus_Data[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0202A202)) 
    \IP2Bus_Data[28]_i_8 
       (.I0(\IP2Bus_Data[31]_i_48_n_0 ),
        .I1(\IP2Bus_Data[28]_i_14_n_0 ),
        .I2(\IP2Bus_Data[31]_i_50_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [28]),
        .I4(\IP2Bus_Data[31]_i_51_n_0 ),
        .O(\IP2Bus_Data[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[28]_i_9 
       (.I0(\IP2Bus_Data[31]_i_6_3 [28]),
        .I1(\IP2Bus_Data[31]_i_45_n_0 ),
        .I2(\IP2Bus_Data[31]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_2 [28]),
        .I4(bank11_read[192]),
        .I5(\IP2Bus_Data[31]_i_6_1 [28]),
        .O(\IP2Bus_Data[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\IP2Bus_Data[29]_i_2_n_0 ),
        .I1(\IP2Bus_Data[29]_i_3_n_0 ),
        .I2(\IP2Bus_Data[29]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[29]_i_5_n_0 ),
        .I5(\IP2Bus_Data[29]_i_6_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hEEEFEEEFFFFFEEEF)) 
    \IP2Bus_Data[29]_i_10 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(bank9_read[184]),
        .I2(\IP2Bus_Data[31]_i_8_1 [29]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [29]),
        .O(\IP2Bus_Data[29]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[29]_i_11 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [29]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [29]),
        .O(\IP2Bus_Data[29]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[29]_i_12 
       (.I0(\IP2Bus_Data[31]_i_3_3 [29]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [29]),
        .O(\IP2Bus_Data[29]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[29]_i_13 
       (.I0(\IP2Bus_Data[29]_i_16_n_0 ),
        .I1(\IP2Bus_Data[31]_i_31_n_0 ),
        .I2(\IP2Bus_Data[29]_i_17_n_0 ),
        .I3(\IP2Bus_Data[29]_i_18_n_0 ),
        .O(\IP2Bus_Data[29]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[29]_i_14 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [29]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [29]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[29]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[29]_i_15 
       (.I0(\IP2Bus_Data[31]_i_18_1 [29]),
        .I1(bank13_read[192]),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[31]_i_18_0 [29]),
        .O(\IP2Bus_Data[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[29]_i_16 
       (.I0(\IP2Bus_Data[31]_i_9_1 [29]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_9_0 [29]),
        .O(\IP2Bus_Data[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[29]_i_17 
       (.I0(bank3_read[152]),
        .I1(\IP2Bus_Data[29]_i_20_n_0 ),
        .I2(bank3_read[153]),
        .I3(bank3_read[155]),
        .I4(bank3_read[154]),
        .I5(\IP2Bus_Data[29]_i_24_n_0 ),
        .O(\IP2Bus_Data[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000313)) 
    \IP2Bus_Data[29]_i_18 
       (.I0(\IP2Bus_Data[0]_i_60_0 ),
        .I1(\IP2Bus_Data[29]_i_25_n_0 ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(axi_read_req_r_reg_4),
        .I4(\IP2Bus_Data[29]_i_26_n_0 ),
        .I5(\IP2Bus_Data[29]_i_27_n_0 ),
        .O(\IP2Bus_Data[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[29]_i_19 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(adc0_dsa_update_reg_reg),
        .I4(axi_read_req_r_reg_1),
        .I5(axi_RdAck_reg[5]),
        .O(bank3_read[152]));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data[29]_i_7_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[29]_i_20 
       (.I0(\IP2Bus_Data[29]_i_17_0 ),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[30]_i_27_0 ),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[15]_i_105_0 ),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[29]_i_21 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[1]_i_35_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank3_read[153]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[29]_i_22 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[29]_i_17_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank3_read[155]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[29]_i_23 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[2]_i_122_1 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank3_read[154]));
  LUT6 #(
    .INIT(64'hFFFDFDFDFFFFFFFF)) 
    \IP2Bus_Data[29]_i_24 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(\IP2Bus_Data[29]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hC080000000000000)) 
    \IP2Bus_Data[29]_i_25 
       (.I0(\IP2Bus_Data[4]_i_19_0 ),
        .I1(axi_RdAck_reg[5]),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg_13),
        .I4(\IP2Bus_Data[15]_i_105_0 ),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[29]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \IP2Bus_Data[29]_i_26 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(\IP2Bus_Data[15]_i_105_0 ),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(axi_read_req_r_reg_12),
        .O(\IP2Bus_Data[29]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[29]_i_27 
       (.I0(axi_read_req_r_reg_1),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[1]_i_35_0 ),
        .I3(axi_read_req_r_reg_2),
        .I4(\IP2Bus_Data[15]_i_105_0 ),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[29]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\IP2Bus_Data[29]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(\IP2Bus_Data[31]_i_19_n_0 ),
        .I3(\IP2Bus_Data[29]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008080800080008)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[29]_i_10_n_0 ),
        .I3(\IP2Bus_Data[31]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_28_n_0 ),
        .I5(\IP2Bus_Data_reg[31] [29]),
        .O(\IP2Bus_Data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00AE00FF00AE0000)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\IP2Bus_Data[29]_i_11_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data[29]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[26] ),
        .I4(\IP2Bus_Data_reg[31]_0 ),
        .I5(\IP2Bus_Data[29]_i_13_n_0 ),
        .O(\IP2Bus_Data[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[29]_i_6 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [29]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [29]),
        .O(\IP2Bus_Data[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0202A202)) 
    \IP2Bus_Data[29]_i_7 
       (.I0(\IP2Bus_Data[31]_i_48_n_0 ),
        .I1(\IP2Bus_Data[29]_i_14_n_0 ),
        .I2(\IP2Bus_Data[31]_i_50_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [29]),
        .I4(\IP2Bus_Data[31]_i_51_n_0 ),
        .O(\IP2Bus_Data[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h45404540FFFF4540)) 
    \IP2Bus_Data[29]_i_8 
       (.I0(\IP2Bus_Data[31]_i_46_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_2 [29]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_1 [29]),
        .I4(\IP2Bus_Data[31]_i_6_3 [29]),
        .I5(\IP2Bus_Data[31]_i_45_n_0 ),
        .O(\IP2Bus_Data[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFF00FFDFFFDF)) 
    \IP2Bus_Data[29]_i_9 
       (.I0(\IP2Bus_Data[25]_i_14_n_0 ),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(\IP2Bus_Data[31]_i_6_0 [29]),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(bank13_read[184]),
        .I5(\IP2Bus_Data[29]_i_15_n_0 ),
        .O(\IP2Bus_Data[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF100FFFFF100F100)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\IP2Bus_Data[2]_i_3_n_0 ),
        .I2(\IP2Bus_Data[2]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data[2]_i_5_n_0 ),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \IP2Bus_Data[2]_i_10 
       (.I0(\IP2Bus_Data[2]_i_33_n_0 ),
        .I1(\IP2Bus_Data[31]_i_43_n_0 ),
        .I2(\IP2Bus_Data[2]_i_34_n_0 ),
        .I3(\IP2Bus_Data[2]_i_35_n_0 ),
        .I4(\IP2Bus_Data[15]_i_15_n_0 ),
        .I5(\IP2Bus_Data[2]_i_36_n_0 ),
        .O(\IP2Bus_Data[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[2]_i_100 
       (.I0(axi_read_req_r_reg),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[2]_i_100_n_0 ));
  LUT5 #(
    .INIT(32'hE0200000)) 
    \IP2Bus_Data[2]_i_102 
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_11),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(adc11_cm_undervol_irq),
        .I4(\IP2Bus_Data[19]_i_28_1 [0]),
        .O(\IP2Bus_Data[2]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    \IP2Bus_Data[2]_i_104 
       (.I0(\adc3_calibration_delay_i_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\IP2Bus_Data[31]_i_6_3 [2]),
        .I3(\IP2Bus_Data[16]_i_20_n_0 ),
        .I4(\IP2Bus_Data[2]_i_152_n_0 ),
        .O(\IP2Bus_Data[2]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800080)) 
    \IP2Bus_Data[2]_i_105 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\IP2Bus_Data[31]_i_6_1 [2]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data[31]_i_6_2 [2]),
        .I5(bank11_read[184]),
        .O(\IP2Bus_Data[2]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_106 
       (.I0(\IP2Bus_Data[2]_i_40_2 [2]),
        .I1(bank11_read[181]),
        .I2(\IP2Bus_Data[2]_i_40_0 [2]),
        .I3(bank11_read[182]),
        .I4(bank11_read[183]),
        .I5(\IP2Bus_Data[2]_i_40_1 [2]),
        .O(\IP2Bus_Data[2]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[2]_i_107 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[2]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_108 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank9_read[154]));
  LUT6 #(
    .INIT(64'h00FF00FF07FFF7FF)) 
    \IP2Bus_Data[2]_i_109 
       (.I0(\IP2Bus_Data[2]_i_43_0 [2]),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(data28[0]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    \IP2Bus_Data[2]_i_11 
       (.I0(\IP2Bus_Data[16]_i_8_n_0 ),
        .I1(\IP2Bus_Data[2]_i_37_n_0 ),
        .I2(\IP2Bus_Data[2]_i_38_n_0 ),
        .I3(\IP2Bus_Data[2]_i_39_n_0 ),
        .I4(\IP2Bus_Data[19]_i_25_n_0 ),
        .I5(\IP2Bus_Data[2]_i_40_n_0 ),
        .O(\IP2Bus_Data[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \IP2Bus_Data[2]_i_110 
       (.I0(bank9_read[149]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(adc30_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[2]_i_111 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_RdAck_reg[3]),
        .I2(axi_RdAck_reg[2]),
        .I3(axi_read_req_r_reg_19),
        .I4(adc0_dsa_update_reg_reg),
        .I5(axi_RdAck_reg[5]),
        .O(bank9_read[146]));
  LUT6 #(
    .INIT(64'hFFFF00B0000000B0)) 
    \IP2Bus_Data[2]_i_112 
       (.I0(adc03_cm_undervol_irq),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I2(\IP2Bus_Data[19]_i_40_0 [0]),
        .I3(\IP2Bus_Data[18]_i_53_n_0 ),
        .I4(bank9_read[135]),
        .I5(\IP2Bus_Data[19]_i_15_0 [0]),
        .O(\IP2Bus_Data[2]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[2]_i_114 
       (.I0(bank9_read[196]),
        .I1(\IP2Bus_Data[2]_i_49_0 [2]),
        .I2(bank9_read[194]),
        .I3(bank9_read[195]),
        .I4(\IP2Bus_Data[23]_i_13_0 [2]),
        .I5(\IP2Bus_Data_reg[31] [2]),
        .O(\IP2Bus_Data[2]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[2]_i_115 
       (.I0(\IP2Bus_Data[31]_i_8_0 [2]),
        .I1(bank9_read[192]),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[31]_i_8_1 [2]),
        .O(\IP2Bus_Data[2]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \IP2Bus_Data[2]_i_116 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_50_0 [2]),
        .I3(\IP2Bus_Data[12]_i_21_n_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[2]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h00003BBBBBBB3BBB)) 
    \IP2Bus_Data[2]_i_117 
       (.I0(\IP2Bus_Data[13]_i_30_n_0 ),
        .I1(\IP2Bus_Data_reg[19]_0 [0]),
        .I2(adc00_cm_undervol_irq),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I4(bank9_read[129]),
        .I5(adc02_irq_en),
        .O(\IP2Bus_Data[2]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007FFF7F)) 
    \IP2Bus_Data[2]_i_119 
       (.I0(\IP2Bus_Data[2]_i_56_0 [2]),
        .I1(\adc3_multi_band_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(bank1_read[193]),
        .I4(\IP2Bus_Data_reg[31]_2 [2]),
        .I5(bank1_read[192]),
        .O(\IP2Bus_Data[2]_i_119_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[2]_i_12 
       (.I0(adc3_reset_reg),
        .I1(adc3_restart_reg),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[2]_i_120 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[2]_i_120_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC44CC)) 
    \IP2Bus_Data[2]_i_121 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(data21),
        .I2(\IP2Bus_Data[15]_i_25_0 [2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[2]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_122 
       (.I0(data22),
        .I1(bank1_read[153]),
        .I2(data23),
        .I3(bank1_read[154]),
        .I4(bank1_read[155]),
        .I5(data24),
        .O(\IP2Bus_Data[2]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hF0F05050F0F000C0)) 
    \IP2Bus_Data[2]_i_123 
       (.I0(\IP2Bus_Data[2]_i_60_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(dac32_irq_en),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[2]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFFFEFEFEF)) 
    \IP2Bus_Data[2]_i_124 
       (.I0(\IP2Bus_Data[2]_i_155_n_0 ),
        .I1(\IP2Bus_Data[3]_i_124_n_0 ),
        .I2(\IP2Bus_Data[3]_i_125_n_0 ),
        .I3(adc31_disable_tdd_obs_input_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I5(data22__2),
        .O(\IP2Bus_Data[2]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hFF4FF444F444F444)) 
    \IP2Bus_Data[2]_i_125 
       (.I0(\IP2Bus_Data[2]_i_156_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [2]),
        .I4(\IP2Bus_Data[2]_i_157_n_0 ),
        .I5(data21__2),
        .O(\IP2Bus_Data[2]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAFFFF)) 
    \IP2Bus_Data[2]_i_126 
       (.I0(\IP2Bus_Data[2]_i_158_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[31]_i_83_n_0 ),
        .I4(bank7_read[138]),
        .I5(\IP2Bus_Data[14]_i_60_n_0 ),
        .O(\IP2Bus_Data[2]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45550000)) 
    \IP2Bus_Data[2]_i_127 
       (.I0(\IP2Bus_Data[31]_i_66_n_0 ),
        .I1(data22__1),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(adc31_disable_tdd_obs_input_reg),
        .I4(\IP2Bus_Data[2]_i_159_n_0 ),
        .I5(\IP2Bus_Data[2]_i_160_n_0 ),
        .O(\IP2Bus_Data[2]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007FFF7F)) 
    \IP2Bus_Data[2]_i_128 
       (.I0(\IP2Bus_Data[2]_i_64_0 [2]),
        .I1(\adc3_multi_band_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(bank5_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_2 [2]),
        .I5(bank5_read[192]),
        .O(\IP2Bus_Data[2]_i_128_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \IP2Bus_Data[2]_i_129 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\IP2Bus_Data[1]_i_63_n_0 ),
        .O(\IP2Bus_Data[2]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7747)) 
    \IP2Bus_Data[2]_i_13 
       (.I0(\IP2Bus_Data[15]_i_2_1 [2]),
        .I1(bank11_read[32]),
        .I2(\IP2Bus_Data[2]_i_3_0 [2]),
        .I3(\IP2Bus_Data[2]_i_41_n_0 ),
        .I4(\IP2Bus_Data[14]_i_42_n_0 ),
        .I5(\IP2Bus_Data[2]_i_42_n_0 ),
        .O(\IP2Bus_Data[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000088808880888)) 
    \IP2Bus_Data[2]_i_130 
       (.I0(axi_read_req_r_reg),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac22_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_61_0 [1]),
        .I4(dac22_irq_sync[0]),
        .I5(\IP2Bus_Data[15]_i_61_0 [0]),
        .O(\IP2Bus_Data[2]_i_130_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \IP2Bus_Data[2]_i_131 
       (.I0(\IP2Bus_Data[2]_i_161_n_0 ),
        .I1(\IP2Bus_Data[2]_i_162_n_0 ),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(data22__0),
        .O(\IP2Bus_Data[2]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \IP2Bus_Data[2]_i_132 
       (.I0(\IP2Bus_Data[2]_i_163_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_29_0 [2]),
        .I4(data21__0),
        .I5(\IP2Bus_Data[2]_i_164_n_0 ),
        .O(\IP2Bus_Data[2]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hF0F05050F0F000C0)) 
    \IP2Bus_Data[2]_i_133 
       (.I0(\IP2Bus_Data[2]_i_69_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(dac12_irq_en),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[2]_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[2]_i_134 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[2]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_135 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(\IP2Bus_Data[2]_i_126_0 ),
        .I4(axi_read_req_r_reg_19),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank15_read[182]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_136 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(\IP2Bus_Data[2]_i_126_0 ),
        .I4(\IP2Bus_Data[2]_i_122_2 ),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank15_read[183]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IP2Bus_Data[2]_i_137 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_RdAck_reg[1]),
        .I4(axi_RdAck_reg[0]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank15_read[194]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_138 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_RdAck_reg[1]),
        .I4(axi_RdAck_reg[0]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank15_read[195]));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[2]_i_139 
       (.I0(\adc3_calibration_shift0_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_81_0 [2]),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[4]_i_20_3 [0]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF02)) 
    \IP2Bus_Data[2]_i_14 
       (.I0(\IP2Bus_Data[2]_i_43_n_0 ),
        .I1(\IP2Bus_Data[2]_i_44_n_0 ),
        .I2(\IP2Bus_Data[2]_i_45_n_0 ),
        .I3(\IP2Bus_Data[18]_i_33_n_0 ),
        .I4(\IP2Bus_Data_reg[2]_i_46_n_0 ),
        .I5(\IP2Bus_Data[2]_i_47_n_0 ),
        .O(\IP2Bus_Data[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AE00FF00AE00)) 
    \IP2Bus_Data[2]_i_140 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\IP2Bus_Data[4]_i_20_2 [0]),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(adc30_disable_tdd_obs_input_reg),
        .I5(\IP2Bus_Data[4]_i_20_1 [0]),
        .O(\IP2Bus_Data[2]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[2]_i_141 
       (.I0(axi_read_req_r_reg_11),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc21_cm_undervol_irq),
        .O(\IP2Bus_Data[2]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000200F200)) 
    \IP2Bus_Data[2]_i_142 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(data22__5[0]),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(data21__5[0]),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[2]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'h5540000000400000)) 
    \IP2Bus_Data[2]_i_143 
       (.I0(adc32_disable_tdd_obs_input_reg),
        .I1(\IP2Bus_Data[2]_i_86_0 [2]),
        .I2(\adc3_calibration_shift0_reg[0] ),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(data24__4[0]),
        .O(\IP2Bus_Data[2]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_144 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank13_read[139]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \IP2Bus_Data[2]_i_146 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[9]),
        .O(\IP2Bus_Data[2]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IP2Bus_Data[2]_i_147 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_RdAck_reg[1]),
        .I4(axi_RdAck_reg[0]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank13_read[194]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_148 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_RdAck_reg[1]),
        .I4(axi_RdAck_reg[0]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank13_read[195]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_149 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .O(bank13_read[3]));
  LUT6 #(
    .INIT(64'h8AAA8000AAAAAAAA)) 
    \IP2Bus_Data[2]_i_15 
       (.I0(\IP2Bus_Data[31]_i_55_n_0 ),
        .I1(\IP2Bus_Data[2]_i_4_0 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\adc3_calibration_shift1_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_48_n_0 ),
        .I5(\IP2Bus_Data[2]_i_49_n_0 ),
        .O(\IP2Bus_Data[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_150 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank13_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[2]_i_151 
       (.I0(axi_read_req_r_reg_3),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[2]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h40CC00004CCC0000)) 
    \IP2Bus_Data[2]_i_152 
       (.I0(\IP2Bus_Data[23]_i_34_0 [2]),
        .I1(\dac0_ref_clk_freq_reg[0] ),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[1]),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\IP2Bus_Data[2]_i_104_0 [2]),
        .O(\IP2Bus_Data[2]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[2]_i_153 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(adc0_dsa_update_reg_reg),
        .I4(\IP2Bus_Data[2]_i_122_1 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[154]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_154 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(adc0_dsa_update_reg_reg),
        .I3(\IP2Bus_Data[2]_i_122_2 ),
        .I4(\IP2Bus_Data[2]_i_122_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[155]));
  LUT6 #(
    .INIT(64'h00FF00FF07FFF7FF)) 
    \IP2Bus_Data[2]_i_155 
       (.I0(data24__2),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(data23__2),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF70777077)) 
    \IP2Bus_Data[2]_i_156 
       (.I0(\IP2Bus_Data[31]_i_3_1 [2]),
        .I1(bank7_read[193]),
        .I2(\IP2Bus_Data[2]_i_165_n_0 ),
        .I3(\IP2Bus_Data[2]_i_125_0 [2]),
        .I4(\IP2Bus_Data[31]_i_3_0 [2]),
        .I5(bank7_read[192]),
        .O(\IP2Bus_Data[2]_i_156_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \IP2Bus_Data[2]_i_157 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(\adc3_fifo_disable_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .O(\IP2Bus_Data[2]_i_157_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[2]_i_158 
       (.I0(axi_read_req_r_reg_12),
        .I1(axi_RdAck_reg[1]),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_read_req_r_reg_0),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[2]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00F8000800)) 
    \IP2Bus_Data[2]_i_159 
       (.I0(adc33_disable_tdd_obs_input_reg),
        .I1(data24__1),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(data23__1),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_159_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[2]_i_16 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [2]),
        .I2(\IP2Bus_Data[13]_i_29_n_0 ),
        .I3(\IP2Bus_Data[15]_i_21_1 [2]),
        .O(\IP2Bus_Data[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h80808080B0808080)) 
    \IP2Bus_Data[2]_i_160 
       (.I0(\IP2Bus_Data[15]_i_27_0 [2]),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(data21__1),
        .I4(adc30_disable_tdd_obs_input_reg),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[2]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF07FFF7FF)) 
    \IP2Bus_Data[2]_i_161 
       (.I0(data24__0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(data23__0),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    \IP2Bus_Data[2]_i_162 
       (.I0(adc32_disable_tdd_obs_input_reg),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(\IP2Bus_Data[29]_i_20_n_0 ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(adc30_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h4777444447774777)) 
    \IP2Bus_Data[2]_i_163 
       (.I0(\IP2Bus_Data[31]_i_9_1 [2]),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_9_0 [2]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[2]_i_166_n_0 ),
        .I5(\IP2Bus_Data[2]_i_132_0 [2]),
        .O(\IP2Bus_Data[2]_i_163_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[2]_i_164 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .O(\IP2Bus_Data[2]_i_164_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \IP2Bus_Data[2]_i_165 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[0]),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_read_req_r_reg_0),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[2]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \IP2Bus_Data[2]_i_166 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[0]),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[2]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'h0FAF0F2FFFAFFF2F)) 
    \IP2Bus_Data[2]_i_17 
       (.I0(\IP2Bus_Data[2]_i_50_n_0 ),
        .I1(\IP2Bus_Data[7]_i_24_n_0 ),
        .I2(\IP2Bus_Data[3]_i_49_n_0 ),
        .I3(bank9_read[2]),
        .I4(\IP2Bus_Data[2]_i_51_n_0 ),
        .I5(p_47_in[2]),
        .O(\IP2Bus_Data[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    \IP2Bus_Data[2]_i_18 
       (.I0(adc3_reset_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\IP2Bus_Data[2]_i_5_1 ),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\IP2Bus_Data[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEAEAEA)) 
    \IP2Bus_Data[2]_i_19 
       (.I0(\IP2Bus_Data[2]_i_53_n_0 ),
        .I1(\IP2Bus_Data[7]_i_39_0 [2]),
        .I2(\bus2ip_addr_reg_reg[9] ),
        .I3(bank1_read[32]),
        .I4(\IP2Bus_Data_reg[15]_2 [2]),
        .I5(\IP2Bus_Data[2]_i_55_n_0 ),
        .O(\IP2Bus_Data[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0B000B0BFFFFFFFF)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\IP2Bus_Data[2]_i_7_n_0 ),
        .I2(\IP2Bus_Data[2]_i_8_n_0 ),
        .I3(\IP2Bus_Data[15]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_0 [2]),
        .I5(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFABAAAFFFFBFFF)) 
    \IP2Bus_Data[2]_i_20 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\IP2Bus_Data[3]_i_21_2 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data[2]_i_5_2 ),
        .O(\IP2Bus_Data[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00002FFF2FFF2FFF)) 
    \IP2Bus_Data[2]_i_21 
       (.I0(\IP2Bus_Data[2]_i_56_n_0 ),
        .I1(\IP2Bus_Data_reg[2]_i_57_n_0 ),
        .I2(\IP2Bus_Data[30]_i_23_n_0 ),
        .I3(\IP2Bus_Data[15]_i_53_n_0 ),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .I5(\IP2Bus_Data_reg[23]_1 [2]),
        .O(\IP2Bus_Data[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \IP2Bus_Data[2]_i_22 
       (.I0(\IP2Bus_Data_reg[15]_1 [2]),
        .I1(\IP2Bus_Data[15]_i_22_n_0 ),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(\IP2Bus_Data[2]_i_5_0 ),
        .I4(\IP2Bus_Data[31]_i_39_n_0 ),
        .O(\IP2Bus_Data[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0008008800880088)) 
    \IP2Bus_Data[2]_i_23 
       (.I0(axi_read_req_r_reg_6),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[12]),
        .I4(Bus2IP_RdCE),
        .I5(\IP2Bus_Data[15]_i_26_1 [2]),
        .O(\IP2Bus_Data[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5455545454555455)) 
    \IP2Bus_Data[2]_i_24 
       (.I0(\IP2Bus_Data_reg[3]_0 ),
        .I1(\IP2Bus_Data[3]_i_68_n_0 ),
        .I2(\IP2Bus_Data[2]_i_59_n_0 ),
        .I3(\IP2Bus_Data[3]_i_63_n_0 ),
        .I4(\IP2Bus_Data[2]_i_60_n_0 ),
        .I5(\IP2Bus_Data[2]_i_61_n_0 ),
        .O(\IP2Bus_Data[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h75007575FFFFFFFF)) 
    \IP2Bus_Data[2]_i_25 
       (.I0(\IP2Bus_Data[2]_i_62_n_0 ),
        .I1(\IP2Bus_Data[3]_i_62_2 [2]),
        .I2(bank5_read[3]),
        .I3(\IP2Bus_Data[10]_i_30_n_0 ),
        .I4(\IP2Bus_Data[3]_i_62_1 [2]),
        .I5(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFF080000FFFFFFFF)) 
    \IP2Bus_Data[2]_i_26 
       (.I0(\IP2Bus_Data[2]_i_64_n_0 ),
        .I1(\IP2Bus_Data[15]_i_62_n_0 ),
        .I2(\IP2Bus_Data[15]_i_64_n_0 ),
        .I3(\IP2Bus_Data[2]_i_65_n_0 ),
        .I4(\IP2Bus_Data[2]_i_66_n_0 ),
        .I5(\IP2Bus_Data[13]_i_54_n_0 ),
        .O(\IP2Bus_Data[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04004444)) 
    \IP2Bus_Data[2]_i_27 
       (.I0(\IP2Bus_Data[2]_i_67_n_0 ),
        .I1(\IP2Bus_Data[13]_i_58_n_0 ),
        .I2(\IP2Bus_Data[2]_i_68_n_0 ),
        .I3(\IP2Bus_Data[2]_i_69_n_0 ),
        .I4(\IP2Bus_Data[13]_i_59_n_0 ),
        .I5(\IP2Bus_Data[2]_i_70_n_0 ),
        .O(\IP2Bus_Data[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8A808080AAAAAAAA)) 
    \IP2Bus_Data[2]_i_28 
       (.I0(\IP2Bus_Data[23]_i_51_n_0 ),
        .I1(\IP2Bus_Data[3]_i_32_0 [2]),
        .I2(bank15_read[2]),
        .I3(bank15_read[3]),
        .I4(\IP2Bus_Data[3]_i_32_1 [2]),
        .I5(\IP2Bus_Data[2]_i_72_n_0 ),
        .O(\IP2Bus_Data[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h7575757700000000)) 
    \IP2Bus_Data[2]_i_29 
       (.I0(\IP2Bus_Data[2]_i_73_n_0 ),
        .I1(\IP2Bus_Data[2]_i_74_n_0 ),
        .I2(\IP2Bus_Data[2]_i_75_n_0 ),
        .I3(\IP2Bus_Data[14]_i_77_n_0 ),
        .I4(\IP2Bus_Data[2]_i_7_2 ),
        .I5(\IP2Bus_Data[19]_i_61_n_0 ),
        .O(\IP2Bus_Data[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0F0E000E0F0E)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(\IP2Bus_Data[2]_i_9_n_0 ),
        .I1(\IP2Bus_Data[2]_i_10_n_0 ),
        .I2(\IP2Bus_Data[2]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[2]_i_12_n_0 ),
        .I5(\IP2Bus_Data[2]_i_13_n_0 ),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \IP2Bus_Data[2]_i_30 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [0]),
        .I1(\IP2Bus_Data[2]_i_7_0 ),
        .I2(adc32_irq_en),
        .I3(\IP2Bus_Data[4]_i_58_n_0 ),
        .I4(\IP2Bus_Data[14]_i_37_n_0 ),
        .I5(\IP2Bus_Data[2]_i_7_1 ),
        .O(\IP2Bus_Data[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \IP2Bus_Data[2]_i_31 
       (.I0(\IP2Bus_Data[22]_i_15_n_0 ),
        .I1(\IP2Bus_Data[2]_i_78_n_0 ),
        .I2(\IP2Bus_Data[2]_i_79_n_0 ),
        .I3(\IP2Bus_Data[23]_i_55_n_0 ),
        .I4(\IP2Bus_Data[23]_i_56_n_0 ),
        .I5(\IP2Bus_Data[2]_i_80_n_0 ),
        .O(\IP2Bus_Data[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEE00E2)) 
    \IP2Bus_Data[2]_i_32 
       (.I0(\IP2Bus_Data[2]_i_81_n_0 ),
        .I1(bank15_read[139]),
        .I2(\IP2Bus_Data[15]_i_31_0 [2]),
        .I3(\IP2Bus_Data[11]_i_62_n_0 ),
        .I4(\IP2Bus_Data[2]_i_83_n_0 ),
        .I5(\IP2Bus_Data[0]_i_40_n_0 ),
        .O(\IP2Bus_Data[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    \IP2Bus_Data[2]_i_33 
       (.I0(\IP2Bus_Data[2]_i_84_n_0 ),
        .I1(\IP2Bus_Data[2]_i_85_n_0 ),
        .I2(\IP2Bus_Data[2]_i_86_n_0 ),
        .I3(\IP2Bus_Data[2]_i_87_n_0 ),
        .I4(\IP2Bus_Data[3]_i_43_n_0 ),
        .I5(\IP2Bus_Data[2]_i_88_n_0 ),
        .O(\IP2Bus_Data[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0055000CFF55FF0C)) 
    \IP2Bus_Data[2]_i_34 
       (.I0(\IP2Bus_Data[2]_i_10_2 [2]),
        .I1(bank13_read[183]),
        .I2(\IP2Bus_Data[2]_i_10_3 [2]),
        .I3(bank13_read[181]),
        .I4(bank13_read[182]),
        .I5(\IP2Bus_Data[2]_i_10_4 [2]),
        .O(\IP2Bus_Data[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \IP2Bus_Data[2]_i_35 
       (.I0(\IP2Bus_Data[23]_i_26_n_0 ),
        .I1(\IP2Bus_Data[2]_i_92_n_0 ),
        .I2(\IP2Bus_Data[2]_i_93_n_0 ),
        .I3(bank13_read[184]),
        .I4(\IP2Bus_Data[2]_i_10_0 [2]),
        .I5(\IP2Bus_Data[31]_i_42_n_0 ),
        .O(\IP2Bus_Data[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFF080000FFFFFFFF)) 
    \IP2Bus_Data[2]_i_36 
       (.I0(bank13_read[64]),
        .I1(\IP2Bus_Data[2]_i_10_1 [2]),
        .I2(\IP2Bus_Data[3]_i_44_n_0 ),
        .I3(\IP2Bus_Data[2]_i_95_n_0 ),
        .I4(\IP2Bus_Data[15]_i_80_n_0 ),
        .I5(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    \IP2Bus_Data[2]_i_37 
       (.I0(\IP2Bus_Data[14]_i_46_n_0 ),
        .I1(\IP2Bus_Data[2]_i_96_n_0 ),
        .I2(\IP2Bus_Data[2]_i_97_n_0 ),
        .I3(\IP2Bus_Data[2]_i_98_n_0 ),
        .I4(\IP2Bus_Data[2]_i_99_n_0 ),
        .I5(\IP2Bus_Data[14]_i_47_n_0 ),
        .O(\IP2Bus_Data[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \IP2Bus_Data[2]_i_38 
       (.I0(\IP2Bus_Data[2]_i_11_1 ),
        .I1(\bus2ip_addr_reg_reg[16]_3 [0]),
        .I2(adc12_irq_en),
        .I3(\IP2Bus_Data[2]_i_100_n_0 ),
        .I4(\IP2Bus_Data[2]_i_11_2 ),
        .I5(\IP2Bus_Data[19]_i_26_n_0 ),
        .O(\IP2Bus_Data[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAE00AE)) 
    \IP2Bus_Data[2]_i_39 
       (.I0(\IP2Bus_Data[2]_i_102_n_0 ),
        .I1(\IP2Bus_Data[3]_i_79_n_0 ),
        .I2(\IP2Bus_Data[2]_i_11_3 ),
        .I3(bank11_read[131]),
        .I4(\IP2Bus_Data[19]_i_8_0 [0]),
        .I5(\IP2Bus_Data[19]_i_52_n_0 ),
        .O(\IP2Bus_Data[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[2]_i_14_n_0 ),
        .I1(\IP2Bus_Data[2]_i_15_n_0 ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[2]_i_16_n_0 ),
        .I4(\IP2Bus_Data_reg[3] ),
        .I5(\IP2Bus_Data[2]_i_17_n_0 ),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D5DFF5D)) 
    \IP2Bus_Data[2]_i_40 
       (.I0(\IP2Bus_Data[19]_i_22_n_0 ),
        .I1(bank11_read[184]),
        .I2(\IP2Bus_Data[2]_i_11_0 [2]),
        .I3(\IP2Bus_Data[2]_i_104_n_0 ),
        .I4(\IP2Bus_Data[2]_i_105_n_0 ),
        .I5(\IP2Bus_Data[2]_i_106_n_0 ),
        .O(\IP2Bus_Data[2]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[2]_i_41 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .O(\IP2Bus_Data[2]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[2]_i_42 
       (.I0(\IP2Bus_Data[3]_i_31_0 [2]),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[3]_i_21_0 ),
        .I4(status[2]),
        .O(\IP2Bus_Data[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFDDFFFFFFFF)) 
    \IP2Bus_Data[2]_i_43 
       (.I0(\IP2Bus_Data[2]_i_107_n_0 ),
        .I1(bank9_read[149]),
        .I2(data27[0]),
        .I3(bank9_read[154]),
        .I4(\IP2Bus_Data[2]_i_109_n_0 ),
        .I5(\IP2Bus_Data[19]_i_65_n_0 ),
        .O(\IP2Bus_Data[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8088888880000000)) 
    \IP2Bus_Data[2]_i_44 
       (.I0(\IP2Bus_Data[19]_i_65_n_0 ),
        .I1(\IP2Bus_Data[2]_i_110_n_0 ),
        .I2(data25[0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(adc30_disable_tdd_obs_input_reg),
        .I5(data26[0]),
        .O(\IP2Bus_Data[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_45 
       (.I0(data21__3),
        .I1(bank9_read[141]),
        .I2(CONTROL_ADC0[2]),
        .I3(bank9_read[145]),
        .I4(bank9_read[146]),
        .I5(data23__3[2]),
        .O(\IP2Bus_Data[2]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[2]_i_47 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [2]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[2]),
        .O(\IP2Bus_Data[2]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[2]_i_48 
       (.I0(\IP2Bus_Data[2]_i_15_1 [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_calibration_shift2_reg[0] ),
        .I3(\adc3_calibration_shift3_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_15_2 [2]),
        .O(\IP2Bus_Data[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCFDDCFCCCFDDCFFF)) 
    \IP2Bus_Data[2]_i_49 
       (.I0(\IP2Bus_Data[2]_i_114_n_0 ),
        .I1(\IP2Bus_Data[18]_i_12_n_0 ),
        .I2(\IP2Bus_Data[2]_i_15_0 [2]),
        .I3(bank9_read[184]),
        .I4(\IP2Bus_Data[30]_i_12_n_0 ),
        .I5(\IP2Bus_Data[2]_i_115_n_0 ),
        .O(\IP2Bus_Data[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000000075557575)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(\IP2Bus_Data[2]_i_18_n_0 ),
        .I1(\IP2Bus_Data[2]_i_19_n_0 ),
        .I2(\IP2Bus_Data[2]_i_20_n_0 ),
        .I3(\IP2Bus_Data[2]_i_21_n_0 ),
        .I4(\IP2Bus_Data[9]_i_20_n_0 ),
        .I5(\IP2Bus_Data[2]_i_22_n_0 ),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0E0E0E0E000E0E0E)) 
    \IP2Bus_Data[2]_i_50 
       (.I0(\IP2Bus_Data[3]_i_47_n_0 ),
        .I1(\IP2Bus_Data[2]_i_17_0 ),
        .I2(\IP2Bus_Data[2]_i_116_n_0 ),
        .I3(\IP2Bus_Data[31]_i_54_n_0 ),
        .I4(\IP2Bus_Data[31]_i_53_n_0 ),
        .I5(\IP2Bus_Data[2]_i_117_n_0 ),
        .O(\IP2Bus_Data[2]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \IP2Bus_Data[2]_i_51 
       (.I0(\IP2Bus_Data[15]_i_4_0 [2]),
        .I1(\IP2Bus_Data[7]_i_2_0 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I3(bank9_read[3]),
        .I4(\IP2Bus_Data[2]_i_17_1 ),
        .O(\IP2Bus_Data[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007F0000)) 
    \IP2Bus_Data[2]_i_53 
       (.I0(\IP2Bus_Data[2]_i_19_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(axi_read_req_r_reg),
        .I3(\IP2Bus_Data[3]_i_104_n_0 ),
        .I4(dac02_irq_en),
        .I5(\IP2Bus_Data[3]_i_105_n_0 ),
        .O(\IP2Bus_Data[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[2]_i_54 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_18),
        .I5(\IP2Bus_Data[16]_i_35_0 ),
        .O(bank1_read[32]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[2]_i_55 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[30]_i_21_n_0 ),
        .O(\IP2Bus_Data[2]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \IP2Bus_Data[2]_i_56 
       (.I0(\IP2Bus_Data[2]_i_119_n_0 ),
        .I1(\IP2Bus_Data[30]_i_27_n_0 ),
        .I2(bank1_read[192]),
        .I3(\IP2Bus_Data_reg[31]_1 [2]),
        .O(\IP2Bus_Data[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hDC00DF00DC00DC00)) 
    \IP2Bus_Data[2]_i_59 
       (.I0(\IP2Bus_Data[3]_i_24_0 [2]),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\IP2Bus_Data[3]_i_24_1 [2]),
        .I5(\IP2Bus_Data[3]_i_21_0 ),
        .O(\IP2Bus_Data[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F110000)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(\IP2Bus_Data[2]_i_23_n_0 ),
        .I1(\IP2Bus_Data[2]_i_24_n_0 ),
        .I2(\IP2Bus_Data[2]_i_25_n_0 ),
        .I3(\IP2Bus_Data[2]_i_26_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 ),
        .I5(\IP2Bus_Data[2]_i_27_n_0 ),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FEAAAAFFFEAAAA)) 
    \IP2Bus_Data[2]_i_60 
       (.I0(\IP2Bus_Data[2]_i_123_n_0 ),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .I2(axi_read_req_r_reg_3),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I5(\IP2Bus_Data[15]_i_7_0 [2]),
        .O(\IP2Bus_Data[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    \IP2Bus_Data[2]_i_61 
       (.I0(\IP2Bus_Data[2]_i_124_n_0 ),
        .I1(\IP2Bus_Data[2]_i_125_n_0 ),
        .I2(\IP2Bus_Data[3]_i_114_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_0 [2]),
        .I4(\IP2Bus_Data[2]_i_126_n_0 ),
        .I5(\IP2Bus_Data[3]_i_65_n_0 ),
        .O(\IP2Bus_Data[2]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[2]_i_62 
       (.I0(adc3_restart_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[2]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_63 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .O(bank5_read[3]));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \IP2Bus_Data[2]_i_64 
       (.I0(\IP2Bus_Data[2]_i_127_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_3 [2]),
        .I2(bank5_read[192]),
        .I3(\IP2Bus_Data[2]_i_128_n_0 ),
        .I4(\IP2Bus_Data[31]_i_37_n_0 ),
        .O(\IP2Bus_Data[2]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_65 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data[11]_i_28_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_0 [2]),
        .O(\IP2Bus_Data[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h444F444F444F4444)) 
    \IP2Bus_Data[2]_i_66 
       (.I0(\IP2Bus_Data[13]_i_22_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_1 [2]),
        .I2(\IP2Bus_Data[2]_i_129_n_0 ),
        .I3(\IP2Bus_Data[2]_i_130_n_0 ),
        .I4(dac22_irq_en),
        .I5(\IP2Bus_Data[15]_i_101_n_0 ),
        .O(\IP2Bus_Data[2]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hF0F20000FFF20000)) 
    \IP2Bus_Data[2]_i_67 
       (.I0(\IP2Bus_Data[3]_i_21_0 ),
        .I1(\IP2Bus_Data[3]_i_27_0 [2]),
        .I2(adc3_restart_reg),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(p_52_in[2]),
        .O(\IP2Bus_Data[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000D000D0D0D0D0)) 
    \IP2Bus_Data[2]_i_68 
       (.I0(\IP2Bus_Data[23]_i_5_1 [2]),
        .I1(\IP2Bus_Data[23]_i_70_0 ),
        .I2(\IP2Bus_Data[13]_i_64_n_0 ),
        .I3(\IP2Bus_Data[2]_i_131_n_0 ),
        .I4(\IP2Bus_Data[2]_i_132_n_0 ),
        .I5(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[2]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h0F01555500015555)) 
    \IP2Bus_Data[2]_i_69 
       (.I0(\IP2Bus_Data[2]_i_133_n_0 ),
        .I1(\IP2Bus_Data[0]_i_94_0 ),
        .I2(axi_read_req_r_reg_3),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(\IP2Bus_Data[15]_i_7_2 [2]),
        .O(\IP2Bus_Data[2]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(\IP2Bus_Data[2]_i_28_n_0 ),
        .I1(\IP2Bus_Data[2]_i_29_n_0 ),
        .I2(\IP2Bus_Data[2]_i_30_n_0 ),
        .I3(\IP2Bus_Data[2]_i_31_n_0 ),
        .I4(\IP2Bus_Data[2]_i_32_n_0 ),
        .I5(\IP2Bus_Data[23]_i_22_n_0 ),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D5D5D5D5D5D5D)) 
    \IP2Bus_Data[2]_i_70 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data[15]_i_29_3 [2]),
        .I2(\IP2Bus_Data[13]_i_57_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_1 ),
        .I4(\IP2Bus_Data[15]_i_29_2 [2]),
        .I5(\IP2Bus_Data[13]_i_56_n_0 ),
        .O(\IP2Bus_Data[2]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[2]_i_71 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_RdAck_reg[5]),
        .I4(\IP2Bus_Data[4]_i_19_0 ),
        .I5(axi_read_req_r_reg_2),
        .O(bank15_read[3]));
  LUT6 #(
    .INIT(64'hAAEFEFEFFFEFEFEF)) 
    \IP2Bus_Data[2]_i_72 
       (.I0(\IP2Bus_Data[15]_i_74_n_0 ),
        .I1(\IP2Bus_Data[2]_i_134_n_0 ),
        .I2(\IP2Bus_Data[2]_i_28_0 [2]),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\IP2Bus_Data[15]_i_2_0 [2]),
        .O(\IP2Bus_Data[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0F770F550F770FFF)) 
    \IP2Bus_Data[2]_i_73 
       (.I0(\IP2Bus_Data[19]_i_36_2 [0]),
        .I1(adc31_cm_undervol_irq),
        .I2(\IP2Bus_Data[19]_i_36_0 [0]),
        .I3(bank15_read[131]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [2]),
        .I5(bank15_read[133]),
        .O(\IP2Bus_Data[2]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[2]_i_74 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(axi_read_req_r_reg_11),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[2]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'hA8000800)) 
    \IP2Bus_Data[2]_i_75 
       (.I0(\IP2Bus_Data[19]_i_60_0 [0]),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_8),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(adc32_cm_undervol_irq),
        .O(\IP2Bus_Data[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_78 
       (.I0(\IP2Bus_Data[2]_i_31_1 [2]),
        .I1(bank15_read[181]),
        .I2(\IP2Bus_Data[2]_i_31_3 [2]),
        .I3(bank15_read[182]),
        .I4(\IP2Bus_Data[2]_i_31_4 [2]),
        .I5(bank15_read[183]),
        .O(\IP2Bus_Data[2]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h3355330F00000000)) 
    \IP2Bus_Data[2]_i_79 
       (.I0(\IP2Bus_Data[23]_i_24_0 [2]),
        .I1(\IP2Bus_Data[2]_i_31_2 [2]),
        .I2(\IP2Bus_Data[31]_i_7_0 [2]),
        .I3(bank15_read[194]),
        .I4(bank15_read[195]),
        .I5(\IP2Bus_Data[31]_i_50_n_0 ),
        .O(\IP2Bus_Data[2]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[2]_i_8 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [2]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F500F0)) 
    \IP2Bus_Data[2]_i_80 
       (.I0(\IP2Bus_Data[31]_i_23_1 [2]),
        .I1(\IP2Bus_Data[31]_i_23_0 [2]),
        .I2(bank15_read[184]),
        .I3(\IP2Bus_Data[2]_i_31_0 [2]),
        .I4(bank15_read[192]),
        .I5(bank15_read[193]),
        .O(\IP2Bus_Data[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEAAA)) 
    \IP2Bus_Data[2]_i_81 
       (.I0(\IP2Bus_Data[23]_i_57_n_0 ),
        .I1(\IP2Bus_Data[4]_i_20_0 [0]),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(adc32_disable_tdd_obs_input_reg),
        .I4(\IP2Bus_Data[2]_i_139_n_0 ),
        .I5(\IP2Bus_Data[2]_i_140_n_0 ),
        .O(\IP2Bus_Data[2]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_82 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank15_read[139]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[2]_i_83 
       (.I0(\IP2Bus_Data[19]_i_36_1 [0]),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[0]_i_60_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [2]),
        .O(\IP2Bus_Data[2]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h000000008888F888)) 
    \IP2Bus_Data[2]_i_84 
       (.I0(\IP2Bus_Data[19]_i_34_2 [0]),
        .I1(\IP2Bus_Data[19]_i_68_n_0 ),
        .I2(\IP2Bus_Data[19]_i_34_1 [0]),
        .I3(adc23_cm_undervol_irq),
        .I4(\IP2Bus_Data[18]_i_42_n_0 ),
        .I5(\IP2Bus_Data[18]_i_44_n_0 ),
        .O(\IP2Bus_Data[2]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \IP2Bus_Data[2]_i_85 
       (.I0(\IP2Bus_Data[2]_i_141_n_0 ),
        .I1(\IP2Bus_Data[19]_i_34_0 [0]),
        .I2(\IP2Bus_Data[18]_i_60_n_0 ),
        .I3(\IP2Bus_Data[19]_i_9_0 [0]),
        .I4(bank13_read[131]),
        .I5(\IP2Bus_Data[18]_i_24_n_0 ),
        .O(\IP2Bus_Data[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888A8A8A)) 
    \IP2Bus_Data[2]_i_86 
       (.I0(\IP2Bus_Data[31]_i_71_n_0 ),
        .I1(\IP2Bus_Data[2]_i_142_n_0 ),
        .I2(\IP2Bus_Data[2]_i_143_n_0 ),
        .I3(bank13_read[154]),
        .I4(adc22_disable_tdd_mode_input),
        .I5(\IP2Bus_Data[31]_i_69_n_0 ),
        .O(\IP2Bus_Data[2]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h3530353F35303530)) 
    \IP2Bus_Data[2]_i_87 
       (.I0(\IP2Bus_Data_reg[23] [2]),
        .I1(\IP2Bus_Data[19]_i_34_1 [0]),
        .I2(bank13_read[137]),
        .I3(bank13_read[138]),
        .I4(\IP2Bus_Data[15]_i_13_0 [2]),
        .I5(bank13_read[139]),
        .O(\IP2Bus_Data[2]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h880C8800880C88CC)) 
    \IP2Bus_Data[2]_i_88 
       (.I0(\IP2Bus_Data[2]_i_33_0 ),
        .I1(\IP2Bus_Data[18]_i_24_n_0 ),
        .I2(adc22_irq_en),
        .I3(\bus2ip_addr_reg_reg[14]_2 [0]),
        .I4(bank13_read[129]),
        .I5(\IP2Bus_Data[2]_i_33_1 ),
        .O(\IP2Bus_Data[2]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[2]_i_89 
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(\IP2Bus_Data[2]_i_122_2 ),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank13_read[183]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[2]_i_9 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\IP2Bus_Data[15]_i_3_1 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_90 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(axi_RdAck_reg[10]),
        .I4(adc0_dsa_update_reg_reg_0),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank13_read[181]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[2]_i_91 
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_19),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank13_read[182]));
  LUT6 #(
    .INIT(64'h00000000FFF700F7)) 
    \IP2Bus_Data[2]_i_92 
       (.I0(\adc3_sample_rate_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[31]_i_18_0 [2]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_18_1 [2]),
        .I5(bank13_read[184]),
        .O(\IP2Bus_Data[2]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hF3BBF3BBF3FFF333)) 
    \IP2Bus_Data[2]_i_93 
       (.I0(\IP2Bus_Data[23]_i_9_0 [2]),
        .I1(\IP2Bus_Data[2]_i_146_n_0 ),
        .I2(\IP2Bus_Data[2]_i_35_0 [2]),
        .I3(bank13_read[194]),
        .I4(\IP2Bus_Data[31]_i_6_0 [2]),
        .I5(bank13_read[195]),
        .O(\IP2Bus_Data[2]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_94 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank13_read[64]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \IP2Bus_Data[2]_i_95 
       (.I0(\IP2Bus_Data[3]_i_14_0 [2]),
        .I1(bank13_read[3]),
        .I2(bank13_read[2]),
        .I3(\IP2Bus_Data[3]_i_14_1 [2]),
        .I4(\IP2Bus_Data[2]_i_151_n_0 ),
        .I5(\IP2Bus_Data[15]_i_3_0 [2]),
        .O(\IP2Bus_Data[2]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[2]_i_96 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(data22__4[0]),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(data21__4[0]),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[2]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00F8000800)) 
    \IP2Bus_Data[2]_i_97 
       (.I0(\adc3_calibration_shift0_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_37_0 [2]),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(data24__3[0]),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF0000FEFE0000)) 
    \IP2Bus_Data[2]_i_98 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(adc12_disable_tdd_mode_input),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[2]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h3530353F35303530)) 
    \IP2Bus_Data[2]_i_99 
       (.I0(\IP2Bus_Data[23]_i_3_0 [2]),
        .I1(\IP2Bus_Data[19]_i_28_0 [0]),
        .I2(bank11_read[137]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_11_0 [2]),
        .I5(bank11_read[139]),
        .O(\IP2Bus_Data[2]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\IP2Bus_Data[30]_i_2_n_0 ),
        .I1(\IP2Bus_Data[30]_i_3_n_0 ),
        .I2(\IP2Bus_Data[30]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(\IP2Bus_Data[30]_i_5_n_0 ),
        .I5(\IP2Bus_Data[30]_i_6_n_0 ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[30]_i_10 
       (.I0(\IP2Bus_Data[31]_i_8_0 [30]),
        .I1(bank9_read[192]),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[31]_i_8_1 [30]),
        .O(\IP2Bus_Data[30]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[30]_i_11 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_calibration_shift4_reg[0] ),
        .O(bank9_read[184]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h00FDFFFF)) 
    \IP2Bus_Data[30]_i_12 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(\adc3_sample_rate_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[30]_i_13 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[2]_i_18_n_0 ),
        .I2(\IP2Bus_Data[30]_i_21_n_0 ),
        .O(\IP2Bus_Data[30]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[30]_i_14 
       (.I0(\IP2Bus_Data[30]_i_22_n_0 ),
        .I1(\IP2Bus_Data[30]_i_23_n_0 ),
        .I2(\IP2Bus_Data[30]_i_24_n_0 ),
        .O(\IP2Bus_Data[30]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[30]_i_15 
       (.I0(\IP2Bus_Data[31]_i_31_n_0 ),
        .I1(\IP2Bus_Data[30]_i_25_n_0 ),
        .I2(\IP2Bus_Data[30]_i_26_n_0 ),
        .O(\IP2Bus_Data[30]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[30]_i_16 
       (.I0(bank5_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_2 [30]),
        .I2(\IP2Bus_Data[31]_i_3_3 [30]),
        .I3(bank5_read[192]),
        .O(\IP2Bus_Data[30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[30]_i_17 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [30]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [30]),
        .O(\IP2Bus_Data[30]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[30]_i_18 
       (.I0(\IP2Bus_Data[31]_i_18_1 [30]),
        .I1(bank13_read[192]),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[31]_i_18_0 [30]),
        .O(\IP2Bus_Data[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB0BB0000FFFFFFFF)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data[30]_i_7_n_0 ),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_19_n_0 ),
        .I4(\IP2Bus_Data[30]_i_9_n_0 ),
        .I5(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[30]_i_20 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [30]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [30]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[30]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \IP2Bus_Data[30]_i_21 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(adc3_restart_reg),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .O(\IP2Bus_Data[30]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    \IP2Bus_Data[30]_i_22 
       (.I0(\IP2Bus_Data[30]_i_27_n_0 ),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[30]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[30]_i_23 
       (.I0(axi_read_req_r_reg_4),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(axi_read_req_r_reg_11),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFD5555)) 
    \IP2Bus_Data[30]_i_24 
       (.I0(\IP2Bus_Data[9]_i_34_n_0 ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .I2(axi_read_req_r_reg_8),
        .I3(\adc3_slice2_irq_en_reg[2] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[30]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[30]_i_25 
       (.I0(\IP2Bus_Data[29]_i_18_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .O(\IP2Bus_Data[30]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBABFBFBF)) 
    \IP2Bus_Data[30]_i_26 
       (.I0(\IP2Bus_Data_reg[31]_0 ),
        .I1(\IP2Bus_Data[31]_i_9_1 [30]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_9_0 [30]),
        .O(\IP2Bus_Data[30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000555500015555)) 
    \IP2Bus_Data[30]_i_27 
       (.I0(\IP2Bus_Data[30]_i_28_n_0 ),
        .I1(adc30_disable_tdd_obs_input_reg),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[30]_i_28 
       (.I0(\IP2Bus_Data[29]_i_17_0 ),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[30]_i_27_0 ),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_10),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[30]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hFCF5FFF5)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(bank9_read[184]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [30]),
        .O(\IP2Bus_Data[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\IP2Bus_Data[30]_i_13_n_0 ),
        .I1(\IP2Bus_Data[30]_i_14_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [30]),
        .I3(bank1_read[193]),
        .I4(bank1_read[192]),
        .I5(\IP2Bus_Data_reg[31]_1 [30]),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \IP2Bus_Data[30]_i_6 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data[30]_i_15_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[30]_i_16_n_0 ),
        .I4(\IP2Bus_Data[30]_i_17_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \IP2Bus_Data[30]_i_7 
       (.I0(\IP2Bus_Data[31]_i_6_2 [30]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_1 [30]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .I4(\IP2Bus_Data[31]_i_45_n_0 ),
        .I5(\IP2Bus_Data[31]_i_6_3 [30]),
        .O(\IP2Bus_Data[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFF00FFDFFFDF)) 
    \IP2Bus_Data[30]_i_8 
       (.I0(\IP2Bus_Data[25]_i_14_n_0 ),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(\IP2Bus_Data[31]_i_6_0 [30]),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(bank13_read[184]),
        .I5(\IP2Bus_Data[30]_i_18_n_0 ),
        .O(\IP2Bus_Data[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFAAFFFFFFFF)) 
    \IP2Bus_Data[30]_i_9 
       (.I0(\IP2Bus_Data[26]_i_3_0 ),
        .I1(\IP2Bus_Data[31]_i_51_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_0 [30]),
        .I3(\IP2Bus_Data[31]_i_50_n_0 ),
        .I4(\IP2Bus_Data[30]_i_20_n_0 ),
        .I5(\IP2Bus_Data[31]_i_48_n_0 ),
        .O(\IP2Bus_Data[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA2808080)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(bank7_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [31]),
        .I3(bank7_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [31]),
        .O(\IP2Bus_Data[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(\IP2Bus_Data[31]_i_35_n_0 ),
        .I1(\IP2Bus_Data[31]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_37_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(\IP2Bus_Data[31]_i_3_3 [31]),
        .I1(bank5_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_2 [31]),
        .I3(bank5_read[193]),
        .O(\IP2Bus_Data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank1_read[192]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \IP2Bus_Data[31]_i_15 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank1_read[193]));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_16 
       (.I0(\IP2Bus_Data[30]_i_14_n_0 ),
        .I1(\IP2Bus_Data[30]_i_13_n_0 ),
        .O(\IP2Bus_Data[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8A00)) 
    \IP2Bus_Data[31]_i_17 
       (.I0(\IP2Bus_Data[31]_i_39_n_0 ),
        .I1(\IP2Bus_Data[31]_i_4_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(irq_enables[7]),
        .O(\IP2Bus_Data[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD0FFFFFFF0)) 
    \IP2Bus_Data[31]_i_18 
       (.I0(\IP2Bus_Data[25]_i_14_n_0 ),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(bank13_read[184]),
        .I3(\IP2Bus_Data[31]_i_41_n_0 ),
        .I4(\IP2Bus_Data_reg[2] ),
        .I5(\IP2Bus_Data[31]_i_6_0 [31]),
        .O(\IP2Bus_Data[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \IP2Bus_Data[31]_i_19 
       (.I0(\IP2Bus_Data[31]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_43_n_0 ),
        .I2(\IP2Bus_Data[3]_i_13_n_0 ),
        .I3(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEFEFEFEFE)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data[31]_i_4_n_0 ),
        .I2(\IP2Bus_Data[31]_i_5_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_n_0 ),
        .I5(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[31]_i_20 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[14]_i_17_n_0 ),
        .O(\IP2Bus_Data[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB0BBB0B0B0BBBBBB)) 
    \IP2Bus_Data[31]_i_21 
       (.I0(\IP2Bus_Data[31]_i_45_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [31]),
        .I2(\IP2Bus_Data[31]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_2 [31]),
        .I4(bank11_read[192]),
        .I5(\IP2Bus_Data[31]_i_6_1 [31]),
        .O(\IP2Bus_Data[31]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h0202A202)) 
    \IP2Bus_Data[31]_i_23 
       (.I0(\IP2Bus_Data[31]_i_48_n_0 ),
        .I1(\IP2Bus_Data[31]_i_49_n_0 ),
        .I2(\IP2Bus_Data[31]_i_50_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [31]),
        .I4(\IP2Bus_Data[31]_i_51_n_0 ),
        .O(\IP2Bus_Data[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[31]_i_24 
       (.I0(\IP2Bus_Data[31]_i_52_n_0 ),
        .I1(\IP2Bus_Data[31]_i_53_n_0 ),
        .I2(\IP2Bus_Data[31]_i_54_n_0 ),
        .I3(\IP2Bus_Data_reg[3] ),
        .O(\IP2Bus_Data[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[31]_i_25 
       (.I0(\IP2Bus_Data[31]_i_55_n_0 ),
        .I1(\IP2Bus_Data[18]_i_12_n_0 ),
        .O(\IP2Bus_Data[31]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBFAABFBF)) 
    \IP2Bus_Data[31]_i_26 
       (.I0(\IP2Bus_Data[31]_i_56_n_0 ),
        .I1(bank9_read[192]),
        .I2(\IP2Bus_Data[31]_i_8_0 [31]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(\IP2Bus_Data[31]_i_8_1 [31]),
        .O(\IP2Bus_Data[31]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[31]_i_27 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(bank9_read[184]),
        .O(\IP2Bus_Data[31]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \IP2Bus_Data[31]_i_28 
       (.I0(bank9_read[195]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_multi_band_reg[0] ),
        .I3(bank9_read[196]),
        .O(\IP2Bus_Data[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AAAAAAAA)) 
    \IP2Bus_Data[31]_i_29 
       (.I0(\IP2Bus_Data[29]_i_18_n_0 ),
        .I1(\adc3_multi_band_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(bank3_read[193]),
        .I4(bank3_read[192]),
        .I5(\IP2Bus_Data[31]_i_61_n_0 ),
        .O(\IP2Bus_Data[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8A888888888)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_10_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \IP2Bus_Data[31]_i_30 
       (.I0(bank3_read[193]),
        .I1(\IP2Bus_Data[31]_i_9_0 [31]),
        .I2(bank3_read[192]),
        .I3(\IP2Bus_Data[31]_i_9_1 [31]),
        .I4(\IP2Bus_Data[29]_i_17_n_0 ),
        .O(\IP2Bus_Data[31]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[31]_i_31 
       (.I0(\IP2Bus_Data[13]_i_64_n_0 ),
        .I1(\IP2Bus_Data[13]_i_25_n_0 ),
        .O(\IP2Bus_Data[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \IP2Bus_Data[31]_i_32 
       (.I0(\IP2Bus_Data_reg[14] ),
        .I1(\IP2Bus_Data[31]_i_62_n_0 ),
        .I2(\IP2Bus_Data[14]_i_62_n_0 ),
        .I3(\IP2Bus_Data[31]_i_63_n_0 ),
        .I4(\IP2Bus_Data[14]_i_60_n_0 ),
        .I5(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[31]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[31]_i_33 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[1]),
        .I4(\dac0_ref_clk_freq_reg[0] ),
        .O(bank7_read[192]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \IP2Bus_Data[31]_i_34 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[1]),
        .I4(\dac0_ref_clk_freq_reg[0] ),
        .O(bank7_read[193]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[31]_i_35 
       (.I0(\IP2Bus_Data_reg[14] ),
        .I1(adc3_reset_reg),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \IP2Bus_Data[31]_i_36 
       (.I0(\IP2Bus_Data[31]_i_38_n_0 ),
        .I1(\IP2Bus_Data[10]_i_28_n_0 ),
        .I2(bank5_read[193]),
        .I3(bank5_read[194]),
        .I4(bank5_read[192]),
        .I5(\IP2Bus_Data[23]_i_39_n_0 ),
        .O(\IP2Bus_Data[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000333700000000)) 
    \IP2Bus_Data[31]_i_37 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(adc32_disable_tdd_obs_input_reg),
        .I4(\IP2Bus_Data[31]_i_66_n_0 ),
        .I5(\IP2Bus_Data[10]_i_27_n_0 ),
        .O(\IP2Bus_Data[31]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[31]_i_38 
       (.I0(bank5_read[138]),
        .I1(\IP2Bus_Data[23]_i_41_n_0 ),
        .O(\IP2Bus_Data[31]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \IP2Bus_Data[31]_i_39 
       (.I0(\IP2Bus_Data[25]_i_22_n_0 ),
        .I1(\IP2Bus_Data[25]_i_24_n_0 ),
        .I2(\IP2Bus_Data[4]_i_47_n_0 ),
        .I3(\IP2Bus_Data_reg[5] ),
        .O(\IP2Bus_Data[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(\IP2Bus_Data_reg[31]_1 [31]),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data_reg[31]_2 [31]),
        .I3(bank1_read[193]),
        .I4(\IP2Bus_Data[31]_i_16_n_0 ),
        .I5(\IP2Bus_Data[31]_i_17_n_0 ),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[31]_i_40 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_read_req_r_reg_1),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank13_read[184]));
  LUT4 #(
    .INIT(16'h7077)) 
    \IP2Bus_Data[31]_i_41 
       (.I0(\IP2Bus_Data[31]_i_18_1 [31]),
        .I1(bank13_read[192]),
        .I2(\IP2Bus_Data[25]_i_27_n_0 ),
        .I3(\IP2Bus_Data[31]_i_18_0 [31]),
        .O(\IP2Bus_Data[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \IP2Bus_Data[31]_i_42 
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_RdAck_reg[1]),
        .I4(axi_RdAck_reg[0]),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(\IP2Bus_Data[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFEFFFEFFF)) 
    \IP2Bus_Data[31]_i_43 
       (.I0(\IP2Bus_Data[31]_i_68_n_0 ),
        .I1(\IP2Bus_Data[31]_i_69_n_0 ),
        .I2(\IP2Bus_Data[31]_i_70_n_0 ),
        .I3(\IP2Bus_Data[31]_i_71_n_0 ),
        .I4(\IP2Bus_Data[23]_i_26_n_0 ),
        .I5(\IP2Bus_Data[23]_i_27_n_0 ),
        .O(\IP2Bus_Data[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[31]_i_45 
       (.I0(bank11_read[192]),
        .I1(\adc3_sample_rate_reg[0] ),
        .I2(\adc3_calibration_shift4_reg[0] ),
        .I3(\IP2Bus_Data[16]_i_20_n_0 ),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(\adc3_calibration_delay_i_reg[0] ),
        .O(\IP2Bus_Data[31]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h88BF)) 
    \IP2Bus_Data[31]_i_46 
       (.I0(\adc3_calibration_shift4_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_sample_rate_reg[0] ),
        .I3(bank11_read[192]),
        .O(\IP2Bus_Data[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[31]_i_47 
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank11_read[192]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[31]_i_48 
       (.I0(\IP2Bus_Data[31]_i_72_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .O(\IP2Bus_Data[31]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[31]_i_49 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [31]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [31]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E00500F0E0010)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(axi_RdAck_reg[10]),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[9]),
        .I4(axi_RdAck_reg[11]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[31]_i_50 
       (.I0(bank15_read[184]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .O(\IP2Bus_Data[31]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \IP2Bus_Data[31]_i_51 
       (.I0(\adc3_calibration_delay_i_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .O(\IP2Bus_Data[31]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \IP2Bus_Data[31]_i_52 
       (.I0(adc3_restart_reg),
        .I1(adc3_reset_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF000100FF)) 
    \IP2Bus_Data[31]_i_53 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(axi_read_req_r_reg),
        .I3(\IP2Bus_Data[12]_i_21_n_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[31]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[31]_i_54 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc3_cmn_irq_en_reg),
        .I3(axi_read_req_r_reg_4),
        .O(\IP2Bus_Data[31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \IP2Bus_Data[31]_i_55 
       (.I0(\IP2Bus_Data[18]_i_34_n_0 ),
        .I1(\IP2Bus_Data[31]_i_77_n_0 ),
        .I2(\IP2Bus_Data[18]_i_33_n_0 ),
        .I3(\IP2Bus_Data[18]_i_12_n_0 ),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[18]_i_11_n_0 ),
        .O(\IP2Bus_Data[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[31]_i_56 
       (.I0(bank9_read[184]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .O(\IP2Bus_Data[31]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_57 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(bank9_read[192]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[31]_i_58 
       (.I0(bank9_read[192]),
        .I1(\adc3_sample_rate_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[31]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_59 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .O(bank9_read[195]));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(\IP2Bus_Data[31]_i_18_n_0 ),
        .I1(\IP2Bus_Data[31]_i_19_n_0 ),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\IP2Bus_Data[31]_i_21_n_0 ),
        .I4(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_60 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .O(bank9_read[196]));
  LUT6 #(
    .INIT(64'h000000FF000100FF)) 
    \IP2Bus_Data[31]_i_61 
       (.I0(adc32_disable_tdd_obs_input_reg),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(\IP2Bus_Data[29]_i_20_n_0 ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(adc30_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[31]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \IP2Bus_Data[31]_i_62 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[8]),
        .I4(axi_RdAck_reg[10]),
        .I5(\IP2Bus_Data[3]_i_68_n_0 ),
        .O(\IP2Bus_Data[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \IP2Bus_Data[31]_i_63 
       (.I0(bank7_read[153]),
        .I1(\IP2Bus_Data[31]_i_79_n_0 ),
        .I2(bank7_read[152]),
        .I3(bank7_read[140]),
        .I4(bank7_read[139]),
        .I5(\IP2Bus_Data[31]_i_82_n_0 ),
        .O(\IP2Bus_Data[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    \IP2Bus_Data[31]_i_64 
       (.I0(axi_read_req_r_reg_8),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .I4(\IP2Bus_Data[31]_i_83_n_0 ),
        .I5(bank7_read[138]),
        .O(\IP2Bus_Data[31]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_65 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank5_read[194]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[31]_i_66 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[31]_i_68 
       (.I0(bank13_read[135]),
        .I1(\IP2Bus_Data[31]_i_85_n_0 ),
        .I2(bank13_read[131]),
        .I3(\IP2Bus_Data[3]_i_97_n_0 ),
        .I4(\IP2Bus_Data[31]_i_87_n_0 ),
        .I5(\bus2ip_addr_reg_reg[14]_2 [1]),
        .O(\IP2Bus_Data[31]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[31]_i_69 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(adc30_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[31]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF3FF33FF)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[31]_i_70 
       (.I0(adc32_disable_tdd_obs_input_reg),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_calibration_shift0_reg[0] ),
        .I3(adc33_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[31]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[31]_i_71 
       (.I0(\IP2Bus_Data[12]_i_40_n_0 ),
        .I1(\adc3_cmn_en_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[31]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5F5F5D5)) 
    \IP2Bus_Data[31]_i_72 
       (.I0(\IP2Bus_Data[23]_i_51_n_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\IP2Bus_Data[0]_i_94_0 ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[15]_i_74_n_0 ),
        .O(\IP2Bus_Data[31]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IP2Bus_Data[31]_i_73 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank15_read[193]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[31]_i_74 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank15_read[192]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[31]_i_75 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_timeout_en_reg),
        .I3(axi_read_req_r_reg_16),
        .I4(axi_read_req_r_reg_1),
        .I5(\IP2Bus_Data[0]_i_27_0 ),
        .O(bank15_read[184]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \IP2Bus_Data[31]_i_76 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_17),
        .I4(Bus2IP_RdCE),
        .O(\IP2Bus_Data[31]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[31]_i_77 
       (.I0(adc33_disable_tdd_obs_input_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\adc3_calibration_shift0_reg[0] ),
        .I3(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[31]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[31]_i_78 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(adc0_dsa_update_reg_reg),
        .I3(\IP2Bus_Data[1]_i_35_0 ),
        .I4(axi_RdAck_reg[5]),
        .O(bank7_read[153]));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[31]_i_79 
       (.I0(\IP2Bus_Data[2]_i_122_1 ),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[29]_i_17_0 ),
        .I3(adc0_dsa_update_reg_reg),
        .I4(axi_read_req_r_reg_0),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[31]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F7F777F7F7F7)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [31]),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[31]_i_28_n_0 ),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[31]_i_80 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(adc0_dsa_update_reg_reg),
        .I3(axi_read_req_r_reg_1),
        .I4(axi_RdAck_reg[5]),
        .O(bank7_read[152]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[31]_i_81 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg_18),
        .I4(axi_read_req_r_reg_15),
        .I5(axi_RdAck_reg[5]),
        .O(bank7_read[140]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h08880000)) 
    \IP2Bus_Data[31]_i_82 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_reg[0]),
        .I3(axi_RdAck_reg[1]),
        .I4(\dac0_ref_clk_freq_reg[0] ),
        .O(\IP2Bus_Data[31]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[31]_i_83 
       (.I0(axi_read_req_r_reg_1),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[1]_i_35_0 ),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_0),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[31]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[31]_i_84 
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(\IP2Bus_Data[2]_i_122_2 ),
        .I5(axi_read_req_r_reg_12),
        .O(bank13_read[135]));
  LUT6 #(
    .INIT(64'hC080000000000000)) 
    \IP2Bus_Data[31]_i_85 
       (.I0(axi_read_req_r_reg_1),
        .I1(axi_RdAck_reg[5]),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg_14),
        .I4(axi_read_req_r_i_2__4_n_0),
        .I5(axi_read_req_r_reg_7),
        .O(\IP2Bus_Data[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[31]_i_86 
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(\IP2Bus_Data[2]_i_122_2 ),
        .I3(\IP2Bus_Data[3]_i_17_0 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank13_read[131]));
  LUT6 #(
    .INIT(64'h3020000000000000)) 
    \IP2Bus_Data[31]_i_87 
       (.I0(axi_read_req_r_reg_5),
        .I1(axi_RdAck_reg[4]),
        .I2(axi_RdAck_reg[5]),
        .I3(axi_timeout_en_reg_0),
        .I4(axi_read_req_r_i_2__4_n_0),
        .I5(axi_read_req_r_reg_7),
        .O(\IP2Bus_Data[31]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_30_n_0 ),
        .I2(\IP2Bus_Data[31]_i_31_n_0 ),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\IP2Bus_Data[3]_i_3_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data[3]_i_5_n_0 ),
        .I5(\IP2Bus_Data[3]_i_6_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFBFBFBFFAAAAAAAA)) 
    \IP2Bus_Data[3]_i_10 
       (.I0(\IP2Bus_Data[3]_i_32_n_0 ),
        .I1(\IP2Bus_Data[3]_i_33_n_0 ),
        .I2(\IP2Bus_Data[3]_i_34_n_0 ),
        .I3(\IP2Bus_Data[23]_i_23_n_0 ),
        .I4(\IP2Bus_Data[3]_i_35_n_0 ),
        .I5(\IP2Bus_Data[23]_i_22_n_0 ),
        .O(\IP2Bus_Data[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEEEAEEEAEEE)) 
    \IP2Bus_Data[3]_i_100 
       (.I0(bank9_read[149]),
        .I1(\IP2Bus_Data[2]_i_107_n_0 ),
        .I2(data27[1]),
        .I3(bank9_read[154]),
        .I4(data28[1]),
        .I5(bank9_read[155]),
        .O(\IP2Bus_Data[3]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00A2000000A2)) 
    \IP2Bus_Data[3]_i_101 
       (.I0(\IP2Bus_Data[19]_i_40_0 [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I2(adc03_irq_sync[0]),
        .I3(\IP2Bus_Data[18]_i_53_n_0 ),
        .I4(bank9_read[135]),
        .I5(\IP2Bus_Data[19]_i_15_0 [1]),
        .O(\IP2Bus_Data[3]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \IP2Bus_Data[3]_i_104 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(adc3_cmn_irq_en_reg),
        .I3(axi_read_req_r_reg),
        .O(\IP2Bus_Data[3]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[3]_i_105 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[3]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[3]_i_106 
       (.I0(\IP2Bus_Data[31]_i_3_3 [3]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [3]),
        .O(\IP2Bus_Data[3]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF111)) 
    \IP2Bus_Data[3]_i_107 
       (.I0(\IP2Bus_Data[15]_i_101_n_0 ),
        .I1(dac23_irq_en),
        .I2(\bus2ip_addr_reg_reg[14]_1 ),
        .I3(\IP2Bus_Data[3]_i_62_0 ),
        .I4(bank5_read[64]),
        .I5(\IP2Bus_Data[1]_i_63_n_0 ),
        .O(\IP2Bus_Data[3]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hF0F05050F0F000C0)) 
    \IP2Bus_Data[3]_i_108 
       (.I0(\IP2Bus_Data[3]_i_62_1 [3]),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[3]_i_62_2 [3]),
        .I4(adc3_restart_reg),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[3]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[3]_i_109 
       (.I0(\IP2Bus_Data[0]_i_94_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[3]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h335F0000FFFFFFFF)) 
    \IP2Bus_Data[3]_i_11 
       (.I0(\IP2Bus_Data[31]_i_18_0 [3]),
        .I1(\IP2Bus_Data[31]_i_18_1 [3]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[3]_i_37_n_0 ),
        .I5(\IP2Bus_Data[23]_i_29_n_0 ),
        .O(\IP2Bus_Data[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \IP2Bus_Data[3]_i_110 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_RdAck_reg[4]),
        .I4(axi_RdAck_reg[5]),
        .O(bank7_read[64]));
  LUT6 #(
    .INIT(64'h0000088808880888)) 
    \IP2Bus_Data[3]_i_111 
       (.I0(axi_read_req_r_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(dac33_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_94_0 [0]),
        .I4(dac33_irq_sync[1]),
        .I5(\IP2Bus_Data[15]_i_94_0 [1]),
        .O(\IP2Bus_Data[3]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h9FFFFFFF)) 
    \IP2Bus_Data[3]_i_112 
       (.I0(axi_RdAck_reg[4]),
        .I1(axi_RdAck_reg[5]),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_read_req_r_reg_0),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[3]_i_112_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[3]_i_113 
       (.I0(\IP2Bus_Data[31]_i_63_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [3]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [3]),
        .O(\IP2Bus_Data[3]_i_113_n_0 ));
  LUT5 #(
    .INIT(32'h11111110)) 
    \IP2Bus_Data[3]_i_114 
       (.I0(\IP2Bus_Data[31]_i_64_n_0 ),
        .I1(\IP2Bus_Data[14]_i_60_n_0 ),
        .I2(\IP2Bus_Data[31]_i_82_n_0 ),
        .I3(\IP2Bus_Data[3]_i_124_n_0 ),
        .I4(\IP2Bus_Data[3]_i_125_n_0 ),
        .O(\IP2Bus_Data[3]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[3]_i_115 
       (.I0(\IP2Bus_Data[23]_i_67_n_0 ),
        .I1(bank7_read[138]),
        .O(\IP2Bus_Data[3]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[3]_i_116 
       (.I0(\IP2Bus_Data[3]_i_126_n_0 ),
        .I1(\IP2Bus_Data[29]_i_17_n_0 ),
        .I2(\IP2Bus_Data[15]_i_29_0 [3]),
        .I3(bank3_read[139]),
        .O(\IP2Bus_Data[3]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h0070F0F000000000)) 
    \IP2Bus_Data[3]_i_117 
       (.I0(\IP2Bus_Data[3]_i_71_0 ),
        .I1(axi_read_req_r_reg),
        .I2(dac13_irq_en),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(\IP2Bus_Data[13]_i_80_n_0 ),
        .O(\IP2Bus_Data[3]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[3]_i_118 
       (.I0(axi_read_req_r_reg_1),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[1]_i_35_0 ),
        .I3(adc0_dsa_update_reg_reg),
        .I4(axi_read_req_r_reg_9),
        .I5(axi_read_req_r_i_2__4_n_0),
        .O(\IP2Bus_Data[3]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888A8AA)) 
    \IP2Bus_Data[3]_i_12 
       (.I0(\IP2Bus_Data[3]_i_38_n_0 ),
        .I1(\IP2Bus_Data[3]_i_39_n_0 ),
        .I2(\IP2Bus_Data[3]_i_40_n_0 ),
        .I3(\IP2Bus_Data[3]_i_41_n_0 ),
        .I4(\IP2Bus_Data[3]_i_42_n_0 ),
        .I5(\IP2Bus_Data[3]_i_43_n_0 ),
        .O(\IP2Bus_Data[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA8000800)) 
    \IP2Bus_Data[3]_i_120 
       (.I0(\IP2Bus_Data[19]_i_60_0 [1]),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(axi_read_req_r_reg_8),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(adc32_irq_sync[0]),
        .O(\IP2Bus_Data[3]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_121 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank15_read[137]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_122 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(\IP2Bus_Data[0]_i_60_0 ),
        .O(bank15_read[138]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_123 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank9_read[129]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[3]_i_124 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[3]_i_124_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[3]_i_125 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(adc32_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[3]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[3]_i_126 
       (.I0(\IP2Bus_Data[31]_i_9_1 [3]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_9_0 [3]),
        .O(\IP2Bus_Data[3]_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hFFF0FEF0)) 
    \IP2Bus_Data[3]_i_13 
       (.I0(adc3_restart_reg),
        .I1(adc3_reset_reg),
        .I2(\IP2Bus_Data[3]_i_44_n_0 ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[3]_i_14 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [3]),
        .I2(\IP2Bus_Data[30]_i_2_0 ),
        .I3(\IP2Bus_Data[3]_i_45_n_0 ),
        .I4(\IP2Bus_Data[3]_i_46_n_0 ),
        .O(\IP2Bus_Data[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \IP2Bus_Data[3]_i_15 
       (.I0(\IP2Bus_Data[15]_i_3_1 [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5555FFFF00FCFFFF)) 
    \IP2Bus_Data[3]_i_16 
       (.I0(p_47_in[3]),
        .I1(\IP2Bus_Data[3]_i_47_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_0 ),
        .I3(\IP2Bus_Data[3]_i_48_n_0 ),
        .I4(\IP2Bus_Data[3]_i_49_n_0 ),
        .I5(bank9_read[2]),
        .O(\IP2Bus_Data[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0FFD0FF)) 
    \IP2Bus_Data[3]_i_17 
       (.I0(\IP2Bus_Data[3]_i_50_n_0 ),
        .I1(\IP2Bus_Data[3]_i_51_n_0 ),
        .I2(\IP2Bus_Data[19]_i_42_n_0 ),
        .I3(\IP2Bus_Data[3]_i_52_n_0 ),
        .I4(\IP2Bus_Data[3]_i_53_n_0 ),
        .I5(\IP2Bus_Data[4]_i_32_n_0 ),
        .O(\IP2Bus_Data[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[3]_i_18 
       (.I0(STATUS_COMMON[3]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_4_1 [3]),
        .I4(\IP2Bus_Data[12]_i_23_n_0 ),
        .I5(\IP2Bus_Data_reg[3]_i_54_n_0 ),
        .O(\IP2Bus_Data[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[3]_i_19 
       (.I0(\IP2Bus_Data[13]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_1 [3]),
        .I2(\IP2Bus_Data[13]_i_28_n_0 ),
        .I3(\IP2Bus_Data[15]_i_21_0 [3]),
        .O(\IP2Bus_Data[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBBBFBBBBBBBFB)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\IP2Bus_Data[3]_i_7_n_0 ),
        .I1(\IP2Bus_Data_reg[24] ),
        .I2(\IP2Bus_Data[3]_i_8_n_0 ),
        .I3(\IP2Bus_Data[3]_i_9_n_0 ),
        .I4(\IP2Bus_Data[3]_i_10_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2A00)) 
    \IP2Bus_Data[3]_i_20 
       (.I0(\IP2Bus_Data[31]_i_39_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(\IP2Bus_Data[3]_i_5_0 ),
        .I3(irq_enables[2]),
        .O(\IP2Bus_Data[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \IP2Bus_Data[3]_i_21 
       (.I0(\IP2Bus_Data[1]_i_13_n_0 ),
        .I1(\IP2Bus_Data[3]_i_55_n_0 ),
        .I2(\IP2Bus_Data[3]_i_56_n_0 ),
        .I3(\IP2Bus_Data[3]_i_57_n_0 ),
        .O(\IP2Bus_Data[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF07FF07FF07)) 
    \IP2Bus_Data[3]_i_22 
       (.I0(\IP2Bus_Data[15]_i_25_0 [3]),
        .I1(bank1_read[139]),
        .I2(\IP2Bus_Data[3]_i_58_n_0 ),
        .I3(\IP2Bus_Data[3]_i_59_n_0 ),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .I5(\IP2Bus_Data_reg[23]_1 [3]),
        .O(\IP2Bus_Data[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00E0FFFF)) 
    \IP2Bus_Data[3]_i_23 
       (.I0(\IP2Bus_Data[3]_i_60_n_0 ),
        .I1(\IP2Bus_Data[3]_i_61_n_0 ),
        .I2(\IP2Bus_Data[3]_i_62_n_0 ),
        .I3(\IP2Bus_Data[10]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BABF)) 
    \IP2Bus_Data[3]_i_24 
       (.I0(\IP2Bus_Data[3]_i_63_n_0 ),
        .I1(\IP2Bus_Data[3]_i_64_n_0 ),
        .I2(\IP2Bus_Data[3]_i_65_n_0 ),
        .I3(\IP2Bus_Data[3]_i_66_n_0 ),
        .I4(\IP2Bus_Data[3]_i_67_n_0 ),
        .I5(\IP2Bus_Data[3]_i_68_n_0 ),
        .O(\IP2Bus_Data[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0008008800880088)) 
    \IP2Bus_Data[3]_i_26 
       (.I0(axi_read_req_r_reg_6),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[12]),
        .I4(Bus2IP_RdCE),
        .I5(\IP2Bus_Data[15]_i_26_1 [3]),
        .O(\IP2Bus_Data[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBBBFBFB)) 
    \IP2Bus_Data[3]_i_27 
       (.I0(\IP2Bus_Data[3]_i_69_n_0 ),
        .I1(\IP2Bus_Data[13]_i_58_n_0 ),
        .I2(\IP2Bus_Data[13]_i_59_n_0 ),
        .I3(\IP2Bus_Data[3]_i_70_n_0 ),
        .I4(\IP2Bus_Data[3]_i_71_n_0 ),
        .I5(\IP2Bus_Data[3]_i_72_n_0 ),
        .O(\IP2Bus_Data[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7077)) 
    \IP2Bus_Data[3]_i_28 
       (.I0(\IP2Bus_Data[16]_i_20_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [3]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[23]_i_34_0 [3]),
        .I4(\IP2Bus_Data[14]_i_40_n_0 ),
        .I5(\IP2Bus_Data[3]_i_73_n_0 ),
        .O(\IP2Bus_Data[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111010)) 
    \IP2Bus_Data[3]_i_29 
       (.I0(\IP2Bus_Data[14]_i_47_n_0 ),
        .I1(\IP2Bus_Data[3]_i_74_n_0 ),
        .I2(\IP2Bus_Data[14]_i_46_n_0 ),
        .I3(\IP2Bus_Data[3]_i_75_n_0 ),
        .I4(\IP2Bus_Data[3]_i_76_n_0 ),
        .I5(\IP2Bus_Data[3]_i_77_n_0 ),
        .O(\IP2Bus_Data[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000550455555555)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[3]_i_11_n_0 ),
        .I2(\IP2Bus_Data[3]_i_12_n_0 ),
        .I3(\IP2Bus_Data[3]_i_13_n_0 ),
        .I4(\IP2Bus_Data[3]_i_14_n_0 ),
        .I5(\IP2Bus_Data[3]_i_15_n_0 ),
        .O(\IP2Bus_Data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    \IP2Bus_Data[3]_i_30 
       (.I0(\IP2Bus_Data[3]_i_78_n_0 ),
        .I1(\IP2Bus_Data[3]_i_79_n_0 ),
        .I2(\IP2Bus_Data[3]_i_7_0 ),
        .I3(bank11_read[131]),
        .I4(\IP2Bus_Data[19]_i_8_0 [1]),
        .I5(\IP2Bus_Data[14]_i_48_n_0 ),
        .O(\IP2Bus_Data[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000F200FFFFFFFF)) 
    \IP2Bus_Data[3]_i_31 
       (.I0(\IP2Bus_Data[15]_i_2_1 [3]),
        .I1(\IP2Bus_Data[15]_i_34_n_0 ),
        .I2(\IP2Bus_Data[3]_i_81_n_0 ),
        .I3(\IP2Bus_Data[2]_i_12_n_0 ),
        .I4(\IP2Bus_Data[15]_i_33_n_0 ),
        .I5(\IP2Bus_Data_reg[2] ),
        .O(\IP2Bus_Data[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h4444544444444444)) 
    \IP2Bus_Data[3]_i_32 
       (.I0(\IP2Bus_Data[10]_i_41_n_0 ),
        .I1(\IP2Bus_Data[3]_i_82_n_0 ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_clk_detect_reg[0] ),
        .I4(\IP2Bus_Data[15]_i_74_n_0 ),
        .I5(\IP2Bus_Data[15]_i_2_0 [3]),
        .O(\IP2Bus_Data[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h4545004500450045)) 
    \IP2Bus_Data[3]_i_33 
       (.I0(\IP2Bus_Data[3]_i_83_n_0 ),
        .I1(\IP2Bus_Data[3]_i_10_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [0]),
        .I3(\IP2Bus_Data[19]_i_61_n_0 ),
        .I4(\IP2Bus_Data[3]_i_84_n_0 ),
        .I5(\IP2Bus_Data[3]_i_85_n_0 ),
        .O(\IP2Bus_Data[3]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \IP2Bus_Data[3]_i_34 
       (.I0(\IP2Bus_Data[23]_i_54_n_0 ),
        .I1(\IP2Bus_Data[3]_i_86_n_0 ),
        .I2(\IP2Bus_Data[3]_i_87_n_0 ),
        .I3(\IP2Bus_Data[3]_i_88_n_0 ),
        .I4(\IP2Bus_Data[4]_i_19_n_0 ),
        .O(\IP2Bus_Data[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[3]_i_35 
       (.I0(\IP2Bus_Data[3]_i_89_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [3]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [3]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IP2Bus_Data[3]_i_36 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\dac0_ref_clk_freq_reg[0] ),
        .O(bank13_read[193]));
  LUT5 #(
    .INIT(32'hDFDF55DF)) 
    \IP2Bus_Data[3]_i_37 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[25]_i_28_n_0 ),
        .I2(\IP2Bus_Data[31]_i_6_0 [3]),
        .I3(\IP2Bus_Data[23]_i_9_0 [3]),
        .I4(\IP2Bus_Data[23]_i_62_n_0 ),
        .O(\IP2Bus_Data[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h77F377FF77F37733)) 
    \IP2Bus_Data[3]_i_38 
       (.I0(\IP2Bus_Data[3]_i_12_0 ),
        .I1(\IP2Bus_Data[18]_i_24_n_0 ),
        .I2(adc23_irq_en),
        .I3(\bus2ip_addr_reg_reg[14]_2 [0]),
        .I4(bank13_read[129]),
        .I5(\IP2Bus_Data[3]_i_12_1 ),
        .O(\IP2Bus_Data[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAAAAAA)) 
    \IP2Bus_Data[3]_i_39 
       (.I0(\IP2Bus_Data[18]_i_24_n_0 ),
        .I1(\IP2Bus_Data[3]_i_92_n_0 ),
        .I2(\IP2Bus_Data[18]_i_42_n_0 ),
        .I3(adc23_irq_sync[0]),
        .I4(\IP2Bus_Data[19]_i_34_1 [1]),
        .I5(\IP2Bus_Data[3]_i_93_n_0 ),
        .O(\IP2Bus_Data[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\IP2Bus_Data[3]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[3] ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[3]_i_17_n_0 ),
        .I4(\IP2Bus_Data[3]_i_18_n_0 ),
        .I5(\IP2Bus_Data[3]_i_19_n_0 ),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5755575757555555)) 
    \IP2Bus_Data[3]_i_40 
       (.I0(\IP2Bus_Data[31]_i_71_n_0 ),
        .I1(bank13_read[140]),
        .I2(\IP2Bus_Data[3]_i_95_n_0 ),
        .I3(data21__5[1]),
        .I4(bank13_read[152]),
        .I5(data22__5[1]),
        .O(\IP2Bus_Data[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFFFFBFFFFF)) 
    \IP2Bus_Data[3]_i_41 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(data24__4[1]),
        .I2(adc33_disable_tdd_obs_input_reg),
        .I3(adc32_disable_tdd_obs_input_reg),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(adc22_tdd_obs_reg),
        .O(\IP2Bus_Data[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000000003333550F)) 
    \IP2Bus_Data[3]_i_42 
       (.I0(\IP2Bus_Data_reg[23] [3]),
        .I1(\IP2Bus_Data[19]_i_34_1 [1]),
        .I2(\IP2Bus_Data[15]_i_13_0 [3]),
        .I3(bank13_read[138]),
        .I4(bank13_read[137]),
        .I5(\IP2Bus_Data[31]_i_71_n_0 ),
        .O(\IP2Bus_Data[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    \IP2Bus_Data[3]_i_43 
       (.I0(\IP2Bus_Data[3]_i_97_n_0 ),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(axi_RdAck_r_reg),
        .I3(axi_read_req_r_reg_8),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\adc3_slice2_irq_en_reg[2] ),
        .O(\IP2Bus_Data[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    \IP2Bus_Data[3]_i_44 
       (.I0(axi_read_req_r_reg_3),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[0]_i_94_0 ),
        .I5(\adc3_clk_detect_reg[0] ),
        .O(\IP2Bus_Data[3]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h11F010F0)) 
    \IP2Bus_Data[3]_i_45 
       (.I0(adc3_restart_reg),
        .I1(adc3_reset_reg),
        .I2(\IP2Bus_Data[3]_i_44_n_0 ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[3]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h0FFF77FF)) 
    \IP2Bus_Data[3]_i_46 
       (.I0(\IP2Bus_Data[3]_i_14_0 [3]),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\IP2Bus_Data[3]_i_14_1 [3]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \IP2Bus_Data[3]_i_47 
       (.I0(\IP2Bus_Data[12]_i_21_n_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(axi_read_req_r_reg),
        .I4(\IP2Bus_Data[0]_i_94_0 ),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[3]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[3]_i_48 
       (.I0(\IP2Bus_Data[3]_i_98_n_0 ),
        .I1(\IP2Bus_Data[7]_i_24_n_0 ),
        .I2(\IP2Bus_Data[3]_i_99_n_0 ),
        .I3(\IP2Bus_Data[31]_i_53_n_0 ),
        .I4(\IP2Bus_Data[31]_i_54_n_0 ),
        .O(\IP2Bus_Data[3]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[3]_i_49 
       (.I0(adc3_reset_reg),
        .I1(adc3_restart_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data[3]_i_20_n_0 ),
        .I1(\IP2Bus_Data[3]_i_21_n_0 ),
        .I2(\IP2Bus_Data[3]_i_22_n_0 ),
        .I3(\IP2Bus_Data[23]_i_19_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_1 [3]),
        .I5(\IP2Bus_Data[15]_i_22_n_0 ),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[3]_i_50 
       (.I0(\IP2Bus_Data_reg[31] [3]),
        .I1(bank9_read[196]),
        .I2(bank9_read[195]),
        .I3(\IP2Bus_Data[23]_i_13_0 [3]),
        .I4(\IP2Bus_Data[23]_i_36_n_0 ),
        .O(\IP2Bus_Data[3]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \IP2Bus_Data[3]_i_51 
       (.I0(\IP2Bus_Data[31]_i_8_0 [3]),
        .I1(bank9_read[192]),
        .I2(\IP2Bus_Data[31]_i_58_n_0 ),
        .I3(\IP2Bus_Data[31]_i_8_1 [3]),
        .O(\IP2Bus_Data[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \IP2Bus_Data[3]_i_52 
       (.I0(\IP2Bus_Data[18]_i_33_n_0 ),
        .I1(bank9_read[141]),
        .I2(CONTROL_ADC0[3]),
        .I3(bank9_read[145]),
        .I4(data23__3[3]),
        .I5(\IP2Bus_Data[4]_i_32_n_0 ),
        .O(\IP2Bus_Data[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB3BFBF)) 
    \IP2Bus_Data[3]_i_53 
       (.I0(CONTROL_ADC0[7]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(CONTROL_ADC1[2]),
        .I4(adc31_disable_tdd_obs_input_reg),
        .I5(\IP2Bus_Data[3]_i_100_n_0 ),
        .O(\IP2Bus_Data[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007F0000)) 
    \IP2Bus_Data[3]_i_55 
       (.I0(\IP2Bus_Data[3]_i_21_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(axi_read_req_r_reg),
        .I3(\IP2Bus_Data[3]_i_104_n_0 ),
        .I4(dac03_irq_en),
        .I5(\IP2Bus_Data[3]_i_105_n_0 ),
        .O(\IP2Bus_Data[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hF8000800FFFFFFFF)) 
    \IP2Bus_Data[3]_i_56 
       (.I0(\IP2Bus_Data_reg[15]_2 [3]),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(axi_read_req_r_reg_3),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\IP2Bus_Data[7]_i_39_0 [3]),
        .I5(\IP2Bus_Data[30]_i_21_n_0 ),
        .O(\IP2Bus_Data[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hF0F05050F0F000C0)) 
    \IP2Bus_Data[3]_i_57 
       (.I0(\IP2Bus_Data[3]_i_21_2 [3]),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I3(\IP2Bus_Data[3]_i_21_3 ),
        .I4(adc3_restart_reg),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[3]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[3]_i_58 
       (.I0(\IP2Bus_Data[30]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [3]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [3]),
        .O(\IP2Bus_Data[3]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \IP2Bus_Data[3]_i_59 
       (.I0(\IP2Bus_Data[30]_i_23_n_0 ),
        .I1(\IP2Bus_Data[23]_i_47_n_0 ),
        .I2(\IP2Bus_Data[30]_i_24_n_0 ),
        .O(\IP2Bus_Data[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAFE)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(\IP2Bus_Data[3]_i_23_n_0 ),
        .I1(\IP2Bus_Data[3]_i_24_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[3]_i_26_n_0 ),
        .I4(\IP2Bus_Data[3]_i_27_n_0 ),
        .I5(\IP2Bus_Data_reg[26] ),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[3]_i_60 
       (.I0(\IP2Bus_Data[23]_i_39_n_0 ),
        .I1(\IP2Bus_Data[11]_i_28_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_0 [3]),
        .O(\IP2Bus_Data[3]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h000088F8)) 
    \IP2Bus_Data[3]_i_61 
       (.I0(bank5_read[139]),
        .I1(\IP2Bus_Data[15]_i_27_0 [3]),
        .I2(\IP2Bus_Data[31]_i_37_n_0 ),
        .I3(\IP2Bus_Data[3]_i_106_n_0 ),
        .I4(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[3]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h00005DFF)) 
    \IP2Bus_Data[3]_i_62 
       (.I0(\IP2Bus_Data[13]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_1 [3]),
        .I2(\IP2Bus_Data[13]_i_22_n_0 ),
        .I3(\IP2Bus_Data[3]_i_107_n_0 ),
        .I4(\IP2Bus_Data[3]_i_108_n_0 ),
        .O(\IP2Bus_Data[3]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[3]_i_63 
       (.I0(\IP2Bus_Data[3]_i_21_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .O(\IP2Bus_Data[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB0000FFFBFFFB)) 
    \IP2Bus_Data[3]_i_64 
       (.I0(\IP2Bus_Data[3]_i_109_n_0 ),
        .I1(dac33_irq_en),
        .I2(bank7_read[64]),
        .I3(\IP2Bus_Data[3]_i_111_n_0 ),
        .I4(\IP2Bus_Data[15]_i_96_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_0 [3]),
        .O(\IP2Bus_Data[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFF33FF33FF33FB33)) 
    \IP2Bus_Data[3]_i_65 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(\IP2Bus_Data[3]_i_112_n_0 ),
        .I2(\IP2Bus_Data[0]_i_94_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\adc3_clk_detect_reg[0] ),
        .I5(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h15FF000015FF15FF)) 
    \IP2Bus_Data[3]_i_66 
       (.I0(\IP2Bus_Data[3]_i_113_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_0 [3]),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[3]_i_114_n_0 ),
        .I4(\IP2Bus_Data[3]_i_115_n_0 ),
        .I5(\IP2Bus_Data[23]_i_5_0 [3]),
        .O(\IP2Bus_Data[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hDC00DF00DC00DC00)) 
    \IP2Bus_Data[3]_i_67 
       (.I0(\IP2Bus_Data[3]_i_24_0 [3]),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(\IP2Bus_Data[3]_i_24_1 [3]),
        .I5(\IP2Bus_Data[3]_i_21_0 ),
        .O(\IP2Bus_Data[3]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF8F)) 
    \IP2Bus_Data[3]_i_68 
       (.I0(adc3_reset_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_RdAck_reg[8]),
        .I4(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hF0F20000FFF20000)) 
    \IP2Bus_Data[3]_i_69 
       (.I0(\IP2Bus_Data[3]_i_21_0 ),
        .I1(\IP2Bus_Data[3]_i_27_0 [3]),
        .I2(adc3_restart_reg),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(p_52_in[3]),
        .O(\IP2Bus_Data[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF000E)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(\IP2Bus_Data[3]_i_28_n_0 ),
        .I1(\IP2Bus_Data[14]_i_16_n_0 ),
        .I2(\IP2Bus_Data[3]_i_29_n_0 ),
        .I3(\IP2Bus_Data[3]_i_30_n_0 ),
        .I4(\IP2Bus_Data[0]_i_10_n_0 ),
        .I5(\IP2Bus_Data[3]_i_31_n_0 ),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h70700070)) 
    \IP2Bus_Data[3]_i_70 
       (.I0(\IP2Bus_Data[3]_i_116_n_0 ),
        .I1(\IP2Bus_Data[31]_i_29_n_0 ),
        .I2(\IP2Bus_Data[13]_i_64_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_1 [3]),
        .I4(\IP2Bus_Data[23]_i_70_0 ),
        .O(\IP2Bus_Data[3]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \IP2Bus_Data[3]_i_71 
       (.I0(\IP2Bus_Data[3]_i_117_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_2 [3]),
        .I2(\IP2Bus_Data[13]_i_27_n_0 ),
        .I3(\IP2Bus_Data[13]_i_64_n_0 ),
        .O(\IP2Bus_Data[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[3]_i_72 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [3]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [3]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[3]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[3]_i_73 
       (.I0(\IP2Bus_Data[31]_i_6_1 [3]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_2 [3]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .O(\IP2Bus_Data[3]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    \IP2Bus_Data[3]_i_74 
       (.I0(\IP2Bus_Data[15]_i_11_0 [3]),
        .I1(bank11_read[139]),
        .I2(\IP2Bus_Data[23]_i_3_0 [3]),
        .I3(bank11_read[138]),
        .I4(bank11_read[137]),
        .I5(\IP2Bus_Data[19]_i_28_0 [1]),
        .O(\IP2Bus_Data[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hB0A0B0F0B0A0B0A0)) 
    \IP2Bus_Data[3]_i_75 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(data21__4[1]),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(adc30_disable_tdd_obs_input_reg),
        .I4(data22__4[1]),
        .I5(adc31_disable_tdd_obs_input_reg),
        .O(\IP2Bus_Data[3]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    \IP2Bus_Data[3]_i_76 
       (.I0(adc33_disable_tdd_obs_input_reg),
        .I1(data24__3[1]),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc12_tdd_obs_reg),
        .I5(\IP2Bus_Data[3]_i_118_n_0 ),
        .O(\IP2Bus_Data[3]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \IP2Bus_Data[3]_i_77 
       (.I0(\IP2Bus_Data[3]_i_29_0 ),
        .I1(\bus2ip_addr_reg_reg[16]_3 [0]),
        .I2(adc13_irq_en),
        .I3(\IP2Bus_Data[2]_i_100_n_0 ),
        .I4(\IP2Bus_Data[3]_i_29_1 ),
        .I5(\IP2Bus_Data[19]_i_26_n_0 ),
        .O(\IP2Bus_Data[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hCCC0C8C8C0C0C0C0)) 
    \IP2Bus_Data[3]_i_78 
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(adc11_irq_sync[0]),
        .I4(axi_read_req_r_reg_11),
        .I5(\IP2Bus_Data[19]_i_28_1 [1]),
        .O(\IP2Bus_Data[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \IP2Bus_Data[3]_i_79 
       (.I0(axi_read_req_r_reg_8),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .I2(axi_RdAck_r_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\adc3_slice1_irq_en_reg[2] ),
        .I5(axi_read_req_r_reg_11),
        .O(\IP2Bus_Data[3]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[3]_i_8 
       (.I0(\IP2Bus_Data[15]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 [3]),
        .O(\IP2Bus_Data[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \IP2Bus_Data[3]_i_81 
       (.I0(\IP2Bus_Data[3]_i_31_0 [3]),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(status[3]),
        .O(\IP2Bus_Data[3]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[3]_i_82 
       (.I0(\IP2Bus_Data[3]_i_32_0 [3]),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[3]_i_21_0 ),
        .I4(\IP2Bus_Data[3]_i_32_1 [3]),
        .O(\IP2Bus_Data[3]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \IP2Bus_Data[3]_i_83 
       (.I0(\IP2Bus_Data[19]_i_36_0 [1]),
        .I1(adc30_irq_sync[0]),
        .I2(\IP2Bus_Data[14]_i_37_n_0 ),
        .I3(\IP2Bus_Data[4]_i_58_n_0 ),
        .I4(adc33_irq_en),
        .O(\IP2Bus_Data[3]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    \IP2Bus_Data[3]_i_84 
       (.I0(\IP2Bus_Data[2]_i_74_n_0 ),
        .I1(\IP2Bus_Data[3]_i_120_n_0 ),
        .I2(\IP2Bus_Data[14]_i_77_n_0 ),
        .I3(adc33_irq_sync[0]),
        .I4(\IP2Bus_Data[19]_i_36_1 [1]),
        .O(\IP2Bus_Data[3]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0F770F550F770FFF)) 
    \IP2Bus_Data[3]_i_85 
       (.I0(\IP2Bus_Data[19]_i_36_2 [1]),
        .I1(adc31_irq_sync[0]),
        .I2(\IP2Bus_Data[19]_i_36_0 [1]),
        .I3(bank15_read[131]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [2]),
        .I5(bank15_read[133]),
        .O(\IP2Bus_Data[3]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[3]_i_86 
       (.I0(\IP2Bus_Data[4]_i_20_3 [1]),
        .I1(adc33_disable_tdd_obs_input_reg),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[4]_i_20_0 [1]),
        .I5(\IP2Bus_Data[23]_i_57_n_0 ),
        .O(\IP2Bus_Data[3]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h4050400040004000)) 
    \IP2Bus_Data[3]_i_87 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\IP2Bus_Data[4]_i_20_1 [1]),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(adc30_disable_tdd_obs_input_reg),
        .I4(adc31_disable_tdd_obs_input_reg),
        .I5(\IP2Bus_Data[4]_i_20_2 [1]),
        .O(\IP2Bus_Data[3]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F0DDDD)) 
    \IP2Bus_Data[3]_i_88 
       (.I0(bank15_read[139]),
        .I1(\IP2Bus_Data[15]_i_31_0 [3]),
        .I2(\IP2Bus_Data[19]_i_36_1 [1]),
        .I3(\IP2Bus_Data[23]_i_2_0 [3]),
        .I4(bank15_read[137]),
        .I5(bank15_read[138]),
        .O(\IP2Bus_Data[3]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[3]_i_89 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [3]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [3]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[3]_i_89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[3]_i_9 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [3]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \IP2Bus_Data[3]_i_90 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_timeout_en_reg_0),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_RdAck_reg[4]),
        .O(bank13_read[129]));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \IP2Bus_Data[3]_i_92 
       (.I0(\IP2Bus_Data[19]_i_34_0 [1]),
        .I1(adc21_irq_sync[0]),
        .I2(\bus2ip_addr_reg_reg[14]_2 [2]),
        .I3(\IP2Bus_Data[18]_i_60_n_0 ),
        .I4(\IP2Bus_Data[19]_i_9_0 [1]),
        .I5(bank13_read[131]),
        .O(\IP2Bus_Data[3]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0002000)) 
    \IP2Bus_Data[3]_i_93 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(axi_read_req_r_reg_8),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\IP2Bus_Data[19]_i_34_2 [1]),
        .I4(adc22_irq_sync[0]),
        .I5(\IP2Bus_Data[18]_i_44_n_0 ),
        .O(\IP2Bus_Data[3]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_94 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank13_read[140]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \IP2Bus_Data[3]_i_95 
       (.I0(adc30_disable_tdd_obs_input_reg),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[3]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_96 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank13_read[152]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[3]_i_97 
       (.I0(axi_read_req_r_reg_12),
        .I1(axi_RdAck_reg[1]),
        .I2(\IP2Bus_Data[2]_i_126_0 ),
        .I3(axi_read_req_r_i_2__4_n_0),
        .I4(axi_read_req_r_reg_7),
        .O(\IP2Bus_Data[3]_i_97_n_0 ));
  LUT5 #(
    .INIT(32'hFF350035)) 
    \IP2Bus_Data[3]_i_98 
       (.I0(\IP2Bus_Data[15]_i_4_0 [3]),
        .I1(\IP2Bus_Data[7]_i_2_0 [3]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I3(bank9_read[3]),
        .I4(\IP2Bus_Data[3]_i_48_0 ),
        .O(\IP2Bus_Data[3]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h203F2A3F2A3F2A3F)) 
    \IP2Bus_Data[3]_i_99 
       (.I0(\IP2Bus_Data[13]_i_30_n_0 ),
        .I1(adc03_irq_en),
        .I2(bank9_read[129]),
        .I3(\IP2Bus_Data_reg[19]_0 [1]),
        .I4(adc00_irq_sync[0]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .O(\IP2Bus_Data[3]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[4]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[24] ),
        .I2(\IP2Bus_Data[4]_i_3_n_0 ),
        .I3(\IP2Bus_Data[4]_i_4_n_0 ),
        .I4(\IP2Bus_Data_reg[15] ),
        .I5(\IP2Bus_Data[4]_i_5_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57FF5757)) 
    \IP2Bus_Data[4]_i_10 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [4]),
        .I3(\IP2Bus_Data[31]_i_8_0 [4]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[4]_i_29_n_0 ),
        .O(\IP2Bus_Data[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2323232020202320)) 
    \IP2Bus_Data[4]_i_11 
       (.I0(\IP2Bus_Data[4]_i_30_n_0 ),
        .I1(\IP2Bus_Data[4]_i_31_n_0 ),
        .I2(\IP2Bus_Data[4]_i_32_n_0 ),
        .I3(data23__3[4]),
        .I4(bank9_read[145]),
        .I5(CONTROL_ADC0[4]),
        .O(\IP2Bus_Data[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[4]_i_12 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [4]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[4]),
        .O(\IP2Bus_Data[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00A20000)) 
    \IP2Bus_Data[4]_i_13 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I2(\IP2Bus_Data[7]_i_2_0 [4]),
        .I3(bank9_read[3]),
        .I4(\IP2Bus_Data[4]_i_35_n_0 ),
        .I5(\IP2Bus_Data[4]_i_36_n_0 ),
        .O(\IP2Bus_Data[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    \IP2Bus_Data[4]_i_14 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[4]_i_37_n_0 ),
        .I2(\IP2Bus_Data[4]_i_38_n_0 ),
        .I3(\IP2Bus_Data[4]_i_39_n_0 ),
        .I4(\IP2Bus_Data[13]_i_25_n_0 ),
        .O(\IP2Bus_Data[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[4]_i_15 
       (.I0(\IP2Bus_Data[4]_i_40_n_0 ),
        .I1(\IP2Bus_Data[4]_i_41_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_26_1 [4]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0045)) 
    \IP2Bus_Data[4]_i_16 
       (.I0(\IP2Bus_Data[23]_i_41_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [4]),
        .I2(bank5_read[138]),
        .I3(\IP2Bus_Data[4]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_65_n_0 ),
        .I5(\IP2Bus_Data[4]_i_43_n_0 ),
        .O(\IP2Bus_Data[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4544FFFF45444544)) 
    \IP2Bus_Data[4]_i_17 
       (.I0(\IP2Bus_Data[4]_i_44_n_0 ),
        .I1(\IP2Bus_Data[4]_i_45_n_0 ),
        .I2(\IP2Bus_Data[4]_i_46_n_0 ),
        .I3(\IP2Bus_Data[11]_i_14_n_0 ),
        .I4(\IP2Bus_Data[15]_i_22_n_0 ),
        .I5(\IP2Bus_Data_reg[15]_1 [4]),
        .O(\IP2Bus_Data[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA2000000AAAAAAAA)) 
    \IP2Bus_Data[4]_i_18 
       (.I0(\IP2Bus_Data[16]_i_27_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(\IP2Bus_Data[4]_i_5_0 ),
        .I3(\IP2Bus_Data[4]_i_47_n_0 ),
        .I4(irq_enables[3]),
        .I5(\IP2Bus_Data[4]_i_48_n_0 ),
        .O(\IP2Bus_Data[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \IP2Bus_Data[4]_i_19 
       (.I0(\IP2Bus_Data[4]_i_49_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [4]),
        .I3(\IP2Bus_Data[4]_i_50_n_0 ),
        .I4(bank15_read[131]),
        .I5(\IP2Bus_Data[4]_i_52_n_0 ),
        .O(\IP2Bus_Data[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D0D000D0)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\IP2Bus_Data_reg[15]_0 [4]),
        .I1(\IP2Bus_Data[15]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data[14]_i_3_0 [4]),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[4]_i_6_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000AA8A)) 
    \IP2Bus_Data[4]_i_20 
       (.I0(\IP2Bus_Data[4]_i_53_n_0 ),
        .I1(\IP2Bus_Data[23]_i_57_n_0 ),
        .I2(\IP2Bus_Data[23]_i_58_n_0 ),
        .I3(\IP2Bus_Data[4]_i_54_n_0 ),
        .I4(\IP2Bus_Data[4]_i_55_n_0 ),
        .I5(\IP2Bus_Data[23]_i_54_n_0 ),
        .O(\IP2Bus_Data[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111FF0F)) 
    \IP2Bus_Data[4]_i_21 
       (.I0(\IP2Bus_Data[4]_i_56_n_0 ),
        .I1(\IP2Bus_Data[4]_i_57_n_0 ),
        .I2(adc3_cmn_irq_en),
        .I3(\IP2Bus_Data[4]_i_58_n_0 ),
        .I4(\IP2Bus_Data[4]_i_19_n_0 ),
        .I5(\IP2Bus_Data[31]_i_72_n_0 ),
        .O(\IP2Bus_Data[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEEFEEEF)) 
    \IP2Bus_Data[4]_i_22 
       (.I0(\IP2Bus_Data[18]_i_24_n_0 ),
        .I1(\IP2Bus_Data[3]_i_43_n_0 ),
        .I2(\IP2Bus_Data[4]_i_59_n_0 ),
        .I3(\IP2Bus_Data[31]_i_71_n_0 ),
        .I4(\IP2Bus_Data[4]_i_60_n_0 ),
        .I5(\IP2Bus_Data[4]_i_61_n_0 ),
        .O(\IP2Bus_Data[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h73737373737F7F7F)) 
    \IP2Bus_Data[4]_i_23 
       (.I0(\IP2Bus_Data[31]_i_18_1 [4]),
        .I1(\IP2Bus_Data[23]_i_27_n_0 ),
        .I2(bank13_read[192]),
        .I3(\IP2Bus_Data[31]_i_18_0 [4]),
        .I4(bank13_read[193]),
        .I5(\IP2Bus_Data[4]_i_62_n_0 ),
        .O(\IP2Bus_Data[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFAAAAAAAA)) 
    \IP2Bus_Data[4]_i_24 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(adc2_cmn_irq_en),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(axi_read_req_r_reg),
        .I5(\IP2Bus_Data[31]_i_68_n_0 ),
        .O(\IP2Bus_Data[4]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \IP2Bus_Data[4]_i_25 
       (.I0(\IP2Bus_Data[30]_i_2_0 ),
        .I1(\IP2Bus_Data[15]_i_44_n_0 ),
        .I2(\IP2Bus_Data[15]_i_3_0 [4]),
        .O(\IP2Bus_Data[4]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[4]_i_26 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[15]_i_3_1 [4]),
        .I3(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7077)) 
    \IP2Bus_Data[4]_i_27 
       (.I0(\IP2Bus_Data[16]_i_20_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [4]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[23]_i_34_0 [4]),
        .I4(\IP2Bus_Data[14]_i_40_n_0 ),
        .I5(\IP2Bus_Data[4]_i_63_n_0 ),
        .O(\IP2Bus_Data[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCFFCCF4CC04CC)) 
    \IP2Bus_Data[4]_i_28 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\IP2Bus_Data[4]_i_64_n_0 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[15]_i_11_0 [4]),
        .I5(\IP2Bus_Data[0]_i_60_0 ),
        .O(\IP2Bus_Data[4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[4]_i_29 
       (.I0(\IP2Bus_Data_reg[31] [4]),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[23]_i_13_0 [4]),
        .I4(\IP2Bus_Data[17]_i_18_n_0 ),
        .O(\IP2Bus_Data[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2A222A2200002A22)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[4]_i_7_n_0 ),
        .I1(\IP2Bus_Data[19]_i_7_n_0 ),
        .I2(\IP2Bus_Data[4]_i_8_n_0 ),
        .I3(\IP2Bus_Data[4]_i_9_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [4]),
        .I5(\IP2Bus_Data[13]_i_16_n_0 ),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB3BFBF)) 
    \IP2Bus_Data[4]_i_30 
       (.I0(data25[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(data26[1]),
        .I4(adc31_disable_tdd_obs_input_reg),
        .I5(\IP2Bus_Data[4]_i_65_n_0 ),
        .O(\IP2Bus_Data[4]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[4]_i_31 
       (.I0(bank9_read[141]),
        .I1(\IP2Bus_Data[18]_i_33_n_0 ),
        .O(\IP2Bus_Data[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF77FFFFFFFFFFFFF)) 
    \IP2Bus_Data[4]_i_32 
       (.I0(axi_RdAck_reg[5]),
        .I1(adc0_dsa_update_reg_reg),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_RdAck_reg[0]),
        .I4(\IP2Bus_Data[3]_i_17_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[4]_i_33 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc0_dsa_update_reg_reg),
        .I2(adc00_disable_cal_freeze_input_reg),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_RdAck_reg[3]),
        .I5(axi_RdAck_reg[5]),
        .O(bank9_read[145]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_34 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\IP2Bus_Data[3]_i_21_0 ),
        .O(bank9_read[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880888)) 
    \IP2Bus_Data[4]_i_35 
       (.I0(adc0_cmn_irq_en),
        .I1(\IP2Bus_Data[4]_i_66_n_0 ),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data[15]_i_4_0 [4]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .O(\IP2Bus_Data[4]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[4]_i_36 
       (.I0(\IP2Bus_Data[13]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_1 [4]),
        .I2(\IP2Bus_Data[13]_i_28_n_0 ),
        .I3(\IP2Bus_Data[15]_i_21_0 [4]),
        .O(\IP2Bus_Data[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[4]_i_37 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [4]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [4]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000888AAAAAAAA)) 
    \IP2Bus_Data[4]_i_38 
       (.I0(\IP2Bus_Data[13]_i_64_n_0 ),
        .I1(\IP2Bus_Data[4]_i_67_n_0 ),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_29_0 [4]),
        .I4(\IP2Bus_Data[13]_i_60_n_0 ),
        .I5(\IP2Bus_Data[4]_i_68_n_0 ),
        .O(\IP2Bus_Data[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h40FF000040FF40FF)) 
    \IP2Bus_Data[4]_i_39 
       (.I0(dac1_cmn_irq_en),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(\IP2Bus_Data[4]_i_69_n_0 ),
        .I4(\IP2Bus_Data[13]_i_27_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_2 [4]),
        .O(\IP2Bus_Data[4]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\IP2Bus_Data[4]_i_10_n_0 ),
        .I1(\IP2Bus_Data[4]_i_11_n_0 ),
        .I2(\IP2Bus_Data[4]_i_12_n_0 ),
        .I3(\IP2Bus_Data[18]_i_4_n_0 ),
        .I4(\IP2Bus_Data[4]_i_13_n_0 ),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808AA08AA)) 
    \IP2Bus_Data[4]_i_40 
       (.I0(\IP2Bus_Data[4]_i_70_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_0 [4]),
        .I2(\IP2Bus_Data[15]_i_96_n_0 ),
        .I3(\IP2Bus_Data[4]_i_71_n_0 ),
        .I4(dac3_cmn_irq_en),
        .I5(bank7_read[129]),
        .O(\IP2Bus_Data[4]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h45445555)) 
    \IP2Bus_Data[4]_i_41 
       (.I0(\IP2Bus_Data[3]_i_65_n_0 ),
        .I1(\IP2Bus_Data[23]_i_67_n_0 ),
        .I2(\IP2Bus_Data[23]_i_5_0 [4]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[4]_i_73_n_0 ),
        .O(\IP2Bus_Data[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[4]_i_42 
       (.I0(\IP2Bus_Data[31]_i_3_3 [4]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [4]),
        .I4(\IP2Bus_Data[31]_i_37_n_0 ),
        .I5(\IP2Bus_Data[4]_i_74_n_0 ),
        .O(\IP2Bus_Data[4]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[4]_i_43 
       (.I0(\IP2Bus_Data[4]_i_75_n_0 ),
        .I1(\IP2Bus_Data[13]_i_22_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_1 [4]),
        .I3(\IP2Bus_Data[13]_i_23_n_0 ),
        .O(\IP2Bus_Data[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABBBABBBABBB)) 
    \IP2Bus_Data[4]_i_44 
       (.I0(\IP2Bus_Data[4]_i_76_n_0 ),
        .I1(\IP2Bus_Data[4]_i_77_n_0 ),
        .I2(\IP2Bus_Data[7]_i_39_0 [4]),
        .I3(\bus2ip_addr_reg_reg[9] ),
        .I4(bank1_read[32]),
        .I5(\IP2Bus_Data_reg[15]_2 [4]),
        .O(\IP2Bus_Data[4]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \IP2Bus_Data[4]_i_45 
       (.I0(\IP2Bus_Data[9]_i_19_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [4]),
        .I2(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[4]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[4]_i_46 
       (.I0(\IP2Bus_Data[15]_i_25_0 [4]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\IP2Bus_Data[4]_i_78_n_0 ),
        .I4(\IP2Bus_Data[30]_i_27_n_0 ),
        .O(\IP2Bus_Data[4]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \IP2Bus_Data[4]_i_47 
       (.I0(bank0_read[40]),
        .I1(\IP2Bus_Data[25]_i_23_n_0 ),
        .I2(bank0_read[41]),
        .I3(\IP2Bus_Data[4]_i_81_n_0 ),
        .I4(bank0_read[42]),
        .O(\IP2Bus_Data[4]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \IP2Bus_Data[4]_i_48 
       (.I0(\IP2Bus_Data[25]_i_23_n_0 ),
        .I1(\IP2Bus_Data[16]_i_35_0 ),
        .I2(axi_read_req_r_reg_18),
        .I3(axi_RdAck_reg[3]),
        .I4(axi_RdAck_reg[2]),
        .I5(axi_read_req_r_i_2__1_n_0),
        .O(\IP2Bus_Data[4]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[4]_i_49 
       (.I0(axi_timeout_en_reg_0),
        .I1(\IP2Bus_Data[4]_i_19_1 ),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_read_req_r_reg_16),
        .I4(axi_read_req_r_reg_17),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[4]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5545)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data[4]_i_14_n_0 ),
        .I1(\IP2Bus_Data[4]_i_15_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(\IP2Bus_Data[4]_i_16_n_0 ),
        .I4(\IP2Bus_Data[4]_i_17_n_0 ),
        .I5(\IP2Bus_Data[4]_i_18_n_0 ),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[4]_i_50 
       (.I0(\IP2Bus_Data[3]_i_80 ),
        .I1(axi_read_req_r_reg_12),
        .I2(axi_read_req_r_reg_14),
        .I3(axi_read_req_r_reg_16),
        .I4(axi_read_req_r_reg_17),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[4]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[4]_i_51 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(\IP2Bus_Data[4]_i_19_0 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank15_read[131]));
  LUT6 #(
    .INIT(64'h37FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[4]_i_52 
       (.I0(adc0_dsa_update_reg_reg_0),
        .I1(axi_read_req_r_reg_12),
        .I2(axi_read_req_r_reg_13),
        .I3(axi_read_req_r_reg_16),
        .I4(axi_read_req_r_reg_17),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[4]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F4F4F4F)) 
    \IP2Bus_Data[4]_i_53 
       (.I0(\IP2Bus_Data[23]_i_60_n_0 ),
        .I1(\IP2Bus_Data[23]_i_2_0 [4]),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[15]_i_31_0 [4]),
        .I4(\adc3_cmn_en_reg[0] ),
        .I5(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[4]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \IP2Bus_Data[4]_i_54 
       (.I0(\IP2Bus_Data[4]_i_20_0 [2]),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\IP2Bus_Data[4]_i_20_3 [2]),
        .O(\IP2Bus_Data[4]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AE00FF00AE00)) 
    \IP2Bus_Data[4]_i_55 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(adc31_disable_tdd_obs_input_reg),
        .I2(\IP2Bus_Data[4]_i_20_2 [2]),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(adc30_disable_tdd_obs_input_reg),
        .I5(\IP2Bus_Data[4]_i_20_1 [2]),
        .O(\IP2Bus_Data[4]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEA00EA)) 
    \IP2Bus_Data[4]_i_56 
       (.I0(\IP2Bus_Data[4]_i_84_n_0 ),
        .I1(\IP2Bus_Data[31]_i_23_0 [4]),
        .I2(bank15_read[193]),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_23_1 [4]),
        .I5(\IP2Bus_Data[22]_i_23_n_0 ),
        .O(\IP2Bus_Data[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAEA)) 
    \IP2Bus_Data[4]_i_57 
       (.I0(\IP2Bus_Data[23]_i_54_n_0 ),
        .I1(adc32_disable_tdd_obs_input_reg),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(adc33_disable_tdd_obs_input_reg),
        .I4(\adc3_calibration_shift0_reg[0] ),
        .I5(\IP2Bus_Data[23]_i_57_n_0 ),
        .O(\IP2Bus_Data[4]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[4]_i_58 
       (.I0(axi_read_req_r_reg),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[4]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000D000DDDDDDDD)) 
    \IP2Bus_Data[4]_i_59 
       (.I0(\IP2Bus_Data_reg[23] [4]),
        .I1(\IP2Bus_Data[23]_i_32_n_0 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_13_0 [4]),
        .I5(\IP2Bus_Data[12]_i_40_n_0 ),
        .O(\IP2Bus_Data[4]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222FF2F)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data[15]_i_2_0 [4]),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .I2(\IP2Bus_Data[4]_i_19_n_0 ),
        .I3(\IP2Bus_Data[4]_i_20_n_0 ),
        .I4(\IP2Bus_Data[4]_i_21_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000200F200)) 
    \IP2Bus_Data[4]_i_60 
       (.I0(adc31_disable_tdd_obs_input_reg),
        .I1(data22__5[2]),
        .I2(adc30_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(data21__5[2]),
        .I5(\adc3_fifo_disable_reg[0] ),
        .O(\IP2Bus_Data[4]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFCFAFCF0FCFF)) 
    \IP2Bus_Data[4]_i_61 
       (.I0(data24__4[2]),
        .I1(adc22_disable_tdd_obs_input),
        .I2(\IP2Bus_Data[31]_i_69_n_0 ),
        .I3(bank13_read[154]),
        .I4(bank13_read[180]),
        .I5(bank13_read[155]),
        .O(\IP2Bus_Data[4]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hE22AAAAA222AAAAA)) 
    \IP2Bus_Data[4]_i_62 
       (.I0(\IP2Bus_Data[4]_i_87_n_0 ),
        .I1(\dac0_ref_clk_freq_reg[0] ),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_RdAck_reg[0]),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(\IP2Bus_Data[23]_i_9_0 [4]),
        .O(\IP2Bus_Data[4]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[4]_i_63 
       (.I0(\IP2Bus_Data[31]_i_6_1 [4]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_2 [4]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .O(\IP2Bus_Data[4]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAAAAAAAEAAAAA)) 
    \IP2Bus_Data[4]_i_64 
       (.I0(\IP2Bus_Data[4]_i_88_n_0 ),
        .I1(data22__4[2]),
        .I2(adc31_disable_tdd_obs_input_reg),
        .I3(adc30_disable_tdd_obs_input_reg),
        .I4(\bus2ip_addr_reg_reg[14]_0 ),
        .I5(data21__4[2]),
        .O(\IP2Bus_Data[4]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEEEAEEEAEEE)) 
    \IP2Bus_Data[4]_i_65 
       (.I0(bank9_read[149]),
        .I1(\IP2Bus_Data[2]_i_107_n_0 ),
        .I2(data27[2]),
        .I3(bank9_read[154]),
        .I4(data28[2]),
        .I5(bank9_read[155]),
        .O(\IP2Bus_Data[4]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h000C000A00000000)) 
    \IP2Bus_Data[4]_i_66 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(adc0_powerup_state_irq),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[0]_i_94_0 ),
        .I4(axi_read_req_r_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(\IP2Bus_Data[4]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[4]_i_67 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [4]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [4]),
        .O(\IP2Bus_Data[4]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \IP2Bus_Data[4]_i_68 
       (.I0(bank3_read[138]),
        .I1(\IP2Bus_Data[23]_i_5_1 [4]),
        .I2(\IP2Bus_Data[23]_i_69_n_0 ),
        .O(\IP2Bus_Data[4]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    \IP2Bus_Data[4]_i_69 
       (.I0(\IP2Bus_Data[13]_i_80_n_0 ),
        .I1(\bus2ip_addr_reg_reg[16]_0 ),
        .I2(axi_read_req_r_reg),
        .I3(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[4]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(\IP2Bus_Data[4]_i_22_n_0 ),
        .I1(\IP2Bus_Data[4]_i_23_n_0 ),
        .I2(\IP2Bus_Data[23]_i_28_n_0 ),
        .I3(\IP2Bus_Data[4]_i_24_n_0 ),
        .I4(\IP2Bus_Data[4]_i_25_n_0 ),
        .I5(\IP2Bus_Data[4]_i_26_n_0 ),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[4]_i_70 
       (.I0(\IP2Bus_Data[3]_i_63_n_0 ),
        .I1(\IP2Bus_Data[3]_i_68_n_0 ),
        .O(\IP2Bus_Data[4]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    \IP2Bus_Data[4]_i_71 
       (.I0(axi_read_req_r_reg_3),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\IP2Bus_Data[0]_i_94_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(axi_read_req_r_reg),
        .I5(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[4]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_72 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank7_read[129]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[4]_i_73 
       (.I0(\IP2Bus_Data[4]_i_89_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [4]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[4]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hE0A0)) 
    \IP2Bus_Data[4]_i_74 
       (.I0(\IP2Bus_Data[0]_i_60_0 ),
        .I1(\IP2Bus_Data[15]_i_27_0 [4]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\adc3_cmn_en_reg[0] ),
        .O(\IP2Bus_Data[4]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h00000000333333F7)) 
    \IP2Bus_Data[4]_i_75 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac2_cmn_irq_en),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(axi_read_req_r_reg),
        .I5(\IP2Bus_Data[1]_i_63_n_0 ),
        .O(\IP2Bus_Data[4]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[4]_i_76 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\IP2Bus_Data[2]_i_18_n_0 ),
        .O(\IP2Bus_Data[4]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h80AA88AA80AAAAAA)) 
    \IP2Bus_Data[4]_i_77 
       (.I0(\IP2Bus_Data[4]_i_90_n_0 ),
        .I1(dac0_cmn_irq_en),
        .I2(dac0_powerup_state_irq),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(axi_read_req_r_reg),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[4]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[4]_i_78 
       (.I0(\IP2Bus_Data_reg[31]_1 [4]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [4]),
        .O(\IP2Bus_Data[4]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[4]_i_79 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_read_req_r_reg_1),
        .I5(\IP2Bus_Data[16]_i_35_0 ),
        .O(bank0_read[40]));
  LUT6 #(
    .INIT(64'h400040004000FFFF)) 
    \IP2Bus_Data[4]_i_8 
       (.I0(axi_read_req_r_reg),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(adc1_cmn_irq_en),
        .I4(\IP2Bus_Data[4]_i_27_n_0 ),
        .I5(\IP2Bus_Data[14]_i_16_n_0 ),
        .O(\IP2Bus_Data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[4]_i_80 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(\IP2Bus_Data[1]_i_35_0 ),
        .I5(\IP2Bus_Data[16]_i_35_0 ),
        .O(bank0_read[41]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h4555FFFF)) 
    \IP2Bus_Data[4]_i_81 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(axi_RdAck_reg[5]),
        .I2(axi_RdAck_reg[4]),
        .I3(axi_timeout_en_reg_0),
        .I4(axi_read_req_r_i_2__1_n_0),
        .O(\IP2Bus_Data[4]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[4]_i_82 
       (.I0(axi_read_req_r_i_2__1_n_0),
        .I1(axi_RdAck_reg[2]),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[0]),
        .I4(axi_RdAck_reg[1]),
        .I5(\IP2Bus_Data[16]_i_35_0 ),
        .O(bank0_read[42]));
  LUT6 #(
    .INIT(64'h000F000800000008)) 
    \IP2Bus_Data[4]_i_84 
       (.I0(bank15_read[196]),
        .I1(\IP2Bus_Data[31]_i_7_0 [4]),
        .I2(bank15_read[194]),
        .I3(bank15_read[193]),
        .I4(bank15_read[195]),
        .I5(\IP2Bus_Data[23]_i_24_0 [4]),
        .O(\IP2Bus_Data[4]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_85 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .O(bank13_read[180]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_86 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank13_read[155]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[4]_i_87 
       (.I0(\adc3_calibration_delay_i_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[31]_i_6_0 [4]),
        .O(\IP2Bus_Data[4]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[4]_i_88 
       (.I0(adc33_disable_tdd_obs_input_reg),
        .I1(data24__3[2]),
        .I2(adc32_disable_tdd_obs_input_reg),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(adc12_disable_tdd_obs_input),
        .I5(\IP2Bus_Data[3]_i_118_n_0 ),
        .O(\IP2Bus_Data[4]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[4]_i_89 
       (.I0(\IP2Bus_Data[31]_i_3_0 [4]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [4]),
        .O(\IP2Bus_Data[4]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hEEAAFEAAFFFFFFFF)) 
    \IP2Bus_Data[4]_i_9 
       (.I0(\IP2Bus_Data[16]_i_22_n_0 ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(\IP2Bus_Data[0]_i_60_0 ),
        .I3(\bus2ip_addr_reg_reg[14]_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [4]),
        .I5(\IP2Bus_Data[4]_i_28_n_0 ),
        .O(\IP2Bus_Data[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    \IP2Bus_Data[4]_i_90 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(axi_read_req_r_reg_3),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\IP2Bus_Data[0]_i_94_0 ),
        .O(\IP2Bus_Data[4]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\IP2Bus_Data[5]_i_3_n_0 ),
        .I2(\IP2Bus_Data[5]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data[5]_i_5_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57FF5757)) 
    \IP2Bus_Data[5]_i_10 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [5]),
        .I3(\IP2Bus_Data[31]_i_8_0 [5]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[5]_i_26_n_0 ),
        .O(\IP2Bus_Data[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[5]_i_11 
       (.I0(STATUS_COMMON[5]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_4_1 [5]),
        .I4(\IP2Bus_Data[12]_i_23_n_0 ),
        .I5(\IP2Bus_Data[5]_i_27_n_0 ),
        .O(\IP2Bus_Data[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \IP2Bus_Data[5]_i_12 
       (.I0(\IP2Bus_Data[5]_i_28_n_0 ),
        .I1(\IP2Bus_Data[7]_i_10_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_0 [5]),
        .I3(\IP2Bus_Data[13]_i_28_n_0 ),
        .I4(\IP2Bus_Data[15]_i_21_1 [5]),
        .I5(\IP2Bus_Data[13]_i_29_n_0 ),
        .O(\IP2Bus_Data[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h45444545FFFFFFFF)) 
    \IP2Bus_Data[5]_i_13 
       (.I0(\IP2Bus_Data[5]_i_29_n_0 ),
        .I1(\IP2Bus_Data[13]_i_25_n_0 ),
        .I2(\IP2Bus_Data[5]_i_30_n_0 ),
        .I3(\IP2Bus_Data[13]_i_27_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_2 [5]),
        .I5(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[5]_i_14 
       (.I0(\IP2Bus_Data[5]_i_31_n_0 ),
        .I1(\IP2Bus_Data[5]_i_32_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_26_1 [5]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data[13]_i_20_0 ),
        .O(\IP2Bus_Data[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2F220000FFFFFFFF)) 
    \IP2Bus_Data[5]_i_15 
       (.I0(\IP2Bus_Data[15]_i_7_1 [5]),
        .I1(\IP2Bus_Data[13]_i_22_n_0 ),
        .I2(\IP2Bus_Data[5]_i_33_n_0 ),
        .I3(\IP2Bus_Data[5]_i_34_n_0 ),
        .I4(\IP2Bus_Data[13]_i_23_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0400444444444444)) 
    \IP2Bus_Data[5]_i_17 
       (.I0(\IP2Bus_Data[5]_i_35_n_0 ),
        .I1(\IP2Bus_Data[21]_i_21_n_0 ),
        .I2(\IP2Bus_Data[5]_i_5_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I4(irq_enables[4]),
        .I5(\IP2Bus_Data[5]_i_36_n_0 ),
        .O(\IP2Bus_Data[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A888A888A88)) 
    \IP2Bus_Data[5]_i_18 
       (.I0(\IP2Bus_Data[1]_i_13_n_0 ),
        .I1(\IP2Bus_Data[5]_i_37_n_0 ),
        .I2(\IP2Bus_Data[7]_i_38_n_0 ),
        .I3(\IP2Bus_Data[5]_i_38_n_0 ),
        .I4(bank1_read[139]),
        .I5(\IP2Bus_Data[15]_i_25_0 [5]),
        .O(\IP2Bus_Data[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \IP2Bus_Data[5]_i_19 
       (.I0(\IP2Bus_Data[19]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_0 [5]),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[23]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [5]),
        .O(\IP2Bus_Data[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0B000B0BFFFFFFFF)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\IP2Bus_Data[5]_i_6_n_0 ),
        .I2(\IP2Bus_Data[5]_i_7_n_0 ),
        .I3(\IP2Bus_Data[15]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_0 [5]),
        .I5(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[5]_i_20 
       (.I0(\IP2Bus_Data[5]_i_40_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [5]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [5]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[5]_i_21 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [5]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [5]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000F222FFFFFFFF)) 
    \IP2Bus_Data[5]_i_22 
       (.I0(\IP2Bus_Data[31]_i_18_0 [5]),
        .I1(\IP2Bus_Data[25]_i_27_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_1 [5]),
        .I3(bank13_read[192]),
        .I4(bank13_read[184]),
        .I5(\IP2Bus_Data[5]_i_41_n_0 ),
        .O(\IP2Bus_Data[5]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \IP2Bus_Data[5]_i_23 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [5]),
        .I2(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7077)) 
    \IP2Bus_Data[5]_i_24 
       (.I0(\IP2Bus_Data[16]_i_20_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_3 [5]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[23]_i_34_0 [5]),
        .I4(\IP2Bus_Data[14]_i_40_n_0 ),
        .I5(\IP2Bus_Data[5]_i_42_n_0 ),
        .O(\IP2Bus_Data[5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[5]_i_25 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [5]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [5]),
        .O(\IP2Bus_Data[5]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[5]_i_26 
       (.I0(\IP2Bus_Data_reg[31] [5]),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[23]_i_13_0 [5]),
        .I4(\IP2Bus_Data[17]_i_18_n_0 ),
        .O(\IP2Bus_Data[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \IP2Bus_Data[5]_i_27 
       (.I0(bank9_read[141]),
        .I1(\IP2Bus_Data[4]_i_32_n_0 ),
        .I2(data22__3),
        .I3(bank9_read[145]),
        .I4(data23__3[5]),
        .I5(\IP2Bus_Data[18]_i_33_n_0 ),
        .O(\IP2Bus_Data[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hF000F7FFFFFFF7FF)) 
    \IP2Bus_Data[5]_i_28 
       (.I0(\IP2Bus_Data[15]_i_4_0 [5]),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I5(\IP2Bus_Data[7]_i_2_0 [5]),
        .O(\IP2Bus_Data[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[5]_i_29 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [5]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [5]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFFFEEEE)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(\IP2Bus_Data[5]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\IP2Bus_Data[15]_i_3_1 [5]),
        .I4(\IP2Bus_Data_reg[7] ),
        .I5(\IP2Bus_Data[5]_i_9_n_0 ),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \IP2Bus_Data[5]_i_30 
       (.I0(\IP2Bus_Data[13]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_0 [5]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[5]_i_43_n_0 ),
        .I4(\IP2Bus_Data[5]_i_44_n_0 ),
        .I5(\IP2Bus_Data[13]_i_64_n_0 ),
        .O(\IP2Bus_Data[5]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[5]_i_31 
       (.I0(\IP2Bus_Data[15]_i_93_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_0 [5]),
        .I2(\IP2Bus_Data[15]_i_58_n_0 ),
        .O(\IP2Bus_Data[5]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h45445555)) 
    \IP2Bus_Data[5]_i_32 
       (.I0(\IP2Bus_Data[3]_i_65_n_0 ),
        .I1(\IP2Bus_Data[23]_i_67_n_0 ),
        .I2(\IP2Bus_Data[23]_i_5_0 [5]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[5]_i_45_n_0 ),
        .O(\IP2Bus_Data[5]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[5]_i_33 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [5]),
        .I2(\IP2Bus_Data[23]_i_41_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[5]_i_34 
       (.I0(\IP2Bus_Data[5]_i_46_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(bank5_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_0 [5]),
        .I4(\IP2Bus_Data[13]_i_50_n_0 ),
        .O(\IP2Bus_Data[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \IP2Bus_Data[5]_i_35 
       (.I0(\IP2Bus_Data[25]_i_30_n_0 ),
        .I1(axi_read_req_r_i_2__1_n_0),
        .I2(axi_RdAck_reg[5]),
        .I3(\IP2Bus_Data[0]_i_65_1 ),
        .I4(\IP2Bus_Data[13]_i_40_n_0 ),
        .I5(\IP2Bus_Data_reg[15]_1 [5]),
        .O(\IP2Bus_Data[5]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \IP2Bus_Data[5]_i_36 
       (.I0(\IP2Bus_Data[4]_i_47_n_0 ),
        .I1(\IP2Bus_Data[25]_i_24_n_0 ),
        .I2(\IP2Bus_Data[25]_i_22_n_0 ),
        .O(\IP2Bus_Data[5]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[5]_i_37 
       (.I0(\IP2Bus_Data[5]_i_48_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [5]),
        .I2(\IP2Bus_Data[9]_i_20_n_0 ),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[5]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[5]_i_38 
       (.I0(\IP2Bus_Data[30]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [5]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [5]),
        .O(\IP2Bus_Data[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[5]_i_39 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_read_req_r_reg_2),
        .I3(\IP2Bus_Data[2]_i_122_2 ),
        .I4(\IP2Bus_Data[2]_i_122_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[139]));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\IP2Bus_Data[5]_i_10_n_0 ),
        .I1(\IP2Bus_Data[5]_i_11_n_0 ),
        .I2(\IP2Bus_Data[18]_i_4_n_0 ),
        .I3(\IP2Bus_Data[5]_i_12_n_0 ),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[5]_i_40 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [5]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [5]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \IP2Bus_Data[5]_i_41 
       (.I0(\IP2Bus_Data[25]_i_14_n_0 ),
        .I1(\IP2Bus_Data[5]_i_49_n_0 ),
        .I2(\IP2Bus_Data[23]_i_9_0 [5]),
        .I3(\IP2Bus_Data[23]_i_62_n_0 ),
        .I4(\IP2Bus_Data[25]_i_28_n_0 ),
        .I5(\IP2Bus_Data[31]_i_6_0 [5]),
        .O(\IP2Bus_Data[5]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[5]_i_42 
       (.I0(\IP2Bus_Data[31]_i_6_1 [5]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_2 [5]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .O(\IP2Bus_Data[5]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[5]_i_43 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [5]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [5]),
        .O(\IP2Bus_Data[5]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \IP2Bus_Data[5]_i_44 
       (.I0(\IP2Bus_Data[13]_i_79_n_0 ),
        .I1(bank3_read[138]),
        .I2(\IP2Bus_Data[23]_i_5_1 [5]),
        .I3(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[5]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[5]_i_45 
       (.I0(\IP2Bus_Data[5]_i_50_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [5]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[5]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[5]_i_46 
       (.I0(\IP2Bus_Data[31]_i_3_3 [5]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [5]),
        .O(\IP2Bus_Data[5]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAA80000000800000)) 
    \IP2Bus_Data[5]_i_48 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_2 [5]),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_reg_3),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(\IP2Bus_Data[7]_i_39_0 [5]),
        .O(\IP2Bus_Data[5]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF7F7FFFFF)) 
    \IP2Bus_Data[5]_i_49 
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(axi_RdAck_reg[1]),
        .I3(axi_RdAck_reg[0]),
        .I4(\IP2Bus_Data[23]_i_52_0 ),
        .I5(\IP2Bus_Data[23]_i_52_1 ),
        .O(\IP2Bus_Data[5]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\IP2Bus_Data[5]_i_13_n_0 ),
        .I1(\IP2Bus_Data[5]_i_14_n_0 ),
        .I2(\IP2Bus_Data[5]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[5] ),
        .I4(\IP2Bus_Data[5]_i_17_n_0 ),
        .I5(\IP2Bus_Data[5]_i_18_n_0 ),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[5]_i_50 
       (.I0(\IP2Bus_Data[31]_i_3_0 [5]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [5]),
        .O(\IP2Bus_Data[5]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h5700FFFF57005700)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data[5]_i_19_n_0 ),
        .I1(\IP2Bus_Data[5]_i_20_n_0 ),
        .I2(\IP2Bus_Data[23]_i_23_n_0 ),
        .I3(\IP2Bus_Data[23]_i_22_n_0 ),
        .I4(\IP2Bus_Data[15]_i_32_n_0 ),
        .I5(\IP2Bus_Data[15]_i_2_0 [5]),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [5]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFE0F0)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(\IP2Bus_Data[31]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_43_n_0 ),
        .I2(\IP2Bus_Data[5]_i_21_n_0 ),
        .I3(\IP2Bus_Data[5]_i_22_n_0 ),
        .I4(\IP2Bus_Data[15]_i_15_n_0 ),
        .I5(\IP2Bus_Data[5]_i_23_n_0 ),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    \IP2Bus_Data[5]_i_9 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [5]),
        .I2(\IP2Bus_Data[5]_i_24_n_0 ),
        .I3(\IP2Bus_Data[14]_i_16_n_0 ),
        .I4(\IP2Bus_Data[5]_i_25_n_0 ),
        .I5(\IP2Bus_Data[19]_i_7_n_0 ),
        .O(\IP2Bus_Data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40004040)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\IP2Bus_Data[6]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_5_n_0 ),
        .I3(\IP2Bus_Data[6]_i_4_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .I5(\IP2Bus_Data[6]_i_5_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \IP2Bus_Data[6]_i_10 
       (.I0(\IP2Bus_Data[15]_i_32_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_0 [6]),
        .I2(\IP2Bus_Data[6]_i_22_n_0 ),
        .I3(\IP2Bus_Data[6]_i_23_n_0 ),
        .I4(\IP2Bus_Data[8]_i_37_n_0 ),
        .I5(\IP2Bus_Data[23]_i_22_n_0 ),
        .O(\IP2Bus_Data[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[6]_i_11 
       (.I0(\IP2Bus_Data[15]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 [6]),
        .O(\IP2Bus_Data[6]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \IP2Bus_Data[6]_i_12 
       (.I0(\IP2Bus_Data[15]_i_3_1 [6]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2000000F200)) 
    \IP2Bus_Data[6]_i_13 
       (.I0(\IP2Bus_Data[6]_i_24_n_0 ),
        .I1(\IP2Bus_Data[6]_i_25_n_0 ),
        .I2(\IP2Bus_Data[15]_i_15_n_0 ),
        .I3(\IP2Bus_Data[30]_i_2_0 ),
        .I4(\IP2Bus_Data[15]_i_3_0 [6]),
        .I5(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \IP2Bus_Data[6]_i_14 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(\IP2Bus_Data[14]_i_42_n_0 ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(adc3_restart_reg),
        .I4(adc3_reset_reg),
        .O(\IP2Bus_Data[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hBBBA)) 
    \IP2Bus_Data[6]_i_15 
       (.I0(\IP2Bus_Data[0]_i_10_n_0 ),
        .I1(\IP2Bus_Data[6]_i_26_n_0 ),
        .I2(\IP2Bus_Data[14]_i_16_n_0 ),
        .I3(\IP2Bus_Data[6]_i_27_n_0 ),
        .O(\IP2Bus_Data[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h45444545FFFFFFFF)) 
    \IP2Bus_Data[6]_i_16 
       (.I0(\IP2Bus_Data[6]_i_28_n_0 ),
        .I1(\IP2Bus_Data[13]_i_25_n_0 ),
        .I2(\IP2Bus_Data[6]_i_29_n_0 ),
        .I3(\IP2Bus_Data[13]_i_27_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_2 [6]),
        .I5(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[6]_i_17 
       (.I0(\IP2Bus_Data[6]_i_30_n_0 ),
        .I1(\IP2Bus_Data[6]_i_31_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_26_1 [6]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data[13]_i_20_0 ),
        .O(\IP2Bus_Data[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2F220000FFFFFFFF)) 
    \IP2Bus_Data[6]_i_18 
       (.I0(\IP2Bus_Data[15]_i_7_1 [6]),
        .I1(\IP2Bus_Data[13]_i_22_n_0 ),
        .I2(\IP2Bus_Data[6]_i_32_n_0 ),
        .I3(\IP2Bus_Data[6]_i_33_n_0 ),
        .I4(\IP2Bus_Data[13]_i_23_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2A00)) 
    \IP2Bus_Data[6]_i_19 
       (.I0(\IP2Bus_Data[31]_i_39_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I2(\IP2Bus_Data[6]_i_5_0 ),
        .I3(irq_enables[5]),
        .O(\IP2Bus_Data[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h005D005D0000005D)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[6]_i_6_n_0 ),
        .I2(\IP2Bus_Data[6]_i_7_n_0 ),
        .I3(\IP2Bus_Data[6]_i_8_n_0 ),
        .I4(\IP2Bus_Data[7]_i_10_n_0 ),
        .I5(\IP2Bus_Data[6]_i_9_n_0 ),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    \IP2Bus_Data[6]_i_20 
       (.I0(\IP2Bus_Data[15]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [6]),
        .I2(\IP2Bus_Data[6]_i_34_n_0 ),
        .I3(\IP2Bus_Data[7]_i_38_n_0 ),
        .I4(\IP2Bus_Data[6]_i_35_n_0 ),
        .I5(\IP2Bus_Data[1]_i_13_n_0 ),
        .O(\IP2Bus_Data[6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[6]_i_21 
       (.I0(\IP2Bus_Data_reg[31] [6]),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[23]_i_13_0 [6]),
        .I4(\IP2Bus_Data[17]_i_18_n_0 ),
        .O(\IP2Bus_Data[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \IP2Bus_Data[6]_i_22 
       (.I0(\IP2Bus_Data[19]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_0 [6]),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[23]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [6]),
        .O(\IP2Bus_Data[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A002A2A)) 
    \IP2Bus_Data[6]_i_23 
       (.I0(\IP2Bus_Data[31]_i_50_n_0 ),
        .I1(\IP2Bus_Data[31]_i_76_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_0 [6]),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [6]),
        .I5(\IP2Bus_Data[6]_i_36_n_0 ),
        .O(\IP2Bus_Data[6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[6]_i_24 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [6]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [6]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[6]_i_25 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[6]_i_37_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [6]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [6]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[6]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[6]_i_26 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [6]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [6]),
        .O(\IP2Bus_Data[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \IP2Bus_Data[6]_i_27 
       (.I0(\IP2Bus_Data[23]_i_34_0 [6]),
        .I1(\IP2Bus_Data[14]_i_39_n_0 ),
        .I2(\IP2Bus_Data[16]_i_20_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [6]),
        .I4(\IP2Bus_Data[14]_i_40_n_0 ),
        .I5(\IP2Bus_Data[6]_i_38_n_0 ),
        .O(\IP2Bus_Data[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[6]_i_28 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [6]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [6]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \IP2Bus_Data[6]_i_29 
       (.I0(\IP2Bus_Data[13]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_0 [6]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[6]_i_39_n_0 ),
        .I4(\IP2Bus_Data[6]_i_40_n_0 ),
        .I5(\IP2Bus_Data[13]_i_64_n_0 ),
        .O(\IP2Bus_Data[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFFFFFFFFFF)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [6]),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[6]_i_10_n_0 ),
        .I4(\IP2Bus_Data_reg[11] ),
        .I5(\IP2Bus_Data[6]_i_11_n_0 ),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \IP2Bus_Data[6]_i_30 
       (.I0(\IP2Bus_Data[3]_i_65_n_0 ),
        .I1(\IP2Bus_Data[23]_i_67_n_0 ),
        .I2(\IP2Bus_Data[23]_i_5_0 [6]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[6]_i_41_n_0 ),
        .O(\IP2Bus_Data[6]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \IP2Bus_Data[6]_i_31 
       (.I0(\IP2Bus_Data[15]_i_93_n_0 ),
        .I1(\IP2Bus_Data[15]_i_58_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_0 [6]),
        .O(\IP2Bus_Data[6]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[6]_i_32 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [6]),
        .I2(\IP2Bus_Data[23]_i_41_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[6]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[6]_i_33 
       (.I0(\IP2Bus_Data[6]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(bank5_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_0 [6]),
        .I4(\IP2Bus_Data[13]_i_50_n_0 ),
        .O(\IP2Bus_Data[6]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[6]_i_34 
       (.I0(\IP2Bus_Data[15]_i_25_0 [6]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\IP2Bus_Data[6]_i_43_n_0 ),
        .I4(\IP2Bus_Data[30]_i_22_n_0 ),
        .O(\IP2Bus_Data[6]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[6]_i_35 
       (.I0(\IP2Bus_Data[6]_i_44_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [6]),
        .I2(\IP2Bus_Data[9]_i_20_n_0 ),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h5530)) 
    \IP2Bus_Data[6]_i_36 
       (.I0(\IP2Bus_Data[31]_i_23_1 [6]),
        .I1(\IP2Bus_Data[31]_i_23_0 [6]),
        .I2(bank15_read[193]),
        .I3(bank15_read[192]),
        .O(\IP2Bus_Data[6]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[6]_i_37 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [6]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [6]),
        .O(\IP2Bus_Data[6]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[6]_i_38 
       (.I0(\IP2Bus_Data[31]_i_6_1 [6]),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data[31]_i_6_2 [6]),
        .I3(\IP2Bus_Data[31]_i_46_n_0 ),
        .O(\IP2Bus_Data[6]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[6]_i_39 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [6]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [6]),
        .O(\IP2Bus_Data[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0F002222FFFF2222)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\IP2Bus_Data[6]_i_12_n_0 ),
        .I1(\IP2Bus_Data[6]_i_13_n_0 ),
        .I2(\IP2Bus_Data[6]_i_14_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_1 [6]),
        .I4(\IP2Bus_Data_reg[2] ),
        .I5(\IP2Bus_Data[6]_i_15_n_0 ),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \IP2Bus_Data[6]_i_40 
       (.I0(\IP2Bus_Data[13]_i_79_n_0 ),
        .I1(bank3_read[138]),
        .I2(\IP2Bus_Data[23]_i_5_1 [6]),
        .I3(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[6]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[6]_i_41 
       (.I0(\IP2Bus_Data[6]_i_45_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [6]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[6]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[6]_i_42 
       (.I0(\IP2Bus_Data[31]_i_3_3 [6]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [6]),
        .O(\IP2Bus_Data[6]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[6]_i_43 
       (.I0(\IP2Bus_Data_reg[31]_1 [6]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [6]),
        .O(\IP2Bus_Data[6]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAA80000000800000)) 
    \IP2Bus_Data[6]_i_44 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_2 [6]),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_reg_3),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(\IP2Bus_Data[7]_i_39_0 [6]),
        .O(\IP2Bus_Data[6]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[6]_i_45 
       (.I0(\IP2Bus_Data[31]_i_3_0 [6]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [6]),
        .O(\IP2Bus_Data[6]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF54)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\IP2Bus_Data[6]_i_16_n_0 ),
        .I1(\IP2Bus_Data[6]_i_17_n_0 ),
        .I2(\IP2Bus_Data[6]_i_18_n_0 ),
        .I3(\IP2Bus_Data[6]_i_19_n_0 ),
        .I4(\IP2Bus_Data[6]_i_20_n_0 ),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [6]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[6]),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [6]),
        .I3(\IP2Bus_Data[31]_i_8_0 [6]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[6]_i_21_n_0 ),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [6]),
        .I2(\IP2Bus_Data[15]_i_21_1 [6]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF000F7FFFFFFF7FF)) 
    \IP2Bus_Data[6]_i_9 
       (.I0(\IP2Bus_Data[15]_i_4_0 [6]),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I5(\IP2Bus_Data[7]_i_2_0 [6]),
        .O(\IP2Bus_Data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404000)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\IP2Bus_Data[7]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_5_n_0 ),
        .I3(\IP2Bus_Data[7]_i_4_n_0 ),
        .I4(\IP2Bus_Data[7]_i_5_n_0 ),
        .I5(\IP2Bus_Data[7]_i_6_n_0 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[7]_i_10 
       (.I0(\IP2Bus_Data[7]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_52_n_0 ),
        .I2(\IP2Bus_Data_reg[3] ),
        .O(\IP2Bus_Data[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF000F7FFFFFFF7FF)) 
    \IP2Bus_Data[7]_i_11 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(\IP2Bus_Data[15]_i_4_0 [7]),
        .I2(\IP2Bus_Data[3]_i_21_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I5(\IP2Bus_Data[7]_i_2_0 [7]),
        .O(\IP2Bus_Data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \IP2Bus_Data[7]_i_12 
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_RdAck_reg[8]),
        .I4(axi_RdAck_reg[12]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[14] ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \IP2Bus_Data[7]_i_13 
       (.I0(\IP2Bus_Data[15]_i_32_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_0 [7]),
        .I2(\IP2Bus_Data[7]_i_26_n_0 ),
        .I3(\IP2Bus_Data[7]_i_27_n_0 ),
        .I4(\IP2Bus_Data[8]_i_37_n_0 ),
        .I5(\IP2Bus_Data[23]_i_22_n_0 ),
        .O(\IP2Bus_Data[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[7]_i_14 
       (.I0(\IP2Bus_Data[15]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 [7]),
        .O(\IP2Bus_Data[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2000000F200)) 
    \IP2Bus_Data[7]_i_15 
       (.I0(\IP2Bus_Data[7]_i_28_n_0 ),
        .I1(\IP2Bus_Data[7]_i_29_n_0 ),
        .I2(\IP2Bus_Data[15]_i_15_n_0 ),
        .I3(\IP2Bus_Data[30]_i_2_0 ),
        .I4(\IP2Bus_Data[15]_i_3_0 [7]),
        .I5(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \IP2Bus_Data[7]_i_16 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_1 [7]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_2 [7]),
        .I4(\IP2Bus_Data[31]_i_46_n_0 ),
        .I5(\IP2Bus_Data[7]_i_30_n_0 ),
        .O(\IP2Bus_Data[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[7]_i_17 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [7]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [7]),
        .O(\IP2Bus_Data[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h45444545FFFFFFFF)) 
    \IP2Bus_Data[7]_i_18 
       (.I0(\IP2Bus_Data[7]_i_31_n_0 ),
        .I1(\IP2Bus_Data[13]_i_25_n_0 ),
        .I2(\IP2Bus_Data[7]_i_32_n_0 ),
        .I3(\IP2Bus_Data[13]_i_27_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_2 [7]),
        .I5(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFF2F2)) 
    \IP2Bus_Data[7]_i_19 
       (.I0(\IP2Bus_Data[13]_i_47_n_0 ),
        .I1(\IP2Bus_Data[7]_i_33_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_58_n_0 ),
        .I4(\IP2Bus_Data[15]_i_7_0 [7]),
        .I5(\IP2Bus_Data[7]_i_34_n_0 ),
        .O(\IP2Bus_Data[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h005D005D0000005D)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[7]_i_7_n_0 ),
        .I2(\IP2Bus_Data[7]_i_8_n_0 ),
        .I3(\IP2Bus_Data[7]_i_9_n_0 ),
        .I4(\IP2Bus_Data[7]_i_10_n_0 ),
        .I5(\IP2Bus_Data[7]_i_11_n_0 ),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F220000FFFFFFFF)) 
    \IP2Bus_Data[7]_i_20 
       (.I0(\IP2Bus_Data[15]_i_7_1 [7]),
        .I1(\IP2Bus_Data[13]_i_22_n_0 ),
        .I2(\IP2Bus_Data[7]_i_35_n_0 ),
        .I3(\IP2Bus_Data[7]_i_36_n_0 ),
        .I4(\IP2Bus_Data[13]_i_23_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \IP2Bus_Data[7]_i_21 
       (.I0(\IP2Bus_Data[31]_i_39_n_0 ),
        .I1(irq_enables[6]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I3(adc3_master_irq0),
        .O(\IP2Bus_Data[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF100FFFFF100F100)) 
    \IP2Bus_Data[7]_i_22 
       (.I0(\IP2Bus_Data[7]_i_37_n_0 ),
        .I1(\IP2Bus_Data[7]_i_38_n_0 ),
        .I2(\IP2Bus_Data[7]_i_39_n_0 ),
        .I3(\IP2Bus_Data[1]_i_13_n_0 ),
        .I4(\IP2Bus_Data[15]_i_22_n_0 ),
        .I5(\IP2Bus_Data_reg[15]_1 [7]),
        .O(\IP2Bus_Data[7]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[7]_i_23 
       (.I0(\IP2Bus_Data_reg[31] [7]),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[23]_i_13_0 [7]),
        .I4(\IP2Bus_Data[17]_i_18_n_0 ),
        .O(\IP2Bus_Data[7]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \IP2Bus_Data[7]_i_24 
       (.I0(\adc3_clk_detect_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data[12]_i_21_n_0 ),
        .O(\IP2Bus_Data[7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \IP2Bus_Data[7]_i_26 
       (.I0(\IP2Bus_Data[19]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_0 [7]),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[23]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [7]),
        .O(\IP2Bus_Data[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A002A2A)) 
    \IP2Bus_Data[7]_i_27 
       (.I0(\IP2Bus_Data[31]_i_50_n_0 ),
        .I1(\IP2Bus_Data[31]_i_76_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_0 [7]),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [7]),
        .I5(\IP2Bus_Data[7]_i_40_n_0 ),
        .O(\IP2Bus_Data[7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[7]_i_28 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [7]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [7]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[7]_i_29 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[7]_i_41_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [7]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [7]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFFFFFFFFFF)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [7]),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[7]_i_13_n_0 ),
        .I4(\IP2Bus_Data_reg[11] ),
        .I5(\IP2Bus_Data[7]_i_14_n_0 ),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[7]_i_30 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[23]_i_34_0 [7]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [7]),
        .I4(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[7]_i_31 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [7]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [7]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \IP2Bus_Data[7]_i_32 
       (.I0(\IP2Bus_Data[13]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_0 [7]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[7]_i_42_n_0 ),
        .I4(\IP2Bus_Data[7]_i_43_n_0 ),
        .I5(\IP2Bus_Data[13]_i_64_n_0 ),
        .O(\IP2Bus_Data[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h44444444444F4F4F)) 
    \IP2Bus_Data[7]_i_33 
       (.I0(\IP2Bus_Data[23]_i_5_0 [7]),
        .I1(bank7_read[138]),
        .I2(\IP2Bus_Data[31]_i_64_n_0 ),
        .I3(\IP2Bus_Data[15]_i_26_0 [7]),
        .I4(bank7_read[139]),
        .I5(\IP2Bus_Data[7]_i_44_n_0 ),
        .O(\IP2Bus_Data[7]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[7]_i_34 
       (.I0(\IP2Bus_Data[13]_i_20_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I2(\IP2Bus_Data[15]_i_26_1 [7]),
        .I3(\IP2Bus_Data_reg[3]_0 ),
        .O(\IP2Bus_Data[7]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[7]_i_35 
       (.I0(\IP2Bus_Data[15]_i_65_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_0 [7]),
        .I2(\IP2Bus_Data[23]_i_41_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[7]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[7]_i_36 
       (.I0(\IP2Bus_Data[7]_i_45_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(bank5_read[139]),
        .I3(\IP2Bus_Data[15]_i_27_0 [7]),
        .I4(\IP2Bus_Data[13]_i_50_n_0 ),
        .O(\IP2Bus_Data[7]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[7]_i_37 
       (.I0(\IP2Bus_Data[15]_i_25_0 [7]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\IP2Bus_Data[7]_i_46_n_0 ),
        .I4(\IP2Bus_Data[30]_i_22_n_0 ),
        .O(\IP2Bus_Data[7]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IP2Bus_Data[7]_i_38 
       (.I0(\IP2Bus_Data[30]_i_23_n_0 ),
        .I1(\IP2Bus_Data[30]_i_24_n_0 ),
        .I2(\IP2Bus_Data[9]_i_20_n_0 ),
        .O(\IP2Bus_Data[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[7]_i_39 
       (.I0(\IP2Bus_Data[7]_i_47_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [7]),
        .I2(\IP2Bus_Data[9]_i_20_n_0 ),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[7]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h000000D5)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(\IP2Bus_Data_reg[7] ),
        .I1(\IP2Bus_Data[15]_i_3_1 [7]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[7]_i_15_n_0 ),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5530)) 
    \IP2Bus_Data[7]_i_40 
       (.I0(\IP2Bus_Data[31]_i_23_1 [7]),
        .I1(\IP2Bus_Data[31]_i_23_0 [7]),
        .I2(bank15_read[193]),
        .I3(bank15_read[192]),
        .O(\IP2Bus_Data[7]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[7]_i_41 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [7]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [7]),
        .O(\IP2Bus_Data[7]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[7]_i_42 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [7]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [7]),
        .O(\IP2Bus_Data[7]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \IP2Bus_Data[7]_i_43 
       (.I0(\IP2Bus_Data[13]_i_79_n_0 ),
        .I1(bank3_read[138]),
        .I2(\IP2Bus_Data[23]_i_5_1 [7]),
        .I3(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[7]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[7]_i_44 
       (.I0(\IP2Bus_Data[31]_i_63_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [7]),
        .I2(bank7_read[193]),
        .I3(bank7_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [7]),
        .O(\IP2Bus_Data[7]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[7]_i_45 
       (.I0(\IP2Bus_Data[31]_i_3_3 [7]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [7]),
        .O(\IP2Bus_Data[7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[7]_i_46 
       (.I0(\IP2Bus_Data_reg[31]_1 [7]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [7]),
        .O(\IP2Bus_Data[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAA80000000800000)) 
    \IP2Bus_Data[7]_i_47 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_2 [7]),
        .I2(\adc3_clk_detect_reg[0] ),
        .I3(axi_read_req_r_reg_3),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I5(\IP2Bus_Data[7]_i_39_0 [7]),
        .O(\IP2Bus_Data[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5DFF5D5D5D5D)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\IP2Bus_Data_reg[24] ),
        .I1(\IP2Bus_Data[15]_i_2_1 [7]),
        .I2(\IP2Bus_Data[13]_i_16_n_0 ),
        .I3(\IP2Bus_Data[7]_i_16_n_0 ),
        .I4(\IP2Bus_Data[7]_i_17_n_0 ),
        .I5(\IP2Bus_Data[19]_i_7_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF54)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data[7]_i_18_n_0 ),
        .I1(\IP2Bus_Data[7]_i_19_n_0 ),
        .I2(\IP2Bus_Data[7]_i_20_n_0 ),
        .I3(\IP2Bus_Data[7]_i_21_n_0 ),
        .I4(\IP2Bus_Data[7]_i_22_n_0 ),
        .O(\IP2Bus_Data[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[7]_i_7 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [7]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[7]),
        .O(\IP2Bus_Data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    \IP2Bus_Data[7]_i_8 
       (.I0(\IP2Bus_Data[19]_i_42_n_0 ),
        .I1(\IP2Bus_Data[31]_i_58_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [7]),
        .I3(\IP2Bus_Data[31]_i_8_0 [7]),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[7]_i_23_n_0 ),
        .O(\IP2Bus_Data[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[7]_i_9 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [7]),
        .I2(\IP2Bus_Data[15]_i_21_1 [7]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEEEEEEEFE)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data[8]_i_2_n_0 ),
        .I1(\IP2Bus_Data[8]_i_3_n_0 ),
        .I2(\IP2Bus_Data[8]_i_4_n_0 ),
        .I3(\IP2Bus_Data[8]_i_5_n_0 ),
        .I4(\IP2Bus_Data[8]_i_6_n_0 ),
        .I5(\IP2Bus_Data[8]_i_7_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBBBBBABBBABABABA)) 
    \IP2Bus_Data[8]_i_10 
       (.I0(\IP2Bus_Data_reg[26] ),
        .I1(\IP2Bus_Data[8]_i_29_n_0 ),
        .I2(\IP2Bus_Data[11]_i_35_n_0 ),
        .I3(\IP2Bus_Data[11]_i_36_n_0 ),
        .I4(\IP2Bus_Data[8]_i_30_n_0 ),
        .I5(\IP2Bus_Data[8]_i_31_n_0 ),
        .O(\IP2Bus_Data[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h45004545FFFFFFFF)) 
    \IP2Bus_Data[8]_i_11 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data[11]_i_40_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_2 [8]),
        .I3(\IP2Bus_Data[11]_i_39_n_0 ),
        .I4(\IP2Bus_Data[11]_i_3_0 [0]),
        .I5(\IP2Bus_Data[2]_i_18_n_0 ),
        .O(\IP2Bus_Data[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[8]_i_12 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[23]_1 [8]),
        .I2(\IP2Bus_Data[9]_i_19_n_0 ),
        .O(\IP2Bus_Data[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \IP2Bus_Data[8]_i_13 
       (.I0(\IP2Bus_Data[15]_i_25_0 [8]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\IP2Bus_Data[8]_i_32_n_0 ),
        .I4(\IP2Bus_Data[30]_i_22_n_0 ),
        .O(\IP2Bus_Data[8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[8]_i_14 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[15]_i_3_1 [8]),
        .I3(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFAEFF)) 
    \IP2Bus_Data[8]_i_15 
       (.I0(\IP2Bus_Data[8]_i_33_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [8]),
        .I2(\IP2Bus_Data[15]_i_44_n_0 ),
        .I3(\IP2Bus_Data[8]_i_34_n_0 ),
        .I4(\IP2Bus_Data[8]_i_35_n_0 ),
        .I5(\IP2Bus_Data[15]_i_15_n_0 ),
        .O(\IP2Bus_Data[8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[8]_i_16 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [8]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [8]),
        .O(\IP2Bus_Data[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \IP2Bus_Data[8]_i_17 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_1 [8]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_2 [8]),
        .I4(\IP2Bus_Data[31]_i_46_n_0 ),
        .I5(\IP2Bus_Data[8]_i_36_n_0 ),
        .O(\IP2Bus_Data[8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[8]_i_18 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [8]),
        .I2(\IP2Bus_Data_reg[24] ),
        .I3(\IP2Bus_Data[11]_i_4_0 [0]),
        .I4(\IP2Bus_Data[11]_i_46_n_0 ),
        .O(\IP2Bus_Data[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    \IP2Bus_Data[8]_i_19 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[8]_i_37_n_0 ),
        .I2(\IP2Bus_Data[8]_i_38_n_0 ),
        .I3(\IP2Bus_Data[8]_i_39_n_0 ),
        .I4(\IP2Bus_Data[8]_i_40_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[8]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[8]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 ),
        .I2(\IP2Bus_Data[8]_i_9_n_0 ),
        .I3(\IP2Bus_Data[8]_i_10_n_0 ),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \IP2Bus_Data[8]_i_21 
       (.I0(\IP2Bus_Data[8]_i_41_n_0 ),
        .I1(\IP2Bus_Data[23]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [8]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [8]),
        .O(\IP2Bus_Data[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[8]_i_22 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [8]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[8]),
        .O(\IP2Bus_Data[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0FDDDDDDFFFFFFFF)) 
    \IP2Bus_Data[8]_i_23 
       (.I0(\IP2Bus_Data[15]_i_4_0 [8]),
        .I1(\IP2Bus_Data[12]_i_8_n_0 ),
        .I2(p_47_in[4]),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\IP2Bus_Data_reg[3] ),
        .O(\IP2Bus_Data[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[8]_i_24 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [8]),
        .I2(\IP2Bus_Data[15]_i_21_1 [8]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \IP2Bus_Data[8]_i_25 
       (.I0(\IP2Bus_Data[14]_i_62_n_0 ),
        .I1(\IP2Bus_Data[23]_i_67_n_0 ),
        .I2(\IP2Bus_Data[23]_i_5_0 [8]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[8]_i_42_n_0 ),
        .O(\IP2Bus_Data[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \IP2Bus_Data[8]_i_26 
       (.I0(\IP2Bus_Data[3]_i_68_n_0 ),
        .I1(\IP2Bus_Data[14]_i_102_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_0 [8]),
        .I3(\IP2Bus_Data[11]_i_55_n_0 ),
        .I4(\IP2Bus_Data[11]_i_9_0 [0]),
        .I5(\IP2Bus_Data[14]_i_62_n_0 ),
        .O(\IP2Bus_Data[8]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[8]_i_27 
       (.I0(\IP2Bus_Data[31]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(\IP2Bus_Data[8]_i_43_n_0 ),
        .I3(bank5_read[139]),
        .I4(\IP2Bus_Data[15]_i_27_0 [8]),
        .O(\IP2Bus_Data[8]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[8]_i_28 
       (.I0(\IP2Bus_Data[15]_i_7_1 [8]),
        .I1(\IP2Bus_Data[10]_i_29_n_0 ),
        .I2(\IP2Bus_Data[10]_i_30_n_0 ),
        .I3(\IP2Bus_Data[11]_i_8_0 [0]),
        .O(\IP2Bus_Data[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[8]_i_29 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [8]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [8]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444F44)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(\IP2Bus_Data[15]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [8]),
        .I2(\IP2Bus_Data[8]_i_11_n_0 ),
        .I3(\IP2Bus_Data[8]_i_12_n_0 ),
        .I4(\IP2Bus_Data[8]_i_13_n_0 ),
        .I5(\IP2Bus_Data[11]_i_14_n_0 ),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h07FF000007FF07FF)) 
    \IP2Bus_Data[8]_i_30 
       (.I0(\IP2Bus_Data[15]_i_29_0 [8]),
        .I1(bank3_read[139]),
        .I2(\IP2Bus_Data[8]_i_44_n_0 ),
        .I3(\IP2Bus_Data[29]_i_18_n_0 ),
        .I4(\IP2Bus_Data[23]_i_70_0 ),
        .I5(\IP2Bus_Data[23]_i_5_1 [8]),
        .O(\IP2Bus_Data[8]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hDF00DFDF)) 
    \IP2Bus_Data[8]_i_31 
       (.I0(\IP2Bus_Data[15]_i_7_2 [8]),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .I2(\IP2Bus_Data[13]_i_59_n_0 ),
        .I3(\IP2Bus_Data[11]_i_57_n_0 ),
        .I4(p_52_in[4]),
        .O(\IP2Bus_Data[8]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_32 
       (.I0(\IP2Bus_Data_reg[31]_1 [8]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [8]),
        .O(\IP2Bus_Data[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \IP2Bus_Data[8]_i_33 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc3_restart_reg),
        .I3(adc3_reset_reg),
        .I4(\IP2Bus_Data[11]_i_16_0 [0]),
        .I5(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[8]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[8]_i_34 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [8]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [8]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[8]_i_35 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[8]_i_45_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [8]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [8]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[8]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[8]_i_36 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[23]_i_34_0 [8]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [8]),
        .I4(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055151515)) 
    \IP2Bus_Data[8]_i_37 
       (.I0(\IP2Bus_Data[23]_i_23_n_0 ),
        .I1(\IP2Bus_Data[31]_i_50_n_0 ),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\adc3_calibration_delay_i_reg[0] ),
        .I5(bank15_read[184]),
        .O(\IP2Bus_Data[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A002A2A)) 
    \IP2Bus_Data[8]_i_38 
       (.I0(\IP2Bus_Data[31]_i_50_n_0 ),
        .I1(\IP2Bus_Data[31]_i_76_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_0 [8]),
        .I3(\IP2Bus_Data[11]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_24_0 [8]),
        .I5(\IP2Bus_Data[8]_i_46_n_0 ),
        .O(\IP2Bus_Data[8]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \IP2Bus_Data[8]_i_39 
       (.I0(\IP2Bus_Data[19]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_0 [8]),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[23]_i_60_n_0 ),
        .I4(\IP2Bus_Data[23]_i_2_0 [8]),
        .O(\IP2Bus_Data[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\IP2Bus_Data[8]_i_14_n_0 ),
        .I1(\IP2Bus_Data[8]_i_15_n_0 ),
        .I2(\IP2Bus_Data[19]_i_7_n_0 ),
        .I3(\IP2Bus_Data[8]_i_16_n_0 ),
        .I4(\IP2Bus_Data[8]_i_17_n_0 ),
        .I5(\IP2Bus_Data[8]_i_18_n_0 ),
        .O(\IP2Bus_Data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000008888F888)) 
    \IP2Bus_Data[8]_i_40 
       (.I0(bank15_read[2]),
        .I1(\IP2Bus_Data[11]_i_21_0 [0]),
        .I2(\IP2Bus_Data[15]_i_2_0 [8]),
        .I3(bank15_read[32]),
        .I4(\IP2Bus_Data[15]_i_74_n_0 ),
        .I5(\IP2Bus_Data[10]_i_41_n_0 ),
        .O(\IP2Bus_Data[8]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[8]_i_41 
       (.I0(\IP2Bus_Data_reg[31] [8]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[23]_i_13_0 [8]),
        .I3(bank9_read[195]),
        .O(\IP2Bus_Data[8]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[8]_i_42 
       (.I0(\IP2Bus_Data[8]_i_48_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [8]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[8]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_43 
       (.I0(\IP2Bus_Data[31]_i_3_3 [8]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [8]),
        .O(\IP2Bus_Data[8]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[8]_i_44 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [8]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [8]),
        .O(\IP2Bus_Data[8]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[8]_i_45 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [8]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [8]),
        .O(\IP2Bus_Data[8]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h5530)) 
    \IP2Bus_Data[8]_i_46 
       (.I0(\IP2Bus_Data[31]_i_23_1 [8]),
        .I1(\IP2Bus_Data[31]_i_23_0 [8]),
        .I2(bank15_read[193]),
        .I3(bank15_read[192]),
        .O(\IP2Bus_Data[8]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[8]_i_47 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_timeout_en_reg),
        .I3(axi_read_req_r_reg_16),
        .I4(\IP2Bus_Data[0]_i_37_0 ),
        .I5(\IP2Bus_Data[16]_i_35_0 ),
        .O(bank15_read[32]));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_48 
       (.I0(\IP2Bus_Data[31]_i_3_0 [8]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [8]),
        .O(\IP2Bus_Data[8]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555D5DD)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[11] ),
        .I2(\IP2Bus_Data[15]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 [8]),
        .I4(\IP2Bus_Data[8]_i_19_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\IP2Bus_Data[8]_i_21_n_0 ),
        .I2(\IP2Bus_Data[8]_i_22_n_0 ),
        .I3(\IP2Bus_Data[18]_i_4_n_0 ),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(\IP2Bus_Data[8]_i_23_n_0 ),
        .I1(\IP2Bus_Data[10]_i_23_n_0 ),
        .I2(\IP2Bus_Data[8]_i_24_n_0 ),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(\IP2Bus_Data[8]_i_25_n_0 ),
        .I1(\IP2Bus_Data[8]_i_26_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_26_1 [8]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data[13]_i_20_0 ),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0010111155555555)) 
    \IP2Bus_Data[8]_i_9 
       (.I0(\IP2Bus_Data[10]_i_9_n_0 ),
        .I1(\IP2Bus_Data[31]_i_36_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_0 [8]),
        .I3(\IP2Bus_Data[11]_i_28_n_0 ),
        .I4(\IP2Bus_Data[8]_i_27_n_0 ),
        .I5(\IP2Bus_Data[8]_i_28_n_0 ),
        .O(\IP2Bus_Data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0B00)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data[9]_i_2_n_0 ),
        .I1(\IP2Bus_Data[9]_i_3_n_0 ),
        .I2(\IP2Bus_Data[9]_i_4_n_0 ),
        .I3(\IP2Bus_Data[9]_i_5_n_0 ),
        .I4(\IP2Bus_Data[9]_i_6_n_0 ),
        .I5(\IP2Bus_Data[9]_i_7_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \IP2Bus_Data[9]_i_10 
       (.I0(\IP2Bus_Data[9]_i_27_n_0 ),
        .I1(\IP2Bus_Data[23]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_1 [9]),
        .I3(\IP2Bus_Data[31]_i_58_n_0 ),
        .I4(bank9_read[192]),
        .I5(\IP2Bus_Data[31]_i_8_0 [9]),
        .O(\IP2Bus_Data[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[9]_i_11 
       (.I0(\IP2Bus_Data[12]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_4_1 [9]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(STATUS_COMMON[9]),
        .O(\IP2Bus_Data[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \IP2Bus_Data[9]_i_12 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\IP2Bus_Data[14]_i_3_0 [8]),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[10]_i_41_n_0 ),
        .I4(\IP2Bus_Data[9]_i_28_n_0 ),
        .I5(\IP2Bus_Data[9]_i_29_n_0 ),
        .O(\IP2Bus_Data[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[9]_i_13 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[15]_i_3_1 [9]),
        .I3(\IP2Bus_Data_reg[7] ),
        .O(\IP2Bus_Data[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFAEFF)) 
    \IP2Bus_Data[9]_i_14 
       (.I0(\IP2Bus_Data[9]_i_30_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_0 [9]),
        .I2(\IP2Bus_Data[15]_i_44_n_0 ),
        .I3(\IP2Bus_Data[9]_i_31_n_0 ),
        .I4(\IP2Bus_Data[9]_i_32_n_0 ),
        .I5(\IP2Bus_Data[15]_i_15_n_0 ),
        .O(\IP2Bus_Data[9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \IP2Bus_Data[9]_i_15 
       (.I0(\IP2Bus_Data[14]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_0 [9]),
        .I2(\IP2Bus_Data[12]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_29_n_0 ),
        .I4(\IP2Bus_Data[23]_i_3_0 [9]),
        .O(\IP2Bus_Data[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \IP2Bus_Data[9]_i_16 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_1 [9]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data[31]_i_6_2 [9]),
        .I4(\IP2Bus_Data[31]_i_46_n_0 ),
        .I5(\IP2Bus_Data[9]_i_33_n_0 ),
        .O(\IP2Bus_Data[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IP2Bus_Data[9]_i_17 
       (.I0(\IP2Bus_Data[13]_i_16_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [9]),
        .I2(\IP2Bus_Data_reg[24] ),
        .I3(\IP2Bus_Data[11]_i_4_0 [1]),
        .I4(\IP2Bus_Data[11]_i_46_n_0 ),
        .O(\IP2Bus_Data[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h45004545FFFFFFFF)) 
    \IP2Bus_Data[9]_i_18 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data[11]_i_40_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_2 [9]),
        .I3(\IP2Bus_Data[11]_i_39_n_0 ),
        .I4(\IP2Bus_Data[11]_i_3_0 [1]),
        .I5(\IP2Bus_Data[2]_i_18_n_0 ),
        .O(\IP2Bus_Data[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \IP2Bus_Data[9]_i_19 
       (.I0(bank1_read[138]),
        .I1(\IP2Bus_Data[9]_i_34_n_0 ),
        .I2(\IP2Bus_Data[23]_i_49_n_0 ),
        .I3(bank1_read[131]),
        .I4(bank1_read[132]),
        .I5(bank1_read[130]),
        .O(\IP2Bus_Data[9]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data[9]_i_8_n_0 ),
        .I1(\IP2Bus_Data[10]_i_23_n_0 ),
        .I2(\IP2Bus_Data[9]_i_9_n_0 ),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[9]_i_20 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[30]_i_21_n_0 ),
        .O(\IP2Bus_Data[9]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \IP2Bus_Data[9]_i_21 
       (.I0(\IP2Bus_Data[11]_i_14_n_0 ),
        .I1(\IP2Bus_Data[9]_i_38_n_0 ),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .I4(\IP2Bus_Data[15]_i_25_0 [9]),
        .O(\IP2Bus_Data[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \IP2Bus_Data[9]_i_22 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(axi_read_req_r_i_2__1_n_0),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .I4(\IP2Bus_Data_reg[15]_1 [9]),
        .I5(\IP2Bus_Data[9]_i_39_n_0 ),
        .O(\IP2Bus_Data[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[9]_i_23 
       (.I0(\IP2Bus_Data[9]_i_40_n_0 ),
        .I1(\IP2Bus_Data[9]_i_41_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 ),
        .I3(\IP2Bus_Data[15]_i_26_1 [9]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I5(\IP2Bus_Data[13]_i_20_0 ),
        .O(\IP2Bus_Data[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0010111155555555)) 
    \IP2Bus_Data[9]_i_24 
       (.I0(\IP2Bus_Data[10]_i_9_n_0 ),
        .I1(\IP2Bus_Data[31]_i_36_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_0 [9]),
        .I3(\IP2Bus_Data[11]_i_28_n_0 ),
        .I4(\IP2Bus_Data[9]_i_42_n_0 ),
        .I5(\IP2Bus_Data[9]_i_43_n_0 ),
        .O(\IP2Bus_Data[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h404440444044FFFF)) 
    \IP2Bus_Data[9]_i_25 
       (.I0(\IP2Bus_Data[9]_i_44_n_0 ),
        .I1(\IP2Bus_Data[11]_i_36_n_0 ),
        .I2(\IP2Bus_Data[23]_i_70_0 ),
        .I3(\IP2Bus_Data[23]_i_5_1 [9]),
        .I4(\IP2Bus_Data[9]_i_45_n_0 ),
        .I5(\IP2Bus_Data[31]_i_31_n_0 ),
        .O(\IP2Bus_Data[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[9]_i_26 
       (.I0(\IP2Bus_Data[15]_i_29_1 ),
        .I1(\IP2Bus_Data[15]_i_29_2 [9]),
        .I2(\IP2Bus_Data[13]_i_56_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_3 [9]),
        .I4(\IP2Bus_Data[13]_i_57_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_0 ),
        .O(\IP2Bus_Data[9]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[9]_i_27 
       (.I0(\IP2Bus_Data_reg[31] [9]),
        .I1(bank9_read[196]),
        .I2(\IP2Bus_Data[23]_i_13_0 [9]),
        .I3(bank9_read[195]),
        .O(\IP2Bus_Data[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFF40000040400000)) 
    \IP2Bus_Data[9]_i_28 
       (.I0(\IP2Bus_Data[15]_i_74_n_0 ),
        .I1(\adc3_clk_detect_reg[0] ),
        .I2(\IP2Bus_Data[15]_i_2_0 [9]),
        .I3(\IP2Bus_Data[11]_i_21_0 [1]),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\adc3_start_stage_reg[0] ),
        .O(\IP2Bus_Data[9]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h020202AA)) 
    \IP2Bus_Data[9]_i_29 
       (.I0(\IP2Bus_Data[23]_i_22_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[9]_i_46_n_0 ),
        .I3(\IP2Bus_Data[19]_i_63_n_0 ),
        .I4(\IP2Bus_Data[9]_i_47_n_0 ),
        .O(\IP2Bus_Data[9]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\IP2Bus_Data[9]_i_10_n_0 ),
        .I2(\IP2Bus_Data[9]_i_11_n_0 ),
        .I3(\IP2Bus_Data[18]_i_4_n_0 ),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \IP2Bus_Data[9]_i_30 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(adc3_restart_reg),
        .I3(adc3_reset_reg),
        .I4(\IP2Bus_Data[11]_i_16_0 [1]),
        .I5(\IP2Bus_Data[30]_i_2_0 ),
        .O(\IP2Bus_Data[9]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F557F)) 
    \IP2Bus_Data[9]_i_31 
       (.I0(\IP2Bus_Data[15]_i_39_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [9]),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [9]),
        .I4(\IP2Bus_Data[23]_i_32_n_0 ),
        .O(\IP2Bus_Data[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888A888A8)) 
    \IP2Bus_Data[9]_i_32 
       (.I0(\IP2Bus_Data[23]_i_29_n_0 ),
        .I1(\IP2Bus_Data[9]_i_48_n_0 ),
        .I2(\IP2Bus_Data[31]_i_18_0 [9]),
        .I3(\IP2Bus_Data[25]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_1 [9]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[9]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[9]_i_33 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[23]_i_34_0 [9]),
        .I2(\IP2Bus_Data[14]_i_39_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_3 [9]),
        .I4(\IP2Bus_Data[16]_i_20_n_0 ),
        .O(\IP2Bus_Data[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h37FFFFFFFFFFFFFF)) 
    \IP2Bus_Data[9]_i_34 
       (.I0(axi_read_req_r_reg_1),
        .I1(axi_RdAck_reg[5]),
        .I2(\IP2Bus_Data[1]_i_35_0 ),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_10),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[9]_i_35 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(\IP2Bus_Data[2]_i_122_2 ),
        .I3(\IP2Bus_Data[3]_i_17_0 ),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[131]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \IP2Bus_Data[9]_i_36 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_18),
        .I5(axi_read_req_r_reg_12),
        .O(bank1_read[132]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[9]_i_37 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg_19),
        .I4(\IP2Bus_Data[3]_i_17_0 ),
        .I5(axi_RdAck_reg[5]),
        .O(bank1_read[130]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[9]_i_38 
       (.I0(\IP2Bus_Data[30]_i_22_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [9]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [9]),
        .O(\IP2Bus_Data[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[9]_i_39 
       (.I0(\IP2Bus_Data[25]_i_24_n_0 ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[8]),
        .I5(axi_RdAck_reg[12]),
        .O(\IP2Bus_Data[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h55555555D555D5D5)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[24] ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(\IP2Bus_Data[15]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_0 [9]),
        .I5(\IP2Bus_Data[9]_i_12_n_0 ),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \IP2Bus_Data[9]_i_40 
       (.I0(\IP2Bus_Data[14]_i_62_n_0 ),
        .I1(\IP2Bus_Data[23]_i_67_n_0 ),
        .I2(\IP2Bus_Data[23]_i_5_0 [9]),
        .I3(bank7_read[138]),
        .I4(\IP2Bus_Data[9]_i_51_n_0 ),
        .O(\IP2Bus_Data[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \IP2Bus_Data[9]_i_41 
       (.I0(\IP2Bus_Data[3]_i_68_n_0 ),
        .I1(\IP2Bus_Data[14]_i_102_n_0 ),
        .I2(\IP2Bus_Data[15]_i_7_0 [9]),
        .I3(\IP2Bus_Data[11]_i_55_n_0 ),
        .I4(\IP2Bus_Data[11]_i_9_0 [1]),
        .I5(\IP2Bus_Data[14]_i_62_n_0 ),
        .O(\IP2Bus_Data[9]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \IP2Bus_Data[9]_i_42 
       (.I0(\IP2Bus_Data[31]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(\IP2Bus_Data[9]_i_52_n_0 ),
        .I3(bank5_read[139]),
        .I4(\IP2Bus_Data[15]_i_27_0 [9]),
        .O(\IP2Bus_Data[9]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[9]_i_43 
       (.I0(\IP2Bus_Data[11]_i_8_0 [1]),
        .I1(\IP2Bus_Data[10]_i_30_n_0 ),
        .I2(\IP2Bus_Data[10]_i_29_n_0 ),
        .I3(\IP2Bus_Data[15]_i_7_1 [9]),
        .O(\IP2Bus_Data[9]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[9]_i_44 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[9]_i_53_n_0 ),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_29_0 [9]),
        .O(\IP2Bus_Data[9]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h4400F40044004400)) 
    \IP2Bus_Data[9]_i_45 
       (.I0(\IP2Bus_Data[11]_i_57_n_0 ),
        .I1(p_52_in[5]),
        .I2(\IP2Bus_Data[13]_i_59_n_0 ),
        .I3(\IP2Bus_Data[13]_i_58_n_0 ),
        .I4(\IP2Bus_Data[13]_i_27_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_2 [9]),
        .O(\IP2Bus_Data[9]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2AAAAAAAA)) 
    \IP2Bus_Data[9]_i_46 
       (.I0(\IP2Bus_Data[9]_i_54_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_0 [9]),
        .I2(\IP2Bus_Data[11]_i_60_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [9]),
        .I5(\IP2Bus_Data[11]_i_61_n_0 ),
        .O(\IP2Bus_Data[9]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[9]_i_47 
       (.I0(\IP2Bus_Data[23]_i_2_0 [9]),
        .I1(\IP2Bus_Data[23]_i_60_n_0 ),
        .I2(\IP2Bus_Data[11]_i_62_n_0 ),
        .I3(\IP2Bus_Data[15]_i_31_0 [9]),
        .O(\IP2Bus_Data[9]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[9]_i_48 
       (.I0(\IP2Bus_Data[23]_i_61_n_0 ),
        .I1(\IP2Bus_Data[23]_i_9_0 [9]),
        .I2(\IP2Bus_Data[23]_i_62_n_0 ),
        .I3(\IP2Bus_Data[25]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_6_0 [9]),
        .O(\IP2Bus_Data[9]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data[9]_i_13_n_0 ),
        .I1(\IP2Bus_Data[9]_i_14_n_0 ),
        .I2(\IP2Bus_Data[19]_i_7_n_0 ),
        .I3(\IP2Bus_Data[9]_i_15_n_0 ),
        .I4(\IP2Bus_Data[9]_i_16_n_0 ),
        .I5(\IP2Bus_Data[9]_i_17_n_0 ),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[9]_i_51 
       (.I0(\IP2Bus_Data[9]_i_55_n_0 ),
        .I1(\IP2Bus_Data[31]_i_63_n_0 ),
        .I2(bank7_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_0 [9]),
        .I4(\IP2Bus_Data[31]_i_64_n_0 ),
        .O(\IP2Bus_Data[9]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[9]_i_52 
       (.I0(\IP2Bus_Data[31]_i_3_3 [9]),
        .I1(bank5_read[192]),
        .I2(bank5_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_2 [9]),
        .O(\IP2Bus_Data[9]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[9]_i_53 
       (.I0(\IP2Bus_Data[29]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [9]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_9_1 [9]),
        .O(\IP2Bus_Data[9]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[9]_i_54 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_23_0 [9]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_23_1 [9]),
        .I4(bank15_read[184]),
        .O(\IP2Bus_Data[9]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[9]_i_55 
       (.I0(\IP2Bus_Data[31]_i_3_0 [9]),
        .I1(bank7_read[192]),
        .I2(bank7_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [9]),
        .O(\IP2Bus_Data[9]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551055)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(\IP2Bus_Data[9]_i_18_n_0 ),
        .I1(\IP2Bus_Data[9]_i_19_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_1 [9]),
        .I3(\IP2Bus_Data[9]_i_20_n_0 ),
        .I4(\IP2Bus_Data[9]_i_21_n_0 ),
        .I5(\IP2Bus_Data[9]_i_22_n_0 ),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFB00FB)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(\IP2Bus_Data[9]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 ),
        .I2(\IP2Bus_Data[9]_i_24_n_0 ),
        .I3(\IP2Bus_Data[9]_i_25_n_0 ),
        .I4(\IP2Bus_Data[9]_i_26_n_0 ),
        .I5(\IP2Bus_Data_reg[26] ),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0FDDDDDDFFFFFFFF)) 
    \IP2Bus_Data[9]_i_8 
       (.I0(\IP2Bus_Data[15]_i_4_0 [9]),
        .I1(\IP2Bus_Data[12]_i_8_n_0 ),
        .I2(p_47_in[5]),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\IP2Bus_Data_reg[3] ),
        .O(\IP2Bus_Data[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[9]_i_9 
       (.I0(\IP2Bus_Data[13]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [9]),
        .I2(\IP2Bus_Data[15]_i_21_1 [9]),
        .I3(\IP2Bus_Data[13]_i_29_n_0 ),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\IP2Bus_Data[9]_i_9_n_0 ));
  MUXF7 \IP2Bus_Data_reg[0]_i_17 
       (.I0(\IP2Bus_Data[0]_i_50_n_0 ),
        .I1(\IP2Bus_Data[0]_i_51_n_0 ),
        .O(\IP2Bus_Data_reg[0]_i_17_n_0 ),
        .S(\IP2Bus_Data[31]_i_52_n_0 ));
  MUXF7 \IP2Bus_Data_reg[2]_i_46 
       (.I0(\IP2Bus_Data[2]_i_112_n_0 ),
        .I1(\IP2Bus_Data[2]_i_14_0 ),
        .O(\IP2Bus_Data_reg[2]_i_46_n_0 ),
        .S(\IP2Bus_Data[18]_i_16_n_0 ));
  MUXF7 \IP2Bus_Data_reg[2]_i_57 
       (.I0(\IP2Bus_Data[2]_i_121_n_0 ),
        .I1(\IP2Bus_Data[2]_i_122_n_0 ),
        .O(\IP2Bus_Data_reg[2]_i_57_n_0 ),
        .S(\IP2Bus_Data[2]_i_120_n_0 ));
  MUXF7 \IP2Bus_Data_reg[3]_i_54 
       (.I0(\IP2Bus_Data[3]_i_101_n_0 ),
        .I1(\IP2Bus_Data[3]_i_18_0 ),
        .O(\IP2Bus_Data_reg[3]_i_54_n_0 ),
        .S(\IP2Bus_Data[18]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_1 [0]),
        .I4(access_type_reg_1),
        .O(\FSM_onehot_state_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__0
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I4(access_type_reg_5),
        .O(\FSM_onehot_state_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(access_type_reg),
        .O(\FSM_onehot_state_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__2
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_2 [0]),
        .I4(access_type_reg_0),
        .O(\FSM_onehot_state_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__3
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_3 [0]),
        .I4(access_type_reg_2),
        .O(\FSM_onehot_state_reg[0]_11 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__4
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc_disable),
        .I3(Q[0]),
        .I4(access_type_reg_6),
        .O(\FSM_onehot_state_reg[0]_12 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__5
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(access_type_reg_3),
        .O(\FSM_onehot_state_reg[0]_13 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__6
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_4 [0]),
        .I4(access_type_reg_4),
        .O(\FSM_onehot_state_reg[0]_14 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adc00_cal_freeze_reg_i_1
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(axi_read_req_r_reg_2),
        .I2(adc00_disable_cal_freeze_input_reg),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_RdAck_reg[3]),
        .I5(axi_RdAck_reg[5]),
        .O(bank9_write[10]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \adc00_dsa_code_reg[4]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc0_dsa_update_reg_reg),
        .I2(adc00_disable_cal_freeze_input_reg),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_RdAck_reg[3]),
        .I5(axi_RdAck_reg[5]),
        .O(bank9_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc00_irq_en_i_1
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank9_write[3]));
  LUT4 #(
    .INIT(16'h4000)) 
    adc00_irq_en_i_2
       (.I0(axi_RdAck_reg[10]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(adc00_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc00_tdd_mode_reg[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank9_write[13]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc01_dsa_code_reg[4]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(axi_RdAck_reg[3]),
        .I2(axi_RdAck_reg[2]),
        .I3(axi_read_req_r_reg_19),
        .I4(adc0_dsa_update_reg_reg),
        .I5(axi_RdAck_reg[5]),
        .O(bank9_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc01_tdd_mode_reg[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank9_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc02_tdd_mode_reg[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank9_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc03_tdd_mode_reg[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank9_write[16]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_calibration_delay_i[31]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .O(bank9_write[26]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_calibration_shift0[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .O(bank9_write[17]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_calibration_shift1[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift1_reg[0] ),
        .O(bank9_write[18]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_calibration_shift2[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift2_reg[0] ),
        .O(bank9_write[19]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_calibration_shift3[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift3_reg[0] ),
        .O(bank9_write[20]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_calibration_shift4[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift4_reg[0] ),
        .O(bank9_write[21]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_calibration_timer_i[23]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .O(bank9_write[25]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_clk_detect[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank9_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_cmn_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank9_write[8]));
  LUT5 #(
    .INIT(32'h80000000)) 
    adc0_dsa_update_reg_i_1
       (.I0(axi_RdAck_reg[5]),
        .I1(adc0_dsa_update_reg_reg_0),
        .I2(adc0_dsa_update_reg_reg),
        .I3(adc00_irq_en_i_2_n_0),
        .I4(s_axi_wdata),
        .O(adc0_dsa_update_reg));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_end_stage[3]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank9_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_fifo_disable[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank9_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_multi_band[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank9_write[24]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \adc0_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(adc00_irq_en_i_2_n_0),
        .O(bank9_write[22]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc0_reset));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc0_restart));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_sample_rate[31]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank9_write[23]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_sim_level[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank9_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice0_irq_en[19]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank9_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice1_irq_en[19]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank9_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice2_irq_en[19]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank9_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice3_irq_en[19]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank9_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc10_irq_en_i_1
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank11_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    adc10_irq_en_i_2
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[10]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(adc10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc10_tdd_mode_reg[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank11_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc11_tdd_mode_reg[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank11_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc12_tdd_mode_reg[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank11_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc13_tdd_mode_reg[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank11_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_calibration_delay_i[31]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .O(bank11_write[23]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_calibration_shift0[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .O(bank11_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_calibration_shift1[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift1_reg[0] ),
        .O(bank11_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_calibration_shift2[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift2_reg[0] ),
        .O(bank11_write[16]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_calibration_shift3[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift3_reg[0] ),
        .O(bank11_write[17]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_calibration_shift4[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift4_reg[0] ),
        .O(bank11_write[18]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_calibration_timer_i[23]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .O(bank11_write[22]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_clk_detect[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank11_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_cmn_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank11_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_end_stage[3]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank11_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_fifo_disable[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank11_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_multi_band[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank11_write[21]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \adc1_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(adc10_irq_en_i_2_n_0),
        .O(bank11_write[19]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc1_reset));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc1_restart));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_sample_rate[31]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank11_write[20]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_sim_level[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank11_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice0_irq_en[19]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank11_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice1_irq_en[19]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank11_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice2_irq_en[19]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank11_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice3_irq_en[19]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank11_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc20_irq_en_i_1
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank13_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    adc20_irq_en_i_2
       (.I0(axi_RdAck_reg[10]),
        .I1(dac0_irq_en_i_4_n_0),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[9]),
        .O(adc20_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc20_tdd_mode_reg[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank13_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc21_tdd_mode_reg[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank13_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc22_tdd_mode_reg[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank13_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc23_tdd_mode_reg[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank13_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_calibration_delay_i[31]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .O(bank13_write[23]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_calibration_shift0[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .O(bank13_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_calibration_shift1[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift1_reg[0] ),
        .O(bank13_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_calibration_shift2[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift2_reg[0] ),
        .O(bank13_write[16]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_calibration_shift3[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift3_reg[0] ),
        .O(bank13_write[17]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_calibration_shift4[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_calibration_shift4_reg[0] ),
        .O(bank13_write[18]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_calibration_timer_i[23]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .O(bank13_write[22]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_clk_detect[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank13_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_cmn_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank13_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_end_stage[3]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank13_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_fifo_disable[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank13_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_multi_band[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank13_write[21]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \adc2_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(adc20_irq_en_i_2_n_0),
        .O(bank13_write[19]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc2_reset));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc2_restart));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_sample_rate[31]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank13_write[20]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_sim_level[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank13_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice0_irq_en[19]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank13_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice1_irq_en[19]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank13_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice2_irq_en[19]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank13_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice3_irq_en[19]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank13_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc30_irq_en_i_1
       (.I0(adc3_restart_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank15_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc30_tdd_mode_reg[1]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank15_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc31_tdd_mode_reg[1]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank15_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc32_tdd_mode_reg[1]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank15_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc33_tdd_mode_reg[1]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank15_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_calibration_delay_i[31]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_calibration_delay_i_reg[0] ),
        .O(bank15_write[23]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_calibration_shift0[2]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_calibration_shift0_reg[0] ),
        .O(bank15_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_calibration_shift1[2]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_calibration_shift1_reg[0] ),
        .O(bank15_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_calibration_shift2[2]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_calibration_shift2_reg[0] ),
        .O(bank15_write[16]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_calibration_shift3[2]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_calibration_shift3_reg[0] ),
        .O(bank15_write[17]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_calibration_shift4[2]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_calibration_shift4_reg[0] ),
        .O(bank15_write[18]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_calibration_timer_i[23]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_calibration_timer_i_reg[0] ),
        .O(bank15_write[22]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_clk_detect[15]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank15_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_cmn_en[15]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank15_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_end_stage[3]_i_2 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank15_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_fifo_disable[1]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank15_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_multi_band[2]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank15_write[21]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \adc3_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(adc3_restart_i_2_n_0),
        .O(bank15_write[19]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc3_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc3_restart_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc3_reset));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc3_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc3_restart_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc3_restart));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    adc3_restart_i_2
       (.I0(axi_RdAck_reg[7]),
        .I1(axi_RdAck_reg[6]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_timeout_en_reg),
        .I4(axi_RdAck_reg[12]),
        .I5(Bus2IP_WrCE),
        .O(adc3_restart_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_sample_rate[31]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank15_write[20]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_sim_level[2]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank15_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice0_irq_en[19]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank15_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice1_irq_en[19]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank15_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice2_irq_en[19]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank15_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice3_irq_en[19]_i_1 
       (.I0(adc3_restart_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank15_write[7]));
  LUT6 #(
    .INIT(64'hEEEEEEE8FFFFFFFF)) 
    axi_RdAck_i_1
       (.I0(axi_RdAck_reg[8]),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[9]),
        .I4(axi_RdAck_reg[10]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    axi_RdAck_r_i_1
       (.I0(axi_RdAck_r_i_2_n_0),
        .I1(\bus2ip_addr_reg_reg[5]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .I3(axi_RdAck_r_reg),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(axi_RdAck_r_i_3_n_0),
        .O(\bus2ip_addr_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFECE0)) 
    axi_RdAck_r_i_2
       (.I0(axi_RdAck_r_reg),
        .I1(axi_read_req_r_reg_3),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [1]),
        .I5(axi_RdAck_r_i_4_n_0),
        .O(axi_RdAck_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    axi_RdAck_r_i_3
       (.I0(axi_RdAck_r_i_5_n_0),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .I3(\bus2ip_addr_reg_reg[16]_2 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .I5(axi_RdAck_r_i_6_n_0),
        .O(axi_RdAck_r_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFEAF0C0)) 
    axi_RdAck_r_i_4
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\bus2ip_addr_reg_reg[14]_0 ),
        .I2(axi_read_req_r_reg_4),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(axi_read_req_r_reg_3),
        .O(axi_RdAck_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8A8A8)) 
    axi_RdAck_r_i_5
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_RdAck_r_reg),
        .I2(axi_read_req_r_reg_8),
        .I3(axi_read_req_r_reg_11),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(axi_RdAck_r_i_7_n_0),
        .O(axi_RdAck_r_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF88F888)) 
    axi_RdAck_r_i_6
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg_11),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(axi_read_req_r_reg_4),
        .I5(\bus2ip_addr_reg_reg[9] ),
        .O(axi_RdAck_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    axi_RdAck_r_i_7
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_read_req_r_reg_3),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .O(axi_RdAck_r_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1
       (.I0(axi_read_req_r_i_2__1_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    axi_read_req_r_i_1__0
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_RdAck_reg[4]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [0]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    axi_read_req_r_i_1__1
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_RdAck_reg[4]),
        .O(\bus2ip_addr_reg_reg[14]_2 [0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    axi_read_req_r_i_1__10
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_read_req_r_reg_9),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_18),
        .I5(axi_read_req_r_reg_12),
        .O(\bus2ip_addr_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__11
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_read_req_r_reg_11),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__12
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_1),
        .I5(axi_RdAck_reg[5]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__13
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_1),
        .I5(axi_RdAck_reg[5]),
        .O(\bus2ip_addr_reg_reg[14]_2 [4]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    axi_read_req_r_i_1__14
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_1),
        .I5(axi_RdAck_reg[5]),
        .O(\bus2ip_addr_reg_reg[16]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__15
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_RdAck_r_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__16
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_14),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [3]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    axi_read_req_r_i_1__17
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_19),
        .I5(axi_read_req_r_reg_12),
        .O(\bus2ip_addr_reg_reg[14]_2 [3]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    axi_read_req_r_i_1__18
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_read_req_r_reg_14),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(\bus2ip_addr_reg_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__19
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_read_req_r_reg_8),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [3]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    axi_read_req_r_i_1__2
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_RdAck_reg[4]),
        .O(\bus2ip_addr_reg_reg[16]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__20
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_read_req_r_reg_3),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    axi_read_req_r_i_1__21
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_10),
        .I2(axi_read_req_r_reg_15),
        .I3(axi_read_req_r_reg_19),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(\bus2ip_addr_reg_reg[9] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__22
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_20),
        .I5(axi_RdAck_reg[5]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__23
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_read_req_r_i_2__4_n_0),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_20),
        .I5(axi_RdAck_reg[5]),
        .O(\bus2ip_addr_reg_reg[14]_2 [1]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    axi_read_req_r_i_1__24
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_read_req_r_reg_2),
        .I4(axi_read_req_r_reg_20),
        .I5(axi_RdAck_reg[5]),
        .O(\bus2ip_addr_reg_reg[16]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__25
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_read_req_r_reg_4),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__3
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(axi_read_req_r_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 [0]));
  LUT5 #(
    .INIT(32'h00008000)) 
    axi_read_req_r_i_1__4
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_RdAck_reg[5]),
        .I4(axi_RdAck_reg[4]),
        .O(\bus2ip_addr_reg_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    axi_read_req_r_i_1__5
       (.I0(axi_read_req_r_i_2__4_n_0),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_RdAck_reg[4]),
        .O(\bus2ip_addr_reg_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1__6
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(axi_read_req_r_reg),
        .O(\bus2ip_addr_reg_reg[16]_1 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    axi_read_req_r_i_1__7
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_6),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_RdAck_reg[5]),
        .I5(axi_RdAck_reg[4]),
        .O(\bus2ip_addr_reg_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__8
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg_17),
        .I2(axi_read_req_r_reg_16),
        .I3(axi_read_req_r_reg_13),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_RdAck_reg[5]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 [2]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    axi_read_req_r_i_1__9
       (.I0(axi_read_req_r_reg_7),
        .I1(axi_read_req_r_i_2__4_n_0),
        .I2(axi_RdAck_reg[3]),
        .I3(axi_RdAck_reg[2]),
        .I4(axi_read_req_r_reg_18),
        .I5(axi_read_req_r_reg_12),
        .O(\bus2ip_addr_reg_reg[14]_2 [2]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_r_i_2__1
       (.I0(axi_timeout_en_reg),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[6]),
        .I4(axi_RdAck_reg[7]),
        .I5(axi_RdAck_reg[12]),
        .O(axi_read_req_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_r_i_2__2
       (.I0(axi_read_req_r_reg_21),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[6]),
        .I4(axi_RdAck_reg[7]),
        .I5(axi_RdAck_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h1000)) 
    axi_read_req_r_i_2__3
       (.I0(axi_RdAck_reg[11]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .O(\bus2ip_addr_reg_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    axi_read_req_r_i_2__4
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[6]),
        .I3(axi_RdAck_reg[7]),
        .I4(axi_RdAck_reg[12]),
        .I5(axi_RdAck_reg[10]),
        .O(axi_read_req_r_i_2__4_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    axi_read_req_r_i_2__5
       (.I0(axi_RdAck_reg[12]),
        .I1(axi_RdAck_reg[7]),
        .I2(axi_RdAck_reg[6]),
        .I3(axi_RdAck_reg[8]),
        .I4(Bus2IP_RdCE),
        .O(axi_read_req_r_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_tog_i_2
       (.I0(axi_read_req_r_reg_0),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[6]),
        .I4(axi_RdAck_reg[7]),
        .I5(axi_RdAck_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    axi_read_req_tog_i_2__0
       (.I0(axi_RdAck_reg[7]),
        .I1(axi_RdAck_reg[6]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_timeout_en_reg),
        .I4(axi_RdAck_reg[12]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[11] ));
  LUT4 #(
    .INIT(16'h8000)) 
    axi_read_req_tog_i_2__1
       (.I0(axi_RdAck_reg[10]),
        .I1(axi_read_req_r_i_2__5_n_0),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[9]),
        .O(\bus2ip_addr_reg_reg[15] ));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_read_req_tog_i_2__2
       (.I0(axi_RdAck_reg[9]),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .O(\bus2ip_addr_reg_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_read_req_tog_i_2__3
       (.I0(axi_RdAck_reg[11]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[10]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .O(\bus2ip_addr_reg_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_tog_i_2__4
       (.I0(axi_read_req_r_reg_10),
        .I1(Bus2IP_RdCE),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[6]),
        .I4(axi_RdAck_reg[7]),
        .I5(axi_RdAck_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac00_irq_en_i_1
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank1_write[3]));
  LUT4 #(
    .INIT(16'h0400)) 
    dac00_irq_en_i_2
       (.I0(axi_RdAck_reg[10]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[11]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(dac00_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_tdd_mode_reg[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank1_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac01_tdd_mode_reg[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank1_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac02_tdd_mode_reg[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank1_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac03_tdd_mode_reg[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank1_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_clk_detect[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank1_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_cmn_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank1_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac0_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(\dac3_end_stage_reg[0] ),
        .O(master_reset_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac0_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac0_fifo_disable),
        .O(\s_axi_wdata[0]_2 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    dac0_irq_en_i_1
       (.I0(axi_RdAck_reg[5]),
        .I1(axi_RdAck_reg[4]),
        .I2(axi_timeout_en_reg_0),
        .I3(axi_timeout_en_reg),
        .I4(dac0_irq_en_i_4_n_0),
        .O(bank0_write[1]));
  LUT5 #(
    .INIT(32'h00010000)) 
    dac0_irq_en_i_4
       (.I0(axi_RdAck_reg[12]),
        .I1(axi_RdAck_reg[7]),
        .I2(axi_RdAck_reg[6]),
        .I3(axi_RdAck_reg[8]),
        .I4(Bus2IP_WrCE),
        .O(dac0_irq_en_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_multi_band[2]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank1_write[15]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \dac0_pll_refdiv[6]_i_2 
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac0_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(dac00_irq_en_i_2_n_0),
        .O(bank1_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac0_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac0_reset));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac0_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac0_restart));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_sample_rate[31]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank1_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_sim_level[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank1_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice0_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank1_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice1_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank1_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice2_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank1_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice3_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank1_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_start_stage[3]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank1_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac10_irq_en_i_1
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank3_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    dac10_irq_en_i_2
       (.I0(axi_RdAck_reg[11]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[10]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(dac10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_tdd_mode_reg[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank3_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac11_tdd_mode_reg[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank3_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac12_tdd_mode_reg[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank3_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac13_tdd_mode_reg[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank3_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_clk_detect[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank3_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_cmn_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank3_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac1_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(\dac3_end_stage_reg[0] ),
        .O(master_reset_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac1_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac1_fifo_disable),
        .O(\s_axi_wdata[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_multi_band[2]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank3_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac1_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(dac10_irq_en_i_2_n_0),
        .O(bank3_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac1_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac1_reset));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac1_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac1_restart));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_sample_rate[31]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank3_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_sim_level[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank3_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice0_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank3_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice1_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank3_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice2_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank3_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice3_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank3_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_start_stage[3]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank3_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac20_irq_en_i_1
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank5_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    dac20_irq_en_i_2
       (.I0(axi_RdAck_reg[10]),
        .I1(dac0_irq_en_i_4_n_0),
        .I2(axi_RdAck_reg[11]),
        .I3(axi_RdAck_reg[9]),
        .O(dac20_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_tdd_mode_reg[1]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank5_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac21_tdd_mode_reg[1]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank5_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac22_tdd_mode_reg[1]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank5_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac23_tdd_mode_reg[1]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank5_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_clk_detect[15]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank5_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_cmn_en[15]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank5_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac2_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac20_irq_en_i_2_n_0),
        .I2(\dac3_end_stage_reg[0] ),
        .O(master_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac2_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac20_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac2_fifo_disable),
        .O(\s_axi_wdata[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_multi_band[2]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank5_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac2_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(dac20_irq_en_i_2_n_0),
        .O(bank5_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac2_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(dac20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac2_reset));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac2_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(dac20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac2_restart));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_sample_rate[31]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank5_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_sim_level[1]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank5_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_slice0_irq_en[15]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank5_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_slice1_irq_en[15]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank5_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_slice2_irq_en[15]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank5_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_slice3_irq_en[15]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank5_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac2_start_stage[3]_i_1 
       (.I0(dac20_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank5_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac30_irq_en_i_1
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank7_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    dac30_irq_en_i_2
       (.I0(axi_RdAck_reg[11]),
        .I1(axi_RdAck_reg[9]),
        .I2(axi_RdAck_reg[10]),
        .I3(dac0_irq_en_i_4_n_0),
        .O(dac30_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_tdd_mode_reg[1]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(adc30_disable_tdd_obs_input_reg),
        .O(bank7_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac31_tdd_mode_reg[1]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(adc31_disable_tdd_obs_input_reg),
        .O(bank7_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac32_tdd_mode_reg[1]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(adc32_disable_tdd_obs_input_reg),
        .O(bank7_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac33_tdd_mode_reg[1]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(adc33_disable_tdd_obs_input_reg),
        .O(bank7_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_clk_detect[15]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_clk_detect_reg[0] ),
        .O(bank7_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_cmn_en[15]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank7_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac3_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac30_irq_en_i_2_n_0),
        .I2(\dac3_end_stage_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac3_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac30_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac3_fifo_disable),
        .O(s_axi_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_multi_band[2]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank7_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac3_ref_clk_freq[31]_i_1 
       (.I0(\dac0_ref_clk_freq_reg[0] ),
        .I1(axi_RdAck_reg[1]),
        .I2(axi_RdAck_reg[0]),
        .I3(dac30_irq_en_i_2_n_0),
        .O(bank7_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac3_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(dac30_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac3_reset));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac3_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(dac30_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac3_restart));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_sample_rate[31]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_sample_rate_reg[0] ),
        .O(bank7_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_sim_level[1]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank7_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_slice0_irq_en[15]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank7_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_slice1_irq_en[15]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank7_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_slice2_irq_en[15]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank7_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_slice3_irq_en[15]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank7_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac3_start_stage[3]_i_1 
       (.I0(dac30_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank7_write[0]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    dummy_read_req_i_3
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[11]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[10]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    dummy_read_req_i_3__0
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    dummy_read_req_i_3__1
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[11]),
        .I5(axi_RdAck_reg[9]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    dummy_read_req_i_3__2
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[11]),
        .I5(axi_RdAck_reg[9]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    dummy_read_req_i_3__3
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[11]),
        .I5(axi_RdAck_reg[9]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAFF)) 
    dummy_read_req_i_3__5
       (.I0(dummy_read_req_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I2(\FSM_sequential_fsm_cs_reg[2] [1]),
        .I3(dummy_read_req_reg_0[1]),
        .I4(dummy_read_req_reg_0[3]),
        .I5(dummy_read_req_reg_0[2]),
        .O(\FSM_onehot_state_reg[1] ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    dummy_read_req_i_4
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[12]),
        .I2(axi_RdAck_reg[8]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    dummy_read_req_i_5
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_reg[8]),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[10]),
        .I4(axi_RdAck_reg[9]),
        .I5(axi_RdAck_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \icount_out[11]_i_1 
       (.I0(cs_ce_ld_enable_i),
        .I1(\icount_out_reg[11]_0 ),
        .I2(s_axi_wready_reg_reg[1]),
        .I3(\icount_out_reg[11] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ),
        .I5(counter_en_reg),
        .O(\FSM_sequential_access_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABFAAAAAAAA)) 
    \icount_out[11]_i_3 
       (.I0(\icount_out_reg[12]_0 ),
        .I1(Bus2IP_WrCE),
        .I2(\icount_out_reg[12] ),
        .I3(s_axi_wready_reg_i_3_n_0),
        .I4(s_axi_wready_reg_i_4_n_0),
        .I5(s_axi_wready_reg_reg[2]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \icount_out[12]_i_10 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .I1(adc_disable),
        .I2(\FSM_onehot_state_reg[1]_4 [0]),
        .I3(access_type_reg_4),
        .I4(\icount_out[12]_i_4_3 ),
        .I5(adc2_drp_gnt),
        .O(drp_WrAck[6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \icount_out[12]_i_11 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I1(adc_disable),
        .I2(\FSM_onehot_state_reg[1]_3 [0]),
        .I3(access_type_reg_2),
        .I4(\icount_out[12]_i_4_2 ),
        .I5(adc3_drp_gnt),
        .O(drp_WrAck[7]));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \icount_out[12]_i_12 
       (.I0(\icount_out[12]_i_4_5 ),
        .I1(Q[0]),
        .I2(adc_disable),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I4(drp_WrAck[5]),
        .O(\icount_out[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0222)) 
    \icount_out[12]_i_2 
       (.I0(s_axi_wready_reg_reg[2]),
        .I1(IP2Bus_WrAck0),
        .I2(\icount_out_reg[12] ),
        .I3(Bus2IP_WrCE),
        .I4(\icount_out_reg[12]_0 ),
        .I5(\FSM_sequential_access_cs_reg[0]_1 ),
        .O(\FSM_sequential_access_cs_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icount_out[12]_i_4 
       (.I0(drp_WrAck[2]),
        .I1(drp_WrAck[3]),
        .I2(\icount_out[12]_i_9_n_0 ),
        .I3(drp_WrAck[6]),
        .I4(drp_WrAck[7]),
        .I5(\icount_out[12]_i_12_n_0 ),
        .O(IP2Bus_WrAck0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \icount_out[12]_i_7 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I1(dac_disable),
        .I2(\FSM_onehot_state_reg[1]_2 [0]),
        .I3(access_type_reg_0),
        .I4(\icount_out[12]_i_4_0 ),
        .I5(dac2_drp_gnt),
        .O(drp_WrAck[2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \icount_out[12]_i_8 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I1(dac_disable),
        .I2(\FSM_onehot_state_reg[1]_1 [0]),
        .I3(access_type_reg_1),
        .I4(\icount_out[12]_i_4_1 ),
        .I5(dac3_drp_gnt),
        .O(drp_WrAck[3]));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \icount_out[12]_i_9 
       (.I0(\icount_out[12]_i_4_4 ),
        .I1(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I2(dac_disable),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I4(drp_WrAck[1]),
        .O(\icount_out[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    master_reset_i_1
       (.I0(dac0_irq_en_i_4_n_0),
        .I1(axi_RdAck_reg[11]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[10]),
        .I4(adc3_restart_reg),
        .I5(s_axi_wdata),
        .O(master_reset));
  LUT2 #(
    .INIT(4'h8)) 
    rx2_u_adc_i_32
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .I1(\FSM_onehot_state_reg[1]_4 [1]),
        .O(adc2_drp_we));
  LUT2 #(
    .INIT(4'h8)) 
    rx3_u_adc_i_32
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .I1(\FSM_onehot_state_reg[1]_3 [1]),
        .O(adc3_drp_we));
  LUT6 #(
    .INIT(64'h0000000000FE0000)) 
    \s_axi_rdata_reg[31]_i_3 
       (.I0(\icount_out_reg[11] ),
        .I1(drp_RdAck_r),
        .I2(axi_RdAck),
        .I3(s_axi_wready_reg_reg[1]),
        .I4(s_axi_wready_reg_reg[0]),
        .I5(s_axi_wready_reg_reg[2]),
        .O(\DATA_PHASE_WDT.data_timeout_reg ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    s_axi_wready_reg_i_1
       (.I0(s_axi_wready_reg_reg[1]),
        .I1(s_axi_wready_reg_reg[0]),
        .I2(s_axi_wready_reg_reg[2]),
        .I3(\icount_out_reg[11] ),
        .I4(IP2Bus_WrAck),
        .O(\FSM_sequential_access_cs_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    s_axi_wready_reg_i_10
       (.I0(s_axi_wready_reg_i_4_0),
        .I1(\FSM_onehot_state_reg[1]_2 [0]),
        .I2(dac_disable),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I4(drp_WrAck[3]),
        .O(s_axi_wready_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF088A)) 
    s_axi_wready_reg_i_2
       (.I0(Bus2IP_WrCE),
        .I1(axi_timeout_en_reg),
        .I2(axi_RdAck_reg[12]),
        .I3(axi_RdAck_reg[8]),
        .I4(s_axi_wready_reg_i_3_n_0),
        .I5(s_axi_wready_reg_i_4_n_0),
        .O(IP2Bus_WrAck));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    s_axi_wready_reg_i_3
       (.I0(drp_WrAck[5]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(adc_disable),
        .I3(Q[0]),
        .I4(\icount_out[12]_i_4_5 ),
        .I5(s_axi_wready_reg_i_7_n_0),
        .O(s_axi_wready_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    s_axi_wready_reg_i_4
       (.I0(drp_WrAck[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[2] [0]),
        .I4(\icount_out[12]_i_4_4 ),
        .I5(s_axi_wready_reg_i_10_n_0),
        .O(s_axi_wready_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_5
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I3(access_type_reg_3),
        .I4(s_axi_wready_reg_i_3_0),
        .I5(adc1_drp_gnt),
        .O(drp_WrAck[5]));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    s_axi_wready_reg_i_7
       (.I0(s_axi_wready_reg_i_3_1),
        .I1(\FSM_onehot_state_reg[1]_4 [0]),
        .I2(adc_disable),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .I4(drp_WrAck[7]),
        .O(s_axi_wready_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_8
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .I1(dac_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I3(access_type_reg),
        .I4(user_drp_drdy),
        .I5(dac1_drp_gnt),
        .O(drp_WrAck[1]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \startup_delay[15]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(axi_RdAck_reg[10]),
        .I2(axi_RdAck_reg[9]),
        .I3(axi_RdAck_reg[11]),
        .I4(dac0_irq_en_i_4_n_0),
        .O(bank0_write[0]));
  LUT2 #(
    .INIT(4'h8)) 
    tx2_u_dac_i_32
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I1(\FSM_onehot_state_reg[1]_2 [1]),
        .O(dac2_drp_we));
  LUT2 #(
    .INIT(4'h8)) 
    tx3_u_dac_i_32
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I1(\FSM_onehot_state_reg[1]_1 [1]),
        .O(dac3_drp_we));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_axi_lite_ipif
   (\FSM_onehot_state_reg[3] ,
    bank10_write,
    bank10_read,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[1] ,
    bank2_write,
    \FSM_onehot_state_reg[4] ,
    bank2_read,
    \bus2ip_addr_reg_reg[12] ,
    D,
    \bus2ip_addr_reg_reg[14] ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \bus2ip_addr_reg_reg[15] ,
    bank12_read,
    \bus2ip_addr_reg_reg[16] ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \bus2ip_addr_reg_reg[9] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    bank6_read,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[16]_0 ,
    \IP2Bus_Data[23]_i_70 ,
    \bus2ip_addr_reg_reg[16]_1 ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[11] ,
    \bus2ip_addr_reg_reg[3] ,
    \bus2ip_addr_reg_reg[9]_0 ,
    E,
    master_reset_reg,
    master_reset_reg_0,
    master_reset_reg_1,
    \bus2ip_addr_reg_reg[17] ,
    \FSM_onehot_state_reg[0] ,
    bank8_write,
    bank8_read,
    dac3_drp_we,
    \FSM_onehot_state_reg[0]_0 ,
    bank6_write,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    bank4_read,
    bank4_write,
    dac2_drp_we,
    dac0_drp_req,
    dac1_drp_req,
    \FSM_onehot_state_reg[0]_3 ,
    bank16_write,
    bank16_read,
    adc3_drp_we,
    \FSM_onehot_state_reg[0]_4 ,
    bank14_write,
    bank14_read,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    bank12_write,
    adc0_drp_req,
    adc2_drp_we,
    adc1_drp_req,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \FSM_onehot_state_reg[0]_10 ,
    \FSM_onehot_state_reg[0]_11 ,
    \FSM_onehot_state_reg[0]_12 ,
    \FSM_onehot_state_reg[0]_13 ,
    \FSM_onehot_state_reg[0]_14 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    adc3_reset,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    timeout,
    \bus2ip_addr_reg_reg[13] ,
    axi_timeout_r20,
    SR,
    bank1_write,
    bank3_write,
    bank5_write,
    bank7_write,
    bank9_write,
    bank11_write,
    bank13_write,
    bank15_write,
    bank0_write,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac3_reset,
    dac2_reset,
    dac1_reset,
    dac0_reset,
    adc0_dsa_update_reg,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac3_restart,
    dac2_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_bvalid,
    Q,
    \FSM_sequential_fsm_cs_reg[1] ,
    adc0_por_req,
    const_req_adc0,
    dummy_read_req_reg,
    \FSM_sequential_fsm_cs_reg[2] ,
    dummy_read_req_reg_0,
    \FSM_onehot_state_reg[1]_0 ,
    \IP2Bus_Data[31]_i_7 ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[15]_i_2 ,
    \IP2Bus_Data[14]_i_3 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[8] ,
    \IP2Bus_Data[23]_i_2 ,
    \IP2Bus_Data[2]_i_10 ,
    \IP2Bus_Data[23]_i_9 ,
    \IP2Bus_Data[31]_i_6 ,
    \dac0_ref_clk_freq_reg[0] ,
    \IP2Bus_Data[2]_i_35 ,
    \IP2Bus_Data[31]_i_18 ,
    \IP2Bus_Data[31]_i_18_0 ,
    \IP2Bus_Data[15]_i_2_0 ,
    \IP2Bus_Data[15]_i_3 ,
    \IP2Bus_Data[15]_i_3_0 ,
    \IP2Bus_Data[14]_i_5 ,
    \IP2Bus_Data_reg[23] ,
    \adc3_sample_rate_reg[0] ,
    \adc3_calibration_delay_i_reg[0] ,
    \IP2Bus_Data[23]_i_3 ,
    \IP2Bus_Data[19]_i_2 ,
    \IP2Bus_Data[18]_i_2 ,
    \IP2Bus_Data[2]_i_11 ,
    \IP2Bus_Data[31]_i_6_0 ,
    \IP2Bus_Data[31]_i_6_1 ,
    \IP2Bus_Data[31]_i_6_2 ,
    \adc3_calibration_shift4_reg[0] ,
    \IP2Bus_Data[23]_i_34 ,
    \IP2Bus_Data[2]_i_104 ,
    \adc3_calibration_timer_i_reg[0] ,
    \adc3_multi_band_reg[0] ,
    axi_read_req_r_reg,
    adc3_cmn_irq_en_reg,
    adc1_cmn_irq_en,
    \IP2Bus_Data[19]_i_2_0 ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data[31]_i_8 ,
    \IP2Bus_Data[31]_i_8_0 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data[23]_i_13 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data[2]_i_4 ,
    \adc3_calibration_shift1_reg[0] ,
    \IP2Bus_Data[2]_i_15 ,
    \IP2Bus_Data[31]_i_3 ,
    \IP2Bus_Data[31]_i_3_0 ,
    \IP2Bus_Data[23]_i_5 ,
    \IP2Bus_Data[15]_i_26 ,
    \IP2Bus_Data[0]_i_23 ,
    adc3_reset_reg,
    \IP2Bus_Data[1]_i_25 ,
    data21__2,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[15]_i_7 ,
    \IP2Bus_Data_reg[15]_0 ,
    \IP2Bus_Data[15]_i_7_0 ,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_92 ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data[31]_i_3_1 ,
    \IP2Bus_Data[31]_i_3_2 ,
    \IP2Bus_Data[2]_i_125 ,
    \IP2Bus_Data[15]_i_27 ,
    \IP2Bus_Data[11]_i_8 ,
    adc31_disable_tdd_obs_input_reg,
    adc33_disable_tdd_obs_input_reg,
    adc32_disable_tdd_obs_input_reg,
    \IP2Bus_Data[2]_i_64 ,
    \IP2Bus_Data[23]_i_5_0 ,
    \IP2Bus_Data[15]_i_29 ,
    \IP2Bus_Data[10]_i_2 ,
    \IP2Bus_Data[15]_i_7_1 ,
    \IP2Bus_Data[31]_i_9 ,
    \IP2Bus_Data[31]_i_9_0 ,
    \IP2Bus_Data[1]_i_30 ,
    \IP2Bus_Data[1]_i_30_0 ,
    data21__0,
    \IP2Bus_Data[2]_i_132 ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[23]_1 ,
    \adc3_cmn_en_reg[0] ,
    \IP2Bus_Data[15]_i_25 ,
    \IP2Bus_Data_reg[15]_1 ,
    \IP2Bus_Data[2]_i_56 ,
    \IP2Bus_Data[0]_i_25 ,
    \IP2Bus_Data[2]_i_49 ,
    \IP2Bus_Data[5]_i_5 ,
    irq_enables,
    \IP2Bus_Data[5]_i_17 ,
    \IP2Bus_Data[5]_i_17_0 ,
    \adc3_start_stage_reg[0] ,
    adc3_restart_reg,
    \IP2Bus_Data[1]_i_35 ,
    adc0_dsa_update_reg_reg,
    \IP2Bus_Data[1]_i_4 ,
    \IP2Bus_Data[4]_i_5 ,
    \IP2Bus_Data[16]_i_35 ,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[31]_i_4 ,
    adc3_master_irq0,
    \IP2Bus_Data[6]_i_5 ,
    \IP2Bus_Data[3]_i_5 ,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data[25]_i_10 ,
    \IP2Bus_Data[25]_i_10_0 ,
    axi_read_req_r_reg_1,
    axi_read_req_r_reg_2,
    \IP2Bus_Data[0]_i_37 ,
    \IP2Bus_Data[0]_i_146 ,
    \IP2Bus_Data[2]_i_10_0 ,
    \adc3_sim_level_reg[0] ,
    adc2_cmn_irq_en,
    \IP2Bus_Data[3]_i_21 ,
    \IP2Bus_Data[0]_i_94 ,
    \adc3_clk_detect_reg[0] ,
    \IP2Bus_Data[3]_i_14 ,
    \IP2Bus_Data[3]_i_14_0 ,
    \IP2Bus_Data[11]_i_4 ,
    \IP2Bus_Data[2]_i_3 ,
    adc00_irq_en,
    p_47_in,
    \IP2Bus_Data[1]_i_16 ,
    adc01_irq_en,
    \IP2Bus_Data[2]_i_17 ,
    \IP2Bus_Data[2]_i_50 ,
    \IP2Bus_Data[3]_i_4 ,
    \IP2Bus_Data[15]_i_21 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[15]_i_4 ,
    \IP2Bus_Data_reg[19]_0 ,
    adc00_cm_overvol_irq,
    adc00_cm_undervol_irq,
    axi_read_req_r_reg_3,
    \adc3_slice0_irq_en_reg[2] ,
    \IP2Bus_Data[7]_i_2 ,
    adc0_cmn_irq_en,
    dac31_irq_en,
    \IP2Bus_Data[1]_i_24 ,
    \IP2Bus_Data[1]_i_24_0 ,
    dac33_irq_en,
    dac3_cmn_irq_en,
    \IP2Bus_Data[11]_i_9 ,
    \IP2Bus_Data[1]_i_9 ,
    \IP2Bus_Data[1]_i_9_0 ,
    dac21_irq_en,
    dac22_irq_en,
    dac23_irq_en,
    \IP2Bus_Data[3]_i_62 ,
    dac2_cmn_irq_en,
    dac20_irq_sync,
    \IP2Bus_Data[15]_i_60 ,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[1]_i_31 ,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_31_0 ,
    \IP2Bus_Data[3]_i_71 ,
    dac13_irq_en,
    dac1_cmn_irq_en,
    \IP2Bus_Data[15]_i_66 ,
    dac10_irq_sync,
    p_52_in,
    \IP2Bus_Data[7]_i_39 ,
    \IP2Bus_Data[1]_i_12 ,
    \IP2Bus_Data[2]_i_19 ,
    dac02_irq_en,
    \IP2Bus_Data[3]_i_21_0 ,
    dac03_irq_en,
    \IP2Bus_Data[0]_i_60 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_55 ,
    dac0_cmn_irq_en,
    dac0_powerup_state_irq,
    \IP2Bus_Data[2]_i_122 ,
    \IP2Bus_Data[0]_i_65 ,
    \IP2Bus_Data[0]_i_113 ,
    \IP2Bus_Data[0]_i_113_0 ,
    \IP2Bus_Data[23]_i_50 ,
    \IP2Bus_Data[25]_i_10_1 ,
    \IP2Bus_Data_reg[0]_i_17 ,
    \IP2Bus_Data_reg[0]_i_17_0 ,
    \IP2Bus_Data[15]_i_29_0 ,
    \IP2Bus_Data[0]_i_21 ,
    \IP2Bus_Data[15]_i_29_1 ,
    \dac3_end_stage_reg[0] ,
    \IP2Bus_Data[1]_i_15 ,
    \IP2Bus_Data[0]_i_65_0 ,
    \IP2Bus_Data[2]_i_122_0 ,
    \IP2Bus_Data[0]_i_51 ,
    adc0_powerup_state_irq,
    dac30_irq_en,
    \IP2Bus_Data[2]_i_60 ,
    dac32_irq_en,
    axi_read_req_r_reg_4,
    \IP2Bus_Data[0]_i_105 ,
    dac20_irq_en,
    \IP2Bus_Data[0]_i_111 ,
    axi_timeout_en_reg,
    \IP2Bus_Data[2]_i_69 ,
    dac12_irq_en,
    \IP2Bus_Data[0]_i_118 ,
    dac00_irq_en,
    \IP2Bus_Data[1]_i_36 ,
    dac01_irq_en,
    axi_RdAck_r_reg,
    \IP2Bus_Data[2]_i_33 ,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_33_0 ,
    \IP2Bus_Data[1]_i_53 ,
    adc21_irq_en,
    \IP2Bus_Data[0]_i_15 ,
    adc20_irq_en,
    \IP2Bus_Data[3]_i_12 ,
    adc23_irq_en,
    \IP2Bus_Data[3]_i_12_0 ,
    \IP2Bus_Data[15]_i_3_1 ,
    \IP2Bus_Data[19]_i_34 ,
    \IP2Bus_Data[19]_i_9 ,
    adc23_irq_sync,
    \IP2Bus_Data[19]_i_34_0 ,
    \IP2Bus_Data[14]_i_21 ,
    \IP2Bus_Data[15]_i_13 ,
    \adc3_slice3_irq_en_reg[2] ,
    \IP2Bus_Data[0]_i_7 ,
    adc10_irq_en,
    \IP2Bus_Data[1]_i_20 ,
    adc11_irq_en,
    \IP2Bus_Data[2]_i_11_0 ,
    adc12_irq_en,
    \IP2Bus_Data[2]_i_11_1 ,
    \IP2Bus_Data[3]_i_29 ,
    adc13_irq_en,
    \IP2Bus_Data[3]_i_29_0 ,
    adc10_irq_sync,
    \IP2Bus_Data[19]_i_8 ,
    adc10_cm_overvol_irq,
    \IP2Bus_Data[2]_i_11_2 ,
    \IP2Bus_Data[3]_i_7 ,
    \adc3_slice2_irq_en_reg[2] ,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[15]_i_11 ,
    \IP2Bus_Data[19]_i_28 ,
    dac33_irq_sync,
    \IP2Bus_Data[15]_i_94 ,
    dac22_irq_sync,
    \IP2Bus_Data[15]_i_61 ,
    \IP2Bus_Data[29]_i_17 ,
    \IP2Bus_Data[30]_i_27 ,
    \IP2Bus_Data[16]_i_34 ,
    \IP2Bus_Data[1]_i_53_0 ,
    \adc3_calibration_shift0_reg[0] ,
    data24__4,
    adc22_disable_tdd_obs_input,
    adc22_tdd_obs_reg,
    adc22_disable_tdd_mode_input,
    \IP2Bus_Data[1]_i_53_1 ,
    \IP2Bus_Data[1]_i_53_2 ,
    \IP2Bus_Data[1]_i_53_3 ,
    data22__5,
    adc30_disable_tdd_obs_input_reg,
    data21__5,
    \adc3_fifo_disable_reg[0] ,
    adc12_disable_tdd_mode_input,
    data21__4,
    data22__4,
    \IP2Bus_Data[1]_i_20_0 ,
    \IP2Bus_Data[15]_i_4_0 ,
    CONTROL_ADC0,
    data23__3,
    data22__3,
    \IP2Bus_Data[1]_i_17 ,
    \IP2Bus_Data[1]_i_25_0 ,
    data22__2,
    dac3_fifo_disable,
    \IP2Bus_Data[1]_i_28 ,
    data22__1,
    \IP2Bus_Data[1]_i_65 ,
    dac2_fifo_disable,
    data21__1,
    data22__0,
    \IP2Bus_Data[1]_i_12_0 ,
    \IP2Bus_Data[1]_i_35_0 ,
    data21,
    dac0_fifo_disable,
    axi_read_req_r_reg_6,
    adc21_irq_sync,
    adc23_cm_overvol_irq,
    adc21_cm_overvol_irq,
    adc21_cm_undervol_irq,
    \IP2Bus_Data[19]_i_34_1 ,
    adc23_cm_undervol_irq,
    adc22_irq_sync,
    adc11_cm_undervol_irq,
    \IP2Bus_Data[19]_i_28_0 ,
    adc11_irq_sync,
    adc11_cm_overvol_irq,
    \IP2Bus_Data[19]_i_28_1 ,
    adc12_irq_sync,
    \IP2Bus_Data[14]_i_20 ,
    \IP2Bus_Data[15]_i_37 ,
    adc12_cm_overvol_irq,
    \IP2Bus_Data[18]_i_28 ,
    \IP2Bus_Data[2]_i_14 ,
    \IP2Bus_Data[3]_i_18 ,
    \IP2Bus_Data[19]_i_15 ,
    adc01_irq_sync,
    \IP2Bus_Data[14]_i_8 ,
    \IP2Bus_Data[15]_i_4_1 ,
    adc02_cm_undervol_irq,
    \IP2Bus_Data[19]_i_40 ,
    axi_read_req_r_reg_7,
    adc01_cm_undervol_irq,
    dac30_irq_sync,
    \IP2Bus_Data[15]_i_56 ,
    dac31_irq_sync,
    \IP2Bus_Data[15]_i_27_0 ,
    \IP2Bus_Data[14]_i_65 ,
    dac21_irq_sync,
    \IP2Bus_Data[14]_i_58 ,
    \IP2Bus_Data[15]_i_66_0 ,
    \IP2Bus_Data[15]_i_29_2 ,
    \IP2Bus_Data[4]_i_19 ,
    axi_read_req_r_reg_8,
    dac01_irq_sync,
    \IP2Bus_Data[15]_i_25_0 ,
    \IP2Bus_Data[2]_i_86 ,
    \IP2Bus_Data[1]_i_97 ,
    \IP2Bus_Data[2]_i_37 ,
    data24__3,
    \IP2Bus_Data[1]_i_51 ,
    \IP2Bus_Data[1]_i_17_0 ,
    \IP2Bus_Data[2]_i_43 ,
    \IP2Bus_Data[1]_i_17_1 ,
    p_1_out,
    data28,
    axi_read_req_r_reg_9,
    adc13_cm_undervol_irq,
    adc03_cm_undervol_irq,
    adc03_cm_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_57 ,
    dac23_irq_sync,
    \IP2Bus_Data[15]_i_98 ,
    \IP2Bus_Data[15]_i_105 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_54 ,
    dac03_irq_sync,
    \IP2Bus_Data[1]_i_51_0 ,
    \IP2Bus_Data[1]_i_51_1 ,
    \IP2Bus_Data[1]_i_51_2 ,
    adc12_tdd_obs_reg,
    adc12_disable_tdd_obs_input,
    data25,
    data26,
    \IP2Bus_Data[1]_i_17_2 ,
    CONTROL_ADC1,
    \IP2Bus_Data[2]_i_126 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_105_0 ,
    \IP2Bus_Data[2]_i_10_1 ,
    \IP2Bus_Data[2]_i_10_2 ,
    \IP2Bus_Data[2]_i_10_3 ,
    \IP2Bus_Data[0]_i_27 ,
    \IP2Bus_Data[2]_i_40 ,
    \IP2Bus_Data[2]_i_40_0 ,
    \IP2Bus_Data[2]_i_40_1 ,
    adc22_cm_undervol_irq,
    adc22_cm_overvol_irq,
    adc12_cm_undervol_irq,
    \IP2Bus_Data[15]_i_57_0 ,
    dac32_irq_sync,
    dac02_irq_sync,
    \IP2Bus_Data[15]_i_54_0 ,
    \IP2Bus_Data[2]_i_15_0 ,
    \adc3_calibration_shift2_reg[0] ,
    \adc3_calibration_shift3_reg[0] ,
    \IP2Bus_Data[2]_i_15_1 ,
    status,
    \IP2Bus_Data[3]_i_31 ,
    \IP2Bus_Data[0]_i_51_0 ,
    \IP2Bus_Data[1]_i_16_0 ,
    \IP2Bus_Data[2]_i_17_0 ,
    \IP2Bus_Data[3]_i_48 ,
    \IP2Bus_Data[3]_i_24 ,
    \IP2Bus_Data[3]_i_24_0 ,
    \IP2Bus_Data[3]_i_62_0 ,
    \IP2Bus_Data[3]_i_62_1 ,
    \IP2Bus_Data[0]_i_111_0 ,
    \IP2Bus_Data[3]_i_27 ,
    \IP2Bus_Data[0]_i_22_0 ,
    \IP2Bus_Data[3]_i_21_1 ,
    \IP2Bus_Data[2]_i_5_0 ,
    \IP2Bus_Data[3]_i_21_2 ,
    adc02_irq_en,
    adc03_irq_en,
    adc00_irq_sync,
    dac1_fifo_disable,
    \IP2Bus_Data[1]_i_61 ,
    \IP2Bus_Data[1]_i_61_0 ,
    data24__2,
    data23__2,
    data24__1,
    data23__1,
    \IP2Bus_Data[1]_i_65_0 ,
    \IP2Bus_Data[1]_i_65_1 ,
    \IP2Bus_Data[1]_i_67 ,
    \IP2Bus_Data[1]_i_67_0 ,
    data24__0,
    data23__0,
    data22,
    data23,
    data24,
    \IP2Bus_Data[1]_i_35_1 ,
    \IP2Bus_Data[1]_i_35_2 ,
    \IP2Bus_Data[0]_i_105_0 ,
    \IP2Bus_Data[0]_i_118_0 ,
    \IP2Bus_Data[0]_i_118_1 ,
    adc00_cal_freeze_reg,
    \IP2Bus_Data[3]_i_17 ,
    data21__3,
    dac10_irq_en,
    \IP2Bus_Data[25]_i_22 ,
    axi_read_req_r_reg_10,
    \FSM_onehot_state_reg[1]_1 ,
    dac3_drp_gnt,
    \FSM_onehot_state_reg[1]_2 ,
    dac2_drp_gnt,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    dac1_drp_gnt,
    access_type_reg,
    user_drp_drdy,
    \FSM_onehot_state_reg[4]_2 ,
    access_type_reg_0,
    \icount_out[12]_i_4 ,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_1,
    \icount_out[12]_i_4_0 ,
    \FSM_onehot_state_reg[1]_3 ,
    adc3_drp_gnt,
    \FSM_onehot_state_reg[4]_4 ,
    access_type_reg_2,
    \icount_out[12]_i_4_1 ,
    \FSM_onehot_state_reg[1]_4 ,
    adc2_drp_gnt,
    \FSM_onehot_state_reg[4]_5 ,
    adc0_drp_gnt,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[4]_6 ,
    adc1_drp_gnt,
    access_type_reg_3,
    s_axi_wready_reg_i_3,
    \FSM_onehot_state_reg[4]_7 ,
    access_type_reg_4,
    \icount_out[12]_i_4_2 ,
    access_type_reg_5,
    access_type_reg_6,
    \FSM_onehot_state_reg[4]_8 ,
    \FSM_onehot_state_reg[4]_9 ,
    \FSM_onehot_state_reg[4]_10 ,
    \FSM_onehot_state_reg[4]_11 ,
    \FSM_onehot_state_reg[4]_12 ,
    \IP2Bus_Data[31]_i_23 ,
    \IP2Bus_Data[31]_i_23_0 ,
    \IP2Bus_Data[23]_i_24 ,
    \IP2Bus_Data[19]_i_36 ,
    adc30_irq_sync,
    \IP2Bus_Data[2]_i_31 ,
    \IP2Bus_Data[2]_i_31_0 ,
    \IP2Bus_Data[2]_i_31_1 ,
    adc3_cmn_irq_en,
    \IP2Bus_Data[11]_i_21 ,
    \IP2Bus_Data[3]_i_32 ,
    \IP2Bus_Data[3]_i_32_0 ,
    \IP2Bus_Data[2]_i_28 ,
    \IP2Bus_Data[0]_i_13 ,
    \IP2Bus_Data[0]_i_13_0 ,
    \IP2Bus_Data[3]_i_10 ,
    \IP2Bus_Data[2]_i_7 ,
    adc32_irq_en,
    \IP2Bus_Data[2]_i_7_0 ,
    \IP2Bus_Data[0]_i_41 ,
    adc30_irq_en,
    \IP2Bus_Data[1]_i_58 ,
    adc31_irq_en,
    adc33_irq_en,
    adc30_cm_overvol_irq,
    adc30_cm_undervol_irq,
    \IP2Bus_Data[2]_i_7_1 ,
    \IP2Bus_Data[19]_i_60 ,
    adc33_irq_sync,
    \IP2Bus_Data[19]_i_36_0 ,
    \IP2Bus_Data[15]_i_31 ,
    \IP2Bus_Data[4]_i_19_0 ,
    \IP2Bus_Data[1]_i_57 ,
    \IP2Bus_Data[1]_i_57_0 ,
    \IP2Bus_Data[1]_i_57_1 ,
    \IP2Bus_Data[1]_i_57_2 ,
    \IP2Bus_Data[4]_i_20 ,
    \IP2Bus_Data[4]_i_20_0 ,
    \IP2Bus_Data[4]_i_20_1 ,
    \IP2Bus_Data[4]_i_20_2 ,
    adc33_cm_undervol_irq,
    adc33_cm_overvol_irq,
    adc32_irq_sync,
    \IP2Bus_Data[19]_i_36_1 ,
    adc31_irq_sync,
    adc31_cm_undervol_irq,
    adc31_cm_overvol_irq,
    adc0_dsa_update_reg_reg_0,
    \IP2Bus_Data[2]_i_81 ,
    \IP2Bus_Data[1]_i_106 ,
    \IP2Bus_Data[2]_i_31_2 ,
    \IP2Bus_Data[2]_i_31_3 ,
    \IP2Bus_Data[3]_i_80 ,
    adc32_cm_undervol_irq,
    adc32_cm_overvol_irq,
    \IP2Bus_Data[15]_i_2_1 ,
    \IP2Bus_Data[0]_i_6 ,
    \IP2Bus_Data[23]_i_52 ,
    \IP2Bus_Data[23]_i_52_0 ,
    \IP2Bus_Data[11]_i_3 ,
    axi_read_req_r_reg_11,
    s_axi_wdata,
    \IP2Bus_Data[11]_i_16 ,
    \IP2Bus_Data[0]_i_16 ,
    \IP2Bus_Data[0]_i_16_0 ,
    \IP2Bus_Data[0]_i_2 ,
    \IP2Bus_Data[0]_i_2_0 ,
    data27,
    \IP2Bus_Data[1]_i_12_1 ,
    axi_timeout_r,
    axi_RdAck,
    drp_RdAck_r,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aresetn,
    adc00_disable_cal_freeze_input_reg,
    axi_read_req_r_reg_12,
    \IP2Bus_Data[2]_i_122_1 ,
    axi_read_req_r_reg_13,
    \icount_out[12]_i_4_3 ,
    s_axi_wready_reg_i_4,
    \icount_out[12]_i_4_4 ,
    s_axi_wready_reg_i_3_0,
    s_axi_arready_reg_reg,
    s_axi_aclk,
    s_axi_rready,
    \s_axi_rdata_reg_reg[31] ,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_awaddr,
    s_axi_araddr);
  output \FSM_onehot_state_reg[3] ;
  output bank10_write;
  output bank10_read;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[1] ;
  output bank2_write;
  output \FSM_onehot_state_reg[4] ;
  output bank2_read;
  output [10:0]\bus2ip_addr_reg_reg[12] ;
  output [31:0]D;
  output \bus2ip_addr_reg_reg[14] ;
  output [4:0]\bus2ip_addr_reg_reg[14]_0 ;
  output \bus2ip_addr_reg_reg[15] ;
  output bank12_read;
  output [5:0]\bus2ip_addr_reg_reg[16] ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output [6:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[9] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output bank6_read;
  output [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \IP2Bus_Data[23]_i_70 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_1 ;
  output \bus2ip_addr_reg_reg[16]_2 ;
  output [1:0]\bus2ip_addr_reg_reg[15]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[11] ;
  output \bus2ip_addr_reg_reg[3] ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output [0:0]master_reset_reg_0;
  output [0:0]master_reset_reg_1;
  output [0:0]\bus2ip_addr_reg_reg[17] ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output bank8_write;
  output bank8_read;
  output dac3_drp_we;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output bank6_write;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output bank4_read;
  output bank4_write;
  output dac2_drp_we;
  output dac0_drp_req;
  output dac1_drp_req;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output bank16_write;
  output bank16_read;
  output adc3_drp_we;
  output [1:0]\FSM_onehot_state_reg[0]_4 ;
  output bank14_write;
  output bank14_read;
  output [1:0]\FSM_onehot_state_reg[0]_5 ;
  output [1:0]\FSM_onehot_state_reg[0]_6 ;
  output bank12_write;
  output adc0_drp_req;
  output adc2_drp_we;
  output adc1_drp_req;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output \FSM_onehot_state_reg[0]_10 ;
  output \FSM_onehot_state_reg[0]_11 ;
  output \FSM_onehot_state_reg[0]_12 ;
  output \FSM_onehot_state_reg[0]_13 ;
  output \FSM_onehot_state_reg[0]_14 ;
  output [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output adc3_reset;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output timeout;
  output \bus2ip_addr_reg_reg[13] ;
  output axi_timeout_r20;
  output [0:0]SR;
  output [15:0]bank1_write;
  output [15:0]bank3_write;
  output [15:0]bank5_write;
  output [15:0]bank7_write;
  output [26:0]bank9_write;
  output [23:0]bank11_write;
  output [23:0]bank13_write;
  output [23:0]bank15_write;
  output [1:0]bank0_write;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac3_reset;
  output dac2_reset;
  output dac1_reset;
  output dac0_reset;
  output adc0_dsa_update_reg;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac3_restart;
  output dac2_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output s_axi_bvalid;
  input [3:0]Q;
  input [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  input adc0_por_req;
  input const_req_adc0;
  input dummy_read_req_reg;
  input [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  input [3:0]dummy_read_req_reg_0;
  input \FSM_onehot_state_reg[1]_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input [15:0]\IP2Bus_Data[15]_i_2 ;
  input [12:0]\IP2Bus_Data[14]_i_3 ;
  input \IP2Bus_Data_reg[11] ;
  input \IP2Bus_Data_reg[8] ;
  input [23:0]\IP2Bus_Data[23]_i_2 ;
  input [2:0]\IP2Bus_Data[2]_i_10 ;
  input [23:0]\IP2Bus_Data[23]_i_9 ;
  input [31:0]\IP2Bus_Data[31]_i_6 ;
  input \dac0_ref_clk_freq_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_35 ;
  input [31:0]\IP2Bus_Data[31]_i_18 ;
  input [31:0]\IP2Bus_Data[31]_i_18_0 ;
  input [15:0]\IP2Bus_Data[15]_i_2_0 ;
  input [15:0]\IP2Bus_Data[15]_i_3 ;
  input [15:0]\IP2Bus_Data[15]_i_3_0 ;
  input \IP2Bus_Data[14]_i_5 ;
  input [23:0]\IP2Bus_Data_reg[23] ;
  input \adc3_sample_rate_reg[0] ;
  input \adc3_calibration_delay_i_reg[0] ;
  input [23:0]\IP2Bus_Data[23]_i_3 ;
  input \IP2Bus_Data[19]_i_2 ;
  input \IP2Bus_Data[18]_i_2 ;
  input [2:0]\IP2Bus_Data[2]_i_11 ;
  input [31:0]\IP2Bus_Data[31]_i_6_0 ;
  input [31:0]\IP2Bus_Data[31]_i_6_1 ;
  input [31:0]\IP2Bus_Data[31]_i_6_2 ;
  input \adc3_calibration_shift4_reg[0] ;
  input [23:0]\IP2Bus_Data[23]_i_34 ;
  input [2:0]\IP2Bus_Data[2]_i_104 ;
  input \adc3_calibration_timer_i_reg[0] ;
  input \adc3_multi_band_reg[0] ;
  input axi_read_req_r_reg;
  input adc3_cmn_irq_en_reg;
  input adc1_cmn_irq_en;
  input \IP2Bus_Data[19]_i_2_0 ;
  input \IP2Bus_Data_reg[18] ;
  input [31:0]\IP2Bus_Data[31]_i_8 ;
  input [31:0]\IP2Bus_Data[31]_i_8_0 ;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input [23:0]\IP2Bus_Data[23]_i_13 ;
  input [23:0]STATUS_COMMON;
  input [3:0]\IP2Bus_Data_reg[19] ;
  input [2:0]\IP2Bus_Data[2]_i_4 ;
  input \adc3_calibration_shift1_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_15 ;
  input [31:0]\IP2Bus_Data[31]_i_3 ;
  input [31:0]\IP2Bus_Data[31]_i_3_0 ;
  input [23:0]\IP2Bus_Data[23]_i_5 ;
  input [15:0]\IP2Bus_Data[15]_i_26 ;
  input \IP2Bus_Data[0]_i_23 ;
  input adc3_reset_reg;
  input [1:0]\IP2Bus_Data[1]_i_25 ;
  input [0:0]data21__2;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [15:0]\IP2Bus_Data[15]_i_7 ;
  input [15:0]\IP2Bus_Data_reg[15]_0 ;
  input [15:0]\IP2Bus_Data[15]_i_7_0 ;
  input \adc3_slice1_irq_en_reg[2] ;
  input [1:0]\IP2Bus_Data[15]_i_92 ;
  input [23:0]\IP2Bus_Data_reg[23]_0 ;
  input [31:0]\IP2Bus_Data[31]_i_3_1 ;
  input [31:0]\IP2Bus_Data[31]_i_3_2 ;
  input [2:0]\IP2Bus_Data[2]_i_125 ;
  input [15:0]\IP2Bus_Data[15]_i_27 ;
  input [3:0]\IP2Bus_Data[11]_i_8 ;
  input adc31_disable_tdd_obs_input_reg;
  input adc33_disable_tdd_obs_input_reg;
  input adc32_disable_tdd_obs_input_reg;
  input [2:0]\IP2Bus_Data[2]_i_64 ;
  input [22:0]\IP2Bus_Data[23]_i_5_0 ;
  input [15:0]\IP2Bus_Data[15]_i_29 ;
  input \IP2Bus_Data[10]_i_2 ;
  input [15:0]\IP2Bus_Data[15]_i_7_1 ;
  input [31:0]\IP2Bus_Data[31]_i_9 ;
  input [31:0]\IP2Bus_Data[31]_i_9_0 ;
  input [1:0]\IP2Bus_Data[1]_i_30 ;
  input [1:0]\IP2Bus_Data[1]_i_30_0 ;
  input [0:0]data21__0;
  input [2:0]\IP2Bus_Data[2]_i_132 ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [23:0]\IP2Bus_Data_reg[23]_1 ;
  input \adc3_cmn_en_reg[0] ;
  input [15:0]\IP2Bus_Data[15]_i_25 ;
  input [15:0]\IP2Bus_Data_reg[15]_1 ;
  input [2:0]\IP2Bus_Data[2]_i_56 ;
  input \IP2Bus_Data[0]_i_25 ;
  input [2:0]\IP2Bus_Data[2]_i_49 ;
  input \IP2Bus_Data[5]_i_5 ;
  input [7:0]irq_enables;
  input \IP2Bus_Data[5]_i_17 ;
  input \IP2Bus_Data[5]_i_17_0 ;
  input \adc3_start_stage_reg[0] ;
  input adc3_restart_reg;
  input \IP2Bus_Data[1]_i_35 ;
  input adc0_dsa_update_reg_reg;
  input \IP2Bus_Data[1]_i_4 ;
  input \IP2Bus_Data[4]_i_5 ;
  input \IP2Bus_Data[16]_i_35 ;
  input axi_read_req_r_reg_0;
  input \IP2Bus_Data[31]_i_4 ;
  input adc3_master_irq0;
  input \IP2Bus_Data[6]_i_5 ;
  input \IP2Bus_Data[3]_i_5 ;
  input \IP2Bus_Data[2]_i_5 ;
  input \IP2Bus_Data[25]_i_10 ;
  input \IP2Bus_Data[25]_i_10_0 ;
  input axi_read_req_r_reg_1;
  input axi_read_req_r_reg_2;
  input \IP2Bus_Data[0]_i_37 ;
  input \IP2Bus_Data[0]_i_146 ;
  input [2:0]\IP2Bus_Data[2]_i_10_0 ;
  input \adc3_sim_level_reg[0] ;
  input adc2_cmn_irq_en;
  input \IP2Bus_Data[3]_i_21 ;
  input \IP2Bus_Data[0]_i_94 ;
  input \adc3_clk_detect_reg[0] ;
  input [3:0]\IP2Bus_Data[3]_i_14 ;
  input [3:0]\IP2Bus_Data[3]_i_14_0 ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input [2:0]\IP2Bus_Data[2]_i_3 ;
  input adc00_irq_en;
  input [7:0]p_47_in;
  input \IP2Bus_Data[1]_i_16 ;
  input adc01_irq_en;
  input \IP2Bus_Data[2]_i_17 ;
  input [2:0]\IP2Bus_Data[2]_i_50 ;
  input \IP2Bus_Data[3]_i_4 ;
  input [15:0]\IP2Bus_Data[15]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_21_0 ;
  input [15:0]\IP2Bus_Data[15]_i_4 ;
  input [6:0]\IP2Bus_Data_reg[19]_0 ;
  input adc00_cm_overvol_irq;
  input adc00_cm_undervol_irq;
  input axi_read_req_r_reg_3;
  input \adc3_slice0_irq_en_reg[2] ;
  input [7:0]\IP2Bus_Data[7]_i_2 ;
  input adc0_cmn_irq_en;
  input dac31_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_24 ;
  input \IP2Bus_Data[1]_i_24_0 ;
  input dac33_irq_en;
  input dac3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_9 ;
  input [1:0]\IP2Bus_Data[1]_i_9 ;
  input \IP2Bus_Data[1]_i_9_0 ;
  input dac21_irq_en;
  input dac22_irq_en;
  input dac23_irq_en;
  input \IP2Bus_Data[3]_i_62 ;
  input dac2_cmn_irq_en;
  input [1:0]dac20_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_60 ;
  input \IP2Bus_Data[0]_i_22 ;
  input [1:0]\IP2Bus_Data[1]_i_31 ;
  input dac11_irq_en;
  input \IP2Bus_Data[1]_i_31_0 ;
  input \IP2Bus_Data[3]_i_71 ;
  input dac13_irq_en;
  input dac1_cmn_irq_en;
  input [1:0]\IP2Bus_Data[15]_i_66 ;
  input [1:0]dac10_irq_sync;
  input [7:0]p_52_in;
  input [7:0]\IP2Bus_Data[7]_i_39 ;
  input [1:0]\IP2Bus_Data[1]_i_12 ;
  input \IP2Bus_Data[2]_i_19 ;
  input dac02_irq_en;
  input \IP2Bus_Data[3]_i_21_0 ;
  input dac03_irq_en;
  input \IP2Bus_Data[0]_i_60 ;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_55 ;
  input dac0_cmn_irq_en;
  input dac0_powerup_state_irq;
  input \IP2Bus_Data[2]_i_122 ;
  input \IP2Bus_Data[0]_i_65 ;
  input \IP2Bus_Data[0]_i_113 ;
  input \IP2Bus_Data[0]_i_113_0 ;
  input \IP2Bus_Data[23]_i_50 ;
  input \IP2Bus_Data[25]_i_10_1 ;
  input \IP2Bus_Data_reg[0]_i_17 ;
  input \IP2Bus_Data_reg[0]_i_17_0 ;
  input [15:0]\IP2Bus_Data[15]_i_29_0 ;
  input \IP2Bus_Data[0]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_29_1 ;
  input \dac3_end_stage_reg[0] ;
  input \IP2Bus_Data[1]_i_15 ;
  input \IP2Bus_Data[0]_i_65_0 ;
  input \IP2Bus_Data[2]_i_122_0 ;
  input \IP2Bus_Data[0]_i_51 ;
  input adc0_powerup_state_irq;
  input dac30_irq_en;
  input \IP2Bus_Data[2]_i_60 ;
  input dac32_irq_en;
  input axi_read_req_r_reg_4;
  input \IP2Bus_Data[0]_i_105 ;
  input dac20_irq_en;
  input \IP2Bus_Data[0]_i_111 ;
  input axi_timeout_en_reg;
  input \IP2Bus_Data[2]_i_69 ;
  input dac12_irq_en;
  input \IP2Bus_Data[0]_i_118 ;
  input dac00_irq_en;
  input \IP2Bus_Data[1]_i_36 ;
  input dac01_irq_en;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[2]_i_33 ;
  input adc22_irq_en;
  input \IP2Bus_Data[2]_i_33_0 ;
  input \IP2Bus_Data[1]_i_53 ;
  input adc21_irq_en;
  input \IP2Bus_Data[0]_i_15 ;
  input adc20_irq_en;
  input \IP2Bus_Data[3]_i_12 ;
  input adc23_irq_en;
  input \IP2Bus_Data[3]_i_12_0 ;
  input \IP2Bus_Data[15]_i_3_1 ;
  input [6:0]\IP2Bus_Data[19]_i_34 ;
  input [6:0]\IP2Bus_Data[19]_i_9 ;
  input [1:0]adc23_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_34_0 ;
  input \IP2Bus_Data[14]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_13 ;
  input \adc3_slice3_irq_en_reg[2] ;
  input \IP2Bus_Data[0]_i_7 ;
  input adc10_irq_en;
  input \IP2Bus_Data[1]_i_20 ;
  input adc11_irq_en;
  input \IP2Bus_Data[2]_i_11_0 ;
  input adc12_irq_en;
  input \IP2Bus_Data[2]_i_11_1 ;
  input \IP2Bus_Data[3]_i_29 ;
  input adc13_irq_en;
  input \IP2Bus_Data[3]_i_29_0 ;
  input [1:0]adc10_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_8 ;
  input adc10_cm_overvol_irq;
  input \IP2Bus_Data[2]_i_11_2 ;
  input \IP2Bus_Data[3]_i_7 ;
  input \adc3_slice2_irq_en_reg[2] ;
  input axi_read_req_r_reg_5;
  input [15:0]\IP2Bus_Data[15]_i_11 ;
  input [6:0]\IP2Bus_Data[19]_i_28 ;
  input [1:0]dac33_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_94 ;
  input [1:0]dac22_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_61 ;
  input \IP2Bus_Data[29]_i_17 ;
  input \IP2Bus_Data[30]_i_27 ;
  input \IP2Bus_Data[16]_i_34 ;
  input [1:0]\IP2Bus_Data[1]_i_53_0 ;
  input \adc3_calibration_shift0_reg[0] ;
  input [2:0]data24__4;
  input adc22_disable_tdd_obs_input;
  input adc22_tdd_obs_reg;
  input adc22_disable_tdd_mode_input;
  input [1:0]\IP2Bus_Data[1]_i_53_1 ;
  input [1:0]\IP2Bus_Data[1]_i_53_2 ;
  input [1:0]\IP2Bus_Data[1]_i_53_3 ;
  input [2:0]data22__5;
  input adc30_disable_tdd_obs_input_reg;
  input [2:0]data21__5;
  input \adc3_fifo_disable_reg[0] ;
  input adc12_disable_tdd_mode_input;
  input [2:0]data21__4;
  input [2:0]data22__4;
  input [1:0]\IP2Bus_Data[1]_i_20_0 ;
  input [15:0]\IP2Bus_Data[15]_i_4_0 ;
  input [7:0]CONTROL_ADC0;
  input [5:0]data23__3;
  input [0:0]data22__3;
  input [1:0]\IP2Bus_Data[1]_i_17 ;
  input [1:0]\IP2Bus_Data[1]_i_25_0 ;
  input [0:0]data22__2;
  input [0:0]dac3_fifo_disable;
  input [1:0]\IP2Bus_Data[1]_i_28 ;
  input [0:0]data22__1;
  input [1:0]\IP2Bus_Data[1]_i_65 ;
  input [0:0]dac2_fifo_disable;
  input [0:0]data21__1;
  input [0:0]data22__0;
  input [1:0]\IP2Bus_Data[1]_i_12_0 ;
  input [1:0]\IP2Bus_Data[1]_i_35_0 ;
  input [0:0]data21;
  input [0:0]dac0_fifo_disable;
  input axi_read_req_r_reg_6;
  input [2:0]adc21_irq_sync;
  input adc23_cm_overvol_irq;
  input adc21_cm_overvol_irq;
  input adc21_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_34_1 ;
  input adc23_cm_undervol_irq;
  input [2:0]adc22_irq_sync;
  input adc11_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_28_0 ;
  input [2:0]adc11_irq_sync;
  input adc11_cm_overvol_irq;
  input [4:0]\IP2Bus_Data[19]_i_28_1 ;
  input [1:0]adc12_irq_sync;
  input \IP2Bus_Data[14]_i_20 ;
  input \IP2Bus_Data[15]_i_37 ;
  input adc12_cm_overvol_irq;
  input \IP2Bus_Data[18]_i_28 ;
  input \IP2Bus_Data[2]_i_14 ;
  input \IP2Bus_Data[3]_i_18 ;
  input [6:0]\IP2Bus_Data[19]_i_15 ;
  input [1:0]adc01_irq_sync;
  input \IP2Bus_Data[14]_i_8 ;
  input \IP2Bus_Data[15]_i_4_1 ;
  input adc02_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_40 ;
  input axi_read_req_r_reg_7;
  input adc01_cm_undervol_irq;
  input [1:0]dac30_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_56 ;
  input [1:0]dac31_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_27_0 ;
  input \IP2Bus_Data[14]_i_65 ;
  input [0:0]dac21_irq_sync;
  input \IP2Bus_Data[14]_i_58 ;
  input \IP2Bus_Data[15]_i_66_0 ;
  input [1:0]\IP2Bus_Data[15]_i_29_2 ;
  input \IP2Bus_Data[4]_i_19 ;
  input axi_read_req_r_reg_8;
  input [1:0]dac01_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_25_0 ;
  input [2:0]\IP2Bus_Data[2]_i_86 ;
  input [1:0]\IP2Bus_Data[1]_i_97 ;
  input [2:0]\IP2Bus_Data[2]_i_37 ;
  input [2:0]data24__3;
  input [1:0]\IP2Bus_Data[1]_i_51 ;
  input [1:0]\IP2Bus_Data[1]_i_17_0 ;
  input [2:0]\IP2Bus_Data[2]_i_43 ;
  input [1:0]\IP2Bus_Data[1]_i_17_1 ;
  input [0:0]p_1_out;
  input [2:0]data28;
  input axi_read_req_r_reg_9;
  input adc13_cm_undervol_irq;
  input adc03_cm_undervol_irq;
  input adc03_cm_overvol_irq;
  input [2:0]adc03_irq_sync;
  input \IP2Bus_Data[15]_i_57 ;
  input [1:0]dac23_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_98 ;
  input [1:0]\IP2Bus_Data[15]_i_105 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_54 ;
  input [1:0]dac03_irq_sync;
  input [1:0]\IP2Bus_Data[1]_i_51_0 ;
  input [1:0]\IP2Bus_Data[1]_i_51_1 ;
  input [1:0]\IP2Bus_Data[1]_i_51_2 ;
  input adc12_tdd_obs_reg;
  input adc12_disable_tdd_obs_input;
  input [1:0]data25;
  input [1:0]data26;
  input [0:0]\IP2Bus_Data[1]_i_17_2 ;
  input [2:0]CONTROL_ADC1;
  input \IP2Bus_Data[2]_i_126 ;
  input [1:0]dac12_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_105_0 ;
  input [2:0]\IP2Bus_Data[2]_i_10_1 ;
  input [2:0]\IP2Bus_Data[2]_i_10_2 ;
  input [2:0]\IP2Bus_Data[2]_i_10_3 ;
  input \IP2Bus_Data[0]_i_27 ;
  input [2:0]\IP2Bus_Data[2]_i_40 ;
  input [2:0]\IP2Bus_Data[2]_i_40_0 ;
  input [2:0]\IP2Bus_Data[2]_i_40_1 ;
  input adc22_cm_undervol_irq;
  input adc22_cm_overvol_irq;
  input adc12_cm_undervol_irq;
  input [1:0]\IP2Bus_Data[15]_i_57_0 ;
  input [1:0]dac32_irq_sync;
  input [1:0]dac02_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_54_0 ;
  input [2:0]\IP2Bus_Data[2]_i_15_0 ;
  input \adc3_calibration_shift2_reg[0] ;
  input \adc3_calibration_shift3_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_15_1 ;
  input [3:0]status;
  input [3:0]\IP2Bus_Data[3]_i_31 ;
  input \IP2Bus_Data[0]_i_51_0 ;
  input \IP2Bus_Data[1]_i_16_0 ;
  input \IP2Bus_Data[2]_i_17_0 ;
  input \IP2Bus_Data[3]_i_48 ;
  input [3:0]\IP2Bus_Data[3]_i_24 ;
  input [3:0]\IP2Bus_Data[3]_i_24_0 ;
  input [3:0]\IP2Bus_Data[3]_i_62_0 ;
  input [3:0]\IP2Bus_Data[3]_i_62_1 ;
  input \IP2Bus_Data[0]_i_111_0 ;
  input [3:0]\IP2Bus_Data[3]_i_27 ;
  input \IP2Bus_Data[0]_i_22_0 ;
  input [3:0]\IP2Bus_Data[3]_i_21_1 ;
  input \IP2Bus_Data[2]_i_5_0 ;
  input \IP2Bus_Data[3]_i_21_2 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input [2:0]adc00_irq_sync;
  input [0:0]dac1_fifo_disable;
  input [1:0]\IP2Bus_Data[1]_i_61 ;
  input [1:0]\IP2Bus_Data[1]_i_61_0 ;
  input [0:0]data24__2;
  input [0:0]data23__2;
  input [0:0]data24__1;
  input [0:0]data23__1;
  input [1:0]\IP2Bus_Data[1]_i_65_0 ;
  input [1:0]\IP2Bus_Data[1]_i_65_1 ;
  input [1:0]\IP2Bus_Data[1]_i_67 ;
  input [1:0]\IP2Bus_Data[1]_i_67_0 ;
  input [0:0]data24__0;
  input [0:0]data23__0;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]data24;
  input [1:0]\IP2Bus_Data[1]_i_35_1 ;
  input [1:0]\IP2Bus_Data[1]_i_35_2 ;
  input \IP2Bus_Data[0]_i_105_0 ;
  input \IP2Bus_Data[0]_i_118_0 ;
  input \IP2Bus_Data[0]_i_118_1 ;
  input adc00_cal_freeze_reg;
  input \IP2Bus_Data[3]_i_17 ;
  input [0:0]data21__3;
  input dac10_irq_en;
  input \IP2Bus_Data[25]_i_22 ;
  input axi_read_req_r_reg_10;
  input [1:0]\FSM_onehot_state_reg[1]_1 ;
  input dac3_drp_gnt;
  input [1:0]\FSM_onehot_state_reg[1]_2 ;
  input dac2_drp_gnt;
  input \FSM_onehot_state_reg[4]_0 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input dac1_drp_gnt;
  input access_type_reg;
  input user_drp_drdy;
  input \FSM_onehot_state_reg[4]_2 ;
  input access_type_reg_0;
  input \icount_out[12]_i_4 ;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_1;
  input \icount_out[12]_i_4_0 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input adc3_drp_gnt;
  input \FSM_onehot_state_reg[4]_4 ;
  input access_type_reg_2;
  input \icount_out[12]_i_4_1 ;
  input [1:0]\FSM_onehot_state_reg[1]_4 ;
  input adc2_drp_gnt;
  input \FSM_onehot_state_reg[4]_5 ;
  input adc0_drp_gnt;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[4]_6 ;
  input adc1_drp_gnt;
  input access_type_reg_3;
  input s_axi_wready_reg_i_3;
  input \FSM_onehot_state_reg[4]_7 ;
  input access_type_reg_4;
  input \icount_out[12]_i_4_2 ;
  input access_type_reg_5;
  input access_type_reg_6;
  input \FSM_onehot_state_reg[4]_8 ;
  input \FSM_onehot_state_reg[4]_9 ;
  input \FSM_onehot_state_reg[4]_10 ;
  input \FSM_onehot_state_reg[4]_11 ;
  input \FSM_onehot_state_reg[4]_12 ;
  input [31:0]\IP2Bus_Data[31]_i_23 ;
  input [31:0]\IP2Bus_Data[31]_i_23_0 ;
  input [23:0]\IP2Bus_Data[23]_i_24 ;
  input [6:0]\IP2Bus_Data[19]_i_36 ;
  input [2:0]adc30_irq_sync;
  input [2:0]\IP2Bus_Data[2]_i_31 ;
  input [2:0]\IP2Bus_Data[2]_i_31_0 ;
  input [2:0]\IP2Bus_Data[2]_i_31_1 ;
  input adc3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_21 ;
  input [3:0]\IP2Bus_Data[3]_i_32 ;
  input [3:0]\IP2Bus_Data[3]_i_32_0 ;
  input [2:0]\IP2Bus_Data[2]_i_28 ;
  input \IP2Bus_Data[0]_i_13 ;
  input \IP2Bus_Data[0]_i_13_0 ;
  input \IP2Bus_Data[3]_i_10 ;
  input \IP2Bus_Data[2]_i_7 ;
  input adc32_irq_en;
  input \IP2Bus_Data[2]_i_7_0 ;
  input \IP2Bus_Data[0]_i_41 ;
  input adc30_irq_en;
  input \IP2Bus_Data[1]_i_58 ;
  input adc31_irq_en;
  input adc33_irq_en;
  input adc30_cm_overvol_irq;
  input adc30_cm_undervol_irq;
  input \IP2Bus_Data[2]_i_7_1 ;
  input [6:0]\IP2Bus_Data[19]_i_60 ;
  input [2:0]adc33_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_36_0 ;
  input [15:0]\IP2Bus_Data[15]_i_31 ;
  input \IP2Bus_Data[4]_i_19_0 ;
  input [1:0]\IP2Bus_Data[1]_i_57 ;
  input [1:0]\IP2Bus_Data[1]_i_57_0 ;
  input [1:0]\IP2Bus_Data[1]_i_57_1 ;
  input [1:0]\IP2Bus_Data[1]_i_57_2 ;
  input [2:0]\IP2Bus_Data[4]_i_20 ;
  input [2:0]\IP2Bus_Data[4]_i_20_0 ;
  input [2:0]\IP2Bus_Data[4]_i_20_1 ;
  input [2:0]\IP2Bus_Data[4]_i_20_2 ;
  input adc33_cm_undervol_irq;
  input adc33_cm_overvol_irq;
  input [2:0]adc32_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_36_1 ;
  input [2:0]adc31_irq_sync;
  input adc31_cm_undervol_irq;
  input adc31_cm_overvol_irq;
  input adc0_dsa_update_reg_reg_0;
  input [2:0]\IP2Bus_Data[2]_i_81 ;
  input [1:0]\IP2Bus_Data[1]_i_106 ;
  input [2:0]\IP2Bus_Data[2]_i_31_2 ;
  input [2:0]\IP2Bus_Data[2]_i_31_3 ;
  input \IP2Bus_Data[3]_i_80 ;
  input adc32_cm_undervol_irq;
  input adc32_cm_overvol_irq;
  input \IP2Bus_Data[15]_i_2_1 ;
  input \IP2Bus_Data[0]_i_6 ;
  input \IP2Bus_Data[23]_i_52 ;
  input \IP2Bus_Data[23]_i_52_0 ;
  input [3:0]\IP2Bus_Data[11]_i_3 ;
  input axi_read_req_r_reg_11;
  input [0:0]s_axi_wdata;
  input [3:0]\IP2Bus_Data[11]_i_16 ;
  input \IP2Bus_Data[0]_i_16 ;
  input \IP2Bus_Data[0]_i_16_0 ;
  input \IP2Bus_Data[0]_i_2 ;
  input \IP2Bus_Data[0]_i_2_0 ;
  input [2:0]data27;
  input \IP2Bus_Data[1]_i_12_1 ;
  input axi_timeout_r;
  input axi_RdAck;
  input drp_RdAck_r;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input adc00_disable_cal_freeze_input_reg;
  input axi_read_req_r_reg_12;
  input \IP2Bus_Data[2]_i_122_1 ;
  input axi_read_req_r_reg_13;
  input \icount_out[12]_i_4_3 ;
  input s_axi_wready_reg_i_4;
  input \icount_out[12]_i_4_4 ;
  input s_axi_wready_reg_i_3_0;
  input s_axi_arready_reg_reg;
  input s_axi_aclk;
  input s_axi_rready;
  input [31:0]\s_axi_rdata_reg_reg[31] ;
  input s_axi_bready;
  input s_axi_wvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;

  wire [7:0]CONTROL_ADC0;
  wire [2:0]CONTROL_ADC1;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[0]_10 ;
  wire \FSM_onehot_state_reg[0]_11 ;
  wire \FSM_onehot_state_reg[0]_12 ;
  wire \FSM_onehot_state_reg[0]_13 ;
  wire \FSM_onehot_state_reg[0]_14 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire [1:0]\FSM_onehot_state_reg[0]_4 ;
  wire [1:0]\FSM_onehot_state_reg[0]_5 ;
  wire [1:0]\FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire [1:0]\FSM_onehot_state_reg[1]_1 ;
  wire [1:0]\FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire [1:0]\FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_10 ;
  wire \FSM_onehot_state_reg[4]_11 ;
  wire \FSM_onehot_state_reg[4]_12 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire \FSM_onehot_state_reg[4]_6 ;
  wire \FSM_onehot_state_reg[4]_7 ;
  wire \FSM_onehot_state_reg[4]_8 ;
  wire \FSM_onehot_state_reg[4]_9 ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [6:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \IP2Bus_Data[0]_i_105 ;
  wire \IP2Bus_Data[0]_i_105_0 ;
  wire \IP2Bus_Data[0]_i_111 ;
  wire \IP2Bus_Data[0]_i_111_0 ;
  wire \IP2Bus_Data[0]_i_113 ;
  wire \IP2Bus_Data[0]_i_113_0 ;
  wire \IP2Bus_Data[0]_i_118 ;
  wire \IP2Bus_Data[0]_i_118_0 ;
  wire \IP2Bus_Data[0]_i_118_1 ;
  wire \IP2Bus_Data[0]_i_13 ;
  wire \IP2Bus_Data[0]_i_13_0 ;
  wire \IP2Bus_Data[0]_i_146 ;
  wire \IP2Bus_Data[0]_i_15 ;
  wire \IP2Bus_Data[0]_i_16 ;
  wire \IP2Bus_Data[0]_i_16_0 ;
  wire \IP2Bus_Data[0]_i_2 ;
  wire \IP2Bus_Data[0]_i_21 ;
  wire \IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_23 ;
  wire \IP2Bus_Data[0]_i_25 ;
  wire \IP2Bus_Data[0]_i_27 ;
  wire \IP2Bus_Data[0]_i_2_0 ;
  wire \IP2Bus_Data[0]_i_37 ;
  wire \IP2Bus_Data[0]_i_41 ;
  wire \IP2Bus_Data[0]_i_51 ;
  wire \IP2Bus_Data[0]_i_51_0 ;
  wire \IP2Bus_Data[0]_i_6 ;
  wire \IP2Bus_Data[0]_i_60 ;
  wire \IP2Bus_Data[0]_i_65 ;
  wire \IP2Bus_Data[0]_i_65_0 ;
  wire \IP2Bus_Data[0]_i_7 ;
  wire \IP2Bus_Data[0]_i_94 ;
  wire \IP2Bus_Data[10]_i_2 ;
  wire [3:0]\IP2Bus_Data[11]_i_16 ;
  wire [3:0]\IP2Bus_Data[11]_i_21 ;
  wire [3:0]\IP2Bus_Data[11]_i_3 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire [3:0]\IP2Bus_Data[11]_i_8 ;
  wire [3:0]\IP2Bus_Data[11]_i_9 ;
  wire \IP2Bus_Data[14]_i_20 ;
  wire \IP2Bus_Data[14]_i_21 ;
  wire [12:0]\IP2Bus_Data[14]_i_3 ;
  wire \IP2Bus_Data[14]_i_5 ;
  wire \IP2Bus_Data[14]_i_58 ;
  wire \IP2Bus_Data[14]_i_65 ;
  wire \IP2Bus_Data[14]_i_8 ;
  wire [1:0]\IP2Bus_Data[15]_i_105 ;
  wire [1:0]\IP2Bus_Data[15]_i_105_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_11 ;
  wire [15:0]\IP2Bus_Data[15]_i_13 ;
  wire [15:0]\IP2Bus_Data[15]_i_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_21 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_25 ;
  wire [1:0]\IP2Bus_Data[15]_i_25_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_27 ;
  wire [1:0]\IP2Bus_Data[15]_i_27_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_29 ;
  wire [15:0]\IP2Bus_Data[15]_i_29_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_29_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_29_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_0 ;
  wire \IP2Bus_Data[15]_i_2_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_3 ;
  wire [15:0]\IP2Bus_Data[15]_i_31 ;
  wire \IP2Bus_Data[15]_i_37 ;
  wire [15:0]\IP2Bus_Data[15]_i_3_0 ;
  wire \IP2Bus_Data[15]_i_3_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_4 ;
  wire [15:0]\IP2Bus_Data[15]_i_4_0 ;
  wire \IP2Bus_Data[15]_i_4_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_54 ;
  wire [1:0]\IP2Bus_Data[15]_i_54_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_55 ;
  wire [1:0]\IP2Bus_Data[15]_i_56 ;
  wire \IP2Bus_Data[15]_i_57 ;
  wire [1:0]\IP2Bus_Data[15]_i_57_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_60 ;
  wire [1:0]\IP2Bus_Data[15]_i_61 ;
  wire [1:0]\IP2Bus_Data[15]_i_66 ;
  wire \IP2Bus_Data[15]_i_66_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_7 ;
  wire [15:0]\IP2Bus_Data[15]_i_7_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_7_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_92 ;
  wire [1:0]\IP2Bus_Data[15]_i_94 ;
  wire [1:0]\IP2Bus_Data[15]_i_98 ;
  wire \IP2Bus_Data[16]_i_34 ;
  wire \IP2Bus_Data[16]_i_35 ;
  wire \IP2Bus_Data[18]_i_2 ;
  wire \IP2Bus_Data[18]_i_28 ;
  wire [6:0]\IP2Bus_Data[19]_i_15 ;
  wire \IP2Bus_Data[19]_i_2 ;
  wire [6:0]\IP2Bus_Data[19]_i_28 ;
  wire [6:0]\IP2Bus_Data[19]_i_28_0 ;
  wire [4:0]\IP2Bus_Data[19]_i_28_1 ;
  wire \IP2Bus_Data[19]_i_2_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_34 ;
  wire [6:0]\IP2Bus_Data[19]_i_34_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_34_1 ;
  wire [6:0]\IP2Bus_Data[19]_i_36 ;
  wire [6:0]\IP2Bus_Data[19]_i_36_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_36_1 ;
  wire [6:0]\IP2Bus_Data[19]_i_40 ;
  wire [6:0]\IP2Bus_Data[19]_i_60 ;
  wire [6:0]\IP2Bus_Data[19]_i_8 ;
  wire [6:0]\IP2Bus_Data[19]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_106 ;
  wire [1:0]\IP2Bus_Data[1]_i_12 ;
  wire [1:0]\IP2Bus_Data[1]_i_12_0 ;
  wire \IP2Bus_Data[1]_i_12_1 ;
  wire \IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_16 ;
  wire \IP2Bus_Data[1]_i_16_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_17 ;
  wire [1:0]\IP2Bus_Data[1]_i_17_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_17_1 ;
  wire [0:0]\IP2Bus_Data[1]_i_17_2 ;
  wire \IP2Bus_Data[1]_i_20 ;
  wire [1:0]\IP2Bus_Data[1]_i_20_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_24 ;
  wire \IP2Bus_Data[1]_i_24_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_25 ;
  wire [1:0]\IP2Bus_Data[1]_i_25_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_28 ;
  wire [1:0]\IP2Bus_Data[1]_i_30 ;
  wire [1:0]\IP2Bus_Data[1]_i_30_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_31 ;
  wire \IP2Bus_Data[1]_i_31_0 ;
  wire \IP2Bus_Data[1]_i_35 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_2 ;
  wire \IP2Bus_Data[1]_i_36 ;
  wire \IP2Bus_Data[1]_i_4 ;
  wire [1:0]\IP2Bus_Data[1]_i_51 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_2 ;
  wire \IP2Bus_Data[1]_i_53 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_3 ;
  wire [1:0]\IP2Bus_Data[1]_i_57 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_2 ;
  wire \IP2Bus_Data[1]_i_58 ;
  wire [1:0]\IP2Bus_Data[1]_i_61 ;
  wire [1:0]\IP2Bus_Data[1]_i_61_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_65 ;
  wire [1:0]\IP2Bus_Data[1]_i_65_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_65_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_67 ;
  wire [1:0]\IP2Bus_Data[1]_i_67_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_97 ;
  wire \IP2Bus_Data[1]_i_9_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_13 ;
  wire [23:0]\IP2Bus_Data[23]_i_2 ;
  wire [23:0]\IP2Bus_Data[23]_i_24 ;
  wire [23:0]\IP2Bus_Data[23]_i_3 ;
  wire [23:0]\IP2Bus_Data[23]_i_34 ;
  wire [23:0]\IP2Bus_Data[23]_i_5 ;
  wire \IP2Bus_Data[23]_i_50 ;
  wire \IP2Bus_Data[23]_i_52 ;
  wire \IP2Bus_Data[23]_i_52_0 ;
  wire [22:0]\IP2Bus_Data[23]_i_5_0 ;
  wire \IP2Bus_Data[23]_i_70 ;
  wire [23:0]\IP2Bus_Data[23]_i_9 ;
  wire \IP2Bus_Data[25]_i_10 ;
  wire \IP2Bus_Data[25]_i_10_0 ;
  wire \IP2Bus_Data[25]_i_10_1 ;
  wire \IP2Bus_Data[25]_i_22 ;
  wire \IP2Bus_Data[29]_i_17 ;
  wire [2:0]\IP2Bus_Data[2]_i_10 ;
  wire [2:0]\IP2Bus_Data[2]_i_104 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_3 ;
  wire [2:0]\IP2Bus_Data[2]_i_11 ;
  wire \IP2Bus_Data[2]_i_11_0 ;
  wire \IP2Bus_Data[2]_i_11_1 ;
  wire \IP2Bus_Data[2]_i_11_2 ;
  wire \IP2Bus_Data[2]_i_122 ;
  wire \IP2Bus_Data[2]_i_122_0 ;
  wire \IP2Bus_Data[2]_i_122_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_125 ;
  wire \IP2Bus_Data[2]_i_126 ;
  wire [2:0]\IP2Bus_Data[2]_i_132 ;
  wire \IP2Bus_Data[2]_i_14 ;
  wire [2:0]\IP2Bus_Data[2]_i_15 ;
  wire [2:0]\IP2Bus_Data[2]_i_15_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_15_1 ;
  wire \IP2Bus_Data[2]_i_17 ;
  wire \IP2Bus_Data[2]_i_17_0 ;
  wire \IP2Bus_Data[2]_i_19 ;
  wire [2:0]\IP2Bus_Data[2]_i_28 ;
  wire [2:0]\IP2Bus_Data[2]_i_3 ;
  wire [2:0]\IP2Bus_Data[2]_i_31 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_3 ;
  wire \IP2Bus_Data[2]_i_33 ;
  wire \IP2Bus_Data[2]_i_33_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_35 ;
  wire [2:0]\IP2Bus_Data[2]_i_37 ;
  wire [2:0]\IP2Bus_Data[2]_i_4 ;
  wire [2:0]\IP2Bus_Data[2]_i_40 ;
  wire [2:0]\IP2Bus_Data[2]_i_40_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_40_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_43 ;
  wire [2:0]\IP2Bus_Data[2]_i_49 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire [2:0]\IP2Bus_Data[2]_i_50 ;
  wire [2:0]\IP2Bus_Data[2]_i_56 ;
  wire \IP2Bus_Data[2]_i_5_0 ;
  wire \IP2Bus_Data[2]_i_60 ;
  wire [2:0]\IP2Bus_Data[2]_i_64 ;
  wire \IP2Bus_Data[2]_i_69 ;
  wire \IP2Bus_Data[2]_i_7 ;
  wire \IP2Bus_Data[2]_i_7_0 ;
  wire \IP2Bus_Data[2]_i_7_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_81 ;
  wire [2:0]\IP2Bus_Data[2]_i_86 ;
  wire \IP2Bus_Data[30]_i_27 ;
  wire [31:0]\IP2Bus_Data[31]_i_18 ;
  wire [31:0]\IP2Bus_Data[31]_i_18_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_23 ;
  wire [31:0]\IP2Bus_Data[31]_i_23_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_2 ;
  wire \IP2Bus_Data[31]_i_4 ;
  wire [31:0]\IP2Bus_Data[31]_i_6 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_8 ;
  wire [31:0]\IP2Bus_Data[31]_i_8_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_9 ;
  wire [31:0]\IP2Bus_Data[31]_i_9_0 ;
  wire \IP2Bus_Data[3]_i_10 ;
  wire \IP2Bus_Data[3]_i_12 ;
  wire \IP2Bus_Data[3]_i_12_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_14 ;
  wire [3:0]\IP2Bus_Data[3]_i_14_0 ;
  wire \IP2Bus_Data[3]_i_17 ;
  wire \IP2Bus_Data[3]_i_18 ;
  wire \IP2Bus_Data[3]_i_21 ;
  wire \IP2Bus_Data[3]_i_21_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_21_1 ;
  wire \IP2Bus_Data[3]_i_21_2 ;
  wire [3:0]\IP2Bus_Data[3]_i_24 ;
  wire [3:0]\IP2Bus_Data[3]_i_24_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_27 ;
  wire \IP2Bus_Data[3]_i_29 ;
  wire \IP2Bus_Data[3]_i_29_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_31 ;
  wire [3:0]\IP2Bus_Data[3]_i_32 ;
  wire [3:0]\IP2Bus_Data[3]_i_32_0 ;
  wire \IP2Bus_Data[3]_i_4 ;
  wire \IP2Bus_Data[3]_i_48 ;
  wire \IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_62 ;
  wire [3:0]\IP2Bus_Data[3]_i_62_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_62_1 ;
  wire \IP2Bus_Data[3]_i_7 ;
  wire \IP2Bus_Data[3]_i_71 ;
  wire \IP2Bus_Data[3]_i_80 ;
  wire \IP2Bus_Data[4]_i_19 ;
  wire \IP2Bus_Data[4]_i_19_0 ;
  wire [2:0]\IP2Bus_Data[4]_i_20 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_0 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_1 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_2 ;
  wire \IP2Bus_Data[4]_i_5 ;
  wire \IP2Bus_Data[5]_i_17 ;
  wire \IP2Bus_Data[5]_i_17_0 ;
  wire \IP2Bus_Data[5]_i_5 ;
  wire \IP2Bus_Data[6]_i_5 ;
  wire [7:0]\IP2Bus_Data[7]_i_2 ;
  wire [7:0]\IP2Bus_Data[7]_i_39 ;
  wire \IP2Bus_Data_reg[0]_i_17 ;
  wire \IP2Bus_Data_reg[0]_i_17_0 ;
  wire \IP2Bus_Data_reg[11] ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire [15:0]\IP2Bus_Data_reg[15]_0 ;
  wire [15:0]\IP2Bus_Data_reg[15]_1 ;
  wire \IP2Bus_Data_reg[18] ;
  wire [3:0]\IP2Bus_Data_reg[19] ;
  wire [6:0]\IP2Bus_Data_reg[19]_0 ;
  wire [23:0]\IP2Bus_Data_reg[23] ;
  wire [23:0]\IP2Bus_Data_reg[23]_0 ;
  wire [23:0]\IP2Bus_Data_reg[23]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire \IP2Bus_Data_reg[8] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [23:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire access_type_reg_5;
  wire access_type_reg_6;
  wire adc00_cal_freeze_reg;
  wire adc00_cm_overvol_irq;
  wire adc00_cm_undervol_irq;
  wire adc00_disable_cal_freeze_input_reg;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc01_cm_undervol_irq;
  wire adc01_irq_en;
  wire [1:0]adc01_irq_sync;
  wire adc02_cm_undervol_irq;
  wire adc02_irq_en;
  wire adc03_cm_overvol_irq;
  wire adc03_cm_undervol_irq;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc0_cmn_irq_en;
  wire adc0_drp_gnt;
  wire adc0_drp_req;
  wire adc0_dsa_update_reg;
  wire adc0_dsa_update_reg_reg;
  wire adc0_dsa_update_reg_reg_0;
  wire adc0_por_req;
  wire adc0_powerup_state_irq;
  wire adc0_reset;
  wire adc0_restart;
  wire adc10_cm_overvol_irq;
  wire adc10_irq_en;
  wire [1:0]adc10_irq_sync;
  wire adc11_cm_overvol_irq;
  wire adc11_cm_undervol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc12_cm_overvol_irq;
  wire adc12_cm_undervol_irq;
  wire adc12_disable_tdd_mode_input;
  wire adc12_disable_tdd_obs_input;
  wire adc12_irq_en;
  wire [1:0]adc12_irq_sync;
  wire adc12_tdd_obs_reg;
  wire adc13_cm_undervol_irq;
  wire adc13_irq_en;
  wire adc1_cmn_irq_en;
  wire adc1_drp_gnt;
  wire adc1_drp_req;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire adc21_cm_overvol_irq;
  wire adc21_cm_undervol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc22_cm_overvol_irq;
  wire adc22_cm_undervol_irq;
  wire adc22_disable_tdd_mode_input;
  wire adc22_disable_tdd_obs_input;
  wire adc22_irq_en;
  wire [2:0]adc22_irq_sync;
  wire adc22_tdd_obs_reg;
  wire adc23_cm_overvol_irq;
  wire adc23_cm_undervol_irq;
  wire adc23_irq_en;
  wire [1:0]adc23_irq_sync;
  wire adc2_cmn_irq_en;
  wire adc2_drp_gnt;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire adc30_cm_overvol_irq;
  wire adc30_cm_undervol_irq;
  wire adc30_disable_tdd_obs_input_reg;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc31_cm_overvol_irq;
  wire adc31_cm_undervol_irq;
  wire adc31_disable_tdd_obs_input_reg;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc32_cm_overvol_irq;
  wire adc32_cm_undervol_irq;
  wire adc32_disable_tdd_obs_input_reg;
  wire adc32_irq_en;
  wire [2:0]adc32_irq_sync;
  wire adc33_cm_overvol_irq;
  wire adc33_cm_undervol_irq;
  wire adc33_disable_tdd_obs_input_reg;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire \adc3_calibration_delay_i_reg[0] ;
  wire \adc3_calibration_shift0_reg[0] ;
  wire \adc3_calibration_shift1_reg[0] ;
  wire \adc3_calibration_shift2_reg[0] ;
  wire \adc3_calibration_shift3_reg[0] ;
  wire \adc3_calibration_shift4_reg[0] ;
  wire \adc3_calibration_timer_i_reg[0] ;
  wire \adc3_clk_detect_reg[0] ;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire adc3_drp_gnt;
  wire adc3_drp_we;
  wire \adc3_fifo_disable_reg[0] ;
  wire adc3_master_irq0;
  wire \adc3_multi_band_reg[0] ;
  wire adc3_reset;
  wire adc3_reset_reg;
  wire adc3_restart;
  wire adc3_restart_reg;
  wire \adc3_sample_rate_reg[0] ;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire axi_RdAck;
  wire axi_RdAck_r_reg;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_10;
  wire axi_read_req_r_reg_11;
  wire axi_read_req_r_reg_12;
  wire axi_read_req_r_reg_13;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_read_req_r_reg_7;
  wire axi_read_req_r_reg_8;
  wire axi_read_req_r_reg_9;
  wire axi_timeout_en_reg;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [1:0]bank0_write;
  wire bank10_read;
  wire bank10_write;
  wire [23:0]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [23:0]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [23:0]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [15:0]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [15:0]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [15:0]bank5_write;
  wire bank6_read;
  wire bank6_write;
  wire [15:0]bank7_write;
  wire bank8_read;
  wire bank8_write;
  wire [26:0]bank9_write;
  wire \bus2ip_addr_reg_reg[11] ;
  wire [10:0]\bus2ip_addr_reg_reg[12] ;
  wire \bus2ip_addr_reg_reg[13] ;
  wire \bus2ip_addr_reg_reg[14] ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  wire \bus2ip_addr_reg_reg[15] ;
  wire [1:0]\bus2ip_addr_reg_reg[15]_0 ;
  wire [5:0]\bus2ip_addr_reg_reg[16] ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_1 ;
  wire \bus2ip_addr_reg_reg[16]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[17] ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire [0:0]\bus2ip_addr_reg_reg[9] ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire const_req_adc0;
  wire dac00_irq_en;
  wire [1:0]dac00_irq_sync;
  wire dac01_irq_en;
  wire [1:0]dac01_irq_sync;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire dac03_irq_en;
  wire [1:0]dac03_irq_sync;
  wire dac0_cmn_irq_en;
  wire dac0_drp_req;
  wire [0:0]dac0_fifo_disable;
  wire dac0_powerup_state_irq;
  wire \dac0_ref_clk_freq_reg[0] ;
  wire dac0_reset;
  wire dac0_restart;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire dac1_drp_gnt;
  wire dac1_drp_req;
  wire [0:0]dac1_fifo_disable;
  wire dac1_reset;
  wire dac1_restart;
  wire dac20_irq_en;
  wire [1:0]dac20_irq_sync;
  wire dac21_irq_en;
  wire [0:0]dac21_irq_sync;
  wire dac22_irq_en;
  wire [1:0]dac22_irq_sync;
  wire dac23_irq_en;
  wire [1:0]dac23_irq_sync;
  wire dac2_cmn_irq_en;
  wire dac2_drp_gnt;
  wire dac2_drp_we;
  wire [0:0]dac2_fifo_disable;
  wire dac2_reset;
  wire dac2_restart;
  wire dac30_irq_en;
  wire [1:0]dac30_irq_sync;
  wire dac31_irq_en;
  wire [1:0]dac31_irq_sync;
  wire dac32_irq_en;
  wire [1:0]dac32_irq_sync;
  wire dac33_irq_en;
  wire [1:0]dac33_irq_sync;
  wire dac3_cmn_irq_en;
  wire dac3_drp_gnt;
  wire dac3_drp_we;
  wire \dac3_end_stage_reg[0] ;
  wire [0:0]dac3_fifo_disable;
  wire dac3_reset;
  wire dac3_restart;
  wire [0:0]data21;
  wire [0:0]data21__0;
  wire [0:0]data21__1;
  wire [0:0]data21__2;
  wire [0:0]data21__3;
  wire [2:0]data21__4;
  wire [2:0]data21__5;
  wire [0:0]data22;
  wire [0:0]data22__0;
  wire [0:0]data22__1;
  wire [0:0]data22__2;
  wire [0:0]data22__3;
  wire [2:0]data22__4;
  wire [2:0]data22__5;
  wire [0:0]data23;
  wire [0:0]data23__0;
  wire [0:0]data23__1;
  wire [0:0]data23__2;
  wire [5:0]data23__3;
  wire [0:0]data24;
  wire [0:0]data24__0;
  wire [0:0]data24__1;
  wire [0:0]data24__2;
  wire [2:0]data24__3;
  wire [2:0]data24__4;
  wire [1:0]data25;
  wire [1:0]data26;
  wire [2:0]data27;
  wire [2:0]data28;
  wire drp_RdAck_r;
  wire dummy_read_req_reg;
  wire [3:0]dummy_read_req_reg_0;
  wire \icount_out[12]_i_4 ;
  wire \icount_out[12]_i_4_0 ;
  wire \icount_out[12]_i_4_1 ;
  wire \icount_out[12]_i_4_2 ;
  wire \icount_out[12]_i_4_3 ;
  wire \icount_out[12]_i_4_4 ;
  wire [7:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [0:0]master_reset_reg_0;
  wire [0:0]master_reset_reg_1;
  wire [0:0]p_1_out;
  wire [7:0]p_47_in;
  wire [7:0]p_52_in;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arready_reg_reg;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [31:0]\s_axi_rdata_reg_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_reg_i_3;
  wire s_axi_wready_reg_i_3_0;
  wire s_axi_wready_reg_i_4;
  wire s_axi_wvalid;
  wire [3:0]status;
  wire timeout;
  wire user_drp_drdy;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.CONTROL_ADC0(CONTROL_ADC0),
        .CONTROL_ADC1(CONTROL_ADC1),
        .D(D),
        .E(E),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_10 (\FSM_onehot_state_reg[0]_10 ),
        .\FSM_onehot_state_reg[0]_11 (\FSM_onehot_state_reg[0]_11 ),
        .\FSM_onehot_state_reg[0]_12 (\FSM_onehot_state_reg[0]_12 ),
        .\FSM_onehot_state_reg[0]_13 (\FSM_onehot_state_reg[0]_13 ),
        .\FSM_onehot_state_reg[0]_14 (\FSM_onehot_state_reg[0]_14 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_10 (\FSM_onehot_state_reg[4]_10 ),
        .\FSM_onehot_state_reg[4]_11 (\FSM_onehot_state_reg[4]_11 ),
        .\FSM_onehot_state_reg[4]_12 (\FSM_onehot_state_reg[4]_12 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_5 (\FSM_onehot_state_reg[4]_5 ),
        .\FSM_onehot_state_reg[4]_6 (\FSM_onehot_state_reg[4]_6 ),
        .\FSM_onehot_state_reg[4]_7 (\FSM_onehot_state_reg[4]_7 ),
        .\FSM_onehot_state_reg[4]_8 (\FSM_onehot_state_reg[4]_8 ),
        .\FSM_onehot_state_reg[4]_9 (\FSM_onehot_state_reg[4]_9 ),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] (bank10_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (bank2_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (bank12_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 (bank8_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 (bank4_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 (bank16_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 (bank14_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 (bank6_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] [2]),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] [0]),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ({\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] [6:3],\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] [1]}),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] (bank10_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (bank2_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (bank8_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (bank6_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 (bank4_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 (bank16_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 (bank14_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 (bank12_write),
        .\IP2Bus_Data[0]_i_105 (\IP2Bus_Data[0]_i_105 ),
        .\IP2Bus_Data[0]_i_105_0 (\IP2Bus_Data[0]_i_105_0 ),
        .\IP2Bus_Data[0]_i_111 (\IP2Bus_Data[0]_i_111 ),
        .\IP2Bus_Data[0]_i_111_0 (\IP2Bus_Data[0]_i_111_0 ),
        .\IP2Bus_Data[0]_i_113 (\IP2Bus_Data[0]_i_113 ),
        .\IP2Bus_Data[0]_i_113_0 (\IP2Bus_Data[0]_i_113_0 ),
        .\IP2Bus_Data[0]_i_118 (\IP2Bus_Data[0]_i_118 ),
        .\IP2Bus_Data[0]_i_118_0 (\IP2Bus_Data[0]_i_118_0 ),
        .\IP2Bus_Data[0]_i_118_1 (\IP2Bus_Data[0]_i_118_1 ),
        .\IP2Bus_Data[0]_i_13 (\IP2Bus_Data[0]_i_13 ),
        .\IP2Bus_Data[0]_i_13_0 (\IP2Bus_Data[0]_i_13_0 ),
        .\IP2Bus_Data[0]_i_146 (\IP2Bus_Data[0]_i_146 ),
        .\IP2Bus_Data[0]_i_15 (\IP2Bus_Data[0]_i_15 ),
        .\IP2Bus_Data[0]_i_16 (\IP2Bus_Data[0]_i_16 ),
        .\IP2Bus_Data[0]_i_16_0 (\IP2Bus_Data[0]_i_16_0 ),
        .\IP2Bus_Data[0]_i_2 (\IP2Bus_Data[0]_i_2 ),
        .\IP2Bus_Data[0]_i_21 (\IP2Bus_Data[0]_i_21 ),
        .\IP2Bus_Data[0]_i_22 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_22_0 (\IP2Bus_Data[0]_i_22_0 ),
        .\IP2Bus_Data[0]_i_23 (\IP2Bus_Data[0]_i_23 ),
        .\IP2Bus_Data[0]_i_25 (\IP2Bus_Data[0]_i_25 ),
        .\IP2Bus_Data[0]_i_27 (\IP2Bus_Data[0]_i_27 ),
        .\IP2Bus_Data[0]_i_2_0 (\IP2Bus_Data[0]_i_2_0 ),
        .\IP2Bus_Data[0]_i_37 (\IP2Bus_Data[0]_i_37 ),
        .\IP2Bus_Data[0]_i_41 (\IP2Bus_Data[0]_i_41 ),
        .\IP2Bus_Data[0]_i_51 (\IP2Bus_Data[0]_i_51 ),
        .\IP2Bus_Data[0]_i_51_0 (\IP2Bus_Data[0]_i_51_0 ),
        .\IP2Bus_Data[0]_i_6 (\IP2Bus_Data[0]_i_6 ),
        .\IP2Bus_Data[0]_i_60 (\IP2Bus_Data[0]_i_60 ),
        .\IP2Bus_Data[0]_i_65 (\IP2Bus_Data[0]_i_65 ),
        .\IP2Bus_Data[0]_i_65_0 (\IP2Bus_Data[0]_i_65_0 ),
        .\IP2Bus_Data[0]_i_7 (\IP2Bus_Data[0]_i_7 ),
        .\IP2Bus_Data[0]_i_94 (\IP2Bus_Data[0]_i_94 ),
        .\IP2Bus_Data[10]_i_2 (\IP2Bus_Data[10]_i_2 ),
        .\IP2Bus_Data[11]_i_16 (\IP2Bus_Data[11]_i_16 ),
        .\IP2Bus_Data[11]_i_21 (\IP2Bus_Data[11]_i_21 ),
        .\IP2Bus_Data[11]_i_3 (\IP2Bus_Data[11]_i_3 ),
        .\IP2Bus_Data[11]_i_4 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[11]_i_8 (\IP2Bus_Data[11]_i_8 ),
        .\IP2Bus_Data[11]_i_9 (\IP2Bus_Data[11]_i_9 ),
        .\IP2Bus_Data[14]_i_20 (\IP2Bus_Data[14]_i_20 ),
        .\IP2Bus_Data[14]_i_21 (\IP2Bus_Data[14]_i_21 ),
        .\IP2Bus_Data[14]_i_3 (\IP2Bus_Data[14]_i_3 ),
        .\IP2Bus_Data[14]_i_5 (\IP2Bus_Data[14]_i_5 ),
        .\IP2Bus_Data[14]_i_58 (\IP2Bus_Data[14]_i_58 ),
        .\IP2Bus_Data[14]_i_65 (\IP2Bus_Data[14]_i_65 ),
        .\IP2Bus_Data[14]_i_8 (\IP2Bus_Data[14]_i_8 ),
        .\IP2Bus_Data[15]_i_105 (\IP2Bus_Data[15]_i_105 ),
        .\IP2Bus_Data[15]_i_105_0 (\IP2Bus_Data[15]_i_105_0 ),
        .\IP2Bus_Data[15]_i_11 (\IP2Bus_Data[15]_i_11 ),
        .\IP2Bus_Data[15]_i_13 (\IP2Bus_Data[15]_i_13 ),
        .\IP2Bus_Data[15]_i_2 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_21 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_21_0 (\IP2Bus_Data[15]_i_21_0 ),
        .\IP2Bus_Data[15]_i_25 (\IP2Bus_Data[15]_i_25 ),
        .\IP2Bus_Data[15]_i_25_0 (\IP2Bus_Data[15]_i_25_0 ),
        .\IP2Bus_Data[15]_i_26 (\IP2Bus_Data[15]_i_26 ),
        .\IP2Bus_Data[15]_i_26_0 (\IP2Bus_Data[15]_i_26_0 ),
        .\IP2Bus_Data[15]_i_27 (\IP2Bus_Data[15]_i_27 ),
        .\IP2Bus_Data[15]_i_27_0 (\IP2Bus_Data[15]_i_27_0 ),
        .\IP2Bus_Data[15]_i_29 (\IP2Bus_Data[15]_i_29 ),
        .\IP2Bus_Data[15]_i_29_0 (\IP2Bus_Data[15]_i_29_0 ),
        .\IP2Bus_Data[15]_i_29_1 (\IP2Bus_Data[15]_i_29_1 ),
        .\IP2Bus_Data[15]_i_29_2 (\IP2Bus_Data[15]_i_29_2 ),
        .\IP2Bus_Data[15]_i_2_0 (\IP2Bus_Data[15]_i_2_0 ),
        .\IP2Bus_Data[15]_i_2_1 (\IP2Bus_Data[15]_i_2_1 ),
        .\IP2Bus_Data[15]_i_3 (\IP2Bus_Data[15]_i_3 ),
        .\IP2Bus_Data[15]_i_31 (\IP2Bus_Data[15]_i_31 ),
        .\IP2Bus_Data[15]_i_37 (\IP2Bus_Data[15]_i_37 ),
        .\IP2Bus_Data[15]_i_3_0 (\IP2Bus_Data[15]_i_3_0 ),
        .\IP2Bus_Data[15]_i_3_1 (\IP2Bus_Data[15]_i_3_1 ),
        .\IP2Bus_Data[15]_i_4 (\IP2Bus_Data[15]_i_4 ),
        .\IP2Bus_Data[15]_i_4_0 (\IP2Bus_Data[15]_i_4_0 ),
        .\IP2Bus_Data[15]_i_4_1 (\IP2Bus_Data[15]_i_4_1 ),
        .\IP2Bus_Data[15]_i_54 (\IP2Bus_Data[15]_i_54 ),
        .\IP2Bus_Data[15]_i_54_0 (\IP2Bus_Data[15]_i_54_0 ),
        .\IP2Bus_Data[15]_i_55 (\IP2Bus_Data[15]_i_55 ),
        .\IP2Bus_Data[15]_i_56 (\IP2Bus_Data[15]_i_56 ),
        .\IP2Bus_Data[15]_i_57 (\IP2Bus_Data[15]_i_57 ),
        .\IP2Bus_Data[15]_i_57_0 (\IP2Bus_Data[15]_i_57_0 ),
        .\IP2Bus_Data[15]_i_60 (\IP2Bus_Data[15]_i_60 ),
        .\IP2Bus_Data[15]_i_61 (\IP2Bus_Data[15]_i_61 ),
        .\IP2Bus_Data[15]_i_66 (\IP2Bus_Data[15]_i_66 ),
        .\IP2Bus_Data[15]_i_66_0 (\IP2Bus_Data[15]_i_66_0 ),
        .\IP2Bus_Data[15]_i_7 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[15]_i_7_0 (\IP2Bus_Data[15]_i_7_0 ),
        .\IP2Bus_Data[15]_i_7_1 (\IP2Bus_Data[15]_i_7_1 ),
        .\IP2Bus_Data[15]_i_92 (\IP2Bus_Data[15]_i_92 ),
        .\IP2Bus_Data[15]_i_94 (\IP2Bus_Data[15]_i_94 ),
        .\IP2Bus_Data[15]_i_98 (\IP2Bus_Data[15]_i_98 ),
        .\IP2Bus_Data[16]_i_34 (\IP2Bus_Data[16]_i_34 ),
        .\IP2Bus_Data[16]_i_35 (\IP2Bus_Data[16]_i_35 ),
        .\IP2Bus_Data[18]_i_2 (\IP2Bus_Data[18]_i_2 ),
        .\IP2Bus_Data[18]_i_28 (\IP2Bus_Data[18]_i_28 ),
        .\IP2Bus_Data[19]_i_15 (\IP2Bus_Data[19]_i_15 ),
        .\IP2Bus_Data[19]_i_2 (\IP2Bus_Data[19]_i_2 ),
        .\IP2Bus_Data[19]_i_28 (\IP2Bus_Data[19]_i_28 ),
        .\IP2Bus_Data[19]_i_28_0 (\IP2Bus_Data[19]_i_28_0 ),
        .\IP2Bus_Data[19]_i_28_1 (\IP2Bus_Data[19]_i_28_1 ),
        .\IP2Bus_Data[19]_i_2_0 (\IP2Bus_Data[19]_i_2_0 ),
        .\IP2Bus_Data[19]_i_34 (\IP2Bus_Data[19]_i_34 ),
        .\IP2Bus_Data[19]_i_34_0 (\IP2Bus_Data[19]_i_34_0 ),
        .\IP2Bus_Data[19]_i_34_1 (\IP2Bus_Data[19]_i_34_1 ),
        .\IP2Bus_Data[19]_i_36 (\IP2Bus_Data[19]_i_36 ),
        .\IP2Bus_Data[19]_i_36_0 (\IP2Bus_Data[19]_i_36_0 ),
        .\IP2Bus_Data[19]_i_36_1 (\IP2Bus_Data[19]_i_36_1 ),
        .\IP2Bus_Data[19]_i_40 (\IP2Bus_Data[19]_i_40 ),
        .\IP2Bus_Data[19]_i_60 (\IP2Bus_Data[19]_i_60 ),
        .\IP2Bus_Data[19]_i_8 (\IP2Bus_Data[19]_i_8 ),
        .\IP2Bus_Data[19]_i_9 (\IP2Bus_Data[19]_i_9 ),
        .\IP2Bus_Data[1]_i_106 (\IP2Bus_Data[1]_i_106 ),
        .\IP2Bus_Data[1]_i_12 (\IP2Bus_Data[1]_i_12 ),
        .\IP2Bus_Data[1]_i_12_0 (\IP2Bus_Data[1]_i_12_0 ),
        .\IP2Bus_Data[1]_i_12_1 (\IP2Bus_Data[1]_i_12_1 ),
        .\IP2Bus_Data[1]_i_15 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_16 (\IP2Bus_Data[1]_i_16 ),
        .\IP2Bus_Data[1]_i_16_0 (\IP2Bus_Data[1]_i_16_0 ),
        .\IP2Bus_Data[1]_i_17 (\IP2Bus_Data[1]_i_17 ),
        .\IP2Bus_Data[1]_i_17_0 (\IP2Bus_Data[1]_i_17_0 ),
        .\IP2Bus_Data[1]_i_17_1 (\IP2Bus_Data[1]_i_17_1 ),
        .\IP2Bus_Data[1]_i_17_2 (\IP2Bus_Data[1]_i_17_2 ),
        .\IP2Bus_Data[1]_i_20 (\IP2Bus_Data[1]_i_20 ),
        .\IP2Bus_Data[1]_i_20_0 (\IP2Bus_Data[1]_i_20_0 ),
        .\IP2Bus_Data[1]_i_24 (\IP2Bus_Data[1]_i_24 ),
        .\IP2Bus_Data[1]_i_24_0 (\IP2Bus_Data[1]_i_24_0 ),
        .\IP2Bus_Data[1]_i_25 (\IP2Bus_Data[1]_i_25 ),
        .\IP2Bus_Data[1]_i_25_0 (\IP2Bus_Data[1]_i_25_0 ),
        .\IP2Bus_Data[1]_i_28 (\IP2Bus_Data[1]_i_28 ),
        .\IP2Bus_Data[1]_i_30 (\IP2Bus_Data[1]_i_30 ),
        .\IP2Bus_Data[1]_i_30_0 (\IP2Bus_Data[1]_i_30_0 ),
        .\IP2Bus_Data[1]_i_31 (\IP2Bus_Data[1]_i_31 ),
        .\IP2Bus_Data[1]_i_31_0 (\IP2Bus_Data[1]_i_31_0 ),
        .\IP2Bus_Data[1]_i_35 (\IP2Bus_Data[1]_i_35 ),
        .\IP2Bus_Data[1]_i_35_0 (\IP2Bus_Data[1]_i_35_0 ),
        .\IP2Bus_Data[1]_i_35_1 (\IP2Bus_Data[1]_i_35_1 ),
        .\IP2Bus_Data[1]_i_35_2 (\IP2Bus_Data[1]_i_35_2 ),
        .\IP2Bus_Data[1]_i_36 (\IP2Bus_Data[1]_i_36 ),
        .\IP2Bus_Data[1]_i_4 (\IP2Bus_Data[1]_i_4 ),
        .\IP2Bus_Data[1]_i_51 (\IP2Bus_Data[1]_i_51 ),
        .\IP2Bus_Data[1]_i_51_0 (\IP2Bus_Data[1]_i_51_0 ),
        .\IP2Bus_Data[1]_i_51_1 (\IP2Bus_Data[1]_i_51_1 ),
        .\IP2Bus_Data[1]_i_51_2 (\IP2Bus_Data[1]_i_51_2 ),
        .\IP2Bus_Data[1]_i_53 (\IP2Bus_Data[1]_i_53 ),
        .\IP2Bus_Data[1]_i_53_0 (\IP2Bus_Data[1]_i_53_0 ),
        .\IP2Bus_Data[1]_i_53_1 (\IP2Bus_Data[1]_i_53_1 ),
        .\IP2Bus_Data[1]_i_53_2 (\IP2Bus_Data[1]_i_53_2 ),
        .\IP2Bus_Data[1]_i_53_3 (\IP2Bus_Data[1]_i_53_3 ),
        .\IP2Bus_Data[1]_i_57 (\IP2Bus_Data[1]_i_57 ),
        .\IP2Bus_Data[1]_i_57_0 (\IP2Bus_Data[1]_i_57_0 ),
        .\IP2Bus_Data[1]_i_57_1 (\IP2Bus_Data[1]_i_57_1 ),
        .\IP2Bus_Data[1]_i_57_2 (\IP2Bus_Data[1]_i_57_2 ),
        .\IP2Bus_Data[1]_i_58 (\IP2Bus_Data[1]_i_58 ),
        .\IP2Bus_Data[1]_i_61 (\IP2Bus_Data[1]_i_61 ),
        .\IP2Bus_Data[1]_i_61_0 (\IP2Bus_Data[1]_i_61_0 ),
        .\IP2Bus_Data[1]_i_65 (\IP2Bus_Data[1]_i_65 ),
        .\IP2Bus_Data[1]_i_65_0 (\IP2Bus_Data[1]_i_65_0 ),
        .\IP2Bus_Data[1]_i_65_1 (\IP2Bus_Data[1]_i_65_1 ),
        .\IP2Bus_Data[1]_i_67 (\IP2Bus_Data[1]_i_67 ),
        .\IP2Bus_Data[1]_i_67_0 (\IP2Bus_Data[1]_i_67_0 ),
        .\IP2Bus_Data[1]_i_9 (\IP2Bus_Data[1]_i_9 ),
        .\IP2Bus_Data[1]_i_97 (\IP2Bus_Data[1]_i_97 ),
        .\IP2Bus_Data[1]_i_9_0 (\IP2Bus_Data[1]_i_9_0 ),
        .\IP2Bus_Data[23]_i_13 (\IP2Bus_Data[23]_i_13 ),
        .\IP2Bus_Data[23]_i_2 (\IP2Bus_Data[23]_i_2 ),
        .\IP2Bus_Data[23]_i_24 (\IP2Bus_Data[23]_i_24 ),
        .\IP2Bus_Data[23]_i_3 (\IP2Bus_Data[23]_i_3 ),
        .\IP2Bus_Data[23]_i_34 (\IP2Bus_Data[23]_i_34 ),
        .\IP2Bus_Data[23]_i_5 (\IP2Bus_Data[23]_i_5 ),
        .\IP2Bus_Data[23]_i_50 (\IP2Bus_Data[23]_i_50 ),
        .\IP2Bus_Data[23]_i_52 (\IP2Bus_Data[23]_i_52 ),
        .\IP2Bus_Data[23]_i_52_0 (\IP2Bus_Data[23]_i_52_0 ),
        .\IP2Bus_Data[23]_i_5_0 (\IP2Bus_Data[23]_i_5_0 ),
        .\IP2Bus_Data[23]_i_70 (\IP2Bus_Data[23]_i_70 ),
        .\IP2Bus_Data[23]_i_9 (\IP2Bus_Data[23]_i_9 ),
        .\IP2Bus_Data[25]_i_10 (\IP2Bus_Data[25]_i_10 ),
        .\IP2Bus_Data[25]_i_10_0 (\IP2Bus_Data[25]_i_10_0 ),
        .\IP2Bus_Data[25]_i_10_1 (\IP2Bus_Data[25]_i_10_1 ),
        .\IP2Bus_Data[25]_i_22 (\IP2Bus_Data[25]_i_22 ),
        .\IP2Bus_Data[29]_i_17 (\IP2Bus_Data[29]_i_17 ),
        .\IP2Bus_Data[2]_i_10 (\IP2Bus_Data[2]_i_10 ),
        .\IP2Bus_Data[2]_i_104 (\IP2Bus_Data[2]_i_104 ),
        .\IP2Bus_Data[2]_i_10_0 (\IP2Bus_Data[2]_i_10_0 ),
        .\IP2Bus_Data[2]_i_10_1 (\IP2Bus_Data[2]_i_10_1 ),
        .\IP2Bus_Data[2]_i_10_2 (\IP2Bus_Data[2]_i_10_2 ),
        .\IP2Bus_Data[2]_i_10_3 (\IP2Bus_Data[2]_i_10_3 ),
        .\IP2Bus_Data[2]_i_11 (\IP2Bus_Data[2]_i_11 ),
        .\IP2Bus_Data[2]_i_11_0 (\IP2Bus_Data[2]_i_11_0 ),
        .\IP2Bus_Data[2]_i_11_1 (\IP2Bus_Data[2]_i_11_1 ),
        .\IP2Bus_Data[2]_i_11_2 (\IP2Bus_Data[2]_i_11_2 ),
        .\IP2Bus_Data[2]_i_122 (\IP2Bus_Data[2]_i_122 ),
        .\IP2Bus_Data[2]_i_122_0 (\IP2Bus_Data[2]_i_122_0 ),
        .\IP2Bus_Data[2]_i_122_1 (\IP2Bus_Data[2]_i_122_1 ),
        .\IP2Bus_Data[2]_i_125 (\IP2Bus_Data[2]_i_125 ),
        .\IP2Bus_Data[2]_i_126 (\IP2Bus_Data[2]_i_126 ),
        .\IP2Bus_Data[2]_i_132 (\IP2Bus_Data[2]_i_132 ),
        .\IP2Bus_Data[2]_i_14 (\IP2Bus_Data[2]_i_14 ),
        .\IP2Bus_Data[2]_i_15 (\IP2Bus_Data[2]_i_15 ),
        .\IP2Bus_Data[2]_i_15_0 (\IP2Bus_Data[2]_i_15_0 ),
        .\IP2Bus_Data[2]_i_15_1 (\IP2Bus_Data[2]_i_15_1 ),
        .\IP2Bus_Data[2]_i_17 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[2]_i_17_0 (\IP2Bus_Data[2]_i_17_0 ),
        .\IP2Bus_Data[2]_i_19 (\IP2Bus_Data[2]_i_19 ),
        .\IP2Bus_Data[2]_i_28 (\IP2Bus_Data[2]_i_28 ),
        .\IP2Bus_Data[2]_i_3 (\IP2Bus_Data[2]_i_3 ),
        .\IP2Bus_Data[2]_i_31 (\IP2Bus_Data[2]_i_31 ),
        .\IP2Bus_Data[2]_i_31_0 (\IP2Bus_Data[2]_i_31_0 ),
        .\IP2Bus_Data[2]_i_31_1 (\IP2Bus_Data[2]_i_31_1 ),
        .\IP2Bus_Data[2]_i_31_2 (\IP2Bus_Data[2]_i_31_2 ),
        .\IP2Bus_Data[2]_i_31_3 (\IP2Bus_Data[2]_i_31_3 ),
        .\IP2Bus_Data[2]_i_33 (\IP2Bus_Data[2]_i_33 ),
        .\IP2Bus_Data[2]_i_33_0 (\IP2Bus_Data[2]_i_33_0 ),
        .\IP2Bus_Data[2]_i_35 (\IP2Bus_Data[2]_i_35 ),
        .\IP2Bus_Data[2]_i_37 (\IP2Bus_Data[2]_i_37 ),
        .\IP2Bus_Data[2]_i_4 (\IP2Bus_Data[2]_i_4 ),
        .\IP2Bus_Data[2]_i_40 (\IP2Bus_Data[2]_i_40 ),
        .\IP2Bus_Data[2]_i_40_0 (\IP2Bus_Data[2]_i_40_0 ),
        .\IP2Bus_Data[2]_i_40_1 (\IP2Bus_Data[2]_i_40_1 ),
        .\IP2Bus_Data[2]_i_43 (\IP2Bus_Data[2]_i_43 ),
        .\IP2Bus_Data[2]_i_49 (\IP2Bus_Data[2]_i_49 ),
        .\IP2Bus_Data[2]_i_5 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_50 (\IP2Bus_Data[2]_i_50 ),
        .\IP2Bus_Data[2]_i_56 (\IP2Bus_Data[2]_i_56 ),
        .\IP2Bus_Data[2]_i_5_0 (\IP2Bus_Data[2]_i_5_0 ),
        .\IP2Bus_Data[2]_i_60 (\IP2Bus_Data[2]_i_60 ),
        .\IP2Bus_Data[2]_i_64 (\IP2Bus_Data[2]_i_64 ),
        .\IP2Bus_Data[2]_i_69 (\IP2Bus_Data[2]_i_69 ),
        .\IP2Bus_Data[2]_i_7 (\IP2Bus_Data[2]_i_7 ),
        .\IP2Bus_Data[2]_i_7_0 (\IP2Bus_Data[2]_i_7_0 ),
        .\IP2Bus_Data[2]_i_7_1 (\IP2Bus_Data[2]_i_7_1 ),
        .\IP2Bus_Data[2]_i_81 (\IP2Bus_Data[2]_i_81 ),
        .\IP2Bus_Data[2]_i_86 (\IP2Bus_Data[2]_i_86 ),
        .\IP2Bus_Data[30]_i_27 (\IP2Bus_Data[30]_i_27 ),
        .\IP2Bus_Data[31]_i_18 (\IP2Bus_Data[31]_i_18 ),
        .\IP2Bus_Data[31]_i_18_0 (\IP2Bus_Data[31]_i_18_0 ),
        .\IP2Bus_Data[31]_i_23 (\IP2Bus_Data[31]_i_23 ),
        .\IP2Bus_Data[31]_i_23_0 (\IP2Bus_Data[31]_i_23_0 ),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data[31]_i_3_0 (\IP2Bus_Data[31]_i_3_0 ),
        .\IP2Bus_Data[31]_i_3_1 (\IP2Bus_Data[31]_i_3_1 ),
        .\IP2Bus_Data[31]_i_3_2 (\IP2Bus_Data[31]_i_3_2 ),
        .\IP2Bus_Data[31]_i_4 (\IP2Bus_Data[31]_i_4 ),
        .\IP2Bus_Data[31]_i_6 (\IP2Bus_Data[31]_i_6 ),
        .\IP2Bus_Data[31]_i_6_0 (\IP2Bus_Data[31]_i_6_0 ),
        .\IP2Bus_Data[31]_i_6_1 (\IP2Bus_Data[31]_i_6_1 ),
        .\IP2Bus_Data[31]_i_6_2 (\IP2Bus_Data[31]_i_6_2 ),
        .\IP2Bus_Data[31]_i_7 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_8 (\IP2Bus_Data[31]_i_8 ),
        .\IP2Bus_Data[31]_i_8_0 (\IP2Bus_Data[31]_i_8_0 ),
        .\IP2Bus_Data[31]_i_9 (\IP2Bus_Data[31]_i_9 ),
        .\IP2Bus_Data[31]_i_9_0 (\IP2Bus_Data[31]_i_9_0 ),
        .\IP2Bus_Data[3]_i_10 (\IP2Bus_Data[3]_i_10 ),
        .\IP2Bus_Data[3]_i_12 (\IP2Bus_Data[3]_i_12 ),
        .\IP2Bus_Data[3]_i_12_0 (\IP2Bus_Data[3]_i_12_0 ),
        .\IP2Bus_Data[3]_i_14 (\IP2Bus_Data[3]_i_14 ),
        .\IP2Bus_Data[3]_i_14_0 (\IP2Bus_Data[3]_i_14_0 ),
        .\IP2Bus_Data[3]_i_17 (\IP2Bus_Data[3]_i_17 ),
        .\IP2Bus_Data[3]_i_18 (\IP2Bus_Data[3]_i_18 ),
        .\IP2Bus_Data[3]_i_21 (\IP2Bus_Data[3]_i_21 ),
        .\IP2Bus_Data[3]_i_21_0 (\IP2Bus_Data[3]_i_21_0 ),
        .\IP2Bus_Data[3]_i_21_1 (\IP2Bus_Data[3]_i_21_1 ),
        .\IP2Bus_Data[3]_i_21_2 (\IP2Bus_Data[3]_i_21_2 ),
        .\IP2Bus_Data[3]_i_24 (\IP2Bus_Data[3]_i_24 ),
        .\IP2Bus_Data[3]_i_24_0 (\IP2Bus_Data[3]_i_24_0 ),
        .\IP2Bus_Data[3]_i_27 (\IP2Bus_Data[3]_i_27 ),
        .\IP2Bus_Data[3]_i_29 (\IP2Bus_Data[3]_i_29 ),
        .\IP2Bus_Data[3]_i_29_0 (\IP2Bus_Data[3]_i_29_0 ),
        .\IP2Bus_Data[3]_i_31 (\IP2Bus_Data[3]_i_31 ),
        .\IP2Bus_Data[3]_i_32 (\IP2Bus_Data[3]_i_32 ),
        .\IP2Bus_Data[3]_i_32_0 (\IP2Bus_Data[3]_i_32_0 ),
        .\IP2Bus_Data[3]_i_4 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_48 (\IP2Bus_Data[3]_i_48 ),
        .\IP2Bus_Data[3]_i_5 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_62 (\IP2Bus_Data[3]_i_62 ),
        .\IP2Bus_Data[3]_i_62_0 (\IP2Bus_Data[3]_i_62_0 ),
        .\IP2Bus_Data[3]_i_62_1 (\IP2Bus_Data[3]_i_62_1 ),
        .\IP2Bus_Data[3]_i_7 (\IP2Bus_Data[3]_i_7 ),
        .\IP2Bus_Data[3]_i_71 (\IP2Bus_Data[3]_i_71 ),
        .\IP2Bus_Data[3]_i_80 (\IP2Bus_Data[3]_i_80 ),
        .\IP2Bus_Data[4]_i_19 (\IP2Bus_Data[4]_i_19 ),
        .\IP2Bus_Data[4]_i_19_0 (\IP2Bus_Data[4]_i_19_0 ),
        .\IP2Bus_Data[4]_i_20 (\IP2Bus_Data[4]_i_20 ),
        .\IP2Bus_Data[4]_i_20_0 (\IP2Bus_Data[4]_i_20_0 ),
        .\IP2Bus_Data[4]_i_20_1 (\IP2Bus_Data[4]_i_20_1 ),
        .\IP2Bus_Data[4]_i_20_2 (\IP2Bus_Data[4]_i_20_2 ),
        .\IP2Bus_Data[4]_i_5 (\IP2Bus_Data[4]_i_5 ),
        .\IP2Bus_Data[5]_i_17 (\IP2Bus_Data[5]_i_17 ),
        .\IP2Bus_Data[5]_i_17_0 (\IP2Bus_Data[5]_i_17_0 ),
        .\IP2Bus_Data[5]_i_5 (\IP2Bus_Data[5]_i_5 ),
        .\IP2Bus_Data[6]_i_5 (\IP2Bus_Data[6]_i_5 ),
        .\IP2Bus_Data[7]_i_2 (\IP2Bus_Data[7]_i_2 ),
        .\IP2Bus_Data[7]_i_39 (\IP2Bus_Data[7]_i_39 ),
        .\IP2Bus_Data_reg[0]_i_17 (\IP2Bus_Data_reg[0]_i_17 ),
        .\IP2Bus_Data_reg[0]_i_17_0 (\IP2Bus_Data_reg[0]_i_17_0 ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data_reg[11] ),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data_reg[15] ),
        .\IP2Bus_Data_reg[15]_0 (\IP2Bus_Data_reg[15]_0 ),
        .\IP2Bus_Data_reg[15]_1 (\IP2Bus_Data_reg[15]_1 ),
        .\IP2Bus_Data_reg[18] (\IP2Bus_Data_reg[18] ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[19]_0 (\IP2Bus_Data_reg[19]_0 ),
        .\IP2Bus_Data_reg[23] (\IP2Bus_Data_reg[23] ),
        .\IP2Bus_Data_reg[23]_0 (\IP2Bus_Data_reg[23]_0 ),
        .\IP2Bus_Data_reg[23]_1 (\IP2Bus_Data_reg[23]_1 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[8] (\IP2Bus_Data_reg[8] ),
        .Q(Q),
        .SR(SR),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .access_type_reg_5(access_type_reg_5),
        .access_type_reg_6(access_type_reg_6),
        .adc00_cal_freeze_reg(adc00_cal_freeze_reg),
        .adc00_cm_overvol_irq(adc00_cm_overvol_irq),
        .adc00_cm_undervol_irq(adc00_cm_undervol_irq),
        .adc00_disable_cal_freeze_input_reg(adc00_disable_cal_freeze_input_reg),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc01_cm_undervol_irq(adc01_cm_undervol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc02_cm_undervol_irq(adc02_cm_undervol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_cm_overvol_irq(adc03_cm_overvol_irq),
        .adc03_cm_undervol_irq(adc03_cm_undervol_irq),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_irq_sync),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_drp_gnt(adc0_drp_gnt),
        .adc0_drp_req(adc0_drp_req),
        .adc0_dsa_update_reg(adc0_dsa_update_reg),
        .adc0_dsa_update_reg_reg(adc0_dsa_update_reg_reg),
        .adc0_dsa_update_reg_reg_0(adc0_dsa_update_reg_reg_0),
        .adc0_por_req(adc0_por_req),
        .adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .adc10_cm_overvol_irq(adc10_cm_overvol_irq),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc11_cm_overvol_irq(adc11_cm_overvol_irq),
        .adc11_cm_undervol_irq(adc11_cm_undervol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc12_cm_overvol_irq(adc12_cm_overvol_irq),
        .adc12_cm_undervol_irq(adc12_cm_undervol_irq),
        .adc12_disable_tdd_mode_input(adc12_disable_tdd_mode_input),
        .adc12_disable_tdd_obs_input(adc12_disable_tdd_obs_input),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_sync(adc12_irq_sync),
        .adc12_tdd_obs_reg(adc12_tdd_obs_reg),
        .adc13_cm_undervol_irq(adc13_cm_undervol_irq),
        .adc13_irq_en(adc13_irq_en),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_drp_gnt(adc1_drp_gnt),
        .adc1_drp_req(adc1_drp_req),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc21_cm_overvol_irq(adc21_cm_overvol_irq),
        .adc21_cm_undervol_irq(adc21_cm_undervol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc22_cm_overvol_irq(adc22_cm_overvol_irq),
        .adc22_cm_undervol_irq(adc22_cm_undervol_irq),
        .adc22_disable_tdd_mode_input(adc22_disable_tdd_mode_input),
        .adc22_disable_tdd_obs_input(adc22_disable_tdd_obs_input),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_irq_sync),
        .adc22_tdd_obs_reg(adc22_tdd_obs_reg),
        .adc23_cm_overvol_irq(adc23_cm_overvol_irq),
        .adc23_cm_undervol_irq(adc23_cm_undervol_irq),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_drp_gnt(adc2_drp_gnt),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc30_cm_overvol_irq(adc30_cm_overvol_irq),
        .adc30_cm_undervol_irq(adc30_cm_undervol_irq),
        .adc30_disable_tdd_obs_input_reg(adc30_disable_tdd_obs_input_reg),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc31_cm_overvol_irq(adc31_cm_overvol_irq),
        .adc31_cm_undervol_irq(adc31_cm_undervol_irq),
        .adc31_disable_tdd_obs_input_reg(adc31_disable_tdd_obs_input_reg),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc32_cm_overvol_irq(adc32_cm_overvol_irq),
        .adc32_cm_undervol_irq(adc32_cm_undervol_irq),
        .adc32_disable_tdd_obs_input_reg(adc32_disable_tdd_obs_input_reg),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_irq_sync),
        .adc33_cm_overvol_irq(adc33_cm_overvol_irq),
        .adc33_cm_undervol_irq(adc33_cm_undervol_irq),
        .adc33_disable_tdd_obs_input_reg(adc33_disable_tdd_obs_input_reg),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .\adc3_calibration_delay_i_reg[0] (\adc3_calibration_delay_i_reg[0] ),
        .\adc3_calibration_shift0_reg[0] (\adc3_calibration_shift0_reg[0] ),
        .\adc3_calibration_shift1_reg[0] (\adc3_calibration_shift1_reg[0] ),
        .\adc3_calibration_shift2_reg[0] (\adc3_calibration_shift2_reg[0] ),
        .\adc3_calibration_shift3_reg[0] (\adc3_calibration_shift3_reg[0] ),
        .\adc3_calibration_shift4_reg[0] (\adc3_calibration_shift4_reg[0] ),
        .\adc3_calibration_timer_i_reg[0] (\adc3_calibration_timer_i_reg[0] ),
        .\adc3_clk_detect_reg[0] (\adc3_clk_detect_reg[0] ),
        .\adc3_cmn_en_reg[0] (\adc3_cmn_en_reg[0] ),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(adc3_cmn_irq_en_reg),
        .adc3_drp_gnt(adc3_drp_gnt),
        .adc3_drp_we(adc3_drp_we),
        .\adc3_fifo_disable_reg[0] (\adc3_fifo_disable_reg[0] ),
        .adc3_master_irq0(adc3_master_irq0),
        .\adc3_multi_band_reg[0] (\adc3_multi_band_reg[0] ),
        .adc3_reset(adc3_reset),
        .adc3_reset_reg(adc3_reset_reg),
        .adc3_restart(adc3_restart),
        .adc3_restart_reg(adc3_restart_reg),
        .\adc3_sample_rate_reg[0] (\adc3_sample_rate_reg[0] ),
        .\adc3_sim_level_reg[0] (\adc3_sim_level_reg[0] ),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .\adc3_slice1_irq_en_reg[2] (\adc3_slice1_irq_en_reg[2] ),
        .\adc3_slice2_irq_en_reg[2] (\adc3_slice2_irq_en_reg[2] ),
        .\adc3_slice3_irq_en_reg[2] (\adc3_slice3_irq_en_reg[2] ),
        .\adc3_start_stage_reg[0] (\adc3_start_stage_reg[0] ),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg(axi_RdAck_r_reg),
        .axi_read_req_r_reg(axi_read_req_r_reg),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .axi_read_req_r_reg_1(axi_read_req_r_reg_1),
        .axi_read_req_r_reg_10(axi_read_req_r_reg_10),
        .axi_read_req_r_reg_11(axi_read_req_r_reg_11),
        .axi_read_req_r_reg_12(axi_read_req_r_reg_12),
        .axi_read_req_r_reg_13(axi_read_req_r_reg_13),
        .axi_read_req_r_reg_2(axi_read_req_r_reg_2),
        .axi_read_req_r_reg_3(axi_read_req_r_reg_3),
        .axi_read_req_r_reg_4(axi_read_req_r_reg_4),
        .axi_read_req_r_reg_5(axi_read_req_r_reg_5),
        .axi_read_req_r_reg_6(axi_read_req_r_reg_6),
        .axi_read_req_r_reg_7(axi_read_req_r_reg_7),
        .axi_read_req_r_reg_8(axi_read_req_r_reg_8),
        .axi_read_req_r_reg_9(axi_read_req_r_reg_9),
        .axi_timeout_en_reg(axi_timeout_en_reg),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank0_write(bank0_write),
        .bank11_write(bank11_write),
        .bank13_write(bank13_write),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank5_write(bank5_write),
        .bank7_write(bank7_write),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[11]_0 (\bus2ip_addr_reg_reg[11] ),
        .\bus2ip_addr_reg_reg[12]_0 (\bus2ip_addr_reg_reg[12] ),
        .\bus2ip_addr_reg_reg[13]_0 (\bus2ip_addr_reg_reg[13] ),
        .\bus2ip_addr_reg_reg[14]_0 (\bus2ip_addr_reg_reg[14] ),
        .\bus2ip_addr_reg_reg[14]_1 (\bus2ip_addr_reg_reg[14]_1 ),
        .\bus2ip_addr_reg_reg[14]_2 (\bus2ip_addr_reg_reg[14]_2 ),
        .\bus2ip_addr_reg_reg[14]_3 (\bus2ip_addr_reg_reg[14]_0 ),
        .\bus2ip_addr_reg_reg[15]_0 (\bus2ip_addr_reg_reg[15] ),
        .\bus2ip_addr_reg_reg[15]_1 (\bus2ip_addr_reg_reg[15]_0 [1]),
        .\bus2ip_addr_reg_reg[16]_0 (\bus2ip_addr_reg_reg[16]_0 ),
        .\bus2ip_addr_reg_reg[16]_1 (\bus2ip_addr_reg_reg[16]_2 ),
        .\bus2ip_addr_reg_reg[16]_2 (\bus2ip_addr_reg_reg[16]_1 ),
        .\bus2ip_addr_reg_reg[16]_3 (\bus2ip_addr_reg_reg[16] [3]),
        .\bus2ip_addr_reg_reg[16]_4 ({\bus2ip_addr_reg_reg[16] [5:4],\bus2ip_addr_reg_reg[16] [1:0]}),
        .\bus2ip_addr_reg_reg[17]_0 (\bus2ip_addr_reg_reg[17] ),
        .\bus2ip_addr_reg_reg[3]_0 (\bus2ip_addr_reg_reg[3] ),
        .\bus2ip_addr_reg_reg[5]_0 (\bus2ip_addr_reg_reg[5] ),
        .\bus2ip_addr_reg_reg[5]_1 (\bus2ip_addr_reg_reg[16] [2]),
        .\bus2ip_addr_reg_reg[9]_0 (\bus2ip_addr_reg_reg[15]_0 [0]),
        .\bus2ip_addr_reg_reg[9]_1 (\bus2ip_addr_reg_reg[9]_0 ),
        .\bus2ip_addr_reg_reg[9]_2 (\bus2ip_addr_reg_reg[9] ),
        .const_req_adc0(const_req_adc0),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_sync(dac00_irq_sync),
        .dac01_irq_en(dac01_irq_en),
        .dac01_irq_sync(dac01_irq_sync),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_cmn_irq_en(dac0_cmn_irq_en),
        .dac0_drp_req(dac0_drp_req),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .\dac0_ref_clk_freq_reg[0] (\dac0_ref_clk_freq_reg[0] ),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_drp_gnt(dac1_drp_gnt),
        .dac1_drp_req(dac1_drp_req),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac20_irq_en(dac20_irq_en),
        .dac20_irq_sync(dac20_irq_sync),
        .dac21_irq_en(dac21_irq_en),
        .dac21_irq_sync(dac21_irq_sync),
        .dac22_irq_en(dac22_irq_en),
        .dac22_irq_sync(dac22_irq_sync),
        .dac23_irq_en(dac23_irq_en),
        .dac23_irq_sync(dac23_irq_sync),
        .dac2_cmn_irq_en(dac2_cmn_irq_en),
        .dac2_drp_gnt(dac2_drp_gnt),
        .dac2_drp_we(dac2_drp_we),
        .dac2_fifo_disable(dac2_fifo_disable),
        .dac2_reset(dac2_reset),
        .dac2_restart(dac2_restart),
        .dac30_irq_en(dac30_irq_en),
        .dac30_irq_sync(dac30_irq_sync),
        .dac31_irq_en(dac31_irq_en),
        .dac31_irq_sync(dac31_irq_sync),
        .dac32_irq_en(dac32_irq_en),
        .dac32_irq_sync(dac32_irq_sync),
        .dac33_irq_en(dac33_irq_en),
        .dac33_irq_sync(dac33_irq_sync),
        .dac3_cmn_irq_en(dac3_cmn_irq_en),
        .dac3_drp_gnt(dac3_drp_gnt),
        .dac3_drp_we(dac3_drp_we),
        .\dac3_end_stage_reg[0] (\dac3_end_stage_reg[0] ),
        .dac3_fifo_disable(dac3_fifo_disable),
        .dac3_reset(dac3_reset),
        .dac3_restart(dac3_restart),
        .data21(data21),
        .data21__0(data21__0),
        .data21__1(data21__1),
        .data21__2(data21__2),
        .data21__3(data21__3),
        .data21__4(data21__4),
        .data21__5(data21__5),
        .data22(data22),
        .data22__0(data22__0),
        .data22__1(data22__1),
        .data22__2(data22__2),
        .data22__3(data22__3),
        .data22__4(data22__4),
        .data22__5(data22__5),
        .data23(data23),
        .data23__0(data23__0),
        .data23__1(data23__1),
        .data23__2(data23__2),
        .data23__3(data23__3),
        .data24(data24),
        .data24__0(data24__0),
        .data24__1(data24__1),
        .data24__2(data24__2),
        .data24__3(data24__3),
        .data24__4(data24__4),
        .data25(data25),
        .data26(data26),
        .data27(data27),
        .data28(data28),
        .drp_RdAck_r(drp_RdAck_r),
        .dummy_read_req_reg(dummy_read_req_reg),
        .dummy_read_req_reg_0(dummy_read_req_reg_0),
        .\icount_out[12]_i_4 (\icount_out[12]_i_4 ),
        .\icount_out[12]_i_4_0 (\icount_out[12]_i_4_0 ),
        .\icount_out[12]_i_4_1 (\icount_out[12]_i_4_1 ),
        .\icount_out[12]_i_4_2 (\icount_out[12]_i_4_2 ),
        .\icount_out[12]_i_4_3 (\icount_out[12]_i_4_3 ),
        .\icount_out[12]_i_4_4 (\icount_out[12]_i_4_4 ),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(master_reset_reg),
        .master_reset_reg_0(master_reset_reg_0),
        .master_reset_reg_1(master_reset_reg_1),
        .p_1_out(p_1_out),
        .p_47_in(p_47_in),
        .p_52_in(p_52_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_reg_reg_0(s_axi_arready_reg_reg),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_reg_reg[31]_0 (\s_axi_rdata_reg_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_3(s_axi_wready_reg_i_3),
        .s_axi_wready_reg_i_3_0(s_axi_wready_reg_i_3_0),
        .s_axi_wready_reg_i_4(s_axi_wready_reg_i_4),
        .s_axi_wvalid(s_axi_wvalid),
        .status(status),
        .timeout(timeout),
        .user_drp_drdy(user_drp_drdy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm
   (\trim_code_reg[4]_0 ,
    trim_code,
    \rdata_reg[9] ,
    \trim_code_reg[3]_0 ,
    \trim_code_reg[4]_1 ,
    \trim_code_reg[3]_1 ,
    \trim_code_reg[2]_0 ,
    \trim_code_reg[5]_0 ,
    \trim_code_reg[0]_0 ,
    \trim_code_reg[1]_0 ,
    \trim_code_reg[5]_1 ,
    drp_addr,
    drp_di,
    drp_den,
    drp_wen,
    adc_bgt_req,
    bgt_sm_done_adc,
    \drpdi_por_i_reg[10] ,
    \drpdi_por_i_reg[10]_0 ,
    \drpdi_por_i_reg[10]_1 ,
    Q,
    \drpdi_por_i[0]_i_4 ,
    \drpdi_por_i[1]_i_5 ,
    \drpdi_por_i[0]_i_4_0 ,
    \drpdi_por_i[0]_i_4_1 ,
    \drpdi_por_i_reg[4] ,
    \drpdi_por_i_reg[4]_0 ,
    \drpdi_por_i_reg[4]_1 ,
    \drpdi_por_i_reg[4]_2 ,
    \drpdi_por_i_reg[3] ,
    \drpdi_por_i[1]_i_5_0 ,
    \drpdi_por_i[8]_i_2 ,
    adc0_bgt_reset_i,
    s_axi_aclk,
    adc_bgt_gnt,
    D,
    bgt_sm_start_adc,
    adc_drp_rdy_bgt,
    adc0_sm_reset_i_0,
    \timer_125ns_count_reg[0]_0 ,
    adc0_reset_i,
    p_47_in);
  output \trim_code_reg[4]_0 ;
  output [2:0]trim_code;
  output \rdata_reg[9] ;
  output \trim_code_reg[3]_0 ;
  output \trim_code_reg[4]_1 ;
  output \trim_code_reg[3]_1 ;
  output \trim_code_reg[2]_0 ;
  output \trim_code_reg[5]_0 ;
  output \trim_code_reg[0]_0 ;
  output \trim_code_reg[1]_0 ;
  output \trim_code_reg[5]_1 ;
  output [2:0]drp_addr;
  output [15:0]drp_di;
  output drp_den;
  output drp_wen;
  output adc_bgt_req;
  output bgt_sm_done_adc;
  input \drpdi_por_i_reg[10] ;
  input \drpdi_por_i_reg[10]_0 ;
  input \drpdi_por_i_reg[10]_1 ;
  input [1:0]Q;
  input \drpdi_por_i[0]_i_4 ;
  input \drpdi_por_i[1]_i_5 ;
  input \drpdi_por_i[0]_i_4_0 ;
  input \drpdi_por_i[0]_i_4_1 ;
  input \drpdi_por_i_reg[4] ;
  input \drpdi_por_i_reg[4]_0 ;
  input \drpdi_por_i_reg[4]_1 ;
  input \drpdi_por_i_reg[4]_2 ;
  input \drpdi_por_i_reg[3] ;
  input [0:0]\drpdi_por_i[1]_i_5_0 ;
  input \drpdi_por_i[8]_i_2 ;
  input adc0_bgt_reset_i;
  input s_axi_aclk;
  input adc_bgt_gnt;
  input [7:0]D;
  input bgt_sm_start_adc;
  input adc_drp_rdy_bgt;
  input adc0_sm_reset_i_0;
  input \timer_125ns_count_reg[0]_0 ;
  input adc0_reset_i;
  input [1:0]p_47_in;

  wire [7:0]D;
  wire \FSM_sequential_bgt_sm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_2_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_4_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_5_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_6_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_7_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_8_n_0 ;
  wire [1:0]Q;
  wire adc0_bgt_reset_i;
  wire adc0_reset_i;
  wire adc0_sm_reset_i_0;
  wire adc_bgt_gnt;
  wire adc_bgt_req;
  wire adc_drp_rdy_bgt;
  wire bgt_sm_done_adc;
  wire bgt_sm_start_adc;
  wire [4:0]bgt_sm_state__0;
  wire [4:0]bgt_sm_state__1;
  wire done_i_1_n_0;
  wire [2:0]drp_addr;
  wire [10:5]drp_addr0_in;
  wire \drp_addr[10]_i_1_n_0 ;
  wire drp_den;
  wire drp_den_i_1__0_n_0;
  wire drp_den_i_2_n_0;
  wire [15:0]drp_di;
  wire \drp_di[0]_i_1_n_0 ;
  wire \drp_di[10]_i_1_n_0 ;
  wire \drp_di[11]_i_1_n_0 ;
  wire \drp_di[12]_i_1_n_0 ;
  wire \drp_di[13]_i_1_n_0 ;
  wire \drp_di[14]_i_1_n_0 ;
  wire \drp_di[15]_i_1_n_0 ;
  wire \drp_di[15]_i_2_n_0 ;
  wire \drp_di[1]_i_1_n_0 ;
  wire \drp_di[2]_i_1_n_0 ;
  wire \drp_di[3]_i_1_n_0 ;
  wire \drp_di[4]_i_1_n_0 ;
  wire \drp_di[5]_i_1_n_0 ;
  wire \drp_di[6]_i_1_n_0 ;
  wire \drp_di[7]_i_1_n_0 ;
  wire \drp_di[8]_i_1_n_0 ;
  wire \drp_di[9]_i_1_n_0 ;
  wire drp_gnt_r;
  wire drp_req_i_1_n_0;
  wire drp_req_i_2_n_0;
  wire drp_wen;
  wire drp_wen_i_1_n_0;
  wire \drpdi_por_i[0]_i_4 ;
  wire \drpdi_por_i[0]_i_4_0 ;
  wire \drpdi_por_i[0]_i_4_1 ;
  wire \drpdi_por_i[1]_i_5 ;
  wire [0:0]\drpdi_por_i[1]_i_5_0 ;
  wire \drpdi_por_i[8]_i_2 ;
  wire \drpdi_por_i_reg[10] ;
  wire \drpdi_por_i_reg[10]_0 ;
  wire \drpdi_por_i_reg[10]_1 ;
  wire \drpdi_por_i_reg[3] ;
  wire \drpdi_por_i_reg[4] ;
  wire \drpdi_por_i_reg[4]_0 ;
  wire \drpdi_por_i_reg[4]_1 ;
  wire \drpdi_por_i_reg[4]_2 ;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire [1:0]p_47_in;
  wire [15:9]rdata_ctrl;
  wire \rdata_ctrl[15]_i_1_n_0 ;
  wire \rdata_ctrl[15]_i_2_n_0 ;
  wire \rdata_reg[9] ;
  wire \rdata_status[0]_i_1_n_0 ;
  wire \rdata_status[0]_i_2_n_0 ;
  wire \rdata_status_reg_n_0_[0] ;
  wire s_axi_aclk;
  wire [1:0]sm_count;
  wire \sm_count[0]_i_2_n_0 ;
  wire \sm_count[1]_i_1_n_0 ;
  wire \sm_count[1]_i_3_n_0 ;
  wire \sm_count[1]_i_4_n_0 ;
  wire \sm_count_reg_n_0_[0] ;
  wire \sm_count_reg_n_0_[1] ;
  wire status_i_1_n_0;
  wire status_i_2_n_0;
  wire status_reg_n_0;
  wire [3:0]timer_125ns_count;
  wire [1:0]timer_125ns_count0;
  wire \timer_125ns_count[1]_i_1_n_0 ;
  wire \timer_125ns_count[2]_i_1_n_0 ;
  wire \timer_125ns_count[3]_i_1_n_0 ;
  wire \timer_125ns_count[3]_i_2_n_0 ;
  wire \timer_125ns_count_reg[0]_0 ;
  wire timer_125ns_start_i_1_n_0;
  wire timer_125ns_start_i_2_n_0;
  wire timer_125ns_start_i_3_n_0;
  wire timer_125ns_start_i_4_n_0;
  wire timer_125ns_start_reg_n_0;
  wire [2:0]trim_code;
  wire \trim_code[5]_i_1_n_0 ;
  wire [5:2]trim_code_adc;
  wire \trim_code_reg[0]_0 ;
  wire \trim_code_reg[1]_0 ;
  wire \trim_code_reg[2]_0 ;
  wire \trim_code_reg[3]_0 ;
  wire \trim_code_reg[3]_1 ;
  wire \trim_code_reg[4]_0 ;
  wire \trim_code_reg[4]_1 ;
  wire \trim_code_reg[5]_0 ;
  wire \trim_code_reg[5]_1 ;
  wire [6:1]vbg_ctrl;
  wire \vbg_ctrl[0]_i_1_n_0 ;
  wire \vbg_ctrl[4]_i_2_n_0 ;
  wire \vbg_ctrl[6]_i_1_n_0 ;
  wire \vbg_ctrl[6]_i_3_n_0 ;
  wire \vbg_ctrl[8]_i_1_n_0 ;
  wire \vbg_ctrl[8]_i_3_n_0 ;
  wire \vbg_ctrl[8]_i_4_n_0 ;
  wire \vbg_ctrl_reg_n_0_[0] ;
  wire \vbg_ctrl_reg_n_0_[8] ;

  LUT6 #(
    .INIT(64'h0055015700550155)) 
    \FSM_sequential_bgt_sm_state[0]_i_1 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(\sm_count_reg_n_0_[1] ),
        .O(bgt_sm_state__1[0]));
  LUT6 #(
    .INIT(64'h0000000000ABFF00)) 
    \FSM_sequential_bgt_sm_state[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\sm_count_reg_n_0_[1] ),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(bgt_sm_state__1[1]));
  LUT6 #(
    .INIT(64'h0000000044BAFF00)) 
    \FSM_sequential_bgt_sm_state[2]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[3]),
        .I2(\FSM_sequential_bgt_sm_state[2]_i_2_n_0 ),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(bgt_sm_state__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_bgt_sm_state[2]_i_2 
       (.I0(\sm_count_reg_n_0_[0] ),
        .I1(\sm_count_reg_n_0_[1] ),
        .O(\FSM_sequential_bgt_sm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h003C00F000F000C8)) 
    \FSM_sequential_bgt_sm_state[3]_i_1 
       (.I0(\sm_count_reg_n_0_[1] ),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(bgt_sm_state__1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_bgt_sm_state[4]_i_2 
       (.I0(\FSM_sequential_bgt_sm_state[4]_i_4_n_0 ),
        .I1(bgt_sm_start_adc),
        .I2(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ),
        .I3(\FSM_sequential_bgt_sm_state[4]_i_6_n_0 ),
        .I4(\FSM_sequential_bgt_sm_state[4]_i_7_n_0 ),
        .I5(\FSM_sequential_bgt_sm_state[4]_i_8_n_0 ),
        .O(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000C00000000)) 
    \FSM_sequential_bgt_sm_state[4]_i_3 
       (.I0(status_reg_n_0),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(bgt_sm_state__0[0]),
        .O(bgt_sm_state__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_bgt_sm_state[4]_i_4 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_bgt_sm_state[4]_i_5 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_bgt_sm_state[4]_i_6 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h232222220B0B0B08)) 
    \FSM_sequential_bgt_sm_state[4]_i_7 
       (.I0(\sm_count[1]_i_3_n_0 ),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .I5(bgt_sm_state__0[3]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2200220022302200)) 
    \FSM_sequential_bgt_sm_state[4]_i_8 
       (.I0(adc_drp_rdy_bgt),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .I3(\sm_count[0]_i_2_n_0 ),
        .I4(adc_bgt_gnt),
        .I5(drp_gnt_r),
        .O(\FSM_sequential_bgt_sm_state[4]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[0]),
        .Q(bgt_sm_state__0[0]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[1]),
        .Q(bgt_sm_state__0[1]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[2]),
        .Q(bgt_sm_state__0[2]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[3]),
        .Q(bgt_sm_state__0[3]),
        .R(adc0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[4]),
        .Q(bgt_sm_state__0[4]),
        .R(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    done_i_1
       (.I0(status_reg_n_0),
        .I1(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[2]),
        .I4(adc_drp_rdy_bgt),
        .I5(bgt_sm_done_adc),
        .O(done_i_1_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(bgt_sm_done_adc),
        .R(adc0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h05004101)) 
    \drp_addr[10]_i_1 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[2]),
        .O(\drp_addr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \drp_addr[5]_i_1 
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[3]),
        .O(drp_addr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \drp_addr[6]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .O(drp_addr0_in[6]));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(bgt_sm_state__0[1]),
        .Q(drp_addr[2]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(drp_addr0_in[5]),
        .Q(drp_addr[0]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(drp_addr0_in[6]),
        .Q(drp_addr[1]),
        .R(adc0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h0000DEEF)) 
    drp_den_i_1__0
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(drp_den_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6254)) 
    drp_den_i_2
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[3]),
        .O(drp_den_i_2_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__0_n_0),
        .D(drp_den_i_2_n_0),
        .Q(drp_den),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[0]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .O(\drp_di[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[10]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[10]),
        .O(\drp_di[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[11]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[11]),
        .O(\drp_di[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[12]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[12]),
        .O(\drp_di[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[13]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[13]),
        .O(\drp_di[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[14]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[14]),
        .O(\drp_di[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0100080D)) 
    \drp_di[15]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(\drp_di[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[15]_i_2 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[15]),
        .O(\drp_di[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[0]),
        .O(\drp_di[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[2]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[1]),
        .O(\drp_di[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[3]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[2]),
        .O(\drp_di[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[4]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[3]),
        .O(\drp_di[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[5]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[4]),
        .O(\drp_di[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[6]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[5]),
        .O(\drp_di[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \drp_di[7]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .O(\drp_di[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \drp_di[8]_i_1 
       (.I0(bgt_sm_state__0[2]),
        .I1(\vbg_ctrl_reg_n_0_[8] ),
        .I2(bgt_sm_state__0[3]),
        .O(\drp_di[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[9]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[9]),
        .O(\drp_di[9]_i_1_n_0 ));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[0]_i_1_n_0 ),
        .Q(drp_di[0]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[10]_i_1_n_0 ),
        .Q(drp_di[10]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[11]_i_1_n_0 ),
        .Q(drp_di[11]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[12]_i_1_n_0 ),
        .Q(drp_di[12]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[13]_i_1_n_0 ),
        .Q(drp_di[13]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[14]_i_1_n_0 ),
        .Q(drp_di[14]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[15]_i_2_n_0 ),
        .Q(drp_di[15]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[1]_i_1_n_0 ),
        .Q(drp_di[1]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[2]_i_1_n_0 ),
        .Q(drp_di[2]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[3]_i_1_n_0 ),
        .Q(drp_di[3]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[4]_i_1_n_0 ),
        .Q(drp_di[4]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[5]_i_1_n_0 ),
        .Q(drp_di[5]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[6]_i_1_n_0 ),
        .Q(drp_di[6]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[7]_i_1_n_0 ),
        .Q(drp_di[7]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[8]_i_1_n_0 ),
        .Q(drp_di[8]),
        .R(adc0_bgt_reset_i));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[9]_i_1_n_0 ),
        .Q(drp_di[9]),
        .R(adc0_bgt_reset_i));
  FDRE drp_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc_bgt_gnt),
        .Q(drp_gnt_r),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    drp_req_i_1
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[4]),
        .I2(drp_req_i_2_n_0),
        .I3(adc_bgt_req),
        .O(drp_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h0C00000004000404)) 
    drp_req_i_2
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[4]),
        .I3(adc_drp_rdy_bgt),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(drp_req_i_2_n_0));
  FDRE drp_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_req_i_1_n_0),
        .Q(adc_bgt_req),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h118C)) 
    drp_wen_i_1
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_wen_i_1_n_0));
  FDRE drp_wen_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__0_n_0),
        .D(drp_wen_i_1_n_0),
        .Q(drp_wen),
        .R(adc0_bgt_reset_i));
  LUT5 #(
    .INIT(32'hAAAAAAFB)) 
    \drpdi_por_i[0]_i_7 
       (.I0(\drpdi_por_i[0]_i_4 ),
        .I1(\drpdi_por_i[1]_i_5 ),
        .I2(trim_code[2]),
        .I3(\drpdi_por_i[0]_i_4_0 ),
        .I4(\drpdi_por_i[0]_i_4_1 ),
        .O(\trim_code_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h22222222222A2A2A)) 
    \drpdi_por_i[10]_i_5 
       (.I0(\drpdi_por_i_reg[10] ),
        .I1(\drpdi_por_i_reg[10]_0 ),
        .I2(\drpdi_por_i_reg[10]_1 ),
        .I3(trim_code[2]),
        .I4(trim_code_adc[3]),
        .I5(trim_code_adc[5]),
        .O(\trim_code_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h7447)) 
    \drpdi_por_i[1]_i_8 
       (.I0(trim_code_adc[5]),
        .I1(\drpdi_por_i[1]_i_5 ),
        .I2(\drpdi_por_i[1]_i_5_0 ),
        .I3(Q[0]),
        .O(\trim_code_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \drpdi_por_i[3]_i_3 
       (.I0(\drpdi_por_i_reg[4] ),
        .I1(trim_code_adc[2]),
        .I2(\drpdi_por_i_reg[10]_1 ),
        .I3(\drpdi_por_i_reg[4]_0 ),
        .I4(\drpdi_por_i_reg[3] ),
        .O(\trim_code_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8FFF8000BFFFBFFF)) 
    \drpdi_por_i[4]_i_3 
       (.I0(trim_code_adc[3]),
        .I1(\drpdi_por_i_reg[4] ),
        .I2(\drpdi_por_i_reg[10]_1 ),
        .I3(\drpdi_por_i_reg[4]_0 ),
        .I4(\drpdi_por_i_reg[4]_1 ),
        .I5(\drpdi_por_i_reg[4]_2 ),
        .O(\trim_code_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hFE44EE44)) 
    \drpdi_por_i[5]_i_2 
       (.I0(\drpdi_por_i_reg[10]_1 ),
        .I1(trim_code[0]),
        .I2(trim_code_adc[5]),
        .I3(trim_code[2]),
        .I4(trim_code_adc[3]),
        .O(\trim_code_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0B1B1B1B)) 
    \drpdi_por_i[6]_i_2 
       (.I0(\drpdi_por_i_reg[10]_1 ),
        .I1(trim_code[1]),
        .I2(trim_code_adc[5]),
        .I3(trim_code[2]),
        .I4(trim_code_adc[3]),
        .O(\trim_code_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4444444440000000)) 
    \drpdi_por_i[7]_i_2 
       (.I0(\drpdi_por_i_reg[10]_1 ),
        .I1(\drpdi_por_i_reg[10]_0 ),
        .I2(trim_code_adc[3]),
        .I3(trim_code[2]),
        .I4(trim_code_adc[5]),
        .I5(trim_code_adc[2]),
        .O(\trim_code_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h40550000)) 
    \drpdi_por_i[8]_i_3__0 
       (.I0(\drpdi_por_i_reg[10]_1 ),
        .I1(trim_code_adc[5]),
        .I2(trim_code[2]),
        .I3(trim_code_adc[3]),
        .I4(\drpdi_por_i[8]_i_2 ),
        .O(\trim_code_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A28080A2A280)) 
    \drpdi_por_i[9]_i_4 
       (.I0(\drpdi_por_i_reg[10]_0 ),
        .I1(\drpdi_por_i_reg[10]_1 ),
        .I2(Q[1]),
        .I3(trim_code[2]),
        .I4(trim_code_adc[3]),
        .I5(trim_code_adc[5]),
        .O(\rdata_reg[9] ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rdata_ctrl[15]_i_1 
       (.I0(adc0_bgt_reset_i),
        .I1(bgt_sm_state__0[2]),
        .I2(adc_drp_rdy_bgt),
        .I3(bgt_sm_state__0[1]),
        .I4(\rdata_ctrl[15]_i_2_n_0 ),
        .O(\rdata_ctrl[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata_ctrl[15]_i_2 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\rdata_ctrl[15]_i_2_n_0 ));
  FDRE \rdata_ctrl_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(rdata_ctrl[10]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(rdata_ctrl[11]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(D[4]),
        .Q(rdata_ctrl[12]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(D[5]),
        .Q(rdata_ctrl[13]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(D[6]),
        .Q(rdata_ctrl[14]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(D[7]),
        .Q(rdata_ctrl[15]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(rdata_ctrl[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rdata_status[0]_i_1 
       (.I0(D[0]),
        .I1(\rdata_status[0]_i_2_n_0 ),
        .I2(adc_drp_rdy_bgt),
        .I3(adc0_bgt_reset_i),
        .I4(bgt_sm_state__0[0]),
        .I5(\rdata_status_reg_n_0_[0] ),
        .O(\rdata_status[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata_status[0]_i_2 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .O(\rdata_status[0]_i_2_n_0 ));
  FDRE \rdata_status_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\rdata_status[0]_i_1_n_0 ),
        .Q(\rdata_status_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000101FC0C)) 
    \sm_count[0]_i_1 
       (.I0(\sm_count[0]_i_2_n_0 ),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(\rdata_status_reg_n_0_[0] ),
        .I4(bgt_sm_state__0[4]),
        .I5(\sm_count_reg_n_0_[0] ),
        .O(sm_count[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sm_count[0]_i_2 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\sm_count[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AA30AA00AB)) 
    \sm_count[1]_i_1 
       (.I0(\sm_count[1]_i_3_n_0 ),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[0]),
        .I4(bgt_sm_state__0[3]),
        .I5(bgt_sm_state__0[4]),
        .O(\sm_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \sm_count[1]_i_2 
       (.I0(\sm_count[1]_i_4_n_0 ),
        .I1(\sm_count_reg_n_0_[0] ),
        .I2(\sm_count_reg_n_0_[1] ),
        .O(sm_count[1]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sm_count[1]_i_3 
       (.I0(timer_125ns_count[1]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[0]),
        .I3(timer_125ns_count[3]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\sm_count[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h454045404540454A)) 
    \sm_count[1]_i_4 
       (.I0(bgt_sm_state__0[4]),
        .I1(\rdata_status_reg_n_0_[0] ),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\sm_count[1]_i_4_n_0 ));
  FDRE \sm_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1_n_0 ),
        .D(sm_count[0]),
        .Q(\sm_count_reg_n_0_[0] ),
        .R(adc0_bgt_reset_i));
  FDRE \sm_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1_n_0 ),
        .D(sm_count[1]),
        .Q(\sm_count_reg_n_0_[1] ),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h40FF4000)) 
    status_i_1
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(status_i_2_n_0),
        .I4(status_reg_n_0),
        .O(status_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00004001)) 
    status_i_2
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(status_i_2_n_0));
  FDRE status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_i_1_n_0),
        .Q(status_reg_n_0),
        .R(adc0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \timer_125ns_count[0]_i_1 
       (.I0(timer_125ns_count[0]),
        .O(timer_125ns_count0[0]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFFFEF)) 
    \timer_125ns_count[1]_i_1 
       (.I0(timer_125ns_start_reg_n_0),
        .I1(adc0_sm_reset_i_0),
        .I2(\timer_125ns_count_reg[0]_0 ),
        .I3(adc0_reset_i),
        .I4(p_47_in[1]),
        .I5(p_47_in[0]),
        .O(\timer_125ns_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer_125ns_count[1]_i_2 
       (.I0(timer_125ns_count[0]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[3]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \timer_125ns_count[1]_i_3 
       (.I0(timer_125ns_count[1]),
        .I1(timer_125ns_count[0]),
        .O(timer_125ns_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFA9)) 
    \timer_125ns_count[2]_i_1 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[0]),
        .I3(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer_125ns_count[3]_i_1 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[1]),
        .I3(timer_125ns_count[0]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    \timer_125ns_count[3]_i_2 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[1]),
        .I3(timer_125ns_count[0]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_2_n_0 ));
  FDRE \timer_125ns_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[0]),
        .Q(timer_125ns_count[0]),
        .R(\timer_125ns_count[1]_i_1_n_0 ));
  FDRE \timer_125ns_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[1]),
        .Q(timer_125ns_count[1]),
        .R(\timer_125ns_count[1]_i_1_n_0 ));
  FDRE \timer_125ns_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1_n_0 ),
        .D(\timer_125ns_count[2]_i_1_n_0 ),
        .Q(timer_125ns_count[2]),
        .R(adc0_bgt_reset_i));
  FDRE \timer_125ns_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1_n_0 ),
        .D(\timer_125ns_count[3]_i_2_n_0 ),
        .Q(timer_125ns_count[3]),
        .R(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    timer_125ns_start_i_1
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[2]),
        .I2(adc_drp_rdy_bgt),
        .I3(timer_125ns_start_i_2_n_0),
        .I4(timer_125ns_start_i_3_n_0),
        .I5(timer_125ns_start_reg_n_0),
        .O(timer_125ns_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000015)) 
    timer_125ns_start_i_2
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(timer_125ns_start_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF08000000000000)) 
    timer_125ns_start_i_3
       (.I0(bgt_sm_state__0[1]),
        .I1(timer_125ns_start_i_4_n_0),
        .I2(status_reg_n_0),
        .I3(\rdata_ctrl[15]_i_2_n_0 ),
        .I4(adc_drp_rdy_bgt),
        .I5(bgt_sm_state__0[2]),
        .O(timer_125ns_start_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    timer_125ns_start_i_4
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .O(timer_125ns_start_i_4_n_0));
  FDRE timer_125ns_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timer_125ns_start_i_1_n_0),
        .Q(timer_125ns_start_reg_n_0),
        .R(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \trim_code[5]_i_1 
       (.I0(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ),
        .I1(status_reg_n_0),
        .I2(adc0_bgt_reset_i),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[2]),
        .I5(adc_drp_rdy_bgt),
        .O(\trim_code[5]_i_1_n_0 ));
  FDRE \trim_code_reg[0] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(trim_code[0]),
        .R(1'b0));
  FDRE \trim_code_reg[1] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(trim_code[1]),
        .R(1'b0));
  FDRE \trim_code_reg[2] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(trim_code_adc[2]),
        .R(1'b0));
  FDRE \trim_code_reg[3] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(trim_code_adc[3]),
        .R(1'b0));
  FDRE \trim_code_reg[4] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(trim_code[2]),
        .R(1'b0));
  FDRE \trim_code_reg[5] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(trim_code_adc[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0FF44440400)) 
    \vbg_ctrl[0]_i_1 
       (.I0(\rdata_status_reg_n_0_[0] ),
        .I1(\vbg_ctrl[4]_i_2_n_0 ),
        .I2(adc0_bgt_reset_i),
        .I3(\vbg_ctrl[8]_i_3_n_0 ),
        .I4(\vbg_ctrl[8]_i_4_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[0] ),
        .O(\vbg_ctrl[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \vbg_ctrl[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .O(vbg_ctrl[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h07000800)) 
    \vbg_ctrl[2]_i_1 
       (.I0(\vbg_ctrl_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[1]),
        .O(vbg_ctrl[2]));
  LUT6 #(
    .INIT(64'h007F000000800000)) 
    \vbg_ctrl[3]_i_1 
       (.I0(p_0_in[0]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[1]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(p_0_in[2]),
        .O(vbg_ctrl[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \vbg_ctrl[4]_i_1 
       (.I0(p_0_in[1]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(\vbg_ctrl[4]_i_2_n_0 ),
        .I5(p_0_in[3]),
        .O(vbg_ctrl[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[4]_i_2 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2010)) 
    \vbg_ctrl[5]_i_1 
       (.I0(\vbg_ctrl[6]_i_3_n_0 ),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(p_0_in[4]),
        .O(vbg_ctrl[5]));
  LUT6 #(
    .INIT(64'h000004040000FF00)) 
    \vbg_ctrl[6]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(\FSM_sequential_bgt_sm_state[4]_i_4_n_0 ),
        .I4(adc0_bgt_reset_i),
        .I5(bgt_sm_state__0[2]),
        .O(\vbg_ctrl[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0B000400)) 
    \vbg_ctrl[6]_i_2 
       (.I0(\vbg_ctrl[6]_i_3_n_0 ),
        .I1(p_0_in[4]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[5]),
        .O(vbg_ctrl[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vbg_ctrl[6]_i_3 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .O(\vbg_ctrl[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
    \vbg_ctrl[8]_i_1 
       (.I0(drp_addr0_in[10]),
        .I1(\vbg_ctrl[8]_i_3_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(adc0_bgt_reset_i),
        .I4(\vbg_ctrl[8]_i_4_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[8] ),
        .O(\vbg_ctrl[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[8]_i_2 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[4]),
        .O(drp_addr0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \vbg_ctrl[8]_i_3 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \vbg_ctrl[8]_i_4 
       (.I0(bgt_sm_state__0[2]),
        .I1(adc0_bgt_reset_i),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[8]_i_4_n_0 ));
  FDRE \vbg_ctrl_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[0]_i_1_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[1] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[1]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[2] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[2]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[3] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[3]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[4] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[4]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[5] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[5]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[6] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[6]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[8]_i_1_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_bgt_fsm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm_32
   (trim_code,
    \mem_data_dac0_reg[5] ,
    \mem_data_dac0_reg[10] ,
    \trim_code_reg[2]_0 ,
    \trim_code_reg[0]_0 ,
    \trim_code_reg[3]_0 ,
    \trim_code_reg[4]_0 ,
    \trim_code_reg[1]_0 ,
    drp_addr,
    drp_di,
    drp_den,
    drp_wen,
    dac_bgt_req,
    bgt_sm_done_dac,
    \drpdi_por_i[10]_i_3__0_0 ,
    Q,
    \drpdi_por_i[10]_i_3__0_1 ,
    \drpdi_por_i_reg[5] ,
    \drpdi_por_i[9]_i_2__0_0 ,
    \drpdi_por_i_reg[5]_0 ,
    \drpdi_por_i[10]_i_2 ,
    \drpdi_por_i[6]_i_4__0 ,
    \drpdi_por_i[10]_i_2_0 ,
    \drpdi_por_i[7]_i_2__0 ,
    \drpdi_por_i_reg[9] ,
    \drpdi_por_i_reg[9]_0 ,
    \drpdi_por_i_reg[9]_1 ,
    \drpdi_por_i_reg[4] ,
    \drpdi_por_i[9]_i_2__0_1 ,
    \drpdi_por_i[10]_i_3__0_2 ,
    dac0_bgt_reset_i,
    s_axi_aclk,
    dac_bgt_gnt,
    \rdata_ctrl_reg[15]_0 ,
    bgt_sm_start_dac,
    dac_drp_rdy_bgt,
    dac0_sm_reset_i_1,
    \timer_125ns_count_reg[0]_0 ,
    dac0_reset_i,
    \timer_125ns_count_reg[0]_1 );
  output [5:0]trim_code;
  output \mem_data_dac0_reg[5] ;
  output \mem_data_dac0_reg[10] ;
  output \trim_code_reg[2]_0 ;
  output \trim_code_reg[0]_0 ;
  output \trim_code_reg[3]_0 ;
  output \trim_code_reg[4]_0 ;
  output \trim_code_reg[1]_0 ;
  output [2:0]drp_addr;
  output [15:0]drp_di;
  output drp_den;
  output drp_wen;
  output dac_bgt_req;
  output bgt_sm_done_dac;
  input \drpdi_por_i[10]_i_3__0_0 ;
  input [3:0]Q;
  input [3:0]\drpdi_por_i[10]_i_3__0_1 ;
  input \drpdi_por_i_reg[5] ;
  input \drpdi_por_i[9]_i_2__0_0 ;
  input \drpdi_por_i_reg[5]_0 ;
  input \drpdi_por_i[10]_i_2 ;
  input \drpdi_por_i[6]_i_4__0 ;
  input \drpdi_por_i[10]_i_2_0 ;
  input \drpdi_por_i[7]_i_2__0 ;
  input \drpdi_por_i_reg[9] ;
  input \drpdi_por_i_reg[9]_0 ;
  input \drpdi_por_i_reg[9]_1 ;
  input \drpdi_por_i_reg[4] ;
  input \drpdi_por_i[9]_i_2__0_1 ;
  input \drpdi_por_i[10]_i_3__0_2 ;
  input dac0_bgt_reset_i;
  input s_axi_aclk;
  input dac_bgt_gnt;
  input [7:0]\rdata_ctrl_reg[15]_0 ;
  input bgt_sm_start_dac;
  input dac_drp_rdy_bgt;
  input dac0_sm_reset_i_1;
  input \timer_125ns_count_reg[0]_0 ;
  input dac0_reset_i;
  input [1:0]\timer_125ns_count_reg[0]_1 ;

  wire \FSM_sequential_bgt_sm_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_4__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_6__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_7__0_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_8__0_n_0 ;
  wire [3:0]Q;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_dac;
  wire [4:0]bgt_sm_state__0;
  wire [4:0]bgt_sm_state__1;
  wire dac0_bgt_reset_i;
  wire dac0_reset_i;
  wire dac0_sm_reset_i_1;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire dac_drp_rdy_bgt;
  wire done_i_1__4_n_0;
  wire [2:0]drp_addr;
  wire [10:5]drp_addr0_in;
  wire \drp_addr[10]_i_1__0_n_0 ;
  wire drp_den;
  wire drp_den_i_1__1_n_0;
  wire drp_den_i_2__0_n_0;
  wire [15:0]drp_di;
  wire \drp_di[0]_i_1__0_n_0 ;
  wire \drp_di[10]_i_1__0_n_0 ;
  wire \drp_di[11]_i_1__0_n_0 ;
  wire \drp_di[12]_i_1__0_n_0 ;
  wire \drp_di[13]_i_1__0_n_0 ;
  wire \drp_di[14]_i_1__0_n_0 ;
  wire \drp_di[15]_i_1__0_n_0 ;
  wire \drp_di[15]_i_2__0_n_0 ;
  wire \drp_di[1]_i_1__0_n_0 ;
  wire \drp_di[2]_i_1__0_n_0 ;
  wire \drp_di[3]_i_1__0_n_0 ;
  wire \drp_di[4]_i_1__0_n_0 ;
  wire \drp_di[5]_i_1__0_n_0 ;
  wire \drp_di[6]_i_1__0_n_0 ;
  wire \drp_di[7]_i_1__0_n_0 ;
  wire \drp_di[8]_i_1__0_n_0 ;
  wire \drp_di[9]_i_1__0_n_0 ;
  wire drp_gnt_r;
  wire drp_req_i_1__0_n_0;
  wire drp_req_i_2__0_n_0;
  wire drp_wen;
  wire drp_wen_i_1__0_n_0;
  wire \drpdi_por_i[10]_i_2 ;
  wire \drpdi_por_i[10]_i_2_0 ;
  wire \drpdi_por_i[10]_i_3__0_0 ;
  wire [3:0]\drpdi_por_i[10]_i_3__0_1 ;
  wire \drpdi_por_i[10]_i_3__0_2 ;
  wire \drpdi_por_i[10]_i_5__0_n_0 ;
  wire \drpdi_por_i[10]_i_7_n_0 ;
  wire \drpdi_por_i[5]_i_4_n_0 ;
  wire \drpdi_por_i[6]_i_4__0 ;
  wire \drpdi_por_i[7]_i_2__0 ;
  wire \drpdi_por_i[9]_i_2__0_0 ;
  wire \drpdi_por_i[9]_i_2__0_1 ;
  wire \drpdi_por_i[9]_i_3__0_n_0 ;
  wire \drpdi_por_i[9]_i_4__0_n_0 ;
  wire \drpdi_por_i_reg[4] ;
  wire \drpdi_por_i_reg[5] ;
  wire \drpdi_por_i_reg[5]_0 ;
  wire \drpdi_por_i_reg[9] ;
  wire \drpdi_por_i_reg[9]_0 ;
  wire \drpdi_por_i_reg[9]_1 ;
  wire \mem_data_dac0_reg[10] ;
  wire \mem_data_dac0_reg[5] ;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire [15:9]rdata_ctrl;
  wire \rdata_ctrl[15]_i_1__0_n_0 ;
  wire \rdata_ctrl[15]_i_2__0_n_0 ;
  wire [7:0]\rdata_ctrl_reg[15]_0 ;
  wire \rdata_status[0]_i_1__0_n_0 ;
  wire \rdata_status[0]_i_2__0_n_0 ;
  wire \rdata_status_reg_n_0_[0] ;
  wire s_axi_aclk;
  wire [1:0]sm_count;
  wire \sm_count[0]_i_2__0_n_0 ;
  wire \sm_count[1]_i_1__0_n_0 ;
  wire \sm_count[1]_i_3__0_n_0 ;
  wire \sm_count[1]_i_4__0_n_0 ;
  wire \sm_count_reg_n_0_[0] ;
  wire \sm_count_reg_n_0_[1] ;
  wire status_i_1__0_n_0;
  wire status_i_2__0_n_0;
  wire status_reg_n_0;
  wire [3:0]timer_125ns_count;
  wire [1:0]timer_125ns_count0;
  wire \timer_125ns_count[1]_i_1__0_n_0 ;
  wire \timer_125ns_count[2]_i_1__0_n_0 ;
  wire \timer_125ns_count[3]_i_1__0_n_0 ;
  wire \timer_125ns_count[3]_i_2__0_n_0 ;
  wire \timer_125ns_count_reg[0]_0 ;
  wire [1:0]\timer_125ns_count_reg[0]_1 ;
  wire timer_125ns_start_i_1__0_n_0;
  wire timer_125ns_start_i_2__0_n_0;
  wire timer_125ns_start_i_3__0_n_0;
  wire timer_125ns_start_i_4__0_n_0;
  wire timer_125ns_start_reg_n_0;
  wire [5:0]trim_code;
  wire \trim_code[5]_i_1__0_n_0 ;
  wire \trim_code_reg[0]_0 ;
  wire \trim_code_reg[1]_0 ;
  wire \trim_code_reg[2]_0 ;
  wire \trim_code_reg[3]_0 ;
  wire \trim_code_reg[4]_0 ;
  wire [6:1]vbg_ctrl;
  wire \vbg_ctrl[0]_i_1__0_n_0 ;
  wire \vbg_ctrl[4]_i_2__0_n_0 ;
  wire \vbg_ctrl[6]_i_1__0_n_0 ;
  wire \vbg_ctrl[6]_i_3__0_n_0 ;
  wire \vbg_ctrl[8]_i_1__0_n_0 ;
  wire \vbg_ctrl[8]_i_3__0_n_0 ;
  wire \vbg_ctrl[8]_i_4__0_n_0 ;
  wire \vbg_ctrl_reg_n_0_[0] ;
  wire \vbg_ctrl_reg_n_0_[8] ;

  LUT6 #(
    .INIT(64'h0055015700550155)) 
    \FSM_sequential_bgt_sm_state[0]_i_1__0 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(\sm_count_reg_n_0_[1] ),
        .O(bgt_sm_state__1[0]));
  LUT6 #(
    .INIT(64'h0000000000ABFF00)) 
    \FSM_sequential_bgt_sm_state[1]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\sm_count_reg_n_0_[1] ),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(bgt_sm_state__1[1]));
  LUT6 #(
    .INIT(64'h0000000044BAFF00)) 
    \FSM_sequential_bgt_sm_state[2]_i_1__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[3]),
        .I2(\FSM_sequential_bgt_sm_state[2]_i_2__0_n_0 ),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(bgt_sm_state__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_bgt_sm_state[2]_i_2__0 
       (.I0(\sm_count_reg_n_0_[0] ),
        .I1(\sm_count_reg_n_0_[1] ),
        .O(\FSM_sequential_bgt_sm_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h003C00F000F000C8)) 
    \FSM_sequential_bgt_sm_state[3]_i_1__0 
       (.I0(\sm_count_reg_n_0_[1] ),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(bgt_sm_state__1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \FSM_sequential_bgt_sm_state[4]_i_2__0 
       (.I0(\FSM_sequential_bgt_sm_state[4]_i_4__0_n_0 ),
        .I1(bgt_sm_start_dac),
        .I2(\FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ),
        .I3(\FSM_sequential_bgt_sm_state[4]_i_6__0_n_0 ),
        .I4(\FSM_sequential_bgt_sm_state[4]_i_7__0_n_0 ),
        .I5(\FSM_sequential_bgt_sm_state[4]_i_8__0_n_0 ),
        .O(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000C00000000)) 
    \FSM_sequential_bgt_sm_state[4]_i_3__0 
       (.I0(status_reg_n_0),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(bgt_sm_state__0[0]),
        .O(bgt_sm_state__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_bgt_sm_state[4]_i_4__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_bgt_sm_state[4]_i_5__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_bgt_sm_state[4]_i_6__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h232222220B0B0B08)) 
    \FSM_sequential_bgt_sm_state[4]_i_7__0 
       (.I0(\sm_count[1]_i_3__0_n_0 ),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .I5(bgt_sm_state__0[3]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h2200220022302200)) 
    \FSM_sequential_bgt_sm_state[4]_i_8__0 
       (.I0(dac_drp_rdy_bgt),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .I3(\sm_count[0]_i_2__0_n_0 ),
        .I4(dac_bgt_gnt),
        .I5(drp_gnt_r),
        .O(\FSM_sequential_bgt_sm_state[4]_i_8__0_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(bgt_sm_state__1[0]),
        .Q(bgt_sm_state__0[0]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(bgt_sm_state__1[1]),
        .Q(bgt_sm_state__0[1]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(bgt_sm_state__1[2]),
        .Q(bgt_sm_state__0[2]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(bgt_sm_state__1[3]),
        .Q(bgt_sm_state__0[3]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2__0_n_0 ),
        .D(bgt_sm_state__1[4]),
        .Q(bgt_sm_state__0[4]),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    done_i_1__4
       (.I0(status_reg_n_0),
        .I1(\FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[2]),
        .I4(dac_drp_rdy_bgt),
        .I5(bgt_sm_done_dac),
        .O(done_i_1__4_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__4_n_0),
        .Q(bgt_sm_done_dac),
        .R(dac0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h05004101)) 
    \drp_addr[10]_i_1__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[2]),
        .O(\drp_addr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \drp_addr[5]_i_1__0 
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[3]),
        .O(drp_addr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \drp_addr[6]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .O(drp_addr0_in[6]));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1__0_n_0 ),
        .D(bgt_sm_state__0[1]),
        .Q(drp_addr[2]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1__0_n_0 ),
        .D(drp_addr0_in[5]),
        .Q(drp_addr[0]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1__0_n_0 ),
        .D(drp_addr0_in[6]),
        .Q(drp_addr[1]),
        .R(dac0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h0000DEEF)) 
    drp_den_i_1__1
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(drp_den_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6254)) 
    drp_den_i_2__0
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[3]),
        .O(drp_den_i_2__0_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__1_n_0),
        .D(drp_den_i_2__0_n_0),
        .Q(drp_den),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[0]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .O(\drp_di[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[10]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[10]),
        .O(\drp_di[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[11]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[11]),
        .O(\drp_di[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[12]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[12]),
        .O(\drp_di[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[13]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[13]),
        .O(\drp_di[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[14]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[14]),
        .O(\drp_di[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0100080D)) 
    \drp_di[15]_i_1__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(\drp_di[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[15]_i_2__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[15]),
        .O(\drp_di[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[1]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[0]),
        .O(\drp_di[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[2]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[1]),
        .O(\drp_di[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[3]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[2]),
        .O(\drp_di[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[4]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[3]),
        .O(\drp_di[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[5]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[4]),
        .O(\drp_di[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[6]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[5]),
        .O(\drp_di[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \drp_di[7]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .O(\drp_di[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \drp_di[8]_i_1__0 
       (.I0(bgt_sm_state__0[2]),
        .I1(\vbg_ctrl_reg_n_0_[8] ),
        .I2(bgt_sm_state__0[3]),
        .O(\drp_di[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[9]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[9]),
        .O(\drp_di[9]_i_1__0_n_0 ));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[0]_i_1__0_n_0 ),
        .Q(drp_di[0]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[10]_i_1__0_n_0 ),
        .Q(drp_di[10]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[11]_i_1__0_n_0 ),
        .Q(drp_di[11]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[12]_i_1__0_n_0 ),
        .Q(drp_di[12]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[13]_i_1__0_n_0 ),
        .Q(drp_di[13]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[14]_i_1__0_n_0 ),
        .Q(drp_di[14]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[15]_i_2__0_n_0 ),
        .Q(drp_di[15]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[1]_i_1__0_n_0 ),
        .Q(drp_di[1]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[2]_i_1__0_n_0 ),
        .Q(drp_di[2]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[3]_i_1__0_n_0 ),
        .Q(drp_di[3]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[4]_i_1__0_n_0 ),
        .Q(drp_di[4]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[5]_i_1__0_n_0 ),
        .Q(drp_di[5]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[6]_i_1__0_n_0 ),
        .Q(drp_di[6]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[7]_i_1__0_n_0 ),
        .Q(drp_di[7]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[8]_i_1__0_n_0 ),
        .Q(drp_di[8]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1__0_n_0 ),
        .D(\drp_di[9]_i_1__0_n_0 ),
        .Q(drp_di[9]),
        .R(dac0_bgt_reset_i));
  FDRE drp_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac_bgt_gnt),
        .Q(drp_gnt_r),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    drp_req_i_1__0
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[4]),
        .I2(drp_req_i_2__0_n_0),
        .I3(dac_bgt_req),
        .O(drp_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0C00000004000404)) 
    drp_req_i_2__0
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[4]),
        .I3(dac_drp_rdy_bgt),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(drp_req_i_2__0_n_0));
  FDRE drp_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_req_i_1__0_n_0),
        .Q(dac_bgt_req),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h118C)) 
    drp_wen_i_1__0
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_wen_i_1__0_n_0));
  FDRE drp_wen_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__1_n_0),
        .D(drp_wen_i_1__0_n_0),
        .Q(drp_wen),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \drpdi_por_i[10]_i_3__0 
       (.I0(\drpdi_por_i[10]_i_2 ),
        .I1(\drpdi_por_i[6]_i_4__0 ),
        .I2(\drpdi_por_i[10]_i_5__0_n_0 ),
        .I3(\drpdi_por_i_reg[5]_0 ),
        .I4(\drpdi_por_i[10]_i_2_0 ),
        .I5(\drpdi_por_i[10]_i_7_n_0 ),
        .O(\mem_data_dac0_reg[10] ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \drpdi_por_i[10]_i_5__0 
       (.I0(\drpdi_por_i[10]_i_7_n_0 ),
        .I1(\drpdi_por_i[10]_i_3__0_2 ),
        .I2(trim_code[5]),
        .I3(trim_code[3]),
        .I4(trim_code[4]),
        .O(\drpdi_por_i[10]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \drpdi_por_i[10]_i_7 
       (.I0(trim_code[1]),
        .I1(\drpdi_por_i[10]_i_3__0_0 ),
        .I2(Q[3]),
        .I3(\drpdi_por_i[10]_i_3__0_1 [3]),
        .O(\drpdi_por_i[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h55C3)) 
    \drpdi_por_i[4]_i_3__0 
       (.I0(trim_code[3]),
        .I1(\drpdi_por_i[10]_i_3__0_1 [0]),
        .I2(Q[0]),
        .I3(\drpdi_por_i_reg[4] ),
        .O(\trim_code_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hC355C3C3)) 
    \drpdi_por_i[5]_i_3__0 
       (.I0(\drpdi_por_i[5]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(\drpdi_por_i[10]_i_3__0_1 [1]),
        .I3(\drpdi_por_i_reg[5] ),
        .I4(\drpdi_por_i_reg[5]_0 ),
        .O(\mem_data_dac0_reg[5] ));
  LUT5 #(
    .INIT(32'hF4E4E4E4)) 
    \drpdi_por_i[5]_i_4 
       (.I0(\drpdi_por_i[6]_i_4__0 ),
        .I1(trim_code[0]),
        .I2(trim_code[4]),
        .I3(trim_code[3]),
        .I4(trim_code[5]),
        .O(\drpdi_por_i[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0111BBBB)) 
    \drpdi_por_i[6]_i_6 
       (.I0(\drpdi_por_i[6]_i_4__0 ),
        .I1(trim_code[1]),
        .I2(trim_code[4]),
        .I3(trim_code[3]),
        .I4(trim_code[5]),
        .O(\trim_code_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h57777777FFFFFFFF)) 
    \drpdi_por_i[7]_i_6 
       (.I0(\drpdi_por_i[7]_i_2__0 ),
        .I1(trim_code[2]),
        .I2(trim_code[4]),
        .I3(trim_code[3]),
        .I4(trim_code[5]),
        .I5(\drpdi_por_i_reg[5]_0 ),
        .O(\trim_code_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00004505)) 
    \drpdi_por_i[8]_i_3 
       (.I0(\drpdi_por_i[6]_i_4__0 ),
        .I1(trim_code[4]),
        .I2(trim_code[3]),
        .I3(trim_code[5]),
        .I4(\drpdi_por_i_reg[5] ),
        .O(\trim_code_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF100FFFF)) 
    \drpdi_por_i[9]_i_2__0 
       (.I0(\drpdi_por_i[9]_i_3__0_n_0 ),
        .I1(\drpdi_por_i_reg[9] ),
        .I2(\drpdi_por_i[9]_i_4__0_n_0 ),
        .I3(\drpdi_por_i_reg[5]_0 ),
        .I4(\drpdi_por_i_reg[9]_0 ),
        .I5(\drpdi_por_i_reg[9]_1 ),
        .O(\trim_code_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7447FFFFFFFFFFFF)) 
    \drpdi_por_i[9]_i_3__0 
       (.I0(trim_code[0]),
        .I1(\drpdi_por_i[10]_i_3__0_0 ),
        .I2(Q[2]),
        .I3(\drpdi_por_i[10]_i_3__0_1 [2]),
        .I4(\drpdi_por_i_reg[5] ),
        .I5(\drpdi_por_i[9]_i_2__0_0 ),
        .O(\drpdi_por_i[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555550000FC3C)) 
    \drpdi_por_i[9]_i_4__0 
       (.I0(\drpdi_por_i[9]_i_2__0_1 ),
        .I1(trim_code[4]),
        .I2(trim_code[3]),
        .I3(trim_code[5]),
        .I4(\drpdi_por_i_reg[5] ),
        .I5(\drpdi_por_i[6]_i_4__0 ),
        .O(\drpdi_por_i[9]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rdata_ctrl[15]_i_1__0 
       (.I0(dac0_bgt_reset_i),
        .I1(bgt_sm_state__0[2]),
        .I2(dac_drp_rdy_bgt),
        .I3(bgt_sm_state__0[1]),
        .I4(\rdata_ctrl[15]_i_2__0_n_0 ),
        .O(\rdata_ctrl[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata_ctrl[15]_i_2__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\rdata_ctrl[15]_i_2__0_n_0 ));
  FDRE \rdata_ctrl_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(\rdata_ctrl_reg[15]_0 [2]),
        .Q(rdata_ctrl[10]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(\rdata_ctrl_reg[15]_0 [3]),
        .Q(rdata_ctrl[11]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(\rdata_ctrl_reg[15]_0 [4]),
        .Q(rdata_ctrl[12]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(\rdata_ctrl_reg[15]_0 [5]),
        .Q(rdata_ctrl[13]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(\rdata_ctrl_reg[15]_0 [6]),
        .Q(rdata_ctrl[14]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(\rdata_ctrl_reg[15]_0 [7]),
        .Q(rdata_ctrl[15]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1__0_n_0 ),
        .D(\rdata_ctrl_reg[15]_0 [1]),
        .Q(rdata_ctrl[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \rdata_status[0]_i_1__0 
       (.I0(\rdata_ctrl_reg[15]_0 [0]),
        .I1(\rdata_status[0]_i_2__0_n_0 ),
        .I2(dac_drp_rdy_bgt),
        .I3(dac0_bgt_reset_i),
        .I4(bgt_sm_state__0[0]),
        .I5(\rdata_status_reg_n_0_[0] ),
        .O(\rdata_status[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata_status[0]_i_2__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .O(\rdata_status[0]_i_2__0_n_0 ));
  FDRE \rdata_status_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\rdata_status[0]_i_1__0_n_0 ),
        .Q(\rdata_status_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000101FC0C)) 
    \sm_count[0]_i_1__0 
       (.I0(\sm_count[0]_i_2__0_n_0 ),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(\rdata_status_reg_n_0_[0] ),
        .I4(bgt_sm_state__0[4]),
        .I5(\sm_count_reg_n_0_[0] ),
        .O(sm_count[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sm_count[0]_i_2__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\sm_count[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000AA30AA00AB)) 
    \sm_count[1]_i_1__0 
       (.I0(\sm_count[1]_i_3__0_n_0 ),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[0]),
        .I4(bgt_sm_state__0[3]),
        .I5(bgt_sm_state__0[4]),
        .O(\sm_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \sm_count[1]_i_2__0 
       (.I0(\sm_count[1]_i_4__0_n_0 ),
        .I1(\sm_count_reg_n_0_[0] ),
        .I2(\sm_count_reg_n_0_[1] ),
        .O(sm_count[1]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sm_count[1]_i_3__0 
       (.I0(timer_125ns_count[1]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[0]),
        .I3(timer_125ns_count[3]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\sm_count[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h454045404540454A)) 
    \sm_count[1]_i_4__0 
       (.I0(bgt_sm_state__0[4]),
        .I1(\rdata_status_reg_n_0_[0] ),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\sm_count[1]_i_4__0_n_0 ));
  FDRE \sm_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1__0_n_0 ),
        .D(sm_count[0]),
        .Q(\sm_count_reg_n_0_[0] ),
        .R(dac0_bgt_reset_i));
  FDRE \sm_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1__0_n_0 ),
        .D(sm_count[1]),
        .Q(\sm_count_reg_n_0_[1] ),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h40FF4000)) 
    status_i_1__0
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(status_i_2__0_n_0),
        .I4(status_reg_n_0),
        .O(status_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00004001)) 
    status_i_2__0
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(status_i_2__0_n_0));
  FDRE status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_i_1__0_n_0),
        .Q(status_reg_n_0),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \timer_125ns_count[0]_i_1__0 
       (.I0(timer_125ns_count[0]),
        .O(timer_125ns_count0[0]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFFFEF)) 
    \timer_125ns_count[1]_i_1__0 
       (.I0(timer_125ns_start_reg_n_0),
        .I1(dac0_sm_reset_i_1),
        .I2(\timer_125ns_count_reg[0]_0 ),
        .I3(dac0_reset_i),
        .I4(\timer_125ns_count_reg[0]_1 [1]),
        .I5(\timer_125ns_count_reg[0]_1 [0]),
        .O(\timer_125ns_count[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer_125ns_count[1]_i_2__0 
       (.I0(timer_125ns_count[0]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[3]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \timer_125ns_count[1]_i_3__0 
       (.I0(timer_125ns_count[1]),
        .I1(timer_125ns_count[0]),
        .O(timer_125ns_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFA9)) 
    \timer_125ns_count[2]_i_1__0 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[0]),
        .I3(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer_125ns_count[3]_i_1__0 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[1]),
        .I3(timer_125ns_count[0]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    \timer_125ns_count[3]_i_2__0 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[1]),
        .I3(timer_125ns_count[0]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_2__0_n_0 ));
  FDRE \timer_125ns_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[0]),
        .Q(timer_125ns_count[0]),
        .R(\timer_125ns_count[1]_i_1__0_n_0 ));
  FDRE \timer_125ns_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[1]),
        .Q(timer_125ns_count[1]),
        .R(\timer_125ns_count[1]_i_1__0_n_0 ));
  FDRE \timer_125ns_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1__0_n_0 ),
        .D(\timer_125ns_count[2]_i_1__0_n_0 ),
        .Q(timer_125ns_count[2]),
        .R(dac0_bgt_reset_i));
  FDRE \timer_125ns_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1__0_n_0 ),
        .D(\timer_125ns_count[3]_i_2__0_n_0 ),
        .Q(timer_125ns_count[3]),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    timer_125ns_start_i_1__0
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[2]),
        .I2(dac_drp_rdy_bgt),
        .I3(timer_125ns_start_i_2__0_n_0),
        .I4(timer_125ns_start_i_3__0_n_0),
        .I5(timer_125ns_start_reg_n_0),
        .O(timer_125ns_start_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000015)) 
    timer_125ns_start_i_2__0
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(timer_125ns_start_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFF08000000000000)) 
    timer_125ns_start_i_3__0
       (.I0(bgt_sm_state__0[1]),
        .I1(timer_125ns_start_i_4__0_n_0),
        .I2(status_reg_n_0),
        .I3(\rdata_ctrl[15]_i_2__0_n_0 ),
        .I4(dac_drp_rdy_bgt),
        .I5(bgt_sm_state__0[2]),
        .O(timer_125ns_start_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    timer_125ns_start_i_4__0
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .O(timer_125ns_start_i_4__0_n_0));
  FDRE timer_125ns_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timer_125ns_start_i_1__0_n_0),
        .Q(timer_125ns_start_reg_n_0),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \trim_code[5]_i_1__0 
       (.I0(\FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ),
        .I1(status_reg_n_0),
        .I2(dac0_bgt_reset_i),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[2]),
        .I5(dac_drp_rdy_bgt),
        .O(\trim_code[5]_i_1__0_n_0 ));
  FDRE \trim_code_reg[0] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(trim_code[0]),
        .R(1'b0));
  FDRE \trim_code_reg[1] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(trim_code[1]),
        .R(1'b0));
  FDRE \trim_code_reg[2] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(trim_code[2]),
        .R(1'b0));
  FDRE \trim_code_reg[3] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(trim_code[3]),
        .R(1'b0));
  FDRE \trim_code_reg[4] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(trim_code[4]),
        .R(1'b0));
  FDRE \trim_code_reg[5] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(trim_code[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0FF44440400)) 
    \vbg_ctrl[0]_i_1__0 
       (.I0(\rdata_status_reg_n_0_[0] ),
        .I1(\vbg_ctrl[4]_i_2__0_n_0 ),
        .I2(dac0_bgt_reset_i),
        .I3(\vbg_ctrl[8]_i_3__0_n_0 ),
        .I4(\vbg_ctrl[8]_i_4__0_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[0] ),
        .O(\vbg_ctrl[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \vbg_ctrl[1]_i_1__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .O(vbg_ctrl[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h07000800)) 
    \vbg_ctrl[2]_i_1__0 
       (.I0(\vbg_ctrl_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[1]),
        .O(vbg_ctrl[2]));
  LUT6 #(
    .INIT(64'h007F000000800000)) 
    \vbg_ctrl[3]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[1]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(p_0_in[2]),
        .O(vbg_ctrl[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \vbg_ctrl[4]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(\vbg_ctrl[4]_i_2__0_n_0 ),
        .I5(p_0_in[3]),
        .O(vbg_ctrl[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[4]_i_2__0 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h2010)) 
    \vbg_ctrl[5]_i_1__0 
       (.I0(\vbg_ctrl[6]_i_3__0_n_0 ),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(p_0_in[4]),
        .O(vbg_ctrl[5]));
  LUT6 #(
    .INIT(64'h000004040000FF00)) 
    \vbg_ctrl[6]_i_1__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(\FSM_sequential_bgt_sm_state[4]_i_5__0_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(\FSM_sequential_bgt_sm_state[4]_i_4__0_n_0 ),
        .I4(dac0_bgt_reset_i),
        .I5(bgt_sm_state__0[2]),
        .O(\vbg_ctrl[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0B000400)) 
    \vbg_ctrl[6]_i_2__0 
       (.I0(\vbg_ctrl[6]_i_3__0_n_0 ),
        .I1(p_0_in[4]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[5]),
        .O(vbg_ctrl[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vbg_ctrl[6]_i_3__0 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .O(\vbg_ctrl[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
    \vbg_ctrl[8]_i_1__0 
       (.I0(drp_addr0_in[10]),
        .I1(\vbg_ctrl[8]_i_3__0_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(dac0_bgt_reset_i),
        .I4(\vbg_ctrl[8]_i_4__0_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[8] ),
        .O(\vbg_ctrl[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[8]_i_2__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[4]),
        .O(drp_addr0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \vbg_ctrl[8]_i_3__0 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \vbg_ctrl[8]_i_4__0 
       (.I0(bgt_sm_state__0[2]),
        .I1(dac0_bgt_reset_i),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[8]_i_4__0_n_0 ));
  FDRE \vbg_ctrl_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[0]_i_1__0_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[1] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[1]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[2] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[2]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[3] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[3]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[4] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[4]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[5] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[5]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[6] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1__0_n_0 ),
        .D(vbg_ctrl[6]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[8]_i_1__0_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[8] ),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* adc00_data_type = "1'b0" *) (* adc00_decimation = "3'b010" *) 
(* adc00_enable = "1'b1" *) (* adc00_mixer = "2'b10" *) (* adc01_data_type = "1'b0" *) 
(* adc01_decimation = "3'b010" *) (* adc01_enable = "1'b1" *) (* adc01_mixer = "2'b10" *) 
(* adc02_data_type = "1'b0" *) (* adc02_decimation = "3'b000" *) (* adc02_enable = "1'b0" *) 
(* adc02_mixer = "2'b10" *) (* adc03_data_type = "1'b0" *) (* adc03_decimation = "3'b000" *) 
(* adc03_enable = "1'b0" *) (* adc03_mixer = "2'b10" *) (* adc10_data_type = "1'b0" *) 
(* adc10_decimation = "3'b000" *) (* adc10_enable = "1'b0" *) (* adc10_mixer = "2'b10" *) 
(* adc11_data_type = "1'b0" *) (* adc11_decimation = "3'b000" *) (* adc11_enable = "1'b0" *) 
(* adc11_mixer = "2'b10" *) (* adc12_data_type = "1'b0" *) (* adc12_decimation = "3'b000" *) 
(* adc12_enable = "1'b0" *) (* adc12_mixer = "2'b10" *) (* adc13_data_type = "1'b0" *) 
(* adc13_decimation = "3'b000" *) (* adc13_enable = "1'b0" *) (* adc13_mixer = "2'b10" *) 
(* adc20_data_type = "1'b0" *) (* adc20_decimation = "3'b000" *) (* adc20_enable = "1'b0" *) 
(* adc20_mixer = "2'b10" *) (* adc21_data_type = "1'b0" *) (* adc21_decimation = "3'b000" *) 
(* adc21_enable = "1'b0" *) (* adc21_mixer = "2'b10" *) (* adc22_data_type = "1'b0" *) 
(* adc22_decimation = "3'b000" *) (* adc22_enable = "1'b0" *) (* adc22_mixer = "2'b10" *) 
(* adc23_data_type = "1'b0" *) (* adc23_decimation = "3'b000" *) (* adc23_enable = "1'b0" *) 
(* adc23_mixer = "2'b10" *) (* adc30_data_type = "1'b0" *) (* adc30_decimation = "3'b000" *) 
(* adc30_enable = "1'b0" *) (* adc30_mixer = "2'b10" *) (* adc31_data_type = "1'b0" *) 
(* adc31_decimation = "3'b000" *) (* adc31_enable = "1'b0" *) (* adc31_mixer = "2'b10" *) 
(* adc32_data_type = "1'b0" *) (* adc32_decimation = "3'b000" *) (* adc32_enable = "1'b0" *) 
(* adc32_mixer = "2'b10" *) (* adc33_data_type = "1'b0" *) (* adc33_decimation = "3'b000" *) 
(* adc33_enable = "1'b0" *) (* adc33_mixer = "2'b10" *) (* dac00_data_type = "1'b0" *) 
(* dac00_enable = "1'b1" *) (* dac00_interpolation = "3'b010" *) (* dac00_mixer = "2'b10" *) 
(* dac00_sinc = "1'b0" *) (* dac01_data_type = "1'b0" *) (* dac01_enable = "1'b0" *) 
(* dac01_interpolation = "3'b000" *) (* dac01_mixer = "2'b10" *) (* dac01_sinc = "1'b0" *) 
(* dac02_data_type = "1'b0" *) (* dac02_enable = "1'b0" *) (* dac02_interpolation = "3'b000" *) 
(* dac02_mixer = "2'b10" *) (* dac02_sinc = "1'b0" *) (* dac03_data_type = "1'b0" *) 
(* dac03_enable = "1'b0" *) (* dac03_interpolation = "3'b000" *) (* dac03_mixer = "2'b10" *) 
(* dac03_sinc = "1'b0" *) (* dac10_data_type = "1'b0" *) (* dac10_enable = "1'b0" *) 
(* dac10_interpolation = "3'b000" *) (* dac10_mixer = "2'b10" *) (* dac10_sinc = "1'b0" *) 
(* dac11_data_type = "1'b0" *) (* dac11_enable = "1'b0" *) (* dac11_interpolation = "3'b000" *) 
(* dac11_mixer = "2'b10" *) (* dac11_sinc = "1'b0" *) (* dac12_data_type = "1'b0" *) 
(* dac12_enable = "1'b0" *) (* dac12_interpolation = "3'b000" *) (* dac12_mixer = "2'b10" *) 
(* dac12_sinc = "1'b0" *) (* dac13_data_type = "1'b0" *) (* dac13_enable = "1'b0" *) 
(* dac13_interpolation = "3'b000" *) (* dac13_mixer = "2'b10" *) (* dac13_sinc = "1'b0" *) 
(* dac20_data_type = "1'b0" *) (* dac20_enable = "1'b0" *) (* dac20_interpolation = "3'b000" *) 
(* dac20_mixer = "2'b10" *) (* dac20_sinc = "1'b0" *) (* dac21_data_type = "1'b0" *) 
(* dac21_enable = "1'b0" *) (* dac21_interpolation = "3'b000" *) (* dac21_mixer = "2'b10" *) 
(* dac21_sinc = "1'b0" *) (* dac22_data_type = "1'b0" *) (* dac22_enable = "1'b0" *) 
(* dac22_interpolation = "3'b000" *) (* dac22_mixer = "2'b10" *) (* dac22_sinc = "1'b0" *) 
(* dac23_data_type = "1'b0" *) (* dac23_enable = "1'b0" *) (* dac23_interpolation = "3'b000" *) 
(* dac23_mixer = "2'b10" *) (* dac23_sinc = "1'b0" *) (* dac30_data_type = "1'b0" *) 
(* dac30_enable = "1'b0" *) (* dac30_interpolation = "3'b000" *) (* dac30_mixer = "2'b10" *) 
(* dac30_sinc = "1'b0" *) (* dac31_data_type = "1'b0" *) (* dac31_enable = "1'b0" *) 
(* dac31_interpolation = "3'b000" *) (* dac31_mixer = "2'b10" *) (* dac31_sinc = "1'b0" *) 
(* dac32_data_type = "1'b0" *) (* dac32_enable = "1'b0" *) (* dac32_interpolation = "3'b000" *) 
(* dac32_mixer = "2'b10" *) (* dac32_sinc = "1'b0" *) (* dac33_data_type = "1'b0" *) 
(* dac33_enable = "1'b0" *) (* dac33_interpolation = "3'b000" *) (* dac33_mixer = "2'b10" *) 
(* dac33_sinc = "1'b0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    adc0_clk_p,
    adc0_clk_n,
    clk_adc0,
    m0_axis_aclk,
    m0_axis_aresetn,
    vin0_01_p,
    vin0_01_n,
    adc00_int_cal_freeze,
    adc00_cal_frozen,
    adc00_sig_detect,
    m00_axis_tdata,
    m00_axis_tvalid,
    m00_axis_tready,
    dac0_clk_p,
    dac0_clk_n,
    clk_dac0,
    s0_axis_aclk,
    s0_axis_aresetn,
    vout00_p,
    vout00_n,
    s00_axis_tdata,
    s00_axis_tvalid,
    s00_axis_tready,
    dac0_cmn_control,
    dac00_status,
    dac01_status,
    dac02_status,
    dac03_status,
    dac0_pll_dmon,
    dac0_pll_lock,
    dac0_status,
    dac0_done,
    dac0_powerup_state,
    dac0_daddr_mon,
    dac0_di_mon,
    dac0_den_mon,
    dac0_dwe_mon,
    dac0_do_mon,
    dac0_drdy_mon,
    dac0_dreq_mon,
    dac0_dgnt_mon,
    dac1_cmn_control,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    dac1_pll_dmon,
    dac1_pll_lock,
    dac1_status,
    dac1_done,
    dac1_powerup_state,
    dac1_daddr_mon,
    dac1_di_mon,
    dac1_den_mon,
    dac1_dwe_mon,
    dac1_do_mon,
    dac1_drdy_mon,
    dac1_dreq_mon,
    dac1_dgnt_mon,
    dac2_cmn_control,
    dac20_status,
    dac21_status,
    dac22_status,
    dac23_status,
    dac2_pll_dmon,
    dac2_pll_lock,
    dac2_status,
    dac2_done,
    dac2_powerup_state,
    dac2_daddr_mon,
    dac2_di_mon,
    dac2_den_mon,
    dac2_dwe_mon,
    dac2_do_mon,
    dac2_drdy_mon,
    dac2_dreq_mon,
    dac2_dgnt_mon,
    dac3_cmn_control,
    dac30_status,
    dac31_status,
    dac32_status,
    dac33_status,
    dac3_pll_dmon,
    dac3_pll_lock,
    dac3_status,
    dac3_done,
    dac3_powerup_state,
    dac3_daddr_mon,
    dac3_di_mon,
    dac3_den_mon,
    dac3_dwe_mon,
    dac3_do_mon,
    dac3_drdy_mon,
    dac3_dreq_mon,
    dac3_dgnt_mon,
    adc0_cmn_control,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_pll_dmon,
    adc0_pll_lock,
    adc0_status,
    adc0_done,
    adc0_powerup_state,
    adc0_daddr_mon,
    adc0_di_mon,
    adc0_den_mon,
    adc0_dwe_mon,
    adc0_do_mon,
    adc0_drdy_mon,
    adc0_dreq_mon,
    adc0_dgnt_mon,
    adc1_cmn_control,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc1_pll_dmon,
    adc1_pll_lock,
    adc1_status,
    adc1_done,
    adc1_powerup_state,
    adc1_daddr_mon,
    adc1_di_mon,
    adc1_den_mon,
    adc1_dwe_mon,
    adc1_do_mon,
    adc1_drdy_mon,
    adc1_dreq_mon,
    adc1_dgnt_mon,
    adc2_cmn_control,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc2_pll_dmon,
    adc2_pll_lock,
    adc2_status,
    adc2_done,
    adc2_powerup_state,
    adc2_daddr_mon,
    adc2_di_mon,
    adc2_den_mon,
    adc2_dwe_mon,
    adc2_do_mon,
    adc2_drdy_mon,
    adc2_dreq_mon,
    adc2_dgnt_mon,
    adc3_cmn_control,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status,
    adc3_pll_dmon,
    adc3_pll_lock,
    adc3_status,
    adc3_done,
    adc3_powerup_state,
    adc3_daddr_mon,
    adc3_di_mon,
    adc3_den_mon,
    adc3_dwe_mon,
    adc3_do_mon,
    adc3_drdy_mon,
    adc3_dreq_mon,
    adc3_dgnt_mon,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  input adc0_clk_p;
  input adc0_clk_n;
  output clk_adc0;
  input m0_axis_aclk;
  input m0_axis_aresetn;
  input vin0_01_p;
  input vin0_01_n;
  input adc00_int_cal_freeze;
  output adc00_cal_frozen;
  output adc00_sig_detect;
  output [15:0]m00_axis_tdata;
  output m00_axis_tvalid;
  input m00_axis_tready;
  input dac0_clk_p;
  input dac0_clk_n;
  output clk_dac0;
  input s0_axis_aclk;
  input s0_axis_aresetn;
  output vout00_p;
  output vout00_n;
  input [15:0]s00_axis_tdata;
  input s00_axis_tvalid;
  output s00_axis_tready;
  input [14:0]dac0_cmn_control;
  output [23:0]dac00_status;
  output [23:0]dac01_status;
  output [23:0]dac02_status;
  output [23:0]dac03_status;
  output dac0_pll_dmon;
  output dac0_pll_lock;
  output [3:0]dac0_status;
  output dac0_done;
  output dac0_powerup_state;
  output [11:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output dac0_den_mon;
  output dac0_dwe_mon;
  output [15:0]dac0_do_mon;
  output dac0_drdy_mon;
  output dac0_dreq_mon;
  output dac0_dgnt_mon;
  input [14:0]dac1_cmn_control;
  output [23:0]dac10_status;
  output [23:0]dac11_status;
  output [23:0]dac12_status;
  output [23:0]dac13_status;
  output dac1_pll_dmon;
  output dac1_pll_lock;
  output [3:0]dac1_status;
  output dac1_done;
  output dac1_powerup_state;
  output [11:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output dac1_den_mon;
  output dac1_dwe_mon;
  output [15:0]dac1_do_mon;
  output dac1_drdy_mon;
  output dac1_dreq_mon;
  output dac1_dgnt_mon;
  input [14:0]dac2_cmn_control;
  output [23:0]dac20_status;
  output [23:0]dac21_status;
  output [23:0]dac22_status;
  output [23:0]dac23_status;
  output dac2_pll_dmon;
  output dac2_pll_lock;
  output [3:0]dac2_status;
  output dac2_done;
  output dac2_powerup_state;
  output [11:0]dac2_daddr_mon;
  output [15:0]dac2_di_mon;
  output dac2_den_mon;
  output dac2_dwe_mon;
  output [15:0]dac2_do_mon;
  output dac2_drdy_mon;
  output dac2_dreq_mon;
  output dac2_dgnt_mon;
  input [14:0]dac3_cmn_control;
  output [23:0]dac30_status;
  output [23:0]dac31_status;
  output [23:0]dac32_status;
  output [23:0]dac33_status;
  output dac3_pll_dmon;
  output dac3_pll_lock;
  output [3:0]dac3_status;
  output dac3_done;
  output dac3_powerup_state;
  output [11:0]dac3_daddr_mon;
  output [15:0]dac3_di_mon;
  output dac3_den_mon;
  output dac3_dwe_mon;
  output [15:0]dac3_do_mon;
  output dac3_drdy_mon;
  output dac3_dreq_mon;
  output dac3_dgnt_mon;
  input [14:0]adc0_cmn_control;
  output [23:0]adc00_status;
  output [23:0]adc01_status;
  output [23:0]adc02_status;
  output [23:0]adc03_status;
  output adc0_pll_dmon;
  output adc0_pll_lock;
  output [3:0]adc0_status;
  output adc0_done;
  output adc0_powerup_state;
  output [11:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output adc0_den_mon;
  output adc0_dwe_mon;
  output [15:0]adc0_do_mon;
  output adc0_drdy_mon;
  output adc0_dreq_mon;
  output adc0_dgnt_mon;
  input [14:0]adc1_cmn_control;
  output [23:0]adc10_status;
  output [23:0]adc11_status;
  output [23:0]adc12_status;
  output [23:0]adc13_status;
  output adc1_pll_dmon;
  output adc1_pll_lock;
  output [3:0]adc1_status;
  output adc1_done;
  output adc1_powerup_state;
  output [11:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output adc1_den_mon;
  output adc1_dwe_mon;
  output [15:0]adc1_do_mon;
  output adc1_drdy_mon;
  output adc1_dreq_mon;
  output adc1_dgnt_mon;
  input [14:0]adc2_cmn_control;
  output [23:0]adc20_status;
  output [23:0]adc21_status;
  output [23:0]adc22_status;
  output [23:0]adc23_status;
  output adc2_pll_dmon;
  output adc2_pll_lock;
  output [3:0]adc2_status;
  output adc2_done;
  output adc2_powerup_state;
  output [11:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output adc2_den_mon;
  output adc2_dwe_mon;
  output [15:0]adc2_do_mon;
  output adc2_drdy_mon;
  output adc2_dreq_mon;
  output adc2_dgnt_mon;
  input [14:0]adc3_cmn_control;
  output [23:0]adc30_status;
  output [23:0]adc31_status;
  output [23:0]adc32_status;
  output [23:0]adc33_status;
  output adc3_pll_dmon;
  output adc3_pll_lock;
  output [3:0]adc3_status;
  output adc3_done;
  output adc3_powerup_state;
  output [11:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output adc3_den_mon;
  output adc3_dwe_mon;
  output [15:0]adc3_do_mon;
  output adc3_drdy_mon;
  output adc3_dreq_mon;
  output adc3_dgnt_mon;
  output irq;

  wire \<const0> ;
  wire [11:2]Bus2IP_Addr;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_Data0;
  wire adc00_cal_freeze_reg;
  wire adc00_cm_overvol_irq;
  wire adc00_cm_undervol_irq;
  wire [4:0]adc00_dsa_code_reg;
  wire adc00_irq_en;
  wire [4:1]adc00_stat_sync;
  wire [1:0]adc00_tdd_mode_reg;
  wire adc00_tdd_obs_reg;
  wire adc01_cm_overvol_irq;
  wire adc01_cm_undervol_irq;
  wire adc01_irq_en;
  wire [4:3]adc01_stat_sync;
  wire [1:0]adc01_tdd_mode_reg;
  wire adc01_tdd_obs_reg;
  wire adc02_cm_overvol_irq;
  wire adc02_cm_undervol_irq;
  wire [14:13]adc02_control_i;
  wire adc02_irq_en;
  wire adc03_cm_overvol_irq;
  wire adc03_cm_undervol_irq;
  wire [14:13]adc03_control_i;
  wire adc03_irq_en;
  wire [4:1]adc03_stat_sync;
  wire adc0_cal_speedup;
  wire [31:0]adc0_calibration_delay_i;
  wire [2:0]adc0_calibration_shift0;
  wire [2:0]adc0_calibration_shift1;
  wire [2:0]adc0_calibration_shift2;
  wire [2:0]adc0_calibration_shift3;
  wire [2:0]adc0_calibration_shift4;
  wire \adc0_calibration_timer_i_reg_n_0_[0] ;
  wire \adc0_calibration_timer_i_reg_n_0_[1] ;
  wire \adc0_calibration_timer_i_reg_n_0_[2] ;
  wire \adc0_calibration_timer_i_reg_n_0_[3] ;
  wire [15:0]adc0_clk_detect;
  wire adc0_clk_n;
  wire adc0_clk_p;
  wire [15:0]adc0_cmn_en;
  wire adc0_cmn_irq_en;
  wire [23:0]adc0_common_stat;
  wire adc0_drp_en;
  wire adc0_drp_gnt;
  wire adc0_drp_rdy;
  wire adc0_drp_req;
  wire adc0_dsa_update_reg;
  wire [1:0]adc0_fifo_disable;
  wire [2:0]adc0_multi_band;
  wire adc0_powerup_state_irq;
  wire [31:0]adc0_ref_clk_freq;
  wire adc0_reset;
  wire [7:0]adc0_reset_cnt;
  wire adc0_reset_reg_n_0;
  wire adc0_restart;
  wire adc0_restart_reg_n_0;
  wire [31:0]adc0_sample_rate;
  wire \adc0_sim_level_reg_n_0_[0] ;
  wire \adc0_sim_level_reg_n_0_[1] ;
  wire [19:2]adc0_slice0_irq_en;
  wire [19:2]adc0_slice1_irq_en;
  wire [19:2]adc0_slice2_irq_en;
  wire [19:2]adc0_slice3_irq_en;
  wire adc0_sm_reset_i;
  wire adc10_cm_overvol_irq;
  wire adc10_cm_undervol_irq;
  wire [14:13]adc10_control_i;
  wire adc10_irq_en;
  wire [4:3]adc10_stat_sync;
  wire adc11_cm_overvol_irq;
  wire adc11_cm_undervol_irq;
  wire [14:13]adc11_control_i;
  wire adc11_irq_en;
  wire [4:1]adc11_stat_sync;
  wire adc12_cm_overvol_irq;
  wire adc12_cm_undervol_irq;
  wire [14:13]adc12_control_i;
  wire adc12_disable_tdd_mode_input;
  wire adc12_disable_tdd_obs_input;
  wire adc12_irq_en;
  wire [4:3]adc12_stat_sync;
  wire adc12_tdd_obs_reg;
  wire adc13_cm_overvol_irq;
  wire adc13_cm_undervol_irq;
  wire [14:13]adc13_control_i;
  wire adc13_irq_en;
  wire [1:1]adc13_stat_sync;
  wire adc1_cal_speedup;
  wire [31:0]adc1_calibration_delay_i;
  wire [2:0]adc1_calibration_shift0;
  wire [2:0]adc1_calibration_shift1;
  wire [2:0]adc1_calibration_shift2;
  wire [2:0]adc1_calibration_shift3;
  wire [2:0]adc1_calibration_shift4;
  wire [23:0]adc1_calibration_timer_i;
  wire [15:0]adc1_clk_detect;
  wire [15:0]adc1_cmn_en;
  wire adc1_cmn_irq_en;
  wire [23:0]adc1_common_stat;
  wire adc1_drp_en;
  wire adc1_drp_gnt;
  wire adc1_drp_rdy;
  wire adc1_drp_req;
  wire adc1_drp_we;
  wire [3:0]adc1_end_stage;
  wire [1:0]adc1_fifo_disable;
  wire [2:0]adc1_multi_band;
  wire [31:0]adc1_ref_clk_freq;
  wire adc1_reset;
  wire adc1_reset_reg_n_0;
  wire adc1_restart;
  wire adc1_restart_reg_n_0;
  wire [31:0]adc1_sample_rate;
  wire \adc1_sim_level_reg_n_0_[0] ;
  wire \adc1_sim_level_reg_n_0_[1] ;
  wire [19:2]adc1_slice0_irq_en;
  wire [19:2]adc1_slice1_irq_en;
  wire [19:2]adc1_slice2_irq_en;
  wire [19:2]adc1_slice3_irq_en;
  wire [3:0]adc1_start_stage;
  wire adc20_cm_overvol_irq;
  wire adc20_cm_undervol_irq;
  wire [14:13]adc20_control_i;
  wire adc20_irq_en;
  wire [1:1]adc20_stat_sync;
  wire adc21_cm_overvol_irq;
  wire adc21_cm_undervol_irq;
  wire [14:13]adc21_control_i;
  wire adc21_irq_en;
  wire [4:1]adc21_stat_sync;
  wire adc22_cm_overvol_irq;
  wire adc22_cm_undervol_irq;
  wire [14:13]adc22_control_i;
  wire adc22_disable_tdd_mode_input;
  wire adc22_disable_tdd_obs_input;
  wire adc22_irq_en;
  wire adc22_overvol_ack;
  wire [4:1]adc22_stat_sync;
  wire adc22_tdd_obs_reg;
  wire adc23_cm_overvol_irq;
  wire adc23_cm_undervol_irq;
  wire [14:13]adc23_control_i;
  wire adc23_irq_en;
  wire [4:1]adc23_stat_sync;
  wire adc2_cal_speedup;
  wire [31:0]adc2_calibration_delay_i;
  wire [2:0]adc2_calibration_shift0;
  wire [2:0]adc2_calibration_shift1;
  wire [2:0]adc2_calibration_shift2;
  wire [2:0]adc2_calibration_shift3;
  wire [2:0]adc2_calibration_shift4;
  wire \adc2_calibration_timer_i_reg_n_0_[0] ;
  wire \adc2_calibration_timer_i_reg_n_0_[10] ;
  wire \adc2_calibration_timer_i_reg_n_0_[11] ;
  wire \adc2_calibration_timer_i_reg_n_0_[12] ;
  wire \adc2_calibration_timer_i_reg_n_0_[13] ;
  wire \adc2_calibration_timer_i_reg_n_0_[14] ;
  wire \adc2_calibration_timer_i_reg_n_0_[15] ;
  wire \adc2_calibration_timer_i_reg_n_0_[16] ;
  wire \adc2_calibration_timer_i_reg_n_0_[17] ;
  wire \adc2_calibration_timer_i_reg_n_0_[18] ;
  wire \adc2_calibration_timer_i_reg_n_0_[19] ;
  wire \adc2_calibration_timer_i_reg_n_0_[1] ;
  wire \adc2_calibration_timer_i_reg_n_0_[20] ;
  wire \adc2_calibration_timer_i_reg_n_0_[21] ;
  wire \adc2_calibration_timer_i_reg_n_0_[22] ;
  wire \adc2_calibration_timer_i_reg_n_0_[23] ;
  wire \adc2_calibration_timer_i_reg_n_0_[2] ;
  wire \adc2_calibration_timer_i_reg_n_0_[3] ;
  wire \adc2_calibration_timer_i_reg_n_0_[4] ;
  wire \adc2_calibration_timer_i_reg_n_0_[5] ;
  wire \adc2_calibration_timer_i_reg_n_0_[6] ;
  wire \adc2_calibration_timer_i_reg_n_0_[7] ;
  wire \adc2_calibration_timer_i_reg_n_0_[8] ;
  wire \adc2_calibration_timer_i_reg_n_0_[9] ;
  wire [15:0]adc2_clk_detect;
  wire [15:0]adc2_cmn_en;
  wire adc2_cmn_irq_en;
  wire [23:0]adc2_common_stat;
  wire adc2_drp_en;
  wire adc2_drp_gnt;
  wire adc2_drp_rdy;
  wire adc2_drp_req;
  wire adc2_drp_we;
  wire [3:0]adc2_end_stage;
  wire [1:0]adc2_fifo_disable;
  wire [2:0]adc2_multi_band;
  wire [31:0]adc2_ref_clk_freq;
  wire adc2_reset;
  wire adc2_reset_reg_n_0;
  wire adc2_restart;
  wire adc2_restart_reg_n_0;
  wire [31:0]adc2_sample_rate;
  wire \adc2_sim_level_reg_n_0_[0] ;
  wire \adc2_sim_level_reg_n_0_[1] ;
  wire [19:2]adc2_slice0_irq_en;
  wire [19:2]adc2_slice1_irq_en;
  wire [19:2]adc2_slice2_irq_en;
  wire [19:2]adc2_slice3_irq_en;
  wire [3:0]adc2_start_stage;
  wire adc30_cm_overvol_irq;
  wire adc30_cm_undervol_irq;
  wire [14:13]adc30_control_i;
  wire adc30_irq_en;
  wire [4:1]adc30_stat_sync;
  wire adc31_cm_overvol_irq;
  wire adc31_cm_undervol_irq;
  wire [14:13]adc31_control_i;
  wire adc31_irq_en;
  wire [4:1]adc31_stat_sync;
  wire adc32_cm_overvol_irq;
  wire adc32_cm_undervol_irq;
  wire [14:13]adc32_control_i;
  wire adc32_irq_en;
  wire [4:1]adc32_stat_sync;
  wire adc33_cm_overvol_irq;
  wire adc33_cm_undervol_irq;
  wire [14:13]adc33_control_i;
  wire adc33_irq_en;
  wire [4:1]adc33_stat_sync;
  wire [31:0]adc3_calibration_delay_i;
  wire [2:0]adc3_calibration_shift0;
  wire [2:0]adc3_calibration_shift1;
  wire [2:0]adc3_calibration_shift2;
  wire [2:0]adc3_calibration_shift3;
  wire [2:0]adc3_calibration_shift4;
  wire [23:0]adc3_calibration_timer_i;
  wire [9:1]adc3_clk_detect;
  wire \adc3_clk_detect_reg_n_0_[0] ;
  wire \adc3_clk_detect_reg_n_0_[10] ;
  wire \adc3_clk_detect_reg_n_0_[11] ;
  wire \adc3_clk_detect_reg_n_0_[12] ;
  wire \adc3_clk_detect_reg_n_0_[13] ;
  wire \adc3_clk_detect_reg_n_0_[14] ;
  wire \adc3_clk_detect_reg_n_0_[15] ;
  wire \adc3_clk_detect_reg_n_0_[2] ;
  wire \adc3_clk_detect_reg_n_0_[3] ;
  wire \adc3_clk_detect_reg_n_0_[4] ;
  wire \adc3_clk_detect_reg_n_0_[5] ;
  wire \adc3_clk_detect_reg_n_0_[6] ;
  wire \adc3_clk_detect_reg_n_0_[8] ;
  wire [15:0]adc3_cmn_en;
  wire adc3_cmn_irq_en;
  wire [23:0]adc3_common_stat;
  wire adc3_drp_en;
  wire adc3_drp_gnt;
  wire adc3_drp_rdy;
  wire adc3_drp_req;
  wire adc3_drp_we;
  wire adc3_end_stage;
  wire \adc3_end_stage_reg_n_0_[0] ;
  wire \adc3_end_stage_reg_n_0_[1] ;
  wire \adc3_end_stage_reg_n_0_[2] ;
  wire \adc3_end_stage_reg_n_0_[3] ;
  wire \adc3_fifo_disable_reg_n_0_[0] ;
  wire \adc3_fifo_disable_reg_n_0_[1] ;
  wire adc3_master_irq0;
  wire [2:0]adc3_multi_band;
  wire [31:0]adc3_ref_clk_freq;
  wire adc3_reset;
  wire adc3_reset_reg_n_0;
  wire adc3_restart;
  wire adc3_restart_reg_n_0;
  wire [31:0]adc3_sample_rate;
  wire \adc3_sim_level_reg_n_0_[0] ;
  wire \adc3_sim_level_reg_n_0_[1] ;
  wire \adc3_sim_level_reg_n_0_[2] ;
  wire [19:2]adc3_slice0_irq_en;
  wire [19:2]adc3_slice1_irq_en;
  wire [19:2]adc3_slice2_irq_en;
  wire [19:2]adc3_slice3_irq_en;
  wire [3:0]adc3_start_stage;
  wire axi_RdAck;
  wire axi_RdAck0;
  wire axi_RdAck_r;
  wire axi_timeout;
  wire axi_timeout_r;
  wire axi_timeout_r2;
  wire axi_timeout_r20;
  wire [64:64]bank0_read;
  wire [65:2]bank0_write;
  wire bank10_read;
  wire bank10_write;
  wire [136:128]bank11_read;
  wire [196:2]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [136:128]bank13_read;
  wire [196:2]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [136:128]bank15_read;
  wire [196:2]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [128:14]bank1_read;
  wire [194:2]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [128:128]bank3_read;
  wire [194:2]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [128:128]bank5_read;
  wire [194:2]bank5_write;
  wire bank6_read;
  wire bank6_write;
  wire [128:128]bank7_read;
  wire [194:2]bank7_write;
  wire bank8_read;
  wire bank8_write;
  wire [136:14]bank9_read;
  wire [196:2]bank9_write;
  wire clk_adc0;
  wire clk_adc0_i;
  wire clk_dac0;
  wire clk_dac0_i;
  wire [14:13]dac00_control_i;
  wire dac00_irq_en;
  wire [1:0]dac00_stat_sync;
  wire [14:13]dac01_control_i;
  wire dac01_irq_en;
  wire [1:0]dac01_stat_sync;
  wire [14:13]dac02_control_i;
  wire dac02_irq_en;
  wire [1:0]dac02_stat_sync;
  wire [14:13]dac03_control_i;
  wire dac03_irq_en;
  wire [1:0]dac03_stat_sync;
  wire [15:0]dac0_clk_detect;
  wire dac0_clk_n;
  wire dac0_clk_p;
  wire [15:0]dac0_cmn_en;
  wire dac0_cmn_irq_en;
  wire [23:0]dac0_common_stat;
  wire dac0_drp_en;
  wire dac0_drp_rdy;
  wire dac0_drp_req;
  wire dac0_end_stage;
  wire \dac0_end_stage_reg_n_0_[0] ;
  wire \dac0_end_stage_reg_n_0_[1] ;
  wire \dac0_end_stage_reg_n_0_[2] ;
  wire \dac0_end_stage_reg_n_0_[3] ;
  wire [0:0]dac0_fifo_disable;
  wire [2:0]dac0_multi_band;
  wire dac0_powerup_state_irq;
  wire [31:0]dac0_ref_clk_freq;
  wire dac0_reset;
  wire [7:0]dac0_reset_cnt;
  wire dac0_reset_reg_n_0;
  wire dac0_restart;
  wire dac0_restart_reg_n_0;
  wire [31:0]dac0_sample_rate;
  wire [1:0]dac0_sim_level;
  wire [15:14]dac0_slice0_irq_en;
  wire [15:14]dac0_slice1_irq_en;
  wire dac0_sm_reset_i;
  wire [3:0]dac0_start_stage;
  wire [14:13]dac10_control_i;
  wire dac10_irq_en;
  wire [1:0]dac10_stat_sync;
  wire [14:13]dac11_control_i;
  wire dac11_irq_en;
  wire [14:13]dac12_control_i;
  wire dac12_irq_en;
  wire [1:0]dac12_stat_sync;
  wire [14:13]dac13_control_i;
  wire dac13_irq_en;
  wire [1:0]dac13_stat_sync;
  wire [15:0]dac1_clk_detect;
  wire [15:0]dac1_cmn_en;
  wire dac1_cmn_irq_en;
  wire [23:0]dac1_common_stat;
  wire dac1_drp_en;
  wire dac1_drp_gnt;
  wire dac1_drp_rdy;
  wire dac1_drp_req;
  wire dac1_drp_we;
  wire dac1_end_stage;
  wire [0:0]dac1_fifo_disable;
  wire [2:0]dac1_multi_band;
  wire [31:0]dac1_ref_clk_freq;
  wire dac1_reset;
  wire dac1_reset_reg_n_0;
  wire dac1_restart;
  wire dac1_restart_reg_n_0;
  wire [31:0]dac1_sample_rate;
  wire [1:0]dac1_sim_level;
  wire [14:13]dac20_control_i;
  wire dac20_irq_en;
  wire [1:0]dac20_stat_sync;
  wire [14:13]dac21_control_i;
  wire dac21_irq_en;
  wire [1:1]dac21_stat_sync;
  wire [14:13]dac22_control_i;
  wire dac22_irq_en;
  wire [1:0]dac22_stat_sync;
  wire [14:13]dac23_control_i;
  wire dac23_irq_en;
  wire [1:0]dac23_stat_sync;
  wire [15:0]dac2_clk_detect;
  wire [15:0]dac2_cmn_en;
  wire dac2_cmn_irq_en;
  wire [23:0]dac2_common_stat;
  wire dac2_drp_en;
  wire dac2_drp_gnt;
  wire dac2_drp_rdy;
  wire dac2_drp_req;
  wire dac2_drp_we;
  wire dac2_end_stage;
  wire \dac2_end_stage_reg_n_0_[0] ;
  wire \dac2_end_stage_reg_n_0_[1] ;
  wire \dac2_end_stage_reg_n_0_[2] ;
  wire \dac2_end_stage_reg_n_0_[3] ;
  wire [0:0]dac2_fifo_disable;
  wire [2:0]dac2_multi_band;
  wire [31:0]dac2_ref_clk_freq;
  wire dac2_reset;
  wire dac2_reset_reg_n_0;
  wire dac2_restart;
  wire dac2_restart_reg_n_0;
  wire [31:0]dac2_sample_rate;
  wire [1:0]dac2_sim_level;
  wire [3:0]dac2_start_stage;
  wire [14:13]dac30_control_i;
  wire dac30_irq_en;
  wire [1:0]dac30_stat_sync;
  wire [14:13]dac31_control_i;
  wire dac31_irq_en;
  wire [1:0]dac31_stat_sync;
  wire [14:13]dac32_control_i;
  wire dac32_irq_en;
  wire [1:0]dac32_stat_sync;
  wire [14:13]dac33_control_i;
  wire dac33_irq_en;
  wire [1:0]dac33_stat_sync;
  wire [15:0]dac3_clk_detect;
  wire [15:0]dac3_cmn_en;
  wire dac3_cmn_irq_en;
  wire [23:0]dac3_common_stat;
  wire dac3_drp_en;
  wire dac3_drp_gnt;
  wire dac3_drp_rdy;
  wire dac3_drp_req;
  wire dac3_drp_we;
  wire dac3_end_stage;
  wire \dac3_end_stage_reg_n_0_[0] ;
  wire \dac3_end_stage_reg_n_0_[1] ;
  wire \dac3_end_stage_reg_n_0_[2] ;
  wire \dac3_end_stage_reg_n_0_[3] ;
  wire [0:0]dac3_fifo_disable;
  wire [2:0]dac3_multi_band;
  wire [31:0]dac3_ref_clk_freq;
  wire dac3_reset;
  wire dac3_reset_reg_n_0;
  wire dac3_restart;
  wire dac3_restart_reg_n_0;
  wire [31:0]dac3_sample_rate;
  wire [1:0]dac3_sim_level;
  wire [3:0]dac3_start_stage;
  wire [2:2]data21;
  wire [2:2]data21__0;
  wire [2:2]data21__1;
  wire [2:2]data21__2;
  wire [2:2]data21__3;
  wire [4:2]data21__4;
  wire [4:2]data21__5;
  wire [4:2]data21__6;
  wire [2:2]data22;
  wire [2:2]data22__0;
  wire [2:2]data22__1;
  wire [2:2]data22__2;
  wire [5:5]data22__3;
  wire [4:2]data22__4;
  wire [4:2]data22__5;
  wire [4:2]data22__6;
  wire [2:2]data23;
  wire [2:2]data23__0;
  wire [2:2]data23__1;
  wire [2:2]data23__2;
  wire [5:0]data23__3;
  wire [4:2]data23__4;
  wire [2:2]data24;
  wire [2:2]data24__0;
  wire [2:2]data24__1;
  wire [2:2]data24__2;
  wire [4:2]data24__3;
  wire [4:2]data24__4;
  wire [4:2]data24__5;
  wire [4:2]data25;
  wire [4:2]data26;
  wire [4:2]data27;
  wire [4:2]data28;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_196;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_216;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_217;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_218;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_219;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_220;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_221;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_222;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_223;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_224;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_225;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_226;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_227;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_228;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_229;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_230;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_231;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_232;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_233;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_234;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_235;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_236;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_237;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_238;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_239;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_240;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_241;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_242;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_243;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_244;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_245;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_246;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_247;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_248;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_249;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_250;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_251;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_252;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_253;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_254;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_255;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_256;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_257;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_258;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_259;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_260;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_261;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_262;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_263;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_264;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_265;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_266;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_267;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_268;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_269;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_270;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_271;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_272;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_273;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_274;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_275;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_276;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_277;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_278;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_279;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_280;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_281;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_282;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_283;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_284;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_285;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_286;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_287;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_288;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_289;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_290;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_291;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_292;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_293;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_294;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_295;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_329;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_330;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_331;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_332;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_333;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_334;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_335;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_336;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_337;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_338;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_339;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_340;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_341;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_342;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_343;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_344;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_345;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_346;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_347;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_348;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_349;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_350;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_351;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_352;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_353;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_354;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_355;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_356;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_357;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_358;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_359;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_360;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_361;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_362;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_363;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_364;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_365;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_366;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_367;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_368;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_369;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_370;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_371;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_372;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_373;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_374;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_375;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_376;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_377;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_378;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_379;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_380;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_381;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_382;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_383;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_384;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_385;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_386;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_387;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_388;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_389;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_390;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_391;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_392;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_393;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_394;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_395;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_396;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_397;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_398;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_399;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_400;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_401;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_402;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_403;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_404;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_405;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_406;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_407;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_408;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_409;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_410;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_411;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_412;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_413;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_414;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_415;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_416;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_417;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_418;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_419;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_420;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_421;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_422;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_423;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_424;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_425;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_426;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_427;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_428;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_429;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_430;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_431;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_432;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_433;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_434;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_435;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_436;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_437;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_438;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_439;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_440;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_441;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_442;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_443;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_444;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_445;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_446;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_447;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_448;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_449;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_450;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_451;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_452;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_453;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_454;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_455;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_456;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_457;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_458;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_459;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_460;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_461;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_462;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_463;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_464;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_465;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_466;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_467;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_468;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_469;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_470;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_471;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_472;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_473;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_474;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_475;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_480;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_481;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_482;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_483;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_484;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_485;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_486;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_487;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_488;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_489;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_490;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_491;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_492;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_494;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_496;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_497;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_499;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_500;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_501;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_503;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_505;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_506;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_508;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_511;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_512;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_515;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_522;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_523;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_524;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_525;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_526;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_527;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_528;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_529;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_530;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_531;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_532;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_533;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_534;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_535;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_536;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_537;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_538;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_539;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_540;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_541;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_542;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_543;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_544;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_545;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_546;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_547;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_548;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_549;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_550;
  wire design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_551;
  wire drp_RdAck_r;
  wire [10:0]drp_addr;
  wire [15:0]drp_di;
  wire got_timeout_i_1_n_0;
  wire got_timeout_reg_n_0;
  wire i_adc0_reset_count_n_0;
  wire i_adc0_reset_count_n_1;
  wire i_axi_lite_ipif_n_0;
  wire i_axi_lite_ipif_n_100;
  wire i_axi_lite_ipif_n_101;
  wire i_axi_lite_ipif_n_103;
  wire i_axi_lite_ipif_n_104;
  wire i_axi_lite_ipif_n_105;
  wire i_axi_lite_ipif_n_106;
  wire i_axi_lite_ipif_n_112;
  wire i_axi_lite_ipif_n_113;
  wire i_axi_lite_ipif_n_117;
  wire i_axi_lite_ipif_n_118;
  wire i_axi_lite_ipif_n_121;
  wire i_axi_lite_ipif_n_122;
  wire i_axi_lite_ipif_n_123;
  wire i_axi_lite_ipif_n_124;
  wire i_axi_lite_ipif_n_129;
  wire i_axi_lite_ipif_n_130;
  wire i_axi_lite_ipif_n_131;
  wire i_axi_lite_ipif_n_132;
  wire i_axi_lite_ipif_n_133;
  wire i_axi_lite_ipif_n_134;
  wire i_axi_lite_ipif_n_135;
  wire i_axi_lite_ipif_n_136;
  wire i_axi_lite_ipif_n_143;
  wire i_axi_lite_ipif_n_144;
  wire i_axi_lite_ipif_n_145;
  wire i_axi_lite_ipif_n_146;
  wire i_axi_lite_ipif_n_148;
  wire i_axi_lite_ipif_n_150;
  wire i_axi_lite_ipif_n_19;
  wire i_axi_lite_ipif_n_20;
  wire i_axi_lite_ipif_n_21;
  wire i_axi_lite_ipif_n_22;
  wire i_axi_lite_ipif_n_23;
  wire i_axi_lite_ipif_n_24;
  wire i_axi_lite_ipif_n_25;
  wire i_axi_lite_ipif_n_26;
  wire i_axi_lite_ipif_n_27;
  wire i_axi_lite_ipif_n_28;
  wire i_axi_lite_ipif_n_29;
  wire i_axi_lite_ipif_n_3;
  wire i_axi_lite_ipif_n_30;
  wire i_axi_lite_ipif_n_31;
  wire i_axi_lite_ipif_n_32;
  wire i_axi_lite_ipif_n_33;
  wire i_axi_lite_ipif_n_34;
  wire i_axi_lite_ipif_n_35;
  wire i_axi_lite_ipif_n_36;
  wire i_axi_lite_ipif_n_37;
  wire i_axi_lite_ipif_n_38;
  wire i_axi_lite_ipif_n_39;
  wire i_axi_lite_ipif_n_4;
  wire i_axi_lite_ipif_n_40;
  wire i_axi_lite_ipif_n_41;
  wire i_axi_lite_ipif_n_42;
  wire i_axi_lite_ipif_n_43;
  wire i_axi_lite_ipif_n_44;
  wire i_axi_lite_ipif_n_45;
  wire i_axi_lite_ipif_n_46;
  wire i_axi_lite_ipif_n_47;
  wire i_axi_lite_ipif_n_48;
  wire i_axi_lite_ipif_n_49;
  wire i_axi_lite_ipif_n_50;
  wire i_axi_lite_ipif_n_51;
  wire i_axi_lite_ipif_n_57;
  wire i_axi_lite_ipif_n_6;
  wire i_axi_lite_ipif_n_65;
  wire i_axi_lite_ipif_n_73;
  wire i_axi_lite_ipif_n_75;
  wire i_axi_lite_ipif_n_78;
  wire i_axi_lite_ipif_n_79;
  wire i_axi_lite_ipif_n_8;
  wire i_axi_lite_ipif_n_81;
  wire i_axi_lite_ipif_n_84;
  wire i_axi_lite_ipif_n_86;
  wire i_axi_lite_ipif_n_87;
  wire i_axi_lite_ipif_n_88;
  wire i_axi_lite_ipif_n_89;
  wire i_axi_lite_ipif_n_95;
  wire i_axi_lite_ipif_n_96;
  wire i_dac0_reset_count_n_0;
  wire i_dac0_reset_count_n_1;
  wire i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_0;
  wire i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_1;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_0;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_10;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_102;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_105;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_106;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_107;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_108;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_109;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_11;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_116;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_117;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_12;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_120;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_123;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_126;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_129;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_130;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_131;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_132;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_133;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_134;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_135;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_136;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_140;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_144;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_148;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_149;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_150;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_16;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_17;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_20;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_21;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_25;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_26;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_29;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_30;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_32;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_33;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_35;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_36;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_40;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_41;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_45;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_46;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_50;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_51;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_52;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_53;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_54;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_55;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_56;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_57;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_58;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_59;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_6;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_60;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_61;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_63;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_64;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_65;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_66;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_67;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_68;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_69;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_7;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_70;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_71;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_72;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_73;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_74;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_75;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_76;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_77;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_78;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_79;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_8;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_80;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_81;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_82;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_83;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_84;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_89;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_9;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_94;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_95;
  wire i_design_1_usp_rf_data_converter_0_0_irq_sync_n_96;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_3;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_39;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_4;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_40;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_41;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_43;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_44;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_45;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_46;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_47;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_48;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_49;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_5;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_50;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_51;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_52;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_53;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_54;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_56;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_57;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_58;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_59;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_6;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_60;
  wire i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_61;
  wire i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_2;
  wire i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_3;
  wire i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_6;
  wire i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_7;
  wire i_drp_control_top_n_0;
  wire i_drp_control_top_n_1;
  wire i_drp_control_top_n_11;
  wire i_drp_control_top_n_13;
  wire i_drp_control_top_n_15;
  wire i_drp_control_top_n_16;
  wire i_drp_control_top_n_17;
  wire i_drp_control_top_n_18;
  wire i_drp_control_top_n_2;
  wire i_drp_control_top_n_20;
  wire i_drp_control_top_n_22;
  wire i_drp_control_top_n_23;
  wire i_drp_control_top_n_24;
  wire i_drp_control_top_n_26;
  wire i_drp_control_top_n_27;
  wire i_drp_control_top_n_28;
  wire i_drp_control_top_n_29;
  wire i_drp_control_top_n_3;
  wire i_drp_control_top_n_30;
  wire i_drp_control_top_n_32;
  wire i_drp_control_top_n_34;
  wire i_drp_control_top_n_35;
  wire i_drp_control_top_n_36;
  wire i_drp_control_top_n_37;
  wire i_drp_control_top_n_39;
  wire i_drp_control_top_n_4;
  wire i_drp_control_top_n_41;
  wire i_drp_control_top_n_43;
  wire i_drp_control_top_n_45;
  wire i_drp_control_top_n_46;
  wire i_drp_control_top_n_47;
  wire i_drp_control_top_n_49;
  wire i_drp_control_top_n_5;
  wire i_drp_control_top_n_50;
  wire i_drp_control_top_n_51;
  wire i_drp_control_top_n_52;
  wire i_drp_control_top_n_53;
  wire i_drp_control_top_n_54;
  wire i_drp_control_top_n_55;
  wire i_drp_control_top_n_56;
  wire i_drp_control_top_n_57;
  wire i_drp_control_top_n_58;
  wire i_drp_control_top_n_6;
  wire i_drp_control_top_n_7;
  wire i_drp_control_top_n_9;
  wire i_register_decode_n_0;
  wire i_register_decode_n_1;
  wire i_register_decode_n_10;
  wire i_register_decode_n_11;
  wire i_register_decode_n_12;
  wire i_register_decode_n_13;
  wire i_register_decode_n_14;
  wire i_register_decode_n_15;
  wire i_register_decode_n_16;
  wire i_register_decode_n_17;
  wire i_register_decode_n_18;
  wire i_register_decode_n_19;
  wire i_register_decode_n_2;
  wire i_register_decode_n_20;
  wire i_register_decode_n_21;
  wire i_register_decode_n_22;
  wire i_register_decode_n_23;
  wire i_register_decode_n_24;
  wire i_register_decode_n_25;
  wire i_register_decode_n_26;
  wire i_register_decode_n_27;
  wire i_register_decode_n_28;
  wire i_register_decode_n_29;
  wire i_register_decode_n_3;
  wire i_register_decode_n_30;
  wire i_register_decode_n_31;
  wire i_register_decode_n_32;
  wire i_register_decode_n_33;
  wire i_register_decode_n_34;
  wire i_register_decode_n_35;
  wire i_register_decode_n_36;
  wire i_register_decode_n_37;
  wire i_register_decode_n_38;
  wire i_register_decode_n_39;
  wire i_register_decode_n_4;
  wire i_register_decode_n_40;
  wire i_register_decode_n_41;
  wire i_register_decode_n_42;
  wire i_register_decode_n_43;
  wire i_register_decode_n_44;
  wire i_register_decode_n_45;
  wire i_register_decode_n_46;
  wire i_register_decode_n_47;
  wire i_register_decode_n_48;
  wire i_register_decode_n_49;
  wire i_register_decode_n_5;
  wire i_register_decode_n_50;
  wire i_register_decode_n_51;
  wire i_register_decode_n_52;
  wire i_register_decode_n_53;
  wire i_register_decode_n_54;
  wire i_register_decode_n_55;
  wire i_register_decode_n_56;
  wire i_register_decode_n_57;
  wire i_register_decode_n_58;
  wire i_register_decode_n_59;
  wire i_register_decode_n_6;
  wire i_register_decode_n_60;
  wire i_register_decode_n_61;
  wire i_register_decode_n_62;
  wire i_register_decode_n_63;
  wire i_register_decode_n_64;
  wire i_register_decode_n_65;
  wire i_register_decode_n_66;
  wire i_register_decode_n_67;
  wire i_register_decode_n_68;
  wire i_register_decode_n_69;
  wire i_register_decode_n_7;
  wire i_register_decode_n_70;
  wire i_register_decode_n_71;
  wire i_register_decode_n_72;
  wire i_register_decode_n_73;
  wire i_register_decode_n_74;
  wire i_register_decode_n_75;
  wire i_register_decode_n_76;
  wire i_register_decode_n_77;
  wire i_register_decode_n_8;
  wire i_register_decode_n_9;
  wire irq;
  wire [31:0]irq_enables;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire [15:0]m00_axis_tdata;
  wire m00_axis_tvalid;
  wire m0_axis_aclk;
  wire m0_axis_aclk_val_sync;
  wire m0_axis_aresetn;
  wire master_reset;
  wire master_reset_reg_n_0;
  wire [1:0]p_0_in10_in;
  wire [1:0]p_0_in11_in;
  wire [1:0]p_0_in12_in;
  wire [1:0]p_0_in13_in;
  wire [1:0]p_0_in14_in;
  wire [1:0]p_0_in1_in;
  wire [1:0]p_0_in2_in;
  wire [1:0]p_0_in3_in;
  wire [1:0]p_0_in4_in;
  wire [1:0]p_0_in5_in;
  wire [1:0]p_0_in6_in;
  wire [1:0]p_0_in7_in;
  wire [1:0]p_0_in8_in;
  wire [1:0]p_0_in9_in;
  wire [3:3]p_1_out;
  wire [11:0]p_47_in;
  wire [11:0]p_52_in;
  wire [19:0]p_7_in;
  wire \por_state_machine_i/adc0_por_req ;
  wire \por_state_machine_i/const_req_adc0 ;
  wire [2:1]\por_state_machine_i/drp_arbiter_adc0/fsm_cs ;
  wire [15:0]\por_state_machine_i/por_fsm_adc0/rdata ;
  wire [15:0]\por_state_machine_i/por_fsm_dac0/rdata ;
  wire read_ack_tog;
  wire read_ack_tog_3;
  wire read_ack_tog_r;
  wire read_ack_tog_r_2;
  wire [15:0]s00_axis_tdata;
  wire s00_axis_tready;
  wire s0_axis_aclk;
  wire s0_axis_aclk_val_sync;
  wire s0_axis_aresetn;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sm_reset_pulse0;
  wire sm_reset_pulse0_0;
  wire sm_reset_r;
  wire sm_reset_r_1;
  wire [15:0]startup_delay;
  wire sysref_in_n;
  wire sysref_in_p;
  wire vin0_01_n;
  wire vin0_01_p;
  wire vout00_n;
  wire vout00_p;

  assign adc00_cal_frozen = \<const0> ;
  assign adc00_sig_detect = \<const0> ;
  assign adc00_status[23] = \<const0> ;
  assign adc00_status[22] = \<const0> ;
  assign adc00_status[21] = \<const0> ;
  assign adc00_status[20] = \<const0> ;
  assign adc00_status[19] = \<const0> ;
  assign adc00_status[18] = \<const0> ;
  assign adc00_status[17] = \<const0> ;
  assign adc00_status[16] = \<const0> ;
  assign adc00_status[15] = \<const0> ;
  assign adc00_status[14] = \<const0> ;
  assign adc00_status[13] = \<const0> ;
  assign adc00_status[12] = \<const0> ;
  assign adc00_status[11] = \<const0> ;
  assign adc00_status[10] = \<const0> ;
  assign adc00_status[9] = \<const0> ;
  assign adc00_status[8] = \<const0> ;
  assign adc00_status[7] = \<const0> ;
  assign adc00_status[6] = \<const0> ;
  assign adc00_status[5] = \<const0> ;
  assign adc00_status[4] = \<const0> ;
  assign adc00_status[3] = \<const0> ;
  assign adc00_status[2] = \<const0> ;
  assign adc00_status[1] = \<const0> ;
  assign adc00_status[0] = \<const0> ;
  assign adc01_status[23] = \<const0> ;
  assign adc01_status[22] = \<const0> ;
  assign adc01_status[21] = \<const0> ;
  assign adc01_status[20] = \<const0> ;
  assign adc01_status[19] = \<const0> ;
  assign adc01_status[18] = \<const0> ;
  assign adc01_status[17] = \<const0> ;
  assign adc01_status[16] = \<const0> ;
  assign adc01_status[15] = \<const0> ;
  assign adc01_status[14] = \<const0> ;
  assign adc01_status[13] = \<const0> ;
  assign adc01_status[12] = \<const0> ;
  assign adc01_status[11] = \<const0> ;
  assign adc01_status[10] = \<const0> ;
  assign adc01_status[9] = \<const0> ;
  assign adc01_status[8] = \<const0> ;
  assign adc01_status[7] = \<const0> ;
  assign adc01_status[6] = \<const0> ;
  assign adc01_status[5] = \<const0> ;
  assign adc01_status[4] = \<const0> ;
  assign adc01_status[3] = \<const0> ;
  assign adc01_status[2] = \<const0> ;
  assign adc01_status[1] = \<const0> ;
  assign adc01_status[0] = \<const0> ;
  assign adc02_status[23] = \<const0> ;
  assign adc02_status[22] = \<const0> ;
  assign adc02_status[21] = \<const0> ;
  assign adc02_status[20] = \<const0> ;
  assign adc02_status[19] = \<const0> ;
  assign adc02_status[18] = \<const0> ;
  assign adc02_status[17] = \<const0> ;
  assign adc02_status[16] = \<const0> ;
  assign adc02_status[15] = \<const0> ;
  assign adc02_status[14] = \<const0> ;
  assign adc02_status[13] = \<const0> ;
  assign adc02_status[12] = \<const0> ;
  assign adc02_status[11] = \<const0> ;
  assign adc02_status[10] = \<const0> ;
  assign adc02_status[9] = \<const0> ;
  assign adc02_status[8] = \<const0> ;
  assign adc02_status[7] = \<const0> ;
  assign adc02_status[6] = \<const0> ;
  assign adc02_status[5] = \<const0> ;
  assign adc02_status[4] = \<const0> ;
  assign adc02_status[3] = \<const0> ;
  assign adc02_status[2] = \<const0> ;
  assign adc02_status[1] = \<const0> ;
  assign adc02_status[0] = \<const0> ;
  assign adc03_status[23] = \<const0> ;
  assign adc03_status[22] = \<const0> ;
  assign adc03_status[21] = \<const0> ;
  assign adc03_status[20] = \<const0> ;
  assign adc03_status[19] = \<const0> ;
  assign adc03_status[18] = \<const0> ;
  assign adc03_status[17] = \<const0> ;
  assign adc03_status[16] = \<const0> ;
  assign adc03_status[15] = \<const0> ;
  assign adc03_status[14] = \<const0> ;
  assign adc03_status[13] = \<const0> ;
  assign adc03_status[12] = \<const0> ;
  assign adc03_status[11] = \<const0> ;
  assign adc03_status[10] = \<const0> ;
  assign adc03_status[9] = \<const0> ;
  assign adc03_status[8] = \<const0> ;
  assign adc03_status[7] = \<const0> ;
  assign adc03_status[6] = \<const0> ;
  assign adc03_status[5] = \<const0> ;
  assign adc03_status[4] = \<const0> ;
  assign adc03_status[3] = \<const0> ;
  assign adc03_status[2] = \<const0> ;
  assign adc03_status[1] = \<const0> ;
  assign adc03_status[0] = \<const0> ;
  assign adc0_daddr_mon[11] = \<const0> ;
  assign adc0_daddr_mon[10] = \<const0> ;
  assign adc0_daddr_mon[9] = \<const0> ;
  assign adc0_daddr_mon[8] = \<const0> ;
  assign adc0_daddr_mon[7] = \<const0> ;
  assign adc0_daddr_mon[6] = \<const0> ;
  assign adc0_daddr_mon[5] = \<const0> ;
  assign adc0_daddr_mon[4] = \<const0> ;
  assign adc0_daddr_mon[3] = \<const0> ;
  assign adc0_daddr_mon[2] = \<const0> ;
  assign adc0_daddr_mon[1] = \<const0> ;
  assign adc0_daddr_mon[0] = \<const0> ;
  assign adc0_den_mon = \<const0> ;
  assign adc0_dgnt_mon = \<const0> ;
  assign adc0_di_mon[15] = \<const0> ;
  assign adc0_di_mon[14] = \<const0> ;
  assign adc0_di_mon[13] = \<const0> ;
  assign adc0_di_mon[12] = \<const0> ;
  assign adc0_di_mon[11] = \<const0> ;
  assign adc0_di_mon[10] = \<const0> ;
  assign adc0_di_mon[9] = \<const0> ;
  assign adc0_di_mon[8] = \<const0> ;
  assign adc0_di_mon[7] = \<const0> ;
  assign adc0_di_mon[6] = \<const0> ;
  assign adc0_di_mon[5] = \<const0> ;
  assign adc0_di_mon[4] = \<const0> ;
  assign adc0_di_mon[3] = \<const0> ;
  assign adc0_di_mon[2] = \<const0> ;
  assign adc0_di_mon[1] = \<const0> ;
  assign adc0_di_mon[0] = \<const0> ;
  assign adc0_do_mon[15] = \<const0> ;
  assign adc0_do_mon[14] = \<const0> ;
  assign adc0_do_mon[13] = \<const0> ;
  assign adc0_do_mon[12] = \<const0> ;
  assign adc0_do_mon[11] = \<const0> ;
  assign adc0_do_mon[10] = \<const0> ;
  assign adc0_do_mon[9] = \<const0> ;
  assign adc0_do_mon[8] = \<const0> ;
  assign adc0_do_mon[7] = \<const0> ;
  assign adc0_do_mon[6] = \<const0> ;
  assign adc0_do_mon[5] = \<const0> ;
  assign adc0_do_mon[4] = \<const0> ;
  assign adc0_do_mon[3] = \<const0> ;
  assign adc0_do_mon[2] = \<const0> ;
  assign adc0_do_mon[1] = \<const0> ;
  assign adc0_do_mon[0] = \<const0> ;
  assign adc0_done = \<const0> ;
  assign adc0_drdy_mon = \<const0> ;
  assign adc0_dreq_mon = \<const0> ;
  assign adc0_dwe_mon = \<const0> ;
  assign adc0_pll_dmon = \<const0> ;
  assign adc0_pll_lock = \<const0> ;
  assign adc0_powerup_state = \<const0> ;
  assign adc0_status[3] = \<const0> ;
  assign adc0_status[2] = \<const0> ;
  assign adc0_status[1] = \<const0> ;
  assign adc0_status[0] = \<const0> ;
  assign adc10_status[23] = \<const0> ;
  assign adc10_status[22] = \<const0> ;
  assign adc10_status[21] = \<const0> ;
  assign adc10_status[20] = \<const0> ;
  assign adc10_status[19] = \<const0> ;
  assign adc10_status[18] = \<const0> ;
  assign adc10_status[17] = \<const0> ;
  assign adc10_status[16] = \<const0> ;
  assign adc10_status[15] = \<const0> ;
  assign adc10_status[14] = \<const0> ;
  assign adc10_status[13] = \<const0> ;
  assign adc10_status[12] = \<const0> ;
  assign adc10_status[11] = \<const0> ;
  assign adc10_status[10] = \<const0> ;
  assign adc10_status[9] = \<const0> ;
  assign adc10_status[8] = \<const0> ;
  assign adc10_status[7] = \<const0> ;
  assign adc10_status[6] = \<const0> ;
  assign adc10_status[5] = \<const0> ;
  assign adc10_status[4] = \<const0> ;
  assign adc10_status[3] = \<const0> ;
  assign adc10_status[2] = \<const0> ;
  assign adc10_status[1] = \<const0> ;
  assign adc10_status[0] = \<const0> ;
  assign adc11_status[23] = \<const0> ;
  assign adc11_status[22] = \<const0> ;
  assign adc11_status[21] = \<const0> ;
  assign adc11_status[20] = \<const0> ;
  assign adc11_status[19] = \<const0> ;
  assign adc11_status[18] = \<const0> ;
  assign adc11_status[17] = \<const0> ;
  assign adc11_status[16] = \<const0> ;
  assign adc11_status[15] = \<const0> ;
  assign adc11_status[14] = \<const0> ;
  assign adc11_status[13] = \<const0> ;
  assign adc11_status[12] = \<const0> ;
  assign adc11_status[11] = \<const0> ;
  assign adc11_status[10] = \<const0> ;
  assign adc11_status[9] = \<const0> ;
  assign adc11_status[8] = \<const0> ;
  assign adc11_status[7] = \<const0> ;
  assign adc11_status[6] = \<const0> ;
  assign adc11_status[5] = \<const0> ;
  assign adc11_status[4] = \<const0> ;
  assign adc11_status[3] = \<const0> ;
  assign adc11_status[2] = \<const0> ;
  assign adc11_status[1] = \<const0> ;
  assign adc11_status[0] = \<const0> ;
  assign adc12_status[23] = \<const0> ;
  assign adc12_status[22] = \<const0> ;
  assign adc12_status[21] = \<const0> ;
  assign adc12_status[20] = \<const0> ;
  assign adc12_status[19] = \<const0> ;
  assign adc12_status[18] = \<const0> ;
  assign adc12_status[17] = \<const0> ;
  assign adc12_status[16] = \<const0> ;
  assign adc12_status[15] = \<const0> ;
  assign adc12_status[14] = \<const0> ;
  assign adc12_status[13] = \<const0> ;
  assign adc12_status[12] = \<const0> ;
  assign adc12_status[11] = \<const0> ;
  assign adc12_status[10] = \<const0> ;
  assign adc12_status[9] = \<const0> ;
  assign adc12_status[8] = \<const0> ;
  assign adc12_status[7] = \<const0> ;
  assign adc12_status[6] = \<const0> ;
  assign adc12_status[5] = \<const0> ;
  assign adc12_status[4] = \<const0> ;
  assign adc12_status[3] = \<const0> ;
  assign adc12_status[2] = \<const0> ;
  assign adc12_status[1] = \<const0> ;
  assign adc12_status[0] = \<const0> ;
  assign adc13_status[23] = \<const0> ;
  assign adc13_status[22] = \<const0> ;
  assign adc13_status[21] = \<const0> ;
  assign adc13_status[20] = \<const0> ;
  assign adc13_status[19] = \<const0> ;
  assign adc13_status[18] = \<const0> ;
  assign adc13_status[17] = \<const0> ;
  assign adc13_status[16] = \<const0> ;
  assign adc13_status[15] = \<const0> ;
  assign adc13_status[14] = \<const0> ;
  assign adc13_status[13] = \<const0> ;
  assign adc13_status[12] = \<const0> ;
  assign adc13_status[11] = \<const0> ;
  assign adc13_status[10] = \<const0> ;
  assign adc13_status[9] = \<const0> ;
  assign adc13_status[8] = \<const0> ;
  assign adc13_status[7] = \<const0> ;
  assign adc13_status[6] = \<const0> ;
  assign adc13_status[5] = \<const0> ;
  assign adc13_status[4] = \<const0> ;
  assign adc13_status[3] = \<const0> ;
  assign adc13_status[2] = \<const0> ;
  assign adc13_status[1] = \<const0> ;
  assign adc13_status[0] = \<const0> ;
  assign adc1_daddr_mon[11] = \<const0> ;
  assign adc1_daddr_mon[10] = \<const0> ;
  assign adc1_daddr_mon[9] = \<const0> ;
  assign adc1_daddr_mon[8] = \<const0> ;
  assign adc1_daddr_mon[7] = \<const0> ;
  assign adc1_daddr_mon[6] = \<const0> ;
  assign adc1_daddr_mon[5] = \<const0> ;
  assign adc1_daddr_mon[4] = \<const0> ;
  assign adc1_daddr_mon[3] = \<const0> ;
  assign adc1_daddr_mon[2] = \<const0> ;
  assign adc1_daddr_mon[1] = \<const0> ;
  assign adc1_daddr_mon[0] = \<const0> ;
  assign adc1_den_mon = \<const0> ;
  assign adc1_dgnt_mon = \<const0> ;
  assign adc1_di_mon[15] = \<const0> ;
  assign adc1_di_mon[14] = \<const0> ;
  assign adc1_di_mon[13] = \<const0> ;
  assign adc1_di_mon[12] = \<const0> ;
  assign adc1_di_mon[11] = \<const0> ;
  assign adc1_di_mon[10] = \<const0> ;
  assign adc1_di_mon[9] = \<const0> ;
  assign adc1_di_mon[8] = \<const0> ;
  assign adc1_di_mon[7] = \<const0> ;
  assign adc1_di_mon[6] = \<const0> ;
  assign adc1_di_mon[5] = \<const0> ;
  assign adc1_di_mon[4] = \<const0> ;
  assign adc1_di_mon[3] = \<const0> ;
  assign adc1_di_mon[2] = \<const0> ;
  assign adc1_di_mon[1] = \<const0> ;
  assign adc1_di_mon[0] = \<const0> ;
  assign adc1_do_mon[15] = \<const0> ;
  assign adc1_do_mon[14] = \<const0> ;
  assign adc1_do_mon[13] = \<const0> ;
  assign adc1_do_mon[12] = \<const0> ;
  assign adc1_do_mon[11] = \<const0> ;
  assign adc1_do_mon[10] = \<const0> ;
  assign adc1_do_mon[9] = \<const0> ;
  assign adc1_do_mon[8] = \<const0> ;
  assign adc1_do_mon[7] = \<const0> ;
  assign adc1_do_mon[6] = \<const0> ;
  assign adc1_do_mon[5] = \<const0> ;
  assign adc1_do_mon[4] = \<const0> ;
  assign adc1_do_mon[3] = \<const0> ;
  assign adc1_do_mon[2] = \<const0> ;
  assign adc1_do_mon[1] = \<const0> ;
  assign adc1_do_mon[0] = \<const0> ;
  assign adc1_done = \<const0> ;
  assign adc1_drdy_mon = \<const0> ;
  assign adc1_dreq_mon = \<const0> ;
  assign adc1_dwe_mon = \<const0> ;
  assign adc1_pll_dmon = \<const0> ;
  assign adc1_pll_lock = \<const0> ;
  assign adc1_powerup_state = \<const0> ;
  assign adc1_status[3] = \<const0> ;
  assign adc1_status[2] = \<const0> ;
  assign adc1_status[1] = \<const0> ;
  assign adc1_status[0] = \<const0> ;
  assign adc20_status[23] = \<const0> ;
  assign adc20_status[22] = \<const0> ;
  assign adc20_status[21] = \<const0> ;
  assign adc20_status[20] = \<const0> ;
  assign adc20_status[19] = \<const0> ;
  assign adc20_status[18] = \<const0> ;
  assign adc20_status[17] = \<const0> ;
  assign adc20_status[16] = \<const0> ;
  assign adc20_status[15] = \<const0> ;
  assign adc20_status[14] = \<const0> ;
  assign adc20_status[13] = \<const0> ;
  assign adc20_status[12] = \<const0> ;
  assign adc20_status[11] = \<const0> ;
  assign adc20_status[10] = \<const0> ;
  assign adc20_status[9] = \<const0> ;
  assign adc20_status[8] = \<const0> ;
  assign adc20_status[7] = \<const0> ;
  assign adc20_status[6] = \<const0> ;
  assign adc20_status[5] = \<const0> ;
  assign adc20_status[4] = \<const0> ;
  assign adc20_status[3] = \<const0> ;
  assign adc20_status[2] = \<const0> ;
  assign adc20_status[1] = \<const0> ;
  assign adc20_status[0] = \<const0> ;
  assign adc21_status[23] = \<const0> ;
  assign adc21_status[22] = \<const0> ;
  assign adc21_status[21] = \<const0> ;
  assign adc21_status[20] = \<const0> ;
  assign adc21_status[19] = \<const0> ;
  assign adc21_status[18] = \<const0> ;
  assign adc21_status[17] = \<const0> ;
  assign adc21_status[16] = \<const0> ;
  assign adc21_status[15] = \<const0> ;
  assign adc21_status[14] = \<const0> ;
  assign adc21_status[13] = \<const0> ;
  assign adc21_status[12] = \<const0> ;
  assign adc21_status[11] = \<const0> ;
  assign adc21_status[10] = \<const0> ;
  assign adc21_status[9] = \<const0> ;
  assign adc21_status[8] = \<const0> ;
  assign adc21_status[7] = \<const0> ;
  assign adc21_status[6] = \<const0> ;
  assign adc21_status[5] = \<const0> ;
  assign adc21_status[4] = \<const0> ;
  assign adc21_status[3] = \<const0> ;
  assign adc21_status[2] = \<const0> ;
  assign adc21_status[1] = \<const0> ;
  assign adc21_status[0] = \<const0> ;
  assign adc22_status[23] = \<const0> ;
  assign adc22_status[22] = \<const0> ;
  assign adc22_status[21] = \<const0> ;
  assign adc22_status[20] = \<const0> ;
  assign adc22_status[19] = \<const0> ;
  assign adc22_status[18] = \<const0> ;
  assign adc22_status[17] = \<const0> ;
  assign adc22_status[16] = \<const0> ;
  assign adc22_status[15] = \<const0> ;
  assign adc22_status[14] = \<const0> ;
  assign adc22_status[13] = \<const0> ;
  assign adc22_status[12] = \<const0> ;
  assign adc22_status[11] = \<const0> ;
  assign adc22_status[10] = \<const0> ;
  assign adc22_status[9] = \<const0> ;
  assign adc22_status[8] = \<const0> ;
  assign adc22_status[7] = \<const0> ;
  assign adc22_status[6] = \<const0> ;
  assign adc22_status[5] = \<const0> ;
  assign adc22_status[4] = \<const0> ;
  assign adc22_status[3] = \<const0> ;
  assign adc22_status[2] = \<const0> ;
  assign adc22_status[1] = \<const0> ;
  assign adc22_status[0] = \<const0> ;
  assign adc23_status[23] = \<const0> ;
  assign adc23_status[22] = \<const0> ;
  assign adc23_status[21] = \<const0> ;
  assign adc23_status[20] = \<const0> ;
  assign adc23_status[19] = \<const0> ;
  assign adc23_status[18] = \<const0> ;
  assign adc23_status[17] = \<const0> ;
  assign adc23_status[16] = \<const0> ;
  assign adc23_status[15] = \<const0> ;
  assign adc23_status[14] = \<const0> ;
  assign adc23_status[13] = \<const0> ;
  assign adc23_status[12] = \<const0> ;
  assign adc23_status[11] = \<const0> ;
  assign adc23_status[10] = \<const0> ;
  assign adc23_status[9] = \<const0> ;
  assign adc23_status[8] = \<const0> ;
  assign adc23_status[7] = \<const0> ;
  assign adc23_status[6] = \<const0> ;
  assign adc23_status[5] = \<const0> ;
  assign adc23_status[4] = \<const0> ;
  assign adc23_status[3] = \<const0> ;
  assign adc23_status[2] = \<const0> ;
  assign adc23_status[1] = \<const0> ;
  assign adc23_status[0] = \<const0> ;
  assign adc2_daddr_mon[11] = \<const0> ;
  assign adc2_daddr_mon[10] = \<const0> ;
  assign adc2_daddr_mon[9] = \<const0> ;
  assign adc2_daddr_mon[8] = \<const0> ;
  assign adc2_daddr_mon[7] = \<const0> ;
  assign adc2_daddr_mon[6] = \<const0> ;
  assign adc2_daddr_mon[5] = \<const0> ;
  assign adc2_daddr_mon[4] = \<const0> ;
  assign adc2_daddr_mon[3] = \<const0> ;
  assign adc2_daddr_mon[2] = \<const0> ;
  assign adc2_daddr_mon[1] = \<const0> ;
  assign adc2_daddr_mon[0] = \<const0> ;
  assign adc2_den_mon = \<const0> ;
  assign adc2_dgnt_mon = \<const0> ;
  assign adc2_di_mon[15] = \<const0> ;
  assign adc2_di_mon[14] = \<const0> ;
  assign adc2_di_mon[13] = \<const0> ;
  assign adc2_di_mon[12] = \<const0> ;
  assign adc2_di_mon[11] = \<const0> ;
  assign adc2_di_mon[10] = \<const0> ;
  assign adc2_di_mon[9] = \<const0> ;
  assign adc2_di_mon[8] = \<const0> ;
  assign adc2_di_mon[7] = \<const0> ;
  assign adc2_di_mon[6] = \<const0> ;
  assign adc2_di_mon[5] = \<const0> ;
  assign adc2_di_mon[4] = \<const0> ;
  assign adc2_di_mon[3] = \<const0> ;
  assign adc2_di_mon[2] = \<const0> ;
  assign adc2_di_mon[1] = \<const0> ;
  assign adc2_di_mon[0] = \<const0> ;
  assign adc2_do_mon[15] = \<const0> ;
  assign adc2_do_mon[14] = \<const0> ;
  assign adc2_do_mon[13] = \<const0> ;
  assign adc2_do_mon[12] = \<const0> ;
  assign adc2_do_mon[11] = \<const0> ;
  assign adc2_do_mon[10] = \<const0> ;
  assign adc2_do_mon[9] = \<const0> ;
  assign adc2_do_mon[8] = \<const0> ;
  assign adc2_do_mon[7] = \<const0> ;
  assign adc2_do_mon[6] = \<const0> ;
  assign adc2_do_mon[5] = \<const0> ;
  assign adc2_do_mon[4] = \<const0> ;
  assign adc2_do_mon[3] = \<const0> ;
  assign adc2_do_mon[2] = \<const0> ;
  assign adc2_do_mon[1] = \<const0> ;
  assign adc2_do_mon[0] = \<const0> ;
  assign adc2_done = \<const0> ;
  assign adc2_drdy_mon = \<const0> ;
  assign adc2_dreq_mon = \<const0> ;
  assign adc2_dwe_mon = \<const0> ;
  assign adc2_pll_dmon = \<const0> ;
  assign adc2_pll_lock = \<const0> ;
  assign adc2_powerup_state = \<const0> ;
  assign adc2_status[3] = \<const0> ;
  assign adc2_status[2] = \<const0> ;
  assign adc2_status[1] = \<const0> ;
  assign adc2_status[0] = \<const0> ;
  assign adc30_status[23] = \<const0> ;
  assign adc30_status[22] = \<const0> ;
  assign adc30_status[21] = \<const0> ;
  assign adc30_status[20] = \<const0> ;
  assign adc30_status[19] = \<const0> ;
  assign adc30_status[18] = \<const0> ;
  assign adc30_status[17] = \<const0> ;
  assign adc30_status[16] = \<const0> ;
  assign adc30_status[15] = \<const0> ;
  assign adc30_status[14] = \<const0> ;
  assign adc30_status[13] = \<const0> ;
  assign adc30_status[12] = \<const0> ;
  assign adc30_status[11] = \<const0> ;
  assign adc30_status[10] = \<const0> ;
  assign adc30_status[9] = \<const0> ;
  assign adc30_status[8] = \<const0> ;
  assign adc30_status[7] = \<const0> ;
  assign adc30_status[6] = \<const0> ;
  assign adc30_status[5] = \<const0> ;
  assign adc30_status[4] = \<const0> ;
  assign adc30_status[3] = \<const0> ;
  assign adc30_status[2] = \<const0> ;
  assign adc30_status[1] = \<const0> ;
  assign adc30_status[0] = \<const0> ;
  assign adc31_status[23] = \<const0> ;
  assign adc31_status[22] = \<const0> ;
  assign adc31_status[21] = \<const0> ;
  assign adc31_status[20] = \<const0> ;
  assign adc31_status[19] = \<const0> ;
  assign adc31_status[18] = \<const0> ;
  assign adc31_status[17] = \<const0> ;
  assign adc31_status[16] = \<const0> ;
  assign adc31_status[15] = \<const0> ;
  assign adc31_status[14] = \<const0> ;
  assign adc31_status[13] = \<const0> ;
  assign adc31_status[12] = \<const0> ;
  assign adc31_status[11] = \<const0> ;
  assign adc31_status[10] = \<const0> ;
  assign adc31_status[9] = \<const0> ;
  assign adc31_status[8] = \<const0> ;
  assign adc31_status[7] = \<const0> ;
  assign adc31_status[6] = \<const0> ;
  assign adc31_status[5] = \<const0> ;
  assign adc31_status[4] = \<const0> ;
  assign adc31_status[3] = \<const0> ;
  assign adc31_status[2] = \<const0> ;
  assign adc31_status[1] = \<const0> ;
  assign adc31_status[0] = \<const0> ;
  assign adc32_status[23] = \<const0> ;
  assign adc32_status[22] = \<const0> ;
  assign adc32_status[21] = \<const0> ;
  assign adc32_status[20] = \<const0> ;
  assign adc32_status[19] = \<const0> ;
  assign adc32_status[18] = \<const0> ;
  assign adc32_status[17] = \<const0> ;
  assign adc32_status[16] = \<const0> ;
  assign adc32_status[15] = \<const0> ;
  assign adc32_status[14] = \<const0> ;
  assign adc32_status[13] = \<const0> ;
  assign adc32_status[12] = \<const0> ;
  assign adc32_status[11] = \<const0> ;
  assign adc32_status[10] = \<const0> ;
  assign adc32_status[9] = \<const0> ;
  assign adc32_status[8] = \<const0> ;
  assign adc32_status[7] = \<const0> ;
  assign adc32_status[6] = \<const0> ;
  assign adc32_status[5] = \<const0> ;
  assign adc32_status[4] = \<const0> ;
  assign adc32_status[3] = \<const0> ;
  assign adc32_status[2] = \<const0> ;
  assign adc32_status[1] = \<const0> ;
  assign adc32_status[0] = \<const0> ;
  assign adc33_status[23] = \<const0> ;
  assign adc33_status[22] = \<const0> ;
  assign adc33_status[21] = \<const0> ;
  assign adc33_status[20] = \<const0> ;
  assign adc33_status[19] = \<const0> ;
  assign adc33_status[18] = \<const0> ;
  assign adc33_status[17] = \<const0> ;
  assign adc33_status[16] = \<const0> ;
  assign adc33_status[15] = \<const0> ;
  assign adc33_status[14] = \<const0> ;
  assign adc33_status[13] = \<const0> ;
  assign adc33_status[12] = \<const0> ;
  assign adc33_status[11] = \<const0> ;
  assign adc33_status[10] = \<const0> ;
  assign adc33_status[9] = \<const0> ;
  assign adc33_status[8] = \<const0> ;
  assign adc33_status[7] = \<const0> ;
  assign adc33_status[6] = \<const0> ;
  assign adc33_status[5] = \<const0> ;
  assign adc33_status[4] = \<const0> ;
  assign adc33_status[3] = \<const0> ;
  assign adc33_status[2] = \<const0> ;
  assign adc33_status[1] = \<const0> ;
  assign adc33_status[0] = \<const0> ;
  assign adc3_daddr_mon[11] = \<const0> ;
  assign adc3_daddr_mon[10] = \<const0> ;
  assign adc3_daddr_mon[9] = \<const0> ;
  assign adc3_daddr_mon[8] = \<const0> ;
  assign adc3_daddr_mon[7] = \<const0> ;
  assign adc3_daddr_mon[6] = \<const0> ;
  assign adc3_daddr_mon[5] = \<const0> ;
  assign adc3_daddr_mon[4] = \<const0> ;
  assign adc3_daddr_mon[3] = \<const0> ;
  assign adc3_daddr_mon[2] = \<const0> ;
  assign adc3_daddr_mon[1] = \<const0> ;
  assign adc3_daddr_mon[0] = \<const0> ;
  assign adc3_den_mon = \<const0> ;
  assign adc3_dgnt_mon = \<const0> ;
  assign adc3_di_mon[15] = \<const0> ;
  assign adc3_di_mon[14] = \<const0> ;
  assign adc3_di_mon[13] = \<const0> ;
  assign adc3_di_mon[12] = \<const0> ;
  assign adc3_di_mon[11] = \<const0> ;
  assign adc3_di_mon[10] = \<const0> ;
  assign adc3_di_mon[9] = \<const0> ;
  assign adc3_di_mon[8] = \<const0> ;
  assign adc3_di_mon[7] = \<const0> ;
  assign adc3_di_mon[6] = \<const0> ;
  assign adc3_di_mon[5] = \<const0> ;
  assign adc3_di_mon[4] = \<const0> ;
  assign adc3_di_mon[3] = \<const0> ;
  assign adc3_di_mon[2] = \<const0> ;
  assign adc3_di_mon[1] = \<const0> ;
  assign adc3_di_mon[0] = \<const0> ;
  assign adc3_do_mon[15] = \<const0> ;
  assign adc3_do_mon[14] = \<const0> ;
  assign adc3_do_mon[13] = \<const0> ;
  assign adc3_do_mon[12] = \<const0> ;
  assign adc3_do_mon[11] = \<const0> ;
  assign adc3_do_mon[10] = \<const0> ;
  assign adc3_do_mon[9] = \<const0> ;
  assign adc3_do_mon[8] = \<const0> ;
  assign adc3_do_mon[7] = \<const0> ;
  assign adc3_do_mon[6] = \<const0> ;
  assign adc3_do_mon[5] = \<const0> ;
  assign adc3_do_mon[4] = \<const0> ;
  assign adc3_do_mon[3] = \<const0> ;
  assign adc3_do_mon[2] = \<const0> ;
  assign adc3_do_mon[1] = \<const0> ;
  assign adc3_do_mon[0] = \<const0> ;
  assign adc3_done = \<const0> ;
  assign adc3_drdy_mon = \<const0> ;
  assign adc3_dreq_mon = \<const0> ;
  assign adc3_dwe_mon = \<const0> ;
  assign adc3_pll_dmon = \<const0> ;
  assign adc3_pll_lock = \<const0> ;
  assign adc3_powerup_state = \<const0> ;
  assign adc3_status[3] = \<const0> ;
  assign adc3_status[2] = \<const0> ;
  assign adc3_status[1] = \<const0> ;
  assign adc3_status[0] = \<const0> ;
  assign dac00_status[23] = \<const0> ;
  assign dac00_status[22] = \<const0> ;
  assign dac00_status[21] = \<const0> ;
  assign dac00_status[20] = \<const0> ;
  assign dac00_status[19] = \<const0> ;
  assign dac00_status[18] = \<const0> ;
  assign dac00_status[17] = \<const0> ;
  assign dac00_status[16] = \<const0> ;
  assign dac00_status[15] = \<const0> ;
  assign dac00_status[14] = \<const0> ;
  assign dac00_status[13] = \<const0> ;
  assign dac00_status[12] = \<const0> ;
  assign dac00_status[11] = \<const0> ;
  assign dac00_status[10] = \<const0> ;
  assign dac00_status[9] = \<const0> ;
  assign dac00_status[8] = \<const0> ;
  assign dac00_status[7] = \<const0> ;
  assign dac00_status[6] = \<const0> ;
  assign dac00_status[5] = \<const0> ;
  assign dac00_status[4] = \<const0> ;
  assign dac00_status[3] = \<const0> ;
  assign dac00_status[2] = \<const0> ;
  assign dac00_status[1] = \<const0> ;
  assign dac00_status[0] = \<const0> ;
  assign dac01_status[23] = \<const0> ;
  assign dac01_status[22] = \<const0> ;
  assign dac01_status[21] = \<const0> ;
  assign dac01_status[20] = \<const0> ;
  assign dac01_status[19] = \<const0> ;
  assign dac01_status[18] = \<const0> ;
  assign dac01_status[17] = \<const0> ;
  assign dac01_status[16] = \<const0> ;
  assign dac01_status[15] = \<const0> ;
  assign dac01_status[14] = \<const0> ;
  assign dac01_status[13] = \<const0> ;
  assign dac01_status[12] = \<const0> ;
  assign dac01_status[11] = \<const0> ;
  assign dac01_status[10] = \<const0> ;
  assign dac01_status[9] = \<const0> ;
  assign dac01_status[8] = \<const0> ;
  assign dac01_status[7] = \<const0> ;
  assign dac01_status[6] = \<const0> ;
  assign dac01_status[5] = \<const0> ;
  assign dac01_status[4] = \<const0> ;
  assign dac01_status[3] = \<const0> ;
  assign dac01_status[2] = \<const0> ;
  assign dac01_status[1] = \<const0> ;
  assign dac01_status[0] = \<const0> ;
  assign dac02_status[23] = \<const0> ;
  assign dac02_status[22] = \<const0> ;
  assign dac02_status[21] = \<const0> ;
  assign dac02_status[20] = \<const0> ;
  assign dac02_status[19] = \<const0> ;
  assign dac02_status[18] = \<const0> ;
  assign dac02_status[17] = \<const0> ;
  assign dac02_status[16] = \<const0> ;
  assign dac02_status[15] = \<const0> ;
  assign dac02_status[14] = \<const0> ;
  assign dac02_status[13] = \<const0> ;
  assign dac02_status[12] = \<const0> ;
  assign dac02_status[11] = \<const0> ;
  assign dac02_status[10] = \<const0> ;
  assign dac02_status[9] = \<const0> ;
  assign dac02_status[8] = \<const0> ;
  assign dac02_status[7] = \<const0> ;
  assign dac02_status[6] = \<const0> ;
  assign dac02_status[5] = \<const0> ;
  assign dac02_status[4] = \<const0> ;
  assign dac02_status[3] = \<const0> ;
  assign dac02_status[2] = \<const0> ;
  assign dac02_status[1] = \<const0> ;
  assign dac02_status[0] = \<const0> ;
  assign dac03_status[23] = \<const0> ;
  assign dac03_status[22] = \<const0> ;
  assign dac03_status[21] = \<const0> ;
  assign dac03_status[20] = \<const0> ;
  assign dac03_status[19] = \<const0> ;
  assign dac03_status[18] = \<const0> ;
  assign dac03_status[17] = \<const0> ;
  assign dac03_status[16] = \<const0> ;
  assign dac03_status[15] = \<const0> ;
  assign dac03_status[14] = \<const0> ;
  assign dac03_status[13] = \<const0> ;
  assign dac03_status[12] = \<const0> ;
  assign dac03_status[11] = \<const0> ;
  assign dac03_status[10] = \<const0> ;
  assign dac03_status[9] = \<const0> ;
  assign dac03_status[8] = \<const0> ;
  assign dac03_status[7] = \<const0> ;
  assign dac03_status[6] = \<const0> ;
  assign dac03_status[5] = \<const0> ;
  assign dac03_status[4] = \<const0> ;
  assign dac03_status[3] = \<const0> ;
  assign dac03_status[2] = \<const0> ;
  assign dac03_status[1] = \<const0> ;
  assign dac03_status[0] = \<const0> ;
  assign dac0_daddr_mon[11] = \<const0> ;
  assign dac0_daddr_mon[10] = \<const0> ;
  assign dac0_daddr_mon[9] = \<const0> ;
  assign dac0_daddr_mon[8] = \<const0> ;
  assign dac0_daddr_mon[7] = \<const0> ;
  assign dac0_daddr_mon[6] = \<const0> ;
  assign dac0_daddr_mon[5] = \<const0> ;
  assign dac0_daddr_mon[4] = \<const0> ;
  assign dac0_daddr_mon[3] = \<const0> ;
  assign dac0_daddr_mon[2] = \<const0> ;
  assign dac0_daddr_mon[1] = \<const0> ;
  assign dac0_daddr_mon[0] = \<const0> ;
  assign dac0_den_mon = \<const0> ;
  assign dac0_dgnt_mon = \<const0> ;
  assign dac0_di_mon[15] = \<const0> ;
  assign dac0_di_mon[14] = \<const0> ;
  assign dac0_di_mon[13] = \<const0> ;
  assign dac0_di_mon[12] = \<const0> ;
  assign dac0_di_mon[11] = \<const0> ;
  assign dac0_di_mon[10] = \<const0> ;
  assign dac0_di_mon[9] = \<const0> ;
  assign dac0_di_mon[8] = \<const0> ;
  assign dac0_di_mon[7] = \<const0> ;
  assign dac0_di_mon[6] = \<const0> ;
  assign dac0_di_mon[5] = \<const0> ;
  assign dac0_di_mon[4] = \<const0> ;
  assign dac0_di_mon[3] = \<const0> ;
  assign dac0_di_mon[2] = \<const0> ;
  assign dac0_di_mon[1] = \<const0> ;
  assign dac0_di_mon[0] = \<const0> ;
  assign dac0_do_mon[15] = \<const0> ;
  assign dac0_do_mon[14] = \<const0> ;
  assign dac0_do_mon[13] = \<const0> ;
  assign dac0_do_mon[12] = \<const0> ;
  assign dac0_do_mon[11] = \<const0> ;
  assign dac0_do_mon[10] = \<const0> ;
  assign dac0_do_mon[9] = \<const0> ;
  assign dac0_do_mon[8] = \<const0> ;
  assign dac0_do_mon[7] = \<const0> ;
  assign dac0_do_mon[6] = \<const0> ;
  assign dac0_do_mon[5] = \<const0> ;
  assign dac0_do_mon[4] = \<const0> ;
  assign dac0_do_mon[3] = \<const0> ;
  assign dac0_do_mon[2] = \<const0> ;
  assign dac0_do_mon[1] = \<const0> ;
  assign dac0_do_mon[0] = \<const0> ;
  assign dac0_done = \<const0> ;
  assign dac0_drdy_mon = \<const0> ;
  assign dac0_dreq_mon = \<const0> ;
  assign dac0_dwe_mon = \<const0> ;
  assign dac0_pll_dmon = \<const0> ;
  assign dac0_pll_lock = \<const0> ;
  assign dac0_powerup_state = \<const0> ;
  assign dac0_status[3] = \<const0> ;
  assign dac0_status[2] = \<const0> ;
  assign dac0_status[1] = \<const0> ;
  assign dac0_status[0] = \<const0> ;
  assign dac10_status[23] = \<const0> ;
  assign dac10_status[22] = \<const0> ;
  assign dac10_status[21] = \<const0> ;
  assign dac10_status[20] = \<const0> ;
  assign dac10_status[19] = \<const0> ;
  assign dac10_status[18] = \<const0> ;
  assign dac10_status[17] = \<const0> ;
  assign dac10_status[16] = \<const0> ;
  assign dac10_status[15] = \<const0> ;
  assign dac10_status[14] = \<const0> ;
  assign dac10_status[13] = \<const0> ;
  assign dac10_status[12] = \<const0> ;
  assign dac10_status[11] = \<const0> ;
  assign dac10_status[10] = \<const0> ;
  assign dac10_status[9] = \<const0> ;
  assign dac10_status[8] = \<const0> ;
  assign dac10_status[7] = \<const0> ;
  assign dac10_status[6] = \<const0> ;
  assign dac10_status[5] = \<const0> ;
  assign dac10_status[4] = \<const0> ;
  assign dac10_status[3] = \<const0> ;
  assign dac10_status[2] = \<const0> ;
  assign dac10_status[1] = \<const0> ;
  assign dac10_status[0] = \<const0> ;
  assign dac11_status[23] = \<const0> ;
  assign dac11_status[22] = \<const0> ;
  assign dac11_status[21] = \<const0> ;
  assign dac11_status[20] = \<const0> ;
  assign dac11_status[19] = \<const0> ;
  assign dac11_status[18] = \<const0> ;
  assign dac11_status[17] = \<const0> ;
  assign dac11_status[16] = \<const0> ;
  assign dac11_status[15] = \<const0> ;
  assign dac11_status[14] = \<const0> ;
  assign dac11_status[13] = \<const0> ;
  assign dac11_status[12] = \<const0> ;
  assign dac11_status[11] = \<const0> ;
  assign dac11_status[10] = \<const0> ;
  assign dac11_status[9] = \<const0> ;
  assign dac11_status[8] = \<const0> ;
  assign dac11_status[7] = \<const0> ;
  assign dac11_status[6] = \<const0> ;
  assign dac11_status[5] = \<const0> ;
  assign dac11_status[4] = \<const0> ;
  assign dac11_status[3] = \<const0> ;
  assign dac11_status[2] = \<const0> ;
  assign dac11_status[1] = \<const0> ;
  assign dac11_status[0] = \<const0> ;
  assign dac12_status[23] = \<const0> ;
  assign dac12_status[22] = \<const0> ;
  assign dac12_status[21] = \<const0> ;
  assign dac12_status[20] = \<const0> ;
  assign dac12_status[19] = \<const0> ;
  assign dac12_status[18] = \<const0> ;
  assign dac12_status[17] = \<const0> ;
  assign dac12_status[16] = \<const0> ;
  assign dac12_status[15] = \<const0> ;
  assign dac12_status[14] = \<const0> ;
  assign dac12_status[13] = \<const0> ;
  assign dac12_status[12] = \<const0> ;
  assign dac12_status[11] = \<const0> ;
  assign dac12_status[10] = \<const0> ;
  assign dac12_status[9] = \<const0> ;
  assign dac12_status[8] = \<const0> ;
  assign dac12_status[7] = \<const0> ;
  assign dac12_status[6] = \<const0> ;
  assign dac12_status[5] = \<const0> ;
  assign dac12_status[4] = \<const0> ;
  assign dac12_status[3] = \<const0> ;
  assign dac12_status[2] = \<const0> ;
  assign dac12_status[1] = \<const0> ;
  assign dac12_status[0] = \<const0> ;
  assign dac13_status[23] = \<const0> ;
  assign dac13_status[22] = \<const0> ;
  assign dac13_status[21] = \<const0> ;
  assign dac13_status[20] = \<const0> ;
  assign dac13_status[19] = \<const0> ;
  assign dac13_status[18] = \<const0> ;
  assign dac13_status[17] = \<const0> ;
  assign dac13_status[16] = \<const0> ;
  assign dac13_status[15] = \<const0> ;
  assign dac13_status[14] = \<const0> ;
  assign dac13_status[13] = \<const0> ;
  assign dac13_status[12] = \<const0> ;
  assign dac13_status[11] = \<const0> ;
  assign dac13_status[10] = \<const0> ;
  assign dac13_status[9] = \<const0> ;
  assign dac13_status[8] = \<const0> ;
  assign dac13_status[7] = \<const0> ;
  assign dac13_status[6] = \<const0> ;
  assign dac13_status[5] = \<const0> ;
  assign dac13_status[4] = \<const0> ;
  assign dac13_status[3] = \<const0> ;
  assign dac13_status[2] = \<const0> ;
  assign dac13_status[1] = \<const0> ;
  assign dac13_status[0] = \<const0> ;
  assign dac1_daddr_mon[11] = \<const0> ;
  assign dac1_daddr_mon[10] = \<const0> ;
  assign dac1_daddr_mon[9] = \<const0> ;
  assign dac1_daddr_mon[8] = \<const0> ;
  assign dac1_daddr_mon[7] = \<const0> ;
  assign dac1_daddr_mon[6] = \<const0> ;
  assign dac1_daddr_mon[5] = \<const0> ;
  assign dac1_daddr_mon[4] = \<const0> ;
  assign dac1_daddr_mon[3] = \<const0> ;
  assign dac1_daddr_mon[2] = \<const0> ;
  assign dac1_daddr_mon[1] = \<const0> ;
  assign dac1_daddr_mon[0] = \<const0> ;
  assign dac1_den_mon = \<const0> ;
  assign dac1_dgnt_mon = \<const0> ;
  assign dac1_di_mon[15] = \<const0> ;
  assign dac1_di_mon[14] = \<const0> ;
  assign dac1_di_mon[13] = \<const0> ;
  assign dac1_di_mon[12] = \<const0> ;
  assign dac1_di_mon[11] = \<const0> ;
  assign dac1_di_mon[10] = \<const0> ;
  assign dac1_di_mon[9] = \<const0> ;
  assign dac1_di_mon[8] = \<const0> ;
  assign dac1_di_mon[7] = \<const0> ;
  assign dac1_di_mon[6] = \<const0> ;
  assign dac1_di_mon[5] = \<const0> ;
  assign dac1_di_mon[4] = \<const0> ;
  assign dac1_di_mon[3] = \<const0> ;
  assign dac1_di_mon[2] = \<const0> ;
  assign dac1_di_mon[1] = \<const0> ;
  assign dac1_di_mon[0] = \<const0> ;
  assign dac1_do_mon[15] = \<const0> ;
  assign dac1_do_mon[14] = \<const0> ;
  assign dac1_do_mon[13] = \<const0> ;
  assign dac1_do_mon[12] = \<const0> ;
  assign dac1_do_mon[11] = \<const0> ;
  assign dac1_do_mon[10] = \<const0> ;
  assign dac1_do_mon[9] = \<const0> ;
  assign dac1_do_mon[8] = \<const0> ;
  assign dac1_do_mon[7] = \<const0> ;
  assign dac1_do_mon[6] = \<const0> ;
  assign dac1_do_mon[5] = \<const0> ;
  assign dac1_do_mon[4] = \<const0> ;
  assign dac1_do_mon[3] = \<const0> ;
  assign dac1_do_mon[2] = \<const0> ;
  assign dac1_do_mon[1] = \<const0> ;
  assign dac1_do_mon[0] = \<const0> ;
  assign dac1_done = \<const0> ;
  assign dac1_drdy_mon = \<const0> ;
  assign dac1_dreq_mon = \<const0> ;
  assign dac1_dwe_mon = \<const0> ;
  assign dac1_pll_dmon = \<const0> ;
  assign dac1_pll_lock = \<const0> ;
  assign dac1_powerup_state = \<const0> ;
  assign dac1_status[3] = \<const0> ;
  assign dac1_status[2] = \<const0> ;
  assign dac1_status[1] = \<const0> ;
  assign dac1_status[0] = \<const0> ;
  assign dac20_status[23] = \<const0> ;
  assign dac20_status[22] = \<const0> ;
  assign dac20_status[21] = \<const0> ;
  assign dac20_status[20] = \<const0> ;
  assign dac20_status[19] = \<const0> ;
  assign dac20_status[18] = \<const0> ;
  assign dac20_status[17] = \<const0> ;
  assign dac20_status[16] = \<const0> ;
  assign dac20_status[15] = \<const0> ;
  assign dac20_status[14] = \<const0> ;
  assign dac20_status[13] = \<const0> ;
  assign dac20_status[12] = \<const0> ;
  assign dac20_status[11] = \<const0> ;
  assign dac20_status[10] = \<const0> ;
  assign dac20_status[9] = \<const0> ;
  assign dac20_status[8] = \<const0> ;
  assign dac20_status[7] = \<const0> ;
  assign dac20_status[6] = \<const0> ;
  assign dac20_status[5] = \<const0> ;
  assign dac20_status[4] = \<const0> ;
  assign dac20_status[3] = \<const0> ;
  assign dac20_status[2] = \<const0> ;
  assign dac20_status[1] = \<const0> ;
  assign dac20_status[0] = \<const0> ;
  assign dac21_status[23] = \<const0> ;
  assign dac21_status[22] = \<const0> ;
  assign dac21_status[21] = \<const0> ;
  assign dac21_status[20] = \<const0> ;
  assign dac21_status[19] = \<const0> ;
  assign dac21_status[18] = \<const0> ;
  assign dac21_status[17] = \<const0> ;
  assign dac21_status[16] = \<const0> ;
  assign dac21_status[15] = \<const0> ;
  assign dac21_status[14] = \<const0> ;
  assign dac21_status[13] = \<const0> ;
  assign dac21_status[12] = \<const0> ;
  assign dac21_status[11] = \<const0> ;
  assign dac21_status[10] = \<const0> ;
  assign dac21_status[9] = \<const0> ;
  assign dac21_status[8] = \<const0> ;
  assign dac21_status[7] = \<const0> ;
  assign dac21_status[6] = \<const0> ;
  assign dac21_status[5] = \<const0> ;
  assign dac21_status[4] = \<const0> ;
  assign dac21_status[3] = \<const0> ;
  assign dac21_status[2] = \<const0> ;
  assign dac21_status[1] = \<const0> ;
  assign dac21_status[0] = \<const0> ;
  assign dac22_status[23] = \<const0> ;
  assign dac22_status[22] = \<const0> ;
  assign dac22_status[21] = \<const0> ;
  assign dac22_status[20] = \<const0> ;
  assign dac22_status[19] = \<const0> ;
  assign dac22_status[18] = \<const0> ;
  assign dac22_status[17] = \<const0> ;
  assign dac22_status[16] = \<const0> ;
  assign dac22_status[15] = \<const0> ;
  assign dac22_status[14] = \<const0> ;
  assign dac22_status[13] = \<const0> ;
  assign dac22_status[12] = \<const0> ;
  assign dac22_status[11] = \<const0> ;
  assign dac22_status[10] = \<const0> ;
  assign dac22_status[9] = \<const0> ;
  assign dac22_status[8] = \<const0> ;
  assign dac22_status[7] = \<const0> ;
  assign dac22_status[6] = \<const0> ;
  assign dac22_status[5] = \<const0> ;
  assign dac22_status[4] = \<const0> ;
  assign dac22_status[3] = \<const0> ;
  assign dac22_status[2] = \<const0> ;
  assign dac22_status[1] = \<const0> ;
  assign dac22_status[0] = \<const0> ;
  assign dac23_status[23] = \<const0> ;
  assign dac23_status[22] = \<const0> ;
  assign dac23_status[21] = \<const0> ;
  assign dac23_status[20] = \<const0> ;
  assign dac23_status[19] = \<const0> ;
  assign dac23_status[18] = \<const0> ;
  assign dac23_status[17] = \<const0> ;
  assign dac23_status[16] = \<const0> ;
  assign dac23_status[15] = \<const0> ;
  assign dac23_status[14] = \<const0> ;
  assign dac23_status[13] = \<const0> ;
  assign dac23_status[12] = \<const0> ;
  assign dac23_status[11] = \<const0> ;
  assign dac23_status[10] = \<const0> ;
  assign dac23_status[9] = \<const0> ;
  assign dac23_status[8] = \<const0> ;
  assign dac23_status[7] = \<const0> ;
  assign dac23_status[6] = \<const0> ;
  assign dac23_status[5] = \<const0> ;
  assign dac23_status[4] = \<const0> ;
  assign dac23_status[3] = \<const0> ;
  assign dac23_status[2] = \<const0> ;
  assign dac23_status[1] = \<const0> ;
  assign dac23_status[0] = \<const0> ;
  assign dac2_daddr_mon[11] = \<const0> ;
  assign dac2_daddr_mon[10] = \<const0> ;
  assign dac2_daddr_mon[9] = \<const0> ;
  assign dac2_daddr_mon[8] = \<const0> ;
  assign dac2_daddr_mon[7] = \<const0> ;
  assign dac2_daddr_mon[6] = \<const0> ;
  assign dac2_daddr_mon[5] = \<const0> ;
  assign dac2_daddr_mon[4] = \<const0> ;
  assign dac2_daddr_mon[3] = \<const0> ;
  assign dac2_daddr_mon[2] = \<const0> ;
  assign dac2_daddr_mon[1] = \<const0> ;
  assign dac2_daddr_mon[0] = \<const0> ;
  assign dac2_den_mon = \<const0> ;
  assign dac2_dgnt_mon = \<const0> ;
  assign dac2_di_mon[15] = \<const0> ;
  assign dac2_di_mon[14] = \<const0> ;
  assign dac2_di_mon[13] = \<const0> ;
  assign dac2_di_mon[12] = \<const0> ;
  assign dac2_di_mon[11] = \<const0> ;
  assign dac2_di_mon[10] = \<const0> ;
  assign dac2_di_mon[9] = \<const0> ;
  assign dac2_di_mon[8] = \<const0> ;
  assign dac2_di_mon[7] = \<const0> ;
  assign dac2_di_mon[6] = \<const0> ;
  assign dac2_di_mon[5] = \<const0> ;
  assign dac2_di_mon[4] = \<const0> ;
  assign dac2_di_mon[3] = \<const0> ;
  assign dac2_di_mon[2] = \<const0> ;
  assign dac2_di_mon[1] = \<const0> ;
  assign dac2_di_mon[0] = \<const0> ;
  assign dac2_do_mon[15] = \<const0> ;
  assign dac2_do_mon[14] = \<const0> ;
  assign dac2_do_mon[13] = \<const0> ;
  assign dac2_do_mon[12] = \<const0> ;
  assign dac2_do_mon[11] = \<const0> ;
  assign dac2_do_mon[10] = \<const0> ;
  assign dac2_do_mon[9] = \<const0> ;
  assign dac2_do_mon[8] = \<const0> ;
  assign dac2_do_mon[7] = \<const0> ;
  assign dac2_do_mon[6] = \<const0> ;
  assign dac2_do_mon[5] = \<const0> ;
  assign dac2_do_mon[4] = \<const0> ;
  assign dac2_do_mon[3] = \<const0> ;
  assign dac2_do_mon[2] = \<const0> ;
  assign dac2_do_mon[1] = \<const0> ;
  assign dac2_do_mon[0] = \<const0> ;
  assign dac2_done = \<const0> ;
  assign dac2_drdy_mon = \<const0> ;
  assign dac2_dreq_mon = \<const0> ;
  assign dac2_dwe_mon = \<const0> ;
  assign dac2_pll_dmon = \<const0> ;
  assign dac2_pll_lock = \<const0> ;
  assign dac2_powerup_state = \<const0> ;
  assign dac2_status[3] = \<const0> ;
  assign dac2_status[2] = \<const0> ;
  assign dac2_status[1] = \<const0> ;
  assign dac2_status[0] = \<const0> ;
  assign dac30_status[23] = \<const0> ;
  assign dac30_status[22] = \<const0> ;
  assign dac30_status[21] = \<const0> ;
  assign dac30_status[20] = \<const0> ;
  assign dac30_status[19] = \<const0> ;
  assign dac30_status[18] = \<const0> ;
  assign dac30_status[17] = \<const0> ;
  assign dac30_status[16] = \<const0> ;
  assign dac30_status[15] = \<const0> ;
  assign dac30_status[14] = \<const0> ;
  assign dac30_status[13] = \<const0> ;
  assign dac30_status[12] = \<const0> ;
  assign dac30_status[11] = \<const0> ;
  assign dac30_status[10] = \<const0> ;
  assign dac30_status[9] = \<const0> ;
  assign dac30_status[8] = \<const0> ;
  assign dac30_status[7] = \<const0> ;
  assign dac30_status[6] = \<const0> ;
  assign dac30_status[5] = \<const0> ;
  assign dac30_status[4] = \<const0> ;
  assign dac30_status[3] = \<const0> ;
  assign dac30_status[2] = \<const0> ;
  assign dac30_status[1] = \<const0> ;
  assign dac30_status[0] = \<const0> ;
  assign dac31_status[23] = \<const0> ;
  assign dac31_status[22] = \<const0> ;
  assign dac31_status[21] = \<const0> ;
  assign dac31_status[20] = \<const0> ;
  assign dac31_status[19] = \<const0> ;
  assign dac31_status[18] = \<const0> ;
  assign dac31_status[17] = \<const0> ;
  assign dac31_status[16] = \<const0> ;
  assign dac31_status[15] = \<const0> ;
  assign dac31_status[14] = \<const0> ;
  assign dac31_status[13] = \<const0> ;
  assign dac31_status[12] = \<const0> ;
  assign dac31_status[11] = \<const0> ;
  assign dac31_status[10] = \<const0> ;
  assign dac31_status[9] = \<const0> ;
  assign dac31_status[8] = \<const0> ;
  assign dac31_status[7] = \<const0> ;
  assign dac31_status[6] = \<const0> ;
  assign dac31_status[5] = \<const0> ;
  assign dac31_status[4] = \<const0> ;
  assign dac31_status[3] = \<const0> ;
  assign dac31_status[2] = \<const0> ;
  assign dac31_status[1] = \<const0> ;
  assign dac31_status[0] = \<const0> ;
  assign dac32_status[23] = \<const0> ;
  assign dac32_status[22] = \<const0> ;
  assign dac32_status[21] = \<const0> ;
  assign dac32_status[20] = \<const0> ;
  assign dac32_status[19] = \<const0> ;
  assign dac32_status[18] = \<const0> ;
  assign dac32_status[17] = \<const0> ;
  assign dac32_status[16] = \<const0> ;
  assign dac32_status[15] = \<const0> ;
  assign dac32_status[14] = \<const0> ;
  assign dac32_status[13] = \<const0> ;
  assign dac32_status[12] = \<const0> ;
  assign dac32_status[11] = \<const0> ;
  assign dac32_status[10] = \<const0> ;
  assign dac32_status[9] = \<const0> ;
  assign dac32_status[8] = \<const0> ;
  assign dac32_status[7] = \<const0> ;
  assign dac32_status[6] = \<const0> ;
  assign dac32_status[5] = \<const0> ;
  assign dac32_status[4] = \<const0> ;
  assign dac32_status[3] = \<const0> ;
  assign dac32_status[2] = \<const0> ;
  assign dac32_status[1] = \<const0> ;
  assign dac32_status[0] = \<const0> ;
  assign dac33_status[23] = \<const0> ;
  assign dac33_status[22] = \<const0> ;
  assign dac33_status[21] = \<const0> ;
  assign dac33_status[20] = \<const0> ;
  assign dac33_status[19] = \<const0> ;
  assign dac33_status[18] = \<const0> ;
  assign dac33_status[17] = \<const0> ;
  assign dac33_status[16] = \<const0> ;
  assign dac33_status[15] = \<const0> ;
  assign dac33_status[14] = \<const0> ;
  assign dac33_status[13] = \<const0> ;
  assign dac33_status[12] = \<const0> ;
  assign dac33_status[11] = \<const0> ;
  assign dac33_status[10] = \<const0> ;
  assign dac33_status[9] = \<const0> ;
  assign dac33_status[8] = \<const0> ;
  assign dac33_status[7] = \<const0> ;
  assign dac33_status[6] = \<const0> ;
  assign dac33_status[5] = \<const0> ;
  assign dac33_status[4] = \<const0> ;
  assign dac33_status[3] = \<const0> ;
  assign dac33_status[2] = \<const0> ;
  assign dac33_status[1] = \<const0> ;
  assign dac33_status[0] = \<const0> ;
  assign dac3_daddr_mon[11] = \<const0> ;
  assign dac3_daddr_mon[10] = \<const0> ;
  assign dac3_daddr_mon[9] = \<const0> ;
  assign dac3_daddr_mon[8] = \<const0> ;
  assign dac3_daddr_mon[7] = \<const0> ;
  assign dac3_daddr_mon[6] = \<const0> ;
  assign dac3_daddr_mon[5] = \<const0> ;
  assign dac3_daddr_mon[4] = \<const0> ;
  assign dac3_daddr_mon[3] = \<const0> ;
  assign dac3_daddr_mon[2] = \<const0> ;
  assign dac3_daddr_mon[1] = \<const0> ;
  assign dac3_daddr_mon[0] = \<const0> ;
  assign dac3_den_mon = \<const0> ;
  assign dac3_dgnt_mon = \<const0> ;
  assign dac3_di_mon[15] = \<const0> ;
  assign dac3_di_mon[14] = \<const0> ;
  assign dac3_di_mon[13] = \<const0> ;
  assign dac3_di_mon[12] = \<const0> ;
  assign dac3_di_mon[11] = \<const0> ;
  assign dac3_di_mon[10] = \<const0> ;
  assign dac3_di_mon[9] = \<const0> ;
  assign dac3_di_mon[8] = \<const0> ;
  assign dac3_di_mon[7] = \<const0> ;
  assign dac3_di_mon[6] = \<const0> ;
  assign dac3_di_mon[5] = \<const0> ;
  assign dac3_di_mon[4] = \<const0> ;
  assign dac3_di_mon[3] = \<const0> ;
  assign dac3_di_mon[2] = \<const0> ;
  assign dac3_di_mon[1] = \<const0> ;
  assign dac3_di_mon[0] = \<const0> ;
  assign dac3_do_mon[15] = \<const0> ;
  assign dac3_do_mon[14] = \<const0> ;
  assign dac3_do_mon[13] = \<const0> ;
  assign dac3_do_mon[12] = \<const0> ;
  assign dac3_do_mon[11] = \<const0> ;
  assign dac3_do_mon[10] = \<const0> ;
  assign dac3_do_mon[9] = \<const0> ;
  assign dac3_do_mon[8] = \<const0> ;
  assign dac3_do_mon[7] = \<const0> ;
  assign dac3_do_mon[6] = \<const0> ;
  assign dac3_do_mon[5] = \<const0> ;
  assign dac3_do_mon[4] = \<const0> ;
  assign dac3_do_mon[3] = \<const0> ;
  assign dac3_do_mon[2] = \<const0> ;
  assign dac3_do_mon[1] = \<const0> ;
  assign dac3_do_mon[0] = \<const0> ;
  assign dac3_done = \<const0> ;
  assign dac3_drdy_mon = \<const0> ;
  assign dac3_dreq_mon = \<const0> ;
  assign dac3_dwe_mon = \<const0> ;
  assign dac3_pll_dmon = \<const0> ;
  assign dac3_pll_lock = \<const0> ;
  assign dac3_powerup_state = \<const0> ;
  assign dac3_status[3] = \<const0> ;
  assign dac3_status[2] = \<const0> ;
  assign dac3_status[1] = \<const0> ;
  assign dac3_status[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_50),
        .Q(IP2Bus_Data[0]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_40),
        .Q(IP2Bus_Data[10]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_39),
        .Q(IP2Bus_Data[11]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_38),
        .Q(IP2Bus_Data[12]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_37),
        .Q(IP2Bus_Data[13]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_36),
        .Q(IP2Bus_Data[14]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_35),
        .Q(IP2Bus_Data[15]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_34),
        .Q(IP2Bus_Data[16]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_33),
        .Q(IP2Bus_Data[17]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_32),
        .Q(IP2Bus_Data[18]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_31),
        .Q(IP2Bus_Data[19]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_49),
        .Q(IP2Bus_Data[1]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_30),
        .Q(IP2Bus_Data[20]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_29),
        .Q(IP2Bus_Data[21]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_28),
        .Q(IP2Bus_Data[22]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_27),
        .Q(IP2Bus_Data[23]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_26),
        .Q(IP2Bus_Data[24]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_25),
        .Q(IP2Bus_Data[25]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_24),
        .Q(IP2Bus_Data[26]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_23),
        .Q(IP2Bus_Data[27]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_22),
        .Q(IP2Bus_Data[28]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_21),
        .Q(IP2Bus_Data[29]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_48),
        .Q(IP2Bus_Data[2]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_20),
        .Q(IP2Bus_Data[30]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_19),
        .Q(IP2Bus_Data[31]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_47),
        .Q(IP2Bus_Data[3]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_46),
        .Q(IP2Bus_Data[4]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_45),
        .Q(IP2Bus_Data[5]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_44),
        .Q(IP2Bus_Data[6]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_43),
        .Q(IP2Bus_Data[7]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_42),
        .Q(IP2Bus_Data[8]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_41),
        .Q(IP2Bus_Data[9]),
        .R(1'b0));
  FDRE adc00_cal_freeze_reg_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[141]),
        .D(s_axi_wdata[0]),
        .Q(adc00_cal_freeze_reg),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc00_disable_cal_freeze_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[141]),
        .D(s_axi_wdata[2]),
        .Q(data21__3),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc00_disable_ds_code_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[145]),
        .D(s_axi_wdata[5]),
        .Q(data22__3),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc00_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data25[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc00_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[152]),
        .D(s_axi_wdata[4]),
        .Q(data25[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc00_dsa_code_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[145]),
        .D(s_axi_wdata[0]),
        .Q(adc00_dsa_code_reg[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc00_dsa_code_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[145]),
        .D(s_axi_wdata[1]),
        .Q(adc00_dsa_code_reg[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc00_dsa_code_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[145]),
        .D(s_axi_wdata[2]),
        .Q(adc00_dsa_code_reg[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc00_dsa_code_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[145]),
        .D(s_axi_wdata[3]),
        .Q(adc00_dsa_code_reg[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc00_dsa_code_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[145]),
        .D(s_axi_wdata[4]),
        .Q(adc00_dsa_code_reg[4]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc00_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc00_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[152]),
        .D(s_axi_wdata[0]),
        .Q(adc00_tdd_mode_reg[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc00_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[152]),
        .D(s_axi_wdata[1]),
        .Q(adc00_tdd_mode_reg[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc00_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[152]),
        .D(s_axi_wdata[3]),
        .Q(adc00_tdd_obs_reg),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc01_disable_ds_code_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[146]),
        .D(s_axi_wdata[5]),
        .Q(data23__3[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc01_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data26[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc01_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[153]),
        .D(s_axi_wdata[4]),
        .Q(data26[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc01_dsa_code_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[146]),
        .D(s_axi_wdata[0]),
        .Q(data23__3[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc01_dsa_code_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[146]),
        .D(s_axi_wdata[1]),
        .Q(data23__3[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc01_dsa_code_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[146]),
        .D(s_axi_wdata[2]),
        .Q(data23__3[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc01_dsa_code_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[146]),
        .D(s_axi_wdata[3]),
        .Q(data23__3[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc01_dsa_code_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[146]),
        .D(s_axi_wdata[4]),
        .Q(data23__3[4]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc01_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc01_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[153]),
        .D(s_axi_wdata[0]),
        .Q(adc01_tdd_mode_reg[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc01_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[153]),
        .D(s_axi_wdata[1]),
        .Q(adc01_tdd_mode_reg[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc01_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[153]),
        .D(s_axi_wdata[3]),
        .Q(adc01_tdd_obs_reg),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc02_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[154]),
        .D(s_axi_wdata[2]),
        .Q(data27[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc02_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[154]),
        .D(s_axi_wdata[4]),
        .Q(data27[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc02_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc02_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[154]),
        .D(s_axi_wdata[0]),
        .Q(adc02_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc02_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[154]),
        .D(s_axi_wdata[1]),
        .Q(adc02_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc02_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[154]),
        .D(s_axi_wdata[3]),
        .Q(data27[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc03_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data28[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc03_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[155]),
        .D(s_axi_wdata[4]),
        .Q(data28[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc03_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc03_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[155]),
        .D(s_axi_wdata[0]),
        .Q(adc03_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc03_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[155]),
        .D(s_axi_wdata[1]),
        .Q(adc03_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc03_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[155]),
        .D(s_axi_wdata[3]),
        .Q(data28[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_delay_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[0]),
        .Q(adc0_calibration_delay_i[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[10]),
        .Q(adc0_calibration_delay_i[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[11]),
        .Q(adc0_calibration_delay_i[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[12]),
        .Q(adc0_calibration_delay_i[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[13]),
        .Q(adc0_calibration_delay_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[14]),
        .Q(adc0_calibration_delay_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[15]),
        .Q(adc0_calibration_delay_i[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[16]),
        .Q(adc0_calibration_delay_i[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[17]),
        .Q(adc0_calibration_delay_i[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[18]),
        .Q(adc0_calibration_delay_i[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[19]),
        .Q(adc0_calibration_delay_i[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_delay_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[1]),
        .Q(adc0_calibration_delay_i[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[20]),
        .Q(adc0_calibration_delay_i[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[21]),
        .Q(adc0_calibration_delay_i[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[22]),
        .Q(adc0_calibration_delay_i[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[23]),
        .Q(adc0_calibration_delay_i[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[24]),
        .Q(adc0_calibration_delay_i[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[25]),
        .Q(adc0_calibration_delay_i[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[26]),
        .Q(adc0_calibration_delay_i[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[27]),
        .Q(adc0_calibration_delay_i[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[28]),
        .Q(adc0_calibration_delay_i[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[29]),
        .Q(adc0_calibration_delay_i[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[2]),
        .Q(adc0_calibration_delay_i[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[30]),
        .Q(adc0_calibration_delay_i[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[31]),
        .Q(adc0_calibration_delay_i[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[3]),
        .Q(adc0_calibration_delay_i[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[4]),
        .Q(adc0_calibration_delay_i[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[5]),
        .Q(adc0_calibration_delay_i[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[6]),
        .Q(adc0_calibration_delay_i[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[7]),
        .Q(adc0_calibration_delay_i[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[8]),
        .Q(adc0_calibration_delay_i[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_delay_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[196]),
        .D(s_axi_wdata[9]),
        .Q(adc0_calibration_delay_i[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift0_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[180]),
        .D(s_axi_wdata[0]),
        .Q(adc0_calibration_shift0[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift0_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[180]),
        .D(s_axi_wdata[1]),
        .Q(adc0_calibration_shift0[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_shift0_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[180]),
        .D(s_axi_wdata[2]),
        .Q(adc0_calibration_shift0[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift1_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[181]),
        .D(s_axi_wdata[0]),
        .Q(adc0_calibration_shift1[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift1_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[181]),
        .D(s_axi_wdata[1]),
        .Q(adc0_calibration_shift1[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_shift1_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[181]),
        .D(s_axi_wdata[2]),
        .Q(adc0_calibration_shift1[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_shift2_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[182]),
        .D(s_axi_wdata[0]),
        .Q(adc0_calibration_shift2[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_shift2_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[182]),
        .D(s_axi_wdata[1]),
        .Q(adc0_calibration_shift2[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift2_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[182]),
        .D(s_axi_wdata[2]),
        .Q(adc0_calibration_shift2[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift3_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[183]),
        .D(s_axi_wdata[0]),
        .Q(adc0_calibration_shift3[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_shift3_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[183]),
        .D(s_axi_wdata[1]),
        .Q(adc0_calibration_shift3[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift3_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[183]),
        .D(s_axi_wdata[2]),
        .Q(adc0_calibration_shift3[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift4_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[184]),
        .D(s_axi_wdata[0]),
        .Q(adc0_calibration_shift4[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_shift4_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[184]),
        .D(s_axi_wdata[1]),
        .Q(adc0_calibration_shift4[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_shift4_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[184]),
        .D(s_axi_wdata[2]),
        .Q(adc0_calibration_shift4[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[0]),
        .Q(\adc0_calibration_timer_i_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[10]),
        .Q(p_7_in[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[11]),
        .Q(p_7_in[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[12]),
        .Q(p_7_in[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[13]),
        .Q(p_7_in[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_timer_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[14]),
        .Q(p_7_in[10]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[15]),
        .Q(p_7_in[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[16]),
        .Q(p_7_in[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[17]),
        .Q(p_7_in[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[18]),
        .Q(p_7_in[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[19]),
        .Q(p_7_in[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[1]),
        .Q(\adc0_calibration_timer_i_reg_n_0_[1] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[20]),
        .Q(p_7_in[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[21]),
        .Q(p_7_in[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[22]),
        .Q(p_7_in[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[23]),
        .Q(p_7_in[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_calibration_timer_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[2]),
        .Q(\adc0_calibration_timer_i_reg_n_0_[2] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[3]),
        .Q(\adc0_calibration_timer_i_reg_n_0_[3] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[4]),
        .Q(p_7_in[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[5]),
        .Q(p_7_in[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[6]),
        .Q(p_7_in[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[7]),
        .Q(p_7_in[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[8]),
        .Q(p_7_in[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_calibration_timer_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[195]),
        .D(s_axi_wdata[9]),
        .Q(p_7_in[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[0]),
        .Q(adc0_clk_detect[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[10]),
        .Q(adc0_clk_detect[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[11]),
        .Q(adc0_clk_detect[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[12]),
        .Q(adc0_clk_detect[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[13]),
        .Q(adc0_clk_detect[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[14]),
        .Q(adc0_clk_detect[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[15]),
        .Q(adc0_clk_detect[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[1]),
        .Q(adc0_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[2]),
        .Q(adc0_clk_detect[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[3]),
        .Q(adc0_clk_detect[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[4]),
        .Q(adc0_clk_detect[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[5]),
        .Q(adc0_clk_detect[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[6]),
        .Q(adc0_clk_detect[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[7]),
        .Q(adc0_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[8]),
        .Q(adc0_clk_detect[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[32]),
        .D(s_axi_wdata[9]),
        .Q(adc0_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc0_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc0_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc0_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc0_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc0_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc0_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc0_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc0_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc0_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc0_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc0_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc0_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc0_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc0_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc0_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_dsa_update_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_dsa_update_reg),
        .Q(p_1_out),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[0]),
        .Q(p_47_in[0]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[1]),
        .Q(p_47_in[1]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[2]),
        .Q(p_47_in[2]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[3]),
        .Q(p_47_in[3]),
        .S(adc3_end_stage));
  FDRE \adc0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc0_fifo_disable[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc0_fifo_disable[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[4]),
        .Q(irq_enables[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc0_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc0_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc0_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc0_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc0_ref_clk_freq[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc0_ref_clk_freq[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc0_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc0_ref_clk_freq[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc0_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc0_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc0_ref_clk_freq[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc0_ref_clk_freq[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc0_ref_clk_freq[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc0_ref_clk_freq[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc0_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc0_ref_clk_freq[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc0_ref_clk_freq[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc0_ref_clk_freq[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc0_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc0_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc0_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc0_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc0_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc0_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc0_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc0_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc0_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc0_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc0_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc0_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc0_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc0_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc0_ref_clk_freq[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc0_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc0_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_reset),
        .Q(adc0_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_restart),
        .Q(adc0_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc0_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc0_sample_rate[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc0_sample_rate[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc0_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc0_sample_rate[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc0_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc0_sample_rate[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc0_sample_rate[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc0_sample_rate[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc0_sample_rate[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc0_sample_rate[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc0_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc0_sample_rate[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc0_sample_rate[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc0_sample_rate[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc0_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc0_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc0_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc0_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc0_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc0_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc0_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc0_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc0_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc0_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc0_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc0_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc0_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc0_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc0_sample_rate[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc0_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc0_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\adc0_sim_level_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\adc0_sim_level_reg_n_0_[1] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sim_level_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[64]),
        .D(s_axi_wdata[2]),
        .Q(adc0_cal_speedup),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_slice0_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[13]),
        .Q(adc0_slice0_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice0_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice0_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[18]),
        .Q(adc0_slice0_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[19]),
        .Q(adc0_slice0_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice0_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice0_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_slice1_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[13]),
        .Q(adc0_slice1_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice1_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice1_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[18]),
        .Q(adc0_slice1_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[19]),
        .Q(adc0_slice1_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice1_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice1_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_slice2_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[13]),
        .Q(adc0_slice2_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice2_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice2_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[18]),
        .Q(adc0_slice2_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[19]),
        .Q(adc0_slice2_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice2_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice2_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_slice3_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[13]),
        .Q(adc0_slice3_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice3_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice3_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[18]),
        .Q(adc0_slice3_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[19]),
        .Q(adc0_slice3_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice3_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice3_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[8]),
        .Q(p_47_in[8]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[9]),
        .Q(p_47_in[9]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[10]),
        .Q(p_47_in[10]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[11]),
        .Q(p_47_in[11]),
        .R(adc3_end_stage));
  FDRE adc10_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data21__4[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc10_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[152]),
        .D(s_axi_wdata[4]),
        .Q(data21__4[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc10_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc10_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[152]),
        .D(s_axi_wdata[0]),
        .Q(adc10_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc10_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[152]),
        .D(s_axi_wdata[1]),
        .Q(adc10_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc10_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[152]),
        .D(s_axi_wdata[3]),
        .Q(data21__4[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc11_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data22__4[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc11_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[153]),
        .D(s_axi_wdata[4]),
        .Q(data22__4[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc11_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc11_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[153]),
        .D(s_axi_wdata[0]),
        .Q(adc11_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc11_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[153]),
        .D(s_axi_wdata[1]),
        .Q(adc11_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc11_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[153]),
        .D(s_axi_wdata[3]),
        .Q(data22__4[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc12_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[154]),
        .D(s_axi_wdata[2]),
        .Q(adc12_disable_tdd_mode_input),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc12_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[154]),
        .D(s_axi_wdata[4]),
        .Q(adc12_disable_tdd_obs_input),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc12_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc12_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[154]),
        .D(s_axi_wdata[0]),
        .Q(adc12_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc12_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[154]),
        .D(s_axi_wdata[1]),
        .Q(adc12_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc12_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[154]),
        .D(s_axi_wdata[3]),
        .Q(adc12_tdd_obs_reg),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc13_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data24__3[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc13_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[155]),
        .D(s_axi_wdata[4]),
        .Q(data24__3[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc13_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc13_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[155]),
        .D(s_axi_wdata[0]),
        .Q(adc13_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc13_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[155]),
        .D(s_axi_wdata[1]),
        .Q(adc13_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc13_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[155]),
        .D(s_axi_wdata[3]),
        .Q(data24__3[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_delay_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[0]),
        .Q(adc1_calibration_delay_i[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[10]),
        .Q(adc1_calibration_delay_i[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[11]),
        .Q(adc1_calibration_delay_i[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[12]),
        .Q(adc1_calibration_delay_i[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[13]),
        .Q(adc1_calibration_delay_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[14]),
        .Q(adc1_calibration_delay_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[15]),
        .Q(adc1_calibration_delay_i[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[16]),
        .Q(adc1_calibration_delay_i[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[17]),
        .Q(adc1_calibration_delay_i[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[18]),
        .Q(adc1_calibration_delay_i[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[19]),
        .Q(adc1_calibration_delay_i[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_delay_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[1]),
        .Q(adc1_calibration_delay_i[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[20]),
        .Q(adc1_calibration_delay_i[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[21]),
        .Q(adc1_calibration_delay_i[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[22]),
        .Q(adc1_calibration_delay_i[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[23]),
        .Q(adc1_calibration_delay_i[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[24]),
        .Q(adc1_calibration_delay_i[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[25]),
        .Q(adc1_calibration_delay_i[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[26]),
        .Q(adc1_calibration_delay_i[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[27]),
        .Q(adc1_calibration_delay_i[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[28]),
        .Q(adc1_calibration_delay_i[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[29]),
        .Q(adc1_calibration_delay_i[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[2]),
        .Q(adc1_calibration_delay_i[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[30]),
        .Q(adc1_calibration_delay_i[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[31]),
        .Q(adc1_calibration_delay_i[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[3]),
        .Q(adc1_calibration_delay_i[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[4]),
        .Q(adc1_calibration_delay_i[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[5]),
        .Q(adc1_calibration_delay_i[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[6]),
        .Q(adc1_calibration_delay_i[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[7]),
        .Q(adc1_calibration_delay_i[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[8]),
        .Q(adc1_calibration_delay_i[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_delay_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[196]),
        .D(s_axi_wdata[9]),
        .Q(adc1_calibration_delay_i[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift0_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[180]),
        .D(s_axi_wdata[0]),
        .Q(adc1_calibration_shift0[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift0_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[180]),
        .D(s_axi_wdata[1]),
        .Q(adc1_calibration_shift0[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_shift0_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[180]),
        .D(s_axi_wdata[2]),
        .Q(adc1_calibration_shift0[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift1_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[181]),
        .D(s_axi_wdata[0]),
        .Q(adc1_calibration_shift1[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift1_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[181]),
        .D(s_axi_wdata[1]),
        .Q(adc1_calibration_shift1[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_shift1_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[181]),
        .D(s_axi_wdata[2]),
        .Q(adc1_calibration_shift1[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_shift2_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[182]),
        .D(s_axi_wdata[0]),
        .Q(adc1_calibration_shift2[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_shift2_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[182]),
        .D(s_axi_wdata[1]),
        .Q(adc1_calibration_shift2[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift2_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[182]),
        .D(s_axi_wdata[2]),
        .Q(adc1_calibration_shift2[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift3_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[183]),
        .D(s_axi_wdata[0]),
        .Q(adc1_calibration_shift3[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_shift3_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[183]),
        .D(s_axi_wdata[1]),
        .Q(adc1_calibration_shift3[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift3_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[183]),
        .D(s_axi_wdata[2]),
        .Q(adc1_calibration_shift3[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift4_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[184]),
        .D(s_axi_wdata[0]),
        .Q(adc1_calibration_shift4[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_shift4_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[184]),
        .D(s_axi_wdata[1]),
        .Q(adc1_calibration_shift4[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_shift4_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[184]),
        .D(s_axi_wdata[2]),
        .Q(adc1_calibration_shift4[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[0]),
        .Q(adc1_calibration_timer_i[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[10]),
        .Q(adc1_calibration_timer_i[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[11]),
        .Q(adc1_calibration_timer_i[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[12]),
        .Q(adc1_calibration_timer_i[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[13]),
        .Q(adc1_calibration_timer_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_timer_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[14]),
        .Q(adc1_calibration_timer_i[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[15]),
        .Q(adc1_calibration_timer_i[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[16]),
        .Q(adc1_calibration_timer_i[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[17]),
        .Q(adc1_calibration_timer_i[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[18]),
        .Q(adc1_calibration_timer_i[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[19]),
        .Q(adc1_calibration_timer_i[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[1]),
        .Q(adc1_calibration_timer_i[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[20]),
        .Q(adc1_calibration_timer_i[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[21]),
        .Q(adc1_calibration_timer_i[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[22]),
        .Q(adc1_calibration_timer_i[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[23]),
        .Q(adc1_calibration_timer_i[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_calibration_timer_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[2]),
        .Q(adc1_calibration_timer_i[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[3]),
        .Q(adc1_calibration_timer_i[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[4]),
        .Q(adc1_calibration_timer_i[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[5]),
        .Q(adc1_calibration_timer_i[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[6]),
        .Q(adc1_calibration_timer_i[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[7]),
        .Q(adc1_calibration_timer_i[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[8]),
        .Q(adc1_calibration_timer_i[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_calibration_timer_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[195]),
        .D(s_axi_wdata[9]),
        .Q(adc1_calibration_timer_i[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[0]),
        .Q(adc1_clk_detect[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[10]),
        .Q(adc1_clk_detect[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[11]),
        .Q(adc1_clk_detect[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[12]),
        .Q(adc1_clk_detect[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[13]),
        .Q(adc1_clk_detect[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[14]),
        .Q(adc1_clk_detect[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[15]),
        .Q(adc1_clk_detect[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[1]),
        .Q(adc1_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[2]),
        .Q(adc1_clk_detect[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[3]),
        .Q(adc1_clk_detect[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[4]),
        .Q(adc1_clk_detect[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[5]),
        .Q(adc1_clk_detect[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[6]),
        .Q(adc1_clk_detect[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[7]),
        .Q(adc1_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[8]),
        .Q(adc1_clk_detect[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[32]),
        .D(s_axi_wdata[9]),
        .Q(adc1_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc1_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc1_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc1_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc1_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc1_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc1_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc1_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc1_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc1_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc1_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc1_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc1_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc1_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc1_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc1_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[0]),
        .Q(adc1_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[1]),
        .Q(adc1_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[2]),
        .Q(adc1_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[3]),
        .Q(adc1_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc1_fifo_disable[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc1_fifo_disable[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[5]),
        .Q(irq_enables[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc1_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc1_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc1_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc1_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc1_ref_clk_freq[10]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc1_ref_clk_freq[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc1_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc1_ref_clk_freq[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc1_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc1_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc1_ref_clk_freq[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc1_ref_clk_freq[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc1_ref_clk_freq[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc1_ref_clk_freq[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc1_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc1_ref_clk_freq[20]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc1_ref_clk_freq[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc1_ref_clk_freq[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc1_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc1_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc1_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc1_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc1_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc1_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc1_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc1_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc1_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc1_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc1_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc1_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc1_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc1_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc1_ref_clk_freq[7]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc1_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc1_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_reset),
        .Q(adc1_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_restart),
        .Q(adc1_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc1_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc1_sample_rate[10]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc1_sample_rate[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc1_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc1_sample_rate[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc1_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc1_sample_rate[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc1_sample_rate[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc1_sample_rate[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc1_sample_rate[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc1_sample_rate[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc1_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc1_sample_rate[20]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc1_sample_rate[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc1_sample_rate[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc1_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc1_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc1_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc1_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc1_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc1_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc1_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc1_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc1_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc1_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc1_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc1_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc1_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc1_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc1_sample_rate[7]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc1_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc1_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\adc1_sim_level_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\adc1_sim_level_reg_n_0_[1] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sim_level_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[64]),
        .D(s_axi_wdata[2]),
        .Q(adc1_cal_speedup),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_slice0_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[13]),
        .Q(adc1_slice0_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice0_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice0_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[18]),
        .Q(adc1_slice0_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[19]),
        .Q(adc1_slice0_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice0_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice0_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_slice1_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[13]),
        .Q(adc1_slice1_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice1_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice1_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[18]),
        .Q(adc1_slice1_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[19]),
        .Q(adc1_slice1_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice1_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice1_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_slice2_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[13]),
        .Q(adc1_slice2_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice2_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice2_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[18]),
        .Q(adc1_slice2_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[19]),
        .Q(adc1_slice2_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice2_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice2_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_slice3_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[13]),
        .Q(adc1_slice3_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice3_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice3_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[18]),
        .Q(adc1_slice3_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[19]),
        .Q(adc1_slice3_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice3_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice3_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc1_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc1_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc1_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc1_start_stage[3]),
        .R(adc3_end_stage));
  FDRE adc20_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data21__5[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc20_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[152]),
        .D(s_axi_wdata[4]),
        .Q(data21__5[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc20_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc20_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc20_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[152]),
        .D(s_axi_wdata[0]),
        .Q(adc20_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc20_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[152]),
        .D(s_axi_wdata[1]),
        .Q(adc20_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc20_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[152]),
        .D(s_axi_wdata[3]),
        .Q(data21__5[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc21_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data22__5[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc21_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[153]),
        .D(s_axi_wdata[4]),
        .Q(data22__5[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc21_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc21_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc21_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[153]),
        .D(s_axi_wdata[0]),
        .Q(adc21_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc21_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[153]),
        .D(s_axi_wdata[1]),
        .Q(adc21_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc21_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[153]),
        .D(s_axi_wdata[3]),
        .Q(data22__5[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc22_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[154]),
        .D(s_axi_wdata[2]),
        .Q(adc22_disable_tdd_mode_input),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc22_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[154]),
        .D(s_axi_wdata[4]),
        .Q(adc22_disable_tdd_obs_input),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc22_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc22_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc22_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[154]),
        .D(s_axi_wdata[0]),
        .Q(adc22_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc22_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[154]),
        .D(s_axi_wdata[1]),
        .Q(adc22_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc22_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[154]),
        .D(s_axi_wdata[3]),
        .Q(adc22_tdd_obs_reg),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc23_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data24__4[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc23_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[155]),
        .D(s_axi_wdata[4]),
        .Q(data24__4[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc23_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc23_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc23_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[155]),
        .D(s_axi_wdata[0]),
        .Q(adc23_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc23_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[155]),
        .D(s_axi_wdata[1]),
        .Q(adc23_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc23_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[155]),
        .D(s_axi_wdata[3]),
        .Q(data24__4[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_delay_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[0]),
        .Q(adc2_calibration_delay_i[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[10]),
        .Q(adc2_calibration_delay_i[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[11]),
        .Q(adc2_calibration_delay_i[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[12]),
        .Q(adc2_calibration_delay_i[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[13]),
        .Q(adc2_calibration_delay_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[14]),
        .Q(adc2_calibration_delay_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[15]),
        .Q(adc2_calibration_delay_i[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[16]),
        .Q(adc2_calibration_delay_i[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[17]),
        .Q(adc2_calibration_delay_i[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[18]),
        .Q(adc2_calibration_delay_i[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[19]),
        .Q(adc2_calibration_delay_i[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_delay_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[1]),
        .Q(adc2_calibration_delay_i[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[20]),
        .Q(adc2_calibration_delay_i[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[21]),
        .Q(adc2_calibration_delay_i[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[22]),
        .Q(adc2_calibration_delay_i[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[23]),
        .Q(adc2_calibration_delay_i[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[24]),
        .Q(adc2_calibration_delay_i[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[25]),
        .Q(adc2_calibration_delay_i[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[26]),
        .Q(adc2_calibration_delay_i[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[27]),
        .Q(adc2_calibration_delay_i[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[28]),
        .Q(adc2_calibration_delay_i[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[29]),
        .Q(adc2_calibration_delay_i[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[2]),
        .Q(adc2_calibration_delay_i[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[30]),
        .Q(adc2_calibration_delay_i[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[31]),
        .Q(adc2_calibration_delay_i[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[3]),
        .Q(adc2_calibration_delay_i[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[4]),
        .Q(adc2_calibration_delay_i[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[5]),
        .Q(adc2_calibration_delay_i[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[6]),
        .Q(adc2_calibration_delay_i[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[7]),
        .Q(adc2_calibration_delay_i[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[8]),
        .Q(adc2_calibration_delay_i[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_delay_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[196]),
        .D(s_axi_wdata[9]),
        .Q(adc2_calibration_delay_i[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift0_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[180]),
        .D(s_axi_wdata[0]),
        .Q(adc2_calibration_shift0[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift0_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[180]),
        .D(s_axi_wdata[1]),
        .Q(adc2_calibration_shift0[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_shift0_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[180]),
        .D(s_axi_wdata[2]),
        .Q(adc2_calibration_shift0[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift1_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[181]),
        .D(s_axi_wdata[0]),
        .Q(adc2_calibration_shift1[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift1_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[181]),
        .D(s_axi_wdata[1]),
        .Q(adc2_calibration_shift1[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_shift1_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[181]),
        .D(s_axi_wdata[2]),
        .Q(adc2_calibration_shift1[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_shift2_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[182]),
        .D(s_axi_wdata[0]),
        .Q(adc2_calibration_shift2[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_shift2_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[182]),
        .D(s_axi_wdata[1]),
        .Q(adc2_calibration_shift2[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift2_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[182]),
        .D(s_axi_wdata[2]),
        .Q(adc2_calibration_shift2[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift3_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[183]),
        .D(s_axi_wdata[0]),
        .Q(adc2_calibration_shift3[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_shift3_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[183]),
        .D(s_axi_wdata[1]),
        .Q(adc2_calibration_shift3[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift3_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[183]),
        .D(s_axi_wdata[2]),
        .Q(adc2_calibration_shift3[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift4_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[184]),
        .D(s_axi_wdata[0]),
        .Q(adc2_calibration_shift4[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_shift4_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[184]),
        .D(s_axi_wdata[1]),
        .Q(adc2_calibration_shift4[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_shift4_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[184]),
        .D(s_axi_wdata[2]),
        .Q(adc2_calibration_shift4[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[0]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[10]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[10] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[11]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[11] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[12]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[12] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[13]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[13] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_timer_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[14]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[14] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[15]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[15] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[16]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[16] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[17]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[17] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[18]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[18] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[19]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[19] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[1]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[1] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[20]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[20] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[21]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[21] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[22]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[22] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[23]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[23] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_calibration_timer_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[2]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[2] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[3]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[3] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[4]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[4] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[5]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[5] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[6]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[6] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[7]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[7] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[8]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[8] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_calibration_timer_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[195]),
        .D(s_axi_wdata[9]),
        .Q(\adc2_calibration_timer_i_reg_n_0_[9] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[0]),
        .Q(adc2_clk_detect[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[10]),
        .Q(adc2_clk_detect[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[11]),
        .Q(adc2_clk_detect[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[12]),
        .Q(adc2_clk_detect[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[13]),
        .Q(adc2_clk_detect[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[14]),
        .Q(adc2_clk_detect[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[15]),
        .Q(adc2_clk_detect[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[1]),
        .Q(adc2_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[2]),
        .Q(adc2_clk_detect[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[3]),
        .Q(adc2_clk_detect[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[4]),
        .Q(adc2_clk_detect[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[5]),
        .Q(adc2_clk_detect[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[6]),
        .Q(adc2_clk_detect[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[7]),
        .Q(adc2_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[8]),
        .Q(adc2_clk_detect[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[32]),
        .D(s_axi_wdata[9]),
        .Q(adc2_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc2_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc2_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc2_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc2_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc2_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc2_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc2_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc2_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc2_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc2_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc2_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc2_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc2_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc2_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc2_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc2_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[0]),
        .Q(adc2_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[1]),
        .Q(adc2_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[2]),
        .Q(adc2_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[3]),
        .Q(adc2_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc2_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc2_fifo_disable[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc2_fifo_disable[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[6]),
        .Q(irq_enables[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc2_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc2_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc2_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc2_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc2_ref_clk_freq[10]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc2_ref_clk_freq[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc2_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc2_ref_clk_freq[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc2_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc2_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc2_ref_clk_freq[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc2_ref_clk_freq[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc2_ref_clk_freq[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc2_ref_clk_freq[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc2_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc2_ref_clk_freq[20]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc2_ref_clk_freq[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc2_ref_clk_freq[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc2_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc2_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc2_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc2_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc2_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc2_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc2_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc2_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc2_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc2_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc2_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc2_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc2_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc2_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc2_ref_clk_freq[7]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc2_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc2_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_reset),
        .Q(adc2_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_restart),
        .Q(adc2_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc2_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc2_sample_rate[10]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc2_sample_rate[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc2_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc2_sample_rate[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc2_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc2_sample_rate[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc2_sample_rate[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc2_sample_rate[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc2_sample_rate[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc2_sample_rate[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc2_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc2_sample_rate[20]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc2_sample_rate[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc2_sample_rate[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc2_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc2_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc2_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc2_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc2_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc2_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc2_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc2_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc2_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc2_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc2_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc2_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc2_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc2_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc2_sample_rate[7]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc2_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc2_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\adc2_sim_level_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\adc2_sim_level_reg_n_0_[1] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sim_level_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[64]),
        .D(s_axi_wdata[2]),
        .Q(adc2_cal_speedup),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_slice0_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[13]),
        .Q(adc2_slice0_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice0_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice0_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[18]),
        .Q(adc2_slice0_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[19]),
        .Q(adc2_slice0_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice0_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice0_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_slice1_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[13]),
        .Q(adc2_slice1_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice1_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice1_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[18]),
        .Q(adc2_slice1_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[19]),
        .Q(adc2_slice1_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice1_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice1_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_slice2_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[13]),
        .Q(adc2_slice2_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice2_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice2_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[18]),
        .Q(adc2_slice2_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[19]),
        .Q(adc2_slice2_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice2_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice2_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_slice3_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[13]),
        .Q(adc2_slice3_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice3_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice3_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[18]),
        .Q(adc2_slice3_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[19]),
        .Q(adc2_slice3_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice3_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice3_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc2_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc2_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc2_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc2_start_stage[3]),
        .R(adc3_end_stage));
  FDRE adc30_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data21__6[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc30_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[152]),
        .D(s_axi_wdata[4]),
        .Q(data21__6[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc30_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc30_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc30_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[152]),
        .D(s_axi_wdata[0]),
        .Q(adc30_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc30_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[152]),
        .D(s_axi_wdata[1]),
        .Q(adc30_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc30_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[152]),
        .D(s_axi_wdata[3]),
        .Q(data21__6[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc31_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data22__6[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc31_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[153]),
        .D(s_axi_wdata[4]),
        .Q(data22__6[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc31_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc31_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc31_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[153]),
        .D(s_axi_wdata[0]),
        .Q(adc31_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc31_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[153]),
        .D(s_axi_wdata[1]),
        .Q(adc31_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc31_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[153]),
        .D(s_axi_wdata[3]),
        .Q(data22__6[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc32_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[154]),
        .D(s_axi_wdata[2]),
        .Q(data23__4[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc32_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[154]),
        .D(s_axi_wdata[4]),
        .Q(data23__4[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc32_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc32_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc32_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[154]),
        .D(s_axi_wdata[0]),
        .Q(adc32_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc32_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[154]),
        .D(s_axi_wdata[1]),
        .Q(adc32_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc32_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[154]),
        .D(s_axi_wdata[3]),
        .Q(data23__4[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc33_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data24__5[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc33_disable_tdd_obs_input_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[155]),
        .D(s_axi_wdata[4]),
        .Q(data24__5[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc33_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc33_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc33_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[155]),
        .D(s_axi_wdata[0]),
        .Q(adc33_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc33_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[155]),
        .D(s_axi_wdata[1]),
        .Q(adc33_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc33_tdd_obs_reg_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[155]),
        .D(s_axi_wdata[3]),
        .Q(data24__5[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_delay_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[0]),
        .Q(adc3_calibration_delay_i[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[10]),
        .Q(adc3_calibration_delay_i[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[11]),
        .Q(adc3_calibration_delay_i[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[12]),
        .Q(adc3_calibration_delay_i[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[13]),
        .Q(adc3_calibration_delay_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[14]),
        .Q(adc3_calibration_delay_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[15]),
        .Q(adc3_calibration_delay_i[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[16]),
        .Q(adc3_calibration_delay_i[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[17]),
        .Q(adc3_calibration_delay_i[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[18]),
        .Q(adc3_calibration_delay_i[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[19]),
        .Q(adc3_calibration_delay_i[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_delay_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[1]),
        .Q(adc3_calibration_delay_i[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[20]),
        .Q(adc3_calibration_delay_i[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[21]),
        .Q(adc3_calibration_delay_i[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[22]),
        .Q(adc3_calibration_delay_i[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[23]),
        .Q(adc3_calibration_delay_i[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[24]),
        .Q(adc3_calibration_delay_i[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[25]),
        .Q(adc3_calibration_delay_i[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[26]),
        .Q(adc3_calibration_delay_i[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[27]),
        .Q(adc3_calibration_delay_i[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[28]),
        .Q(adc3_calibration_delay_i[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[29]),
        .Q(adc3_calibration_delay_i[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[2]),
        .Q(adc3_calibration_delay_i[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[30]),
        .Q(adc3_calibration_delay_i[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[31]),
        .Q(adc3_calibration_delay_i[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[3]),
        .Q(adc3_calibration_delay_i[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[4]),
        .Q(adc3_calibration_delay_i[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[5]),
        .Q(adc3_calibration_delay_i[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[6]),
        .Q(adc3_calibration_delay_i[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[7]),
        .Q(adc3_calibration_delay_i[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[8]),
        .Q(adc3_calibration_delay_i[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_delay_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[196]),
        .D(s_axi_wdata[9]),
        .Q(adc3_calibration_delay_i[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift0_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[180]),
        .D(s_axi_wdata[0]),
        .Q(adc3_calibration_shift0[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift0_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[180]),
        .D(s_axi_wdata[1]),
        .Q(adc3_calibration_shift0[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_shift0_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[180]),
        .D(s_axi_wdata[2]),
        .Q(adc3_calibration_shift0[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift1_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[181]),
        .D(s_axi_wdata[0]),
        .Q(adc3_calibration_shift1[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift1_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[181]),
        .D(s_axi_wdata[1]),
        .Q(adc3_calibration_shift1[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_shift1_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[181]),
        .D(s_axi_wdata[2]),
        .Q(adc3_calibration_shift1[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_shift2_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[182]),
        .D(s_axi_wdata[0]),
        .Q(adc3_calibration_shift2[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_shift2_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[182]),
        .D(s_axi_wdata[1]),
        .Q(adc3_calibration_shift2[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift2_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[182]),
        .D(s_axi_wdata[2]),
        .Q(adc3_calibration_shift2[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift3_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[183]),
        .D(s_axi_wdata[0]),
        .Q(adc3_calibration_shift3[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_shift3_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[183]),
        .D(s_axi_wdata[1]),
        .Q(adc3_calibration_shift3[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift3_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[183]),
        .D(s_axi_wdata[2]),
        .Q(adc3_calibration_shift3[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift4_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[184]),
        .D(s_axi_wdata[0]),
        .Q(adc3_calibration_shift4[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_shift4_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[184]),
        .D(s_axi_wdata[1]),
        .Q(adc3_calibration_shift4[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_shift4_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[184]),
        .D(s_axi_wdata[2]),
        .Q(adc3_calibration_shift4[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[0]),
        .Q(adc3_calibration_timer_i[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[10]),
        .Q(adc3_calibration_timer_i[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[11]),
        .Q(adc3_calibration_timer_i[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[12]),
        .Q(adc3_calibration_timer_i[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[13]),
        .Q(adc3_calibration_timer_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_timer_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[14]),
        .Q(adc3_calibration_timer_i[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[15]),
        .Q(adc3_calibration_timer_i[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[16]),
        .Q(adc3_calibration_timer_i[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[17]),
        .Q(adc3_calibration_timer_i[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[18]),
        .Q(adc3_calibration_timer_i[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[19]),
        .Q(adc3_calibration_timer_i[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[1]),
        .Q(adc3_calibration_timer_i[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[20]),
        .Q(adc3_calibration_timer_i[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[21]),
        .Q(adc3_calibration_timer_i[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[22]),
        .Q(adc3_calibration_timer_i[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[23]),
        .Q(adc3_calibration_timer_i[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_calibration_timer_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[2]),
        .Q(adc3_calibration_timer_i[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[3]),
        .Q(adc3_calibration_timer_i[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[4]),
        .Q(adc3_calibration_timer_i[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[5]),
        .Q(adc3_calibration_timer_i[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[6]),
        .Q(adc3_calibration_timer_i[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[7]),
        .Q(adc3_calibration_timer_i[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[8]),
        .Q(adc3_calibration_timer_i[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_calibration_timer_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[195]),
        .D(s_axi_wdata[9]),
        .Q(adc3_calibration_timer_i[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[0]),
        .Q(\adc3_clk_detect_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[10]),
        .Q(\adc3_clk_detect_reg_n_0_[10] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[11]),
        .Q(\adc3_clk_detect_reg_n_0_[11] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[12]),
        .Q(\adc3_clk_detect_reg_n_0_[12] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[13]),
        .Q(\adc3_clk_detect_reg_n_0_[13] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[14]),
        .Q(\adc3_clk_detect_reg_n_0_[14] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[15]),
        .Q(\adc3_clk_detect_reg_n_0_[15] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[1]),
        .Q(adc3_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[2]),
        .Q(\adc3_clk_detect_reg_n_0_[2] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[3]),
        .Q(\adc3_clk_detect_reg_n_0_[3] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[4]),
        .Q(\adc3_clk_detect_reg_n_0_[4] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[5]),
        .Q(\adc3_clk_detect_reg_n_0_[5] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[6]),
        .Q(\adc3_clk_detect_reg_n_0_[6] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[7]),
        .Q(adc3_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[8]),
        .Q(\adc3_clk_detect_reg_n_0_[8] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[32]),
        .D(s_axi_wdata[9]),
        .Q(adc3_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc3_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc3_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc3_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc3_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc3_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc3_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc3_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc3_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc3_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc3_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc3_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc3_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc3_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc3_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc3_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc3_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \adc3_end_stage[3]_i_1 
       (.I0(master_reset_reg_n_0),
        .I1(s_axi_aresetn),
        .O(adc3_end_stage));
  FDSE \adc3_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[0]),
        .Q(\adc3_end_stage_reg_n_0_[0] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[1]),
        .Q(\adc3_end_stage_reg_n_0_[1] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[2]),
        .Q(\adc3_end_stage_reg_n_0_[2] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[3]),
        .Q(\adc3_end_stage_reg_n_0_[3] ),
        .S(adc3_end_stage));
  FDRE \adc3_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[140]),
        .D(s_axi_wdata[0]),
        .Q(\adc3_fifo_disable_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[140]),
        .D(s_axi_wdata[1]),
        .Q(\adc3_fifo_disable_reg_n_0_[1] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[7]),
        .Q(irq_enables[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc3_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc3_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc3_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc3_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc3_ref_clk_freq[10]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc3_ref_clk_freq[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc3_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc3_ref_clk_freq[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc3_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc3_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc3_ref_clk_freq[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc3_ref_clk_freq[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc3_ref_clk_freq[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc3_ref_clk_freq[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc3_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc3_ref_clk_freq[20]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc3_ref_clk_freq[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc3_ref_clk_freq[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc3_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc3_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc3_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc3_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc3_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc3_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc3_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc3_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc3_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc3_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc3_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc3_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc3_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc3_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc3_ref_clk_freq[7]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc3_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc3_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_reset),
        .Q(adc3_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_restart),
        .Q(adc3_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc3_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc3_sample_rate[10]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc3_sample_rate[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc3_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc3_sample_rate[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc3_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc3_sample_rate[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc3_sample_rate[16]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc3_sample_rate[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc3_sample_rate[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc3_sample_rate[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc3_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc3_sample_rate[20]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc3_sample_rate[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc3_sample_rate[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc3_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc3_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc3_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc3_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc3_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc3_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc3_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc3_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc3_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc3_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc3_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc3_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc3_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc3_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc3_sample_rate[7]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc3_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc3_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\adc3_sim_level_reg_n_0_[0] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\adc3_sim_level_reg_n_0_[1] ),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sim_level_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[2]),
        .Q(\adc3_sim_level_reg_n_0_[2] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_slice0_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[13]),
        .Q(adc3_slice0_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice0_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice0_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[18]),
        .Q(adc3_slice0_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[19]),
        .Q(adc3_slice0_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice0_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice0_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_slice1_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[13]),
        .Q(adc3_slice1_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice1_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice1_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[18]),
        .Q(adc3_slice1_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[19]),
        .Q(adc3_slice1_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice1_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice1_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_slice2_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[13]),
        .Q(adc3_slice2_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice2_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice2_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[18]),
        .Q(adc3_slice2_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[19]),
        .Q(adc3_slice2_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice2_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice2_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_slice3_irq_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[13]),
        .Q(adc3_slice3_irq_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice3_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice3_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[18]),
        .Q(adc3_slice3_irq_en[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[19]),
        .Q(adc3_slice3_irq_en[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice3_irq_en[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice3_irq_en[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc3_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc3_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc3_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc3_start_stage[3]),
        .R(adc3_end_stage));
  FDRE axi_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_86),
        .Q(axi_RdAck_r),
        .R(i_axi_lite_ipif_n_148));
  FDRE axi_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_RdAck0),
        .Q(axi_RdAck),
        .R(i_axi_lite_ipif_n_148));
  FDRE axi_timeout_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[31]),
        .Q(irq_enables[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE axi_timeout_r2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout_r20),
        .Q(axi_timeout_r2),
        .R(i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_1));
  FDRE axi_timeout_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout),
        .Q(axi_timeout_r),
        .R(i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_1));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50 cdc_adc0_clk_valid_i
       (.dest_clk(s_axi_aclk),
        .dest_out(m0_axis_aclk_val_sync),
        .src_clk(1'b0),
        .src_in(m0_axis_aresetn));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single cdc_dac0_clk_valid_i
       (.dest_clk(s_axi_aclk),
        .dest_out(s0_axis_aclk_val_sync),
        .src_clk(1'b0),
        .src_in(s0_axis_aresetn));
  FDRE dac00_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data21),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac00_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac00_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[152]),
        .D(s_axi_wdata[0]),
        .Q(dac00_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac00_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[152]),
        .D(s_axi_wdata[1]),
        .Q(dac00_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac01_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data22),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac01_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac01_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[153]),
        .D(s_axi_wdata[0]),
        .Q(dac01_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac01_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[153]),
        .D(s_axi_wdata[1]),
        .Q(dac01_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac02_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[154]),
        .D(s_axi_wdata[2]),
        .Q(data23),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac02_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac02_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[154]),
        .D(s_axi_wdata[0]),
        .Q(dac02_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac02_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[154]),
        .D(s_axi_wdata[1]),
        .Q(dac02_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac03_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data24),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac03_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac03_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[155]),
        .D(s_axi_wdata[0]),
        .Q(dac03_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac03_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[155]),
        .D(s_axi_wdata[1]),
        .Q(dac03_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[0]),
        .Q(dac0_clk_detect[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[10]),
        .Q(dac0_clk_detect[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[11]),
        .Q(dac0_clk_detect[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[12]),
        .Q(dac0_clk_detect[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[13]),
        .Q(dac0_clk_detect[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[14]),
        .Q(dac0_clk_detect[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[15]),
        .Q(dac0_clk_detect[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[1]),
        .Q(dac0_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[2]),
        .Q(dac0_clk_detect[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[3]),
        .Q(dac0_clk_detect[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[4]),
        .Q(dac0_clk_detect[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[5]),
        .Q(dac0_clk_detect[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[6]),
        .Q(dac0_clk_detect[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[7]),
        .Q(dac0_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[8]),
        .Q(dac0_clk_detect[8]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[32]),
        .D(s_axi_wdata[9]),
        .Q(dac0_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac0_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac0_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac0_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac0_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac0_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac0_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac0_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac0_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac0_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac0_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac0_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac0_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac0_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac0_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac0_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac0_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac0_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[0]),
        .Q(\dac0_end_stage_reg_n_0_[0] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[1]),
        .Q(\dac0_end_stage_reg_n_0_[1] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[2]),
        .Q(\dac0_end_stage_reg_n_0_[2] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[3]),
        .Q(\dac0_end_stage_reg_n_0_[3] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_146),
        .Q(dac0_fifo_disable),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[0]),
        .Q(irq_enables[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac0_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac0_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac0_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac0_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac0_ref_clk_freq[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac0_ref_clk_freq[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac0_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac0_ref_clk_freq[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac0_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac0_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac0_ref_clk_freq[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac0_ref_clk_freq[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac0_ref_clk_freq[18]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac0_ref_clk_freq[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac0_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac0_ref_clk_freq[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac0_ref_clk_freq[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac0_ref_clk_freq[22]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac0_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac0_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac0_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac0_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac0_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac0_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac0_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac0_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac0_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac0_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac0_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac0_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac0_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac0_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac0_ref_clk_freq[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac0_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac0_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_reset),
        .Q(dac0_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_restart),
        .Q(dac0_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac0_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac0_sample_rate[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac0_sample_rate[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac0_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac0_sample_rate[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac0_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac0_sample_rate[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac0_sample_rate[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac0_sample_rate[17]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac0_sample_rate[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac0_sample_rate[19]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac0_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac0_sample_rate[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac0_sample_rate[21]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac0_sample_rate[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac0_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac0_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac0_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac0_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac0_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac0_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac0_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac0_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac0_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac0_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac0_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac0_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac0_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac0_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac0_sample_rate[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac0_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac0_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[0]),
        .Q(dac0_sim_level[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[1]),
        .Q(dac0_sim_level[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[14]),
        .Q(dac0_slice0_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[15]),
        .Q(dac0_slice0_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[14]),
        .Q(dac0_slice1_irq_en[14]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[15]),
        .Q(dac0_slice1_irq_en[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in1_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in1_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in2_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in2_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[8]),
        .Q(dac0_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[9]),
        .Q(dac0_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[10]),
        .Q(dac0_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[11]),
        .Q(dac0_start_stage[3]),
        .R(adc3_end_stage));
  FDRE dac10_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data21__0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac10_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac10_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[152]),
        .D(s_axi_wdata[0]),
        .Q(dac10_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac10_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[152]),
        .D(s_axi_wdata[1]),
        .Q(dac10_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac11_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data22__0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac11_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac11_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[153]),
        .D(s_axi_wdata[0]),
        .Q(dac11_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac11_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[153]),
        .D(s_axi_wdata[1]),
        .Q(dac11_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac12_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[154]),
        .D(s_axi_wdata[2]),
        .Q(data23__0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac12_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac12_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[154]),
        .D(s_axi_wdata[0]),
        .Q(dac12_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac12_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[154]),
        .D(s_axi_wdata[1]),
        .Q(dac12_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac13_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data24__0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac13_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac13_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[155]),
        .D(s_axi_wdata[0]),
        .Q(dac13_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac13_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[155]),
        .D(s_axi_wdata[1]),
        .Q(dac13_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[0]),
        .Q(dac1_clk_detect[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[10]),
        .Q(dac1_clk_detect[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[11]),
        .Q(dac1_clk_detect[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[12]),
        .Q(dac1_clk_detect[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[13]),
        .Q(dac1_clk_detect[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[14]),
        .Q(dac1_clk_detect[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[15]),
        .Q(dac1_clk_detect[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[1]),
        .Q(dac1_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[2]),
        .Q(dac1_clk_detect[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[3]),
        .Q(dac1_clk_detect[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[4]),
        .Q(dac1_clk_detect[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[5]),
        .Q(dac1_clk_detect[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[6]),
        .Q(dac1_clk_detect[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[7]),
        .Q(dac1_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[8]),
        .Q(dac1_clk_detect[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[32]),
        .D(s_axi_wdata[9]),
        .Q(dac1_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac1_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac1_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac1_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac1_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac1_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac1_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac1_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac1_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac1_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac1_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac1_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac1_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac1_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac1_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac1_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[0]),
        .Q(p_52_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[1]),
        .Q(p_52_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[2]),
        .Q(p_52_in[2]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[3]),
        .Q(p_52_in[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_145),
        .Q(dac1_fifo_disable),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[1]),
        .Q(irq_enables[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac1_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac1_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac1_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac1_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac1_ref_clk_freq[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac1_ref_clk_freq[11]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac1_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac1_ref_clk_freq[13]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac1_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac1_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac1_ref_clk_freq[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac1_ref_clk_freq[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac1_ref_clk_freq[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac1_ref_clk_freq[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac1_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac1_ref_clk_freq[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac1_ref_clk_freq[21]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac1_ref_clk_freq[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac1_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac1_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac1_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac1_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac1_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac1_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac1_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac1_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac1_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac1_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac1_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac1_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac1_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac1_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac1_ref_clk_freq[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac1_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac1_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_reset),
        .Q(dac1_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_restart),
        .Q(dac1_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac1_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac1_sample_rate[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac1_sample_rate[11]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac1_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac1_sample_rate[13]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac1_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac1_sample_rate[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac1_sample_rate[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac1_sample_rate[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac1_sample_rate[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac1_sample_rate[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac1_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac1_sample_rate[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac1_sample_rate[21]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac1_sample_rate[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac1_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac1_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac1_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac1_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac1_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac1_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac1_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac1_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac1_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac1_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac1_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac1_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac1_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac1_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac1_sample_rate[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac1_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac1_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[0]),
        .Q(dac1_sim_level[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[1]),
        .Q(dac1_sim_level[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in3_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in3_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in4_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in4_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in5_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in5_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in6_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in6_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[8]),
        .Q(p_52_in[8]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[9]),
        .Q(p_52_in[9]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[10]),
        .Q(p_52_in[10]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[11]),
        .Q(p_52_in[11]),
        .R(adc3_end_stage));
  FDRE dac20_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data21__1),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac20_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac20_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac20_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[152]),
        .D(s_axi_wdata[0]),
        .Q(dac20_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac20_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[152]),
        .D(s_axi_wdata[1]),
        .Q(dac20_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac21_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data22__1),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac21_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac21_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac21_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[153]),
        .D(s_axi_wdata[0]),
        .Q(dac21_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac21_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[153]),
        .D(s_axi_wdata[1]),
        .Q(dac21_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac22_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[154]),
        .D(s_axi_wdata[2]),
        .Q(data23__1),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac22_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac22_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac22_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[154]),
        .D(s_axi_wdata[0]),
        .Q(dac22_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac22_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[154]),
        .D(s_axi_wdata[1]),
        .Q(dac22_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac23_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data24__1),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac23_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac23_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac23_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[155]),
        .D(s_axi_wdata[0]),
        .Q(dac23_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac23_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[155]),
        .D(s_axi_wdata[1]),
        .Q(dac23_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[0]),
        .Q(dac2_clk_detect[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[10]),
        .Q(dac2_clk_detect[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[11]),
        .Q(dac2_clk_detect[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[12]),
        .Q(dac2_clk_detect[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[13]),
        .Q(dac2_clk_detect[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[14]),
        .Q(dac2_clk_detect[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[15]),
        .Q(dac2_clk_detect[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[1]),
        .Q(dac2_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[2]),
        .Q(dac2_clk_detect[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[3]),
        .Q(dac2_clk_detect[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[4]),
        .Q(dac2_clk_detect[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[5]),
        .Q(dac2_clk_detect[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[6]),
        .Q(dac2_clk_detect[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[7]),
        .Q(dac2_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[8]),
        .Q(dac2_clk_detect[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank5_write[32]),
        .D(s_axi_wdata[9]),
        .Q(dac2_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac2_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac2_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac2_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac2_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac2_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac2_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac2_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac2_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac2_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac2_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac2_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac2_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac2_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac2_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac2_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank5_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac2_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac2_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank5_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac2_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac2_end_stage),
        .D(s_axi_wdata[0]),
        .Q(\dac2_end_stage_reg_n_0_[0] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac2_end_stage),
        .D(s_axi_wdata[1]),
        .Q(\dac2_end_stage_reg_n_0_[1] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac2_end_stage),
        .D(s_axi_wdata[2]),
        .Q(\dac2_end_stage_reg_n_0_[2] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac2_end_stage),
        .D(s_axi_wdata[3]),
        .Q(\dac2_end_stage_reg_n_0_[3] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_144),
        .Q(dac2_fifo_disable),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac2_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[2]),
        .Q(irq_enables[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac2_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac2_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank5_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac2_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac2_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac2_ref_clk_freq[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac2_ref_clk_freq[11]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac2_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac2_ref_clk_freq[13]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac2_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac2_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac2_ref_clk_freq[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac2_ref_clk_freq[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac2_ref_clk_freq[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac2_ref_clk_freq[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac2_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac2_ref_clk_freq[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac2_ref_clk_freq[21]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac2_ref_clk_freq[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac2_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac2_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac2_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac2_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac2_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac2_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac2_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac2_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac2_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac2_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac2_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac2_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac2_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac2_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac2_ref_clk_freq[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac2_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank5_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac2_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac2_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac2_reset),
        .Q(dac2_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac2_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac2_restart),
        .Q(dac2_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac2_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac2_sample_rate[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac2_sample_rate[11]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac2_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac2_sample_rate[13]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac2_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac2_sample_rate[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac2_sample_rate[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac2_sample_rate[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac2_sample_rate[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac2_sample_rate[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac2_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac2_sample_rate[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac2_sample_rate[21]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac2_sample_rate[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac2_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac2_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac2_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac2_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac2_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac2_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac2_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac2_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac2_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac2_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac2_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac2_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac2_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac2_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac2_sample_rate[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac2_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank5_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac2_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[64]),
        .D(s_axi_wdata[0]),
        .Q(dac2_sim_level[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[64]),
        .D(s_axi_wdata[1]),
        .Q(dac2_sim_level[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[131]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in7_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[131]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in7_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in8_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in8_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in9_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in9_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank5_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in10_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac2_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank5_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in10_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac2_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank5_write[2]),
        .D(s_axi_wdata[8]),
        .Q(dac2_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \dac2_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank5_write[2]),
        .D(s_axi_wdata[9]),
        .Q(dac2_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \dac2_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank5_write[2]),
        .D(s_axi_wdata[10]),
        .Q(dac2_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \dac2_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank5_write[2]),
        .D(s_axi_wdata[11]),
        .Q(dac2_start_stage[3]),
        .R(adc3_end_stage));
  FDRE dac30_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[152]),
        .D(s_axi_wdata[2]),
        .Q(data21__2),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac30_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac30_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac30_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[152]),
        .D(s_axi_wdata[0]),
        .Q(dac30_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac30_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[152]),
        .D(s_axi_wdata[1]),
        .Q(dac30_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac31_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[153]),
        .D(s_axi_wdata[2]),
        .Q(data22__2),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac31_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac31_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac31_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[153]),
        .D(s_axi_wdata[0]),
        .Q(dac31_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac31_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[153]),
        .D(s_axi_wdata[1]),
        .Q(dac31_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac32_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[154]),
        .D(s_axi_wdata[2]),
        .Q(data23__2),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac32_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac32_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac32_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[154]),
        .D(s_axi_wdata[0]),
        .Q(dac32_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac32_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[154]),
        .D(s_axi_wdata[1]),
        .Q(dac32_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac33_disable_tdd_mode_input_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[155]),
        .D(s_axi_wdata[2]),
        .Q(data24__2),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac33_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac33_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac33_tdd_mode_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[155]),
        .D(s_axi_wdata[0]),
        .Q(dac33_control_i[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac33_tdd_mode_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[155]),
        .D(s_axi_wdata[1]),
        .Q(dac33_control_i[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[0]),
        .Q(dac3_clk_detect[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[10]),
        .Q(dac3_clk_detect[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[11]),
        .Q(dac3_clk_detect[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[12]),
        .Q(dac3_clk_detect[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[13]),
        .Q(dac3_clk_detect[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[14]),
        .Q(dac3_clk_detect[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[15]),
        .Q(dac3_clk_detect[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[1]),
        .Q(dac3_clk_detect[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[2]),
        .Q(dac3_clk_detect[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[3]),
        .Q(dac3_clk_detect[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[4]),
        .Q(dac3_clk_detect[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[5]),
        .Q(dac3_clk_detect[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[6]),
        .Q(dac3_clk_detect[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[7]),
        .Q(dac3_clk_detect[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[8]),
        .Q(dac3_clk_detect[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_clk_detect_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank7_write[32]),
        .D(s_axi_wdata[9]),
        .Q(dac3_clk_detect[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac3_cmn_en[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac3_cmn_en[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac3_cmn_en[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac3_cmn_en[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac3_cmn_en[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac3_cmn_en[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac3_cmn_en[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac3_cmn_en[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac3_cmn_en[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac3_cmn_en[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac3_cmn_en[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac3_cmn_en[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac3_cmn_en[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac3_cmn_en[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac3_cmn_en[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank7_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac3_cmn_en[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac3_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank7_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac3_cmn_irq_en),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac3_end_stage),
        .D(s_axi_wdata[0]),
        .Q(\dac3_end_stage_reg_n_0_[0] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac3_end_stage),
        .D(s_axi_wdata[1]),
        .Q(\dac3_end_stage_reg_n_0_[1] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac3_end_stage),
        .D(s_axi_wdata[2]),
        .Q(\dac3_end_stage_reg_n_0_[2] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac3_end_stage),
        .D(s_axi_wdata[3]),
        .Q(\dac3_end_stage_reg_n_0_[3] ),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_143),
        .Q(dac3_fifo_disable),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac3_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[3]),
        .Q(irq_enables[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac3_multi_band[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac3_multi_band[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank7_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac3_multi_band[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac3_ref_clk_freq[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac3_ref_clk_freq[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac3_ref_clk_freq[11]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac3_ref_clk_freq[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac3_ref_clk_freq[13]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac3_ref_clk_freq[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac3_ref_clk_freq[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac3_ref_clk_freq[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac3_ref_clk_freq[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac3_ref_clk_freq[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac3_ref_clk_freq[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac3_ref_clk_freq[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac3_ref_clk_freq[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac3_ref_clk_freq[21]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac3_ref_clk_freq[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac3_ref_clk_freq[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac3_ref_clk_freq[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac3_ref_clk_freq[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac3_ref_clk_freq[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac3_ref_clk_freq[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac3_ref_clk_freq[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac3_ref_clk_freq[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac3_ref_clk_freq[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac3_ref_clk_freq[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac3_ref_clk_freq[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac3_ref_clk_freq[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac3_ref_clk_freq[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac3_ref_clk_freq[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac3_ref_clk_freq[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac3_ref_clk_freq[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac3_ref_clk_freq[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank7_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac3_ref_clk_freq[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac3_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac3_reset),
        .Q(dac3_reset_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac3_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac3_restart),
        .Q(dac3_restart_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac3_sample_rate[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac3_sample_rate[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac3_sample_rate[11]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac3_sample_rate[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac3_sample_rate[13]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac3_sample_rate[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac3_sample_rate[15]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac3_sample_rate[16]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac3_sample_rate[17]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac3_sample_rate[18]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac3_sample_rate[19]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac3_sample_rate[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac3_sample_rate[20]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac3_sample_rate[21]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac3_sample_rate[22]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac3_sample_rate[23]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac3_sample_rate[24]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac3_sample_rate[25]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac3_sample_rate[26]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac3_sample_rate[27]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac3_sample_rate[28]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac3_sample_rate[29]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac3_sample_rate[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac3_sample_rate[30]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac3_sample_rate[31]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac3_sample_rate[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac3_sample_rate[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac3_sample_rate[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac3_sample_rate[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac3_sample_rate[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac3_sample_rate[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank7_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac3_sample_rate[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[64]),
        .D(s_axi_wdata[0]),
        .Q(dac3_sim_level[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[64]),
        .D(s_axi_wdata[1]),
        .Q(dac3_sim_level[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[131]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in11_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[131]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in11_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in12_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in12_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in13_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in13_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank7_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in14_in[0]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac3_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank7_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in14_in[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac3_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank7_write[2]),
        .D(s_axi_wdata[8]),
        .Q(dac3_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \dac3_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank7_write[2]),
        .D(s_axi_wdata[9]),
        .Q(dac3_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \dac3_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank7_write[2]),
        .D(s_axi_wdata[10]),
        .Q(dac3_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \dac3_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank7_write[2]),
        .D(s_axi_wdata[11]),
        .Q(dac3_start_stage[3]),
        .R(adc3_end_stage));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_rf_wrapper design_1_usp_rf_data_converter_0_0_rf_wrapper_i
       (.CONTROL_ADC0({adc00_tdd_obs_reg,adc00_tdd_mode_reg,adc00_dsa_code_reg}),
        .CONTROL_ADC1({adc01_tdd_obs_reg,adc01_tdd_mode_reg}),
        .D(\por_state_machine_i/por_fsm_dac0/rdata ),
        .\FSM_onehot_state_reg[2] ({i_drp_control_top_n_18,dac0_drp_en}),
        .\FSM_onehot_state_reg[2]_0 ({i_drp_control_top_n_24,dac1_drp_en}),
        .\FSM_onehot_state_reg[2]_1 ({i_drp_control_top_n_13,dac2_drp_en}),
        .\FSM_onehot_state_reg[2]_2 ({i_drp_control_top_n_9,dac3_drp_en}),
        .\FSM_onehot_state_reg[2]_3 ({i_drp_control_top_n_47,adc1_drp_en}),
        .\FSM_onehot_state_reg[2]_4 ({i_drp_control_top_n_41,adc2_drp_en}),
        .\FSM_onehot_state_reg[2]_5 ({i_drp_control_top_n_32,adc3_drp_en}),
        .\FSM_sequential_fsm_cs[0]_i_2 ({i_drp_control_top_n_35,i_drp_control_top_n_36,i_drp_control_top_n_37,adc0_drp_en}),
        .\FSM_sequential_fsm_cs_reg[1] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_480),
        .\FSM_sequential_fsm_cs_reg[1]_0 (i_axi_lite_ipif_n_3),
        .\FSM_sequential_fsm_cs_reg[2] (\por_state_machine_i/drp_arbiter_adc0/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_491),
        .\FSM_sequential_fsm_cs_reg[2]_1 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_492),
        .\FSM_sequential_fsm_cs_reg[2]_2 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_494),
        .\FSM_sequential_fsm_cs_reg[2]_3 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_497),
        .\FSM_sequential_fsm_cs_reg[2]_4 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_499),
        .\FSM_sequential_fsm_cs_reg[2]_5 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_501),
        .\FSM_sequential_fsm_cs_reg[2]_6 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_503),
        .\FSM_sequential_fsm_cs_reg[2]_7 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_506),
        .\FSM_sequential_fsm_cs_reg[2]_8 (i_axi_lite_ipif_n_0),
        .\FSM_sequential_fsm_cs_reg[2]_9 (i_axi_lite_ipif_n_6),
        .\IP2Bus_Data[10]_i_11 (i_axi_lite_ipif_n_79),
        .\IP2Bus_Data[15]_i_8 (i_axi_lite_ipif_n_51),
        .Q(dac00_control_i),
        .STATUS_COMMON(adc0_common_stat),
        .access_type_reg(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_496),
        .access_type_reg_0(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_505),
        .adc00_cal_freeze_reg(adc00_cal_freeze_reg),
        .adc00_cal_freeze_reg_reg(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_353),
        .adc00_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_329,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_330,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_331,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_332,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_333,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_334}),
        .adc01_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_335,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_336,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_337,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_338,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_339,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_340}),
        .adc02_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_341,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_342,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_343,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_344,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_345,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_346}),
        .adc03_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_347,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_348,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_349,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_350,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_351,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_352}),
        .adc0_clk_n(adc0_clk_n),
        .adc0_clk_p(adc0_clk_p),
        .adc0_done_i_reg_0(adc0_fifo_disable[0]),
        .adc0_done_reg(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_196),
        .adc0_drp_gnt(adc0_drp_gnt),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_drp_req(adc0_drp_req),
        .\adc0_end_stage_r_reg[0] (adc0_restart_reg_n_0),
        .\adc0_pll_divider0_reg[15] (drp_di),
        .adc0_por_req(\por_state_machine_i/adc0_por_req ),
        .adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .adc10_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_370,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_371,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_372,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_373,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_374,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_375}),
        .adc11_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_376,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_377,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_378,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_379,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_380,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_381}),
        .adc12_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_382,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_383,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_384,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_385,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_386,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_387}),
        .adc13_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_388,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_389,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_390,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_391,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_392,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_393}),
        .adc1_drp_gnt(adc1_drp_gnt),
        .adc1_drp_req(adc1_drp_req),
        .adc1_drp_we(adc1_drp_we),
        .adc1_restart_pending_reg(adc1_restart_reg_n_0),
        .adc20_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_407,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_408,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_409,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_410,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_411,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_412}),
        .adc21_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_413,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_414,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_415,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_416,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_417,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_418}),
        .adc22_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_419,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_420,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_421,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_422,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_423,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_424}),
        .adc23_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_425,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_426,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_427,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_428,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_429,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_430}),
        .adc2_drp_gnt(adc2_drp_gnt),
        .adc2_drp_req(adc2_drp_req),
        .adc2_drp_we(adc2_drp_we),
        .adc2_restart_pending_reg(adc2_restart_reg_n_0),
        .adc30_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_447,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_448,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_449,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_450,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_451,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_452}),
        .adc31_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_453,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_454,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_455,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_456,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_457,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_458}),
        .adc32_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_459,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_460,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_461,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_462,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_463,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_464}),
        .adc33_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_465,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_466,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_467,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_468,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_469,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_470}),
        .adc3_drp_gnt(adc3_drp_gnt),
        .adc3_drp_req(adc3_drp_req),
        .adc3_drp_we(adc3_drp_we),
        .adc3_restart_pending_reg(adc3_restart_reg_n_0),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_write(bank2_write),
        .bank4_write(bank4_write),
        .bank6_write(bank6_write),
        .bank8_write(bank8_write),
        .clk_adc0(clk_adc0_i),
        .clk_dac0(clk_dac0_i),
        .clocks_ok_r_i_10__0({adc3_clk_detect[9],adc3_clk_detect[7],adc3_clk_detect[1]}),
        .clocks_ok_r_i_10__0_0({adc1_clk_detect[9],adc1_clk_detect[3],adc1_clk_detect[1]}),
        .clocks_ok_r_i_10__0_1({adc2_clk_detect[9],adc2_clk_detect[5],adc2_clk_detect[1]}),
        .clocks_ok_r_reg(adc0_clk_detect),
        .clocks_ok_r_reg_0(dac0_clk_detect),
        .const_req_adc0(\por_state_machine_i/const_req_adc0 ),
        .dac00_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_216,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_217}),
        .dac01_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_218,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_219}),
        .dac02_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_220,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_221}),
        .dac03_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_222,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_223}),
        .dac0_clk_n(dac0_clk_n),
        .dac0_clk_p(dac0_clk_p),
        .dac0_done_i_reg_0(s0_axis_aclk_val_sync),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_drp_req(dac0_drp_req),
        .\dac0_end_stage_r_reg[0] (dac0_restart_reg_n_0),
        .\dac0_end_stage_r_reg[3] ({\dac0_end_stage_reg_n_0_[3] ,\dac0_end_stage_reg_n_0_[2] ,\dac0_end_stage_reg_n_0_[1] ,\dac0_end_stage_reg_n_0_[0] }),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .dac0_sm_reset_i(dac0_sm_reset_i),
        .\dac0_start_stage_r_reg[3] (dac0_start_stage),
        .dac10_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_240,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_241}),
        .dac11_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_242,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_243}),
        .dac12_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_244,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_245}),
        .dac13_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_246,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_247}),
        .dac1_drp_gnt(dac1_drp_gnt),
        .dac1_drp_req(dac1_drp_req),
        .dac1_drp_we(dac1_drp_we),
        .dac1_restart_pending_reg(dac1_restart_reg_n_0),
        .dac20_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_264,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_265}),
        .dac21_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_266,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_267}),
        .dac22_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_268,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_269}),
        .dac23_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_270,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_271}),
        .dac2_drp_gnt(dac2_drp_gnt),
        .dac2_drp_req(dac2_drp_req),
        .dac2_drp_we(dac2_drp_we),
        .dac2_restart_pending_reg(dac2_restart_reg_n_0),
        .dac30_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_288,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_289}),
        .dac31_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_290,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_291}),
        .dac32_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_292,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_293}),
        .dac33_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_294,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_295}),
        .dac3_drp_gnt(dac3_drp_gnt),
        .dac3_drp_req(dac3_drp_req),
        .dac3_drp_we(dac3_drp_we),
        .dac3_restart_pending_reg(dac3_restart_reg_n_0),
        .dest_out(m0_axis_aclk_val_sync),
        .done_reg(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_511),
        .done_reg_0(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_526),
        .done_reg_1(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_531),
        .done_reg_2(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_536),
        .done_reg_3(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_541),
        .done_reg_4(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_546),
        .done_reg_5(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_551),
        .drp_RdAck_r_reg(i_drp_control_top_n_2),
        .drp_RdAck_r_reg_0(i_drp_control_top_n_4),
        .drp_RdAck_r_reg_1(i_drp_control_top_n_6),
        .drp_RdAck_r_reg_2(i_drp_control_top_n_0),
        .drp_RdAck_r_reg_3(i_drp_control_top_n_5),
        .drp_RdAck_r_reg_4(i_drp_control_top_n_7),
        .drp_RdAck_r_reg_5(i_drp_control_top_n_1),
        .drp_RdAck_r_reg_6(i_drp_control_top_n_3),
        .\drp_addr_reg[1] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_512),
        .dummy_read_req_reg(i_axi_lite_ipif_n_4),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tvalid(m00_axis_tvalid),
        .m0_axis_aclk(m0_axis_aclk),
        .\mem_data_adc0_reg[29] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_471),
        .\mem_data_adc0_reg[29]_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_475),
        .\mem_data_adc0_reg[30] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_474),
        .\mem_data_adc0_reg[31] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_473),
        .\mem_data_adc0_reg[32] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_472),
        .\mem_data_dac0_reg[29] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_484),
        .\mem_data_dac0_reg[30] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_485),
        .\mem_data_dac0_reg[31] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_483),
        .\mem_data_dac0_reg[32] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_486),
        .p_1_out(p_1_out),
        .p_47_in({p_47_in[11:8],p_47_in[3:0]}),
        .p_52_in({p_52_in[11:8],p_52_in[3:0]}),
        .por_sm_reset_reg_0(master_reset_reg_n_0),
        .\por_timer_count_reg[0] ({\adc1_sim_level_reg_n_0_[1] ,\adc1_sim_level_reg_n_0_[0] }),
        .\por_timer_count_reg[0]_0 ({\adc2_sim_level_reg_n_0_[1] ,\adc2_sim_level_reg_n_0_[0] }),
        .\por_timer_count_reg[0]_1 ({\adc3_sim_level_reg_n_0_[1] ,\adc3_sim_level_reg_n_0_[0] }),
        .\por_timer_count_reg[7] (dac1_sim_level[0]),
        .\por_timer_count_reg[7]_0 (dac2_sim_level[0]),
        .\por_timer_count_reg[7]_1 (dac3_sim_level[0]),
        .por_timer_start_reg({dac2_clk_detect[13],dac2_clk_detect[9],dac2_clk_detect[1]}),
        .por_timer_start_reg_0({dac1_clk_detect[11],dac1_clk_detect[9],dac1_clk_detect[1]}),
        .por_timer_start_reg_1({dac3_clk_detect[15],dac3_clk_detect[9],dac3_clk_detect[1]}),
        .\por_timer_start_val[26]_i_2 ({p_7_in,\adc0_calibration_timer_i_reg_n_0_[3] ,\adc0_calibration_timer_i_reg_n_0_[2] ,\adc0_calibration_timer_i_reg_n_0_[1] ,\adc0_calibration_timer_i_reg_n_0_[0] }),
        .\por_timer_start_val[26]_i_3 (adc0_calibration_shift2),
        .\por_timer_start_val[26]_i_3_0 (adc0_calibration_shift0),
        .\por_timer_start_val[26]_i_3_1 (adc0_calibration_shift3),
        .\por_timer_start_val[26]_i_3_2 (adc0_calibration_shift1),
        .\por_timer_start_val_reg[19] (startup_delay),
        .\por_timer_start_val_reg[25] (adc0_calibration_shift4),
        .\por_timer_start_val_reg[2] (dac0_sim_level[0]),
        .\por_timer_start_val_reg[31] (adc0_calibration_delay_i[31:2]),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .rx0_u_adc_0(\por_state_machine_i/por_fsm_adc0/rdata ),
        .rx0_u_adc_1(adc02_control_i),
        .rx0_u_adc_2(adc03_control_i),
        .rx0_u_adc_3({adc0_cal_speedup,\adc0_sim_level_reg_n_0_[1] ,\adc0_sim_level_reg_n_0_[0] }),
        .rx1_u_adc_0(adc1_common_stat),
        .rx1_u_adc_1({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_354,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_355,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_356,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_357,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_358,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_359,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_360,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_361,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_362,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_363,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_364,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_365,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_366,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_367,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_368,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_369}),
        .rx1_u_adc_2(adc10_control_i),
        .rx1_u_adc_3(adc11_control_i),
        .rx1_u_adc_4(adc12_control_i),
        .rx1_u_adc_5(adc13_control_i),
        .rx2_u_adc_0(adc2_common_stat),
        .rx2_u_adc_1({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_394,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_395,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_396,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_397,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_398,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_399,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_400,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_401,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_402,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_403,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_404,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_405,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_406}),
        .rx2_u_adc_2(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_488),
        .rx2_u_adc_3(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_489),
        .rx2_u_adc_4(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_490),
        .rx2_u_adc_5(adc20_control_i),
        .rx2_u_adc_6(adc21_control_i),
        .rx2_u_adc_7(adc22_control_i),
        .rx2_u_adc_8(adc23_control_i),
        .rx3_u_adc_0(adc3_common_stat),
        .rx3_u_adc_1({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_431,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_432,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_433,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_434,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_435,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_436,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_437,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_438,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_439,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_440,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_441,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_442,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_443,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_444,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_445,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_446}),
        .rx3_u_adc_2(adc30_control_i),
        .rx3_u_adc_3(adc31_control_i),
        .rx3_u_adc_4(adc32_control_i),
        .rx3_u_adc_5(adc33_control_i),
        .s00_axis_tdata(s00_axis_tdata),
        .s00_axis_tready(s00_axis_tready),
        .s0_axis_aclk(s0_axis_aclk),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0(sm_reset_pulse0_0),
        .sm_reset_pulse0_0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r),
        .sm_reset_r_1(sm_reset_r_1),
        .status({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_522,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_523,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_524,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_525}),
        .\status_reg[3] ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_527,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_528,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_529,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_530}),
        .\status_reg[3]_0 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_532,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_533,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_534,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_535}),
        .\status_reg[3]_1 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_537,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_538,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_539,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_540}),
        .\status_reg[3]_2 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_542,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_543,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_544,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_545}),
        .\status_reg[3]_3 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_547,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_548,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_549,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_550}),
        .\syncstages_ff_reg[3] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_481),
        .\syncstages_ff_reg[3]_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_482),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p),
        .\tc_enable_reg[1] (adc1_start_stage),
        .\tc_enable_reg[1]_0 (adc1_end_stage),
        .\tc_enable_reg[2] (adc2_start_stage),
        .\tc_enable_reg[2]_0 (adc2_end_stage),
        .\tc_enable_reg[3] (adc3_start_stage),
        .\tc_enable_reg[3]_0 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\tc_enable_reg[6] (dac2_start_stage),
        .\tc_enable_reg[6]_0 ({\dac2_end_stage_reg_n_0_[3] ,\dac2_end_stage_reg_n_0_[2] ,\dac2_end_stage_reg_n_0_[1] ,\dac2_end_stage_reg_n_0_[0] }),
        .\tc_enable_reg[7] (dac3_start_stage),
        .\tc_enable_reg[7]_0 ({\dac3_end_stage_reg_n_0_[3] ,\dac3_end_stage_reg_n_0_[2] ,\dac3_end_stage_reg_n_0_[1] ,\dac3_end_stage_reg_n_0_[0] }),
        .tx0_u_dac_0(dac0_common_stat),
        .tx0_u_dac_1(dac01_control_i),
        .tx0_u_dac_2(dac02_control_i),
        .tx0_u_dac_3(dac03_control_i),
        .tx1_u_dac_0({dac1_common_stat[23:11],dac1_common_stat[9:0]}),
        .tx1_u_dac_1({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_224,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_225,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_226,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_227,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_228,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_229,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_230,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_231,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_232,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_233,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_234,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_235,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_236,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_237,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_238,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_239}),
        .tx1_u_dac_2(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_487),
        .tx1_u_dac_3(dac10_control_i),
        .tx1_u_dac_4(dac11_control_i),
        .tx1_u_dac_5(dac12_control_i),
        .tx1_u_dac_6(dac13_control_i),
        .tx2_u_dac_0(dac2_common_stat),
        .tx2_u_dac_1({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_248,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_249,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_250,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_251,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_252,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_253,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_254,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_255,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_256,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_257,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_258,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_259,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_260,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_261,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_262,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_263}),
        .tx2_u_dac_2(dac20_control_i),
        .tx2_u_dac_3(dac21_control_i),
        .tx2_u_dac_4(dac22_control_i),
        .tx2_u_dac_5(dac23_control_i),
        .tx3_u_dac_0(dac3_common_stat),
        .tx3_u_dac_1({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_272,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_273,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_274,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_275,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_276,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_277,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_278,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_279,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_280,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_281,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_282,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_283,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_284,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_285,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_286,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_287}),
        .tx3_u_dac_2(dac30_control_i),
        .tx3_u_dac_3(dac31_control_i),
        .tx3_u_dac_4(dac32_control_i),
        .tx3_u_dac_5(dac33_control_i),
        .tx3_u_dac_6(drp_addr),
        .user_drp_drdy(dac1_drp_rdy),
        .user_drp_drdy_reg(dac2_drp_rdy),
        .user_drp_drdy_reg_0(dac3_drp_rdy),
        .user_drp_drdy_reg_1(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_500),
        .user_drp_drdy_reg_2(adc1_drp_rdy),
        .user_drp_drdy_reg_3(adc2_drp_rdy),
        .user_drp_drdy_reg_4(adc3_drp_rdy),
        .user_drp_drdy_reg_5(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_508),
        .user_drp_drdy_reg_6(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_515),
        .vin0_01_n(vin0_01_n),
        .vin0_01_p(vin0_01_p),
        .vout00_n(vout00_n),
        .vout00_p(vout00_p),
        .wait_event_i_3(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_0));
  FDRE drp_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_515),
        .Q(drp_RdAck_r),
        .R(1'b0));
  FDRE \drp_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[2]),
        .Q(drp_addr[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_8),
        .Q(drp_addr[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[3]),
        .Q(drp_addr[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[4]),
        .Q(drp_addr[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[5]),
        .Q(drp_addr[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[6]),
        .Q(drp_addr[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[7]),
        .Q(drp_addr[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[8]),
        .Q(drp_addr[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[9]),
        .Q(drp_addr[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[10]),
        .Q(drp_addr[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[11]),
        .Q(drp_addr[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[0]),
        .Q(drp_di[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[10]),
        .Q(drp_di[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[11]),
        .Q(drp_di[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[12]),
        .Q(drp_di[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[13]),
        .Q(drp_di[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[14]),
        .Q(drp_di[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[15]),
        .Q(drp_di[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[1]),
        .Q(drp_di[1]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[2]),
        .Q(drp_di[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[3]),
        .Q(drp_di[3]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[4]),
        .Q(drp_di[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[5]),
        .Q(drp_di[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[6]),
        .Q(drp_di[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[7]),
        .Q(drp_di[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[8]),
        .Q(drp_di[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[9]),
        .Q(drp_di[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    got_timeout_i_1
       (.I0(irq_enables[31]),
        .I1(axi_timeout_r2),
        .I2(got_timeout_reg_n_0),
        .O(got_timeout_i_1_n_0));
  FDRE got_timeout_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(got_timeout_i_1_n_0),
        .Q(got_timeout_reg_n_0),
        .R(i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count i_adc0_reset_count
       (.Q(adc0_reset_cnt),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .bank9_read(bank9_read[14]),
        .read_ack_tog_r_reg_0(i_adc0_reset_count_n_1),
        .read_ack_tog_reg_0(i_adc0_reset_count_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sm_reset_pulse0(sm_reset_pulse0_0),
        .sm_reset_pulse_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .sm_reset_r(sm_reset_r));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_axi_lite_ipif i_axi_lite_ipif
       (.CONTROL_ADC0({adc00_tdd_obs_reg,adc00_tdd_mode_reg,adc00_dsa_code_reg}),
        .CONTROL_ADC1({adc01_tdd_obs_reg,adc01_tdd_mode_reg}),
        .D({i_axi_lite_ipif_n_19,i_axi_lite_ipif_n_20,i_axi_lite_ipif_n_21,i_axi_lite_ipif_n_22,i_axi_lite_ipif_n_23,i_axi_lite_ipif_n_24,i_axi_lite_ipif_n_25,i_axi_lite_ipif_n_26,i_axi_lite_ipif_n_27,i_axi_lite_ipif_n_28,i_axi_lite_ipif_n_29,i_axi_lite_ipif_n_30,i_axi_lite_ipif_n_31,i_axi_lite_ipif_n_32,i_axi_lite_ipif_n_33,i_axi_lite_ipif_n_34,i_axi_lite_ipif_n_35,i_axi_lite_ipif_n_36,i_axi_lite_ipif_n_37,i_axi_lite_ipif_n_38,i_axi_lite_ipif_n_39,i_axi_lite_ipif_n_40,i_axi_lite_ipif_n_41,i_axi_lite_ipif_n_42,i_axi_lite_ipif_n_43,i_axi_lite_ipif_n_44,i_axi_lite_ipif_n_45,i_axi_lite_ipif_n_46,i_axi_lite_ipif_n_47,i_axi_lite_ipif_n_48,i_axi_lite_ipif_n_49,i_axi_lite_ipif_n_50}),
        .E(dac3_end_stage),
        .\FSM_onehot_state_reg[0] ({i_axi_lite_ipif_n_95,i_axi_lite_ipif_n_96}),
        .\FSM_onehot_state_reg[0]_0 ({i_axi_lite_ipif_n_100,i_axi_lite_ipif_n_101}),
        .\FSM_onehot_state_reg[0]_1 ({i_axi_lite_ipif_n_103,i_axi_lite_ipif_n_104}),
        .\FSM_onehot_state_reg[0]_10 (i_axi_lite_ipif_n_132),
        .\FSM_onehot_state_reg[0]_11 (i_axi_lite_ipif_n_133),
        .\FSM_onehot_state_reg[0]_12 (i_axi_lite_ipif_n_134),
        .\FSM_onehot_state_reg[0]_13 (i_axi_lite_ipif_n_135),
        .\FSM_onehot_state_reg[0]_14 (i_axi_lite_ipif_n_136),
        .\FSM_onehot_state_reg[0]_2 ({i_axi_lite_ipif_n_105,i_axi_lite_ipif_n_106}),
        .\FSM_onehot_state_reg[0]_3 ({i_axi_lite_ipif_n_112,i_axi_lite_ipif_n_113}),
        .\FSM_onehot_state_reg[0]_4 ({i_axi_lite_ipif_n_117,i_axi_lite_ipif_n_118}),
        .\FSM_onehot_state_reg[0]_5 ({i_axi_lite_ipif_n_121,i_axi_lite_ipif_n_122}),
        .\FSM_onehot_state_reg[0]_6 ({i_axi_lite_ipif_n_123,i_axi_lite_ipif_n_124}),
        .\FSM_onehot_state_reg[0]_7 (i_axi_lite_ipif_n_129),
        .\FSM_onehot_state_reg[0]_8 (i_axi_lite_ipif_n_130),
        .\FSM_onehot_state_reg[0]_9 (i_axi_lite_ipif_n_131),
        .\FSM_onehot_state_reg[1] (i_axi_lite_ipif_n_4),
        .\FSM_onehot_state_reg[1]_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_480),
        .\FSM_onehot_state_reg[1]_1 ({dac3_drp_en,i_drp_control_top_n_11}),
        .\FSM_onehot_state_reg[1]_2 ({dac2_drp_en,i_drp_control_top_n_15}),
        .\FSM_onehot_state_reg[1]_3 ({adc3_drp_en,i_drp_control_top_n_34}),
        .\FSM_onehot_state_reg[1]_4 ({adc2_drp_en,i_drp_control_top_n_43}),
        .\FSM_onehot_state_reg[3] (i_axi_lite_ipif_n_0),
        .\FSM_onehot_state_reg[3]_0 (i_axi_lite_ipif_n_3),
        .\FSM_onehot_state_reg[4] (i_axi_lite_ipif_n_6),
        .\FSM_onehot_state_reg[4]_0 (i_drp_control_top_n_27),
        .\FSM_onehot_state_reg[4]_1 (i_drp_control_top_n_28),
        .\FSM_onehot_state_reg[4]_10 (i_drp_control_top_n_58),
        .\FSM_onehot_state_reg[4]_11 (i_drp_control_top_n_55),
        .\FSM_onehot_state_reg[4]_12 (i_drp_control_top_n_57),
        .\FSM_onehot_state_reg[4]_2 (i_drp_control_top_n_29),
        .\FSM_onehot_state_reg[4]_3 (i_drp_control_top_n_30),
        .\FSM_onehot_state_reg[4]_4 (i_drp_control_top_n_53),
        .\FSM_onehot_state_reg[4]_5 (i_drp_control_top_n_50),
        .\FSM_onehot_state_reg[4]_6 (i_drp_control_top_n_51),
        .\FSM_onehot_state_reg[4]_7 (i_drp_control_top_n_52),
        .\FSM_onehot_state_reg[4]_8 (i_drp_control_top_n_56),
        .\FSM_onehot_state_reg[4]_9 (i_drp_control_top_n_54),
        .\FSM_sequential_fsm_cs_reg[1] (\por_state_machine_i/drp_arbiter_adc0/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[1]_0 ({i_drp_control_top_n_22,i_drp_control_top_n_23,dac1_drp_en,i_drp_control_top_n_26}),
        .\FSM_sequential_fsm_cs_reg[1]_1 ({i_drp_control_top_n_45,i_drp_control_top_n_46,adc1_drp_en,i_drp_control_top_n_49}),
        .\FSM_sequential_fsm_cs_reg[2] ({i_drp_control_top_n_16,i_drp_control_top_n_17,dac0_drp_en,i_drp_control_top_n_20}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ({bank9_read[136],bank9_read[134:132],bank9_read[130],bank9_read[128],bank9_read[14]}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (i_axi_lite_ipif_n_73),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (i_axi_lite_ipif_n_75),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (i_axi_lite_ipif_n_84),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (bank0_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130],bank15_read[128]}),
        .\IP2Bus_Data[0]_i_105 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_84),
        .\IP2Bus_Data[0]_i_105_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_551),
        .\IP2Bus_Data[0]_i_111 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_95),
        .\IP2Bus_Data[0]_i_111_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_546),
        .\IP2Bus_Data[0]_i_113 (i_register_decode_n_48),
        .\IP2Bus_Data[0]_i_113_0 (i_register_decode_n_38),
        .\IP2Bus_Data[0]_i_118 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_123),
        .\IP2Bus_Data[0]_i_118_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_484),
        .\IP2Bus_Data[0]_i_118_1 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_511),
        .\IP2Bus_Data[0]_i_13 (adc3_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_13_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_536),
        .\IP2Bus_Data[0]_i_146 (i_register_decode_n_65),
        .\IP2Bus_Data[0]_i_15 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_43),
        .\IP2Bus_Data[0]_i_16 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_531),
        .\IP2Bus_Data[0]_i_16_0 (adc2_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_2 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_526),
        .\IP2Bus_Data[0]_i_21 (dac1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_22 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_108),
        .\IP2Bus_Data[0]_i_22_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_541),
        .\IP2Bus_Data[0]_i_23 (dac3_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_25 (dac0_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_27 (i_register_decode_n_18),
        .\IP2Bus_Data[0]_i_2_0 (adc1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_37 (i_register_decode_n_12),
        .\IP2Bus_Data[0]_i_41 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_140),
        .\IP2Bus_Data[0]_i_51 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_132),
        .\IP2Bus_Data[0]_i_51_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_475),
        .\IP2Bus_Data[0]_i_6 (dac2_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_60 (i_register_decode_n_53),
        .\IP2Bus_Data[0]_i_65 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_64),
        .\IP2Bus_Data[0]_i_65_0 (i_register_decode_n_54),
        .\IP2Bus_Data[0]_i_7 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_74),
        .\IP2Bus_Data[0]_i_94 (i_register_decode_n_61),
        .\IP2Bus_Data[10]_i_2 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_487),
        .\IP2Bus_Data[11]_i_16 (adc2_start_stage),
        .\IP2Bus_Data[11]_i_21 (adc3_start_stage),
        .\IP2Bus_Data[11]_i_3 (dac0_start_stage),
        .\IP2Bus_Data[11]_i_4 (adc1_start_stage),
        .\IP2Bus_Data[11]_i_8 (dac2_start_stage),
        .\IP2Bus_Data[11]_i_9 (dac3_start_stage),
        .\IP2Bus_Data[14]_i_20 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_78),
        .\IP2Bus_Data[14]_i_21 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_73),
        .\IP2Bus_Data[14]_i_3 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_394,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_395,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_396,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_397,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_398,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_399,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_400,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_401,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_402,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_403,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_404,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_405,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_406}),
        .\IP2Bus_Data[14]_i_5 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_70),
        .\IP2Bus_Data[14]_i_58 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_116),
        .\IP2Bus_Data[14]_i_65 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_102),
        .\IP2Bus_Data[14]_i_8 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_134),
        .\IP2Bus_Data[15]_i_105 (p_0_in6_in),
        .\IP2Bus_Data[15]_i_105_0 (p_0_in5_in),
        .\IP2Bus_Data[15]_i_11 (adc1_cmn_en),
        .\IP2Bus_Data[15]_i_13 (adc2_cmn_en),
        .\IP2Bus_Data[15]_i_2 ({\adc3_clk_detect_reg_n_0_[15] ,\adc3_clk_detect_reg_n_0_[14] ,\adc3_clk_detect_reg_n_0_[13] ,\adc3_clk_detect_reg_n_0_[12] ,\adc3_clk_detect_reg_n_0_[11] ,\adc3_clk_detect_reg_n_0_[10] ,adc3_clk_detect[9],\adc3_clk_detect_reg_n_0_[8] ,adc3_clk_detect[7],\adc3_clk_detect_reg_n_0_[6] ,\adc3_clk_detect_reg_n_0_[5] ,\adc3_clk_detect_reg_n_0_[4] ,\adc3_clk_detect_reg_n_0_[3] ,\adc3_clk_detect_reg_n_0_[2] ,adc3_clk_detect[1],\adc3_clk_detect_reg_n_0_[0] }),
        .\IP2Bus_Data[15]_i_21 (\por_state_machine_i/por_fsm_adc0/rdata ),
        .\IP2Bus_Data[15]_i_21_0 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_272,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_273,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_274,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_275,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_276,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_277,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_278,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_279,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_280,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_281,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_282,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_283,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_284,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_285,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_286,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_287}),
        .\IP2Bus_Data[15]_i_25 (dac0_cmn_en),
        .\IP2Bus_Data[15]_i_25_0 (dac0_slice1_irq_en),
        .\IP2Bus_Data[15]_i_26 (dac3_cmn_en),
        .\IP2Bus_Data[15]_i_26_0 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_248,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_249,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_250,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_251,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_252,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_253,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_254,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_255,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_256,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_257,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_258,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_259,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_260,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_261,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_262,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_263}),
        .\IP2Bus_Data[15]_i_27 (dac2_cmn_en),
        .\IP2Bus_Data[15]_i_27_0 (p_0_in8_in),
        .\IP2Bus_Data[15]_i_29 (dac1_cmn_en),
        .\IP2Bus_Data[15]_i_29_0 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_224,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_225,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_226,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_227,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_228,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_229,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_230,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_231,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_232,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_233,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_234,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_235,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_236,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_237,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_238,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_239}),
        .\IP2Bus_Data[15]_i_29_1 (\por_state_machine_i/por_fsm_dac0/rdata ),
        .\IP2Bus_Data[15]_i_29_2 (p_0_in4_in),
        .\IP2Bus_Data[15]_i_2_0 (adc1_clk_detect),
        .\IP2Bus_Data[15]_i_2_1 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_490),
        .\IP2Bus_Data[15]_i_3 (adc2_clk_detect),
        .\IP2Bus_Data[15]_i_31 (adc3_cmn_en),
        .\IP2Bus_Data[15]_i_37 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_77),
        .\IP2Bus_Data[15]_i_3_0 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_354,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_355,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_356,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_357,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_358,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_359,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_360,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_361,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_362,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_363,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_364,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_365,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_366,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_367,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_368,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_369}),
        .\IP2Bus_Data[15]_i_3_1 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_71),
        .\IP2Bus_Data[15]_i_4 (adc0_clk_detect),
        .\IP2Bus_Data[15]_i_4_0 (adc0_cmn_en),
        .\IP2Bus_Data[15]_i_4_1 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_135),
        .\IP2Bus_Data[15]_i_54 (p_0_in2_in),
        .\IP2Bus_Data[15]_i_54_0 (p_0_in1_in),
        .\IP2Bus_Data[15]_i_55 (dac0_slice0_irq_en),
        .\IP2Bus_Data[15]_i_56 (p_0_in11_in),
        .\IP2Bus_Data[15]_i_57 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_89),
        .\IP2Bus_Data[15]_i_57_0 (p_0_in13_in),
        .\IP2Bus_Data[15]_i_60 (p_0_in7_in),
        .\IP2Bus_Data[15]_i_61 (p_0_in9_in),
        .\IP2Bus_Data[15]_i_66 (p_0_in3_in),
        .\IP2Bus_Data[15]_i_66_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_117),
        .\IP2Bus_Data[15]_i_7 (dac3_clk_detect),
        .\IP2Bus_Data[15]_i_7_0 (dac2_clk_detect),
        .\IP2Bus_Data[15]_i_7_1 (dac1_clk_detect),
        .\IP2Bus_Data[15]_i_92 (p_0_in12_in),
        .\IP2Bus_Data[15]_i_94 (p_0_in14_in),
        .\IP2Bus_Data[15]_i_98 (p_0_in10_in),
        .\IP2Bus_Data[16]_i_34 (i_register_decode_n_60),
        .\IP2Bus_Data[16]_i_35 (i_register_decode_n_7),
        .\IP2Bus_Data[18]_i_2 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_44),
        .\IP2Bus_Data[18]_i_28 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_50),
        .\IP2Bus_Data[19]_i_15 ({adc0_slice2_irq_en[19:18],adc0_slice2_irq_en[15:13],adc0_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_2 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_46),
        .\IP2Bus_Data[19]_i_28 ({adc1_slice3_irq_en[19:18],adc1_slice3_irq_en[15:13],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_28_0 ({adc1_slice1_irq_en[19:18],adc1_slice1_irq_en[15:13],adc1_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_28_1 ({adc1_slice2_irq_en[19:18],adc1_slice2_irq_en[15:13]}),
        .\IP2Bus_Data[19]_i_2_0 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_51),
        .\IP2Bus_Data[19]_i_34 ({adc2_slice1_irq_en[19:18],adc2_slice1_irq_en[15:13],adc2_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_34_0 ({adc2_slice3_irq_en[19:18],adc2_slice3_irq_en[15:13],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_34_1 ({adc2_slice2_irq_en[19:18],adc2_slice2_irq_en[15:13],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_36 ({adc3_slice0_irq_en[19:18],adc3_slice0_irq_en[15:13],adc3_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_36_0 ({adc3_slice3_irq_en[19:18],adc3_slice3_irq_en[15:13],adc3_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_36_1 ({adc3_slice1_irq_en[19:18],adc3_slice1_irq_en[15:13],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_40 ({adc0_slice3_irq_en[19:18],adc0_slice3_irq_en[15:13],adc0_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_60 ({adc3_slice2_irq_en[19:18],adc3_slice2_irq_en[15:13],adc3_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_8 ({adc1_slice0_irq_en[19:18],adc1_slice0_irq_en[15:13],adc1_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[19]_i_9 ({adc2_slice0_irq_en[19:18],adc2_slice0_irq_en[15:13],adc2_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_106 (adc33_control_i),
        .\IP2Bus_Data[1]_i_12 (dac0_sim_level),
        .\IP2Bus_Data[1]_i_12_0 (dac01_control_i),
        .\IP2Bus_Data[1]_i_12_1 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_485),
        .\IP2Bus_Data[1]_i_15 (i_register_decode_n_21),
        .\IP2Bus_Data[1]_i_16 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_133),
        .\IP2Bus_Data[1]_i_16_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_474),
        .\IP2Bus_Data[1]_i_17 (adc0_fifo_disable),
        .\IP2Bus_Data[1]_i_17_0 (adc03_control_i),
        .\IP2Bus_Data[1]_i_17_1 (adc02_control_i),
        .\IP2Bus_Data[1]_i_17_2 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_353),
        .\IP2Bus_Data[1]_i_20 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_54),
        .\IP2Bus_Data[1]_i_20_0 (adc1_fifo_disable),
        .\IP2Bus_Data[1]_i_24 (dac3_sim_level),
        .\IP2Bus_Data[1]_i_24_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_83),
        .\IP2Bus_Data[1]_i_25 (dac30_control_i),
        .\IP2Bus_Data[1]_i_25_0 (dac31_control_i),
        .\IP2Bus_Data[1]_i_28 (dac21_control_i),
        .\IP2Bus_Data[1]_i_30 (dac11_control_i),
        .\IP2Bus_Data[1]_i_30_0 (dac10_control_i),
        .\IP2Bus_Data[1]_i_31 (dac1_sim_level),
        .\IP2Bus_Data[1]_i_31_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_107),
        .\IP2Bus_Data[1]_i_35 (i_register_decode_n_69),
        .\IP2Bus_Data[1]_i_35_0 (dac00_control_i),
        .\IP2Bus_Data[1]_i_35_1 (dac03_control_i),
        .\IP2Bus_Data[1]_i_35_2 (dac02_control_i),
        .\IP2Bus_Data[1]_i_36 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_120),
        .\IP2Bus_Data[1]_i_4 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_105),
        .\IP2Bus_Data[1]_i_51 (adc13_control_i),
        .\IP2Bus_Data[1]_i_51_0 (adc12_control_i),
        .\IP2Bus_Data[1]_i_51_1 (adc11_control_i),
        .\IP2Bus_Data[1]_i_51_2 (adc10_control_i),
        .\IP2Bus_Data[1]_i_53 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_67),
        .\IP2Bus_Data[1]_i_53_0 (adc22_control_i),
        .\IP2Bus_Data[1]_i_53_1 (adc20_control_i),
        .\IP2Bus_Data[1]_i_53_2 (adc21_control_i),
        .\IP2Bus_Data[1]_i_53_3 (adc2_fifo_disable),
        .\IP2Bus_Data[1]_i_57 ({\adc3_fifo_disable_reg_n_0_[1] ,\adc3_fifo_disable_reg_n_0_[0] }),
        .\IP2Bus_Data[1]_i_57_0 (adc32_control_i),
        .\IP2Bus_Data[1]_i_57_1 (adc30_control_i),
        .\IP2Bus_Data[1]_i_57_2 (adc31_control_i),
        .\IP2Bus_Data[1]_i_58 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_56),
        .\IP2Bus_Data[1]_i_61 (dac32_control_i),
        .\IP2Bus_Data[1]_i_61_0 (dac33_control_i),
        .\IP2Bus_Data[1]_i_65 (dac20_control_i),
        .\IP2Bus_Data[1]_i_65_0 (dac22_control_i),
        .\IP2Bus_Data[1]_i_65_1 (dac23_control_i),
        .\IP2Bus_Data[1]_i_67 (dac12_control_i),
        .\IP2Bus_Data[1]_i_67_0 (dac13_control_i),
        .\IP2Bus_Data[1]_i_9 (dac2_sim_level),
        .\IP2Bus_Data[1]_i_97 (adc23_control_i),
        .\IP2Bus_Data[1]_i_9_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_94),
        .\IP2Bus_Data[23]_i_13 ({p_7_in,\adc0_calibration_timer_i_reg_n_0_[3] ,\adc0_calibration_timer_i_reg_n_0_[2] ,\adc0_calibration_timer_i_reg_n_0_[1] ,\adc0_calibration_timer_i_reg_n_0_[0] }),
        .\IP2Bus_Data[23]_i_2 (adc3_common_stat),
        .\IP2Bus_Data[23]_i_24 (adc3_calibration_timer_i),
        .\IP2Bus_Data[23]_i_3 (adc1_common_stat),
        .\IP2Bus_Data[23]_i_34 (adc1_calibration_timer_i),
        .\IP2Bus_Data[23]_i_5 (dac3_common_stat),
        .\IP2Bus_Data[23]_i_50 (i_register_decode_n_49),
        .\IP2Bus_Data[23]_i_52 (i_register_decode_n_5),
        .\IP2Bus_Data[23]_i_52_0 (i_register_decode_n_36),
        .\IP2Bus_Data[23]_i_5_0 ({dac1_common_stat[23:11],dac1_common_stat[9:0]}),
        .\IP2Bus_Data[23]_i_70 (i_axi_lite_ipif_n_79),
        .\IP2Bus_Data[23]_i_9 ({\adc2_calibration_timer_i_reg_n_0_[23] ,\adc2_calibration_timer_i_reg_n_0_[22] ,\adc2_calibration_timer_i_reg_n_0_[21] ,\adc2_calibration_timer_i_reg_n_0_[20] ,\adc2_calibration_timer_i_reg_n_0_[19] ,\adc2_calibration_timer_i_reg_n_0_[18] ,\adc2_calibration_timer_i_reg_n_0_[17] ,\adc2_calibration_timer_i_reg_n_0_[16] ,\adc2_calibration_timer_i_reg_n_0_[15] ,\adc2_calibration_timer_i_reg_n_0_[14] ,\adc2_calibration_timer_i_reg_n_0_[13] ,\adc2_calibration_timer_i_reg_n_0_[12] ,\adc2_calibration_timer_i_reg_n_0_[11] ,\adc2_calibration_timer_i_reg_n_0_[10] ,\adc2_calibration_timer_i_reg_n_0_[9] ,\adc2_calibration_timer_i_reg_n_0_[8] ,\adc2_calibration_timer_i_reg_n_0_[7] ,\adc2_calibration_timer_i_reg_n_0_[6] ,\adc2_calibration_timer_i_reg_n_0_[5] ,\adc2_calibration_timer_i_reg_n_0_[4] ,\adc2_calibration_timer_i_reg_n_0_[3] ,\adc2_calibration_timer_i_reg_n_0_[2] ,\adc2_calibration_timer_i_reg_n_0_[1] ,\adc2_calibration_timer_i_reg_n_0_[0] }),
        .\IP2Bus_Data[25]_i_10 (i_register_decode_n_59),
        .\IP2Bus_Data[25]_i_10_0 (i_register_decode_n_39),
        .\IP2Bus_Data[25]_i_10_1 (i_register_decode_n_74),
        .\IP2Bus_Data[25]_i_22 (i_register_decode_n_72),
        .\IP2Bus_Data[29]_i_17 (i_register_decode_n_45),
        .\IP2Bus_Data[2]_i_10 (adc2_calibration_shift4),
        .\IP2Bus_Data[2]_i_104 (adc1_multi_band),
        .\IP2Bus_Data[2]_i_10_0 ({adc2_cal_speedup,\adc2_sim_level_reg_n_0_[1] ,\adc2_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[2]_i_10_1 (adc2_calibration_shift2),
        .\IP2Bus_Data[2]_i_10_2 (adc2_calibration_shift3),
        .\IP2Bus_Data[2]_i_10_3 (adc2_calibration_shift1),
        .\IP2Bus_Data[2]_i_11 (adc1_calibration_shift4),
        .\IP2Bus_Data[2]_i_11_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_75),
        .\IP2Bus_Data[2]_i_11_1 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_53),
        .\IP2Bus_Data[2]_i_11_2 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_41),
        .\IP2Bus_Data[2]_i_122 (i_register_decode_n_71),
        .\IP2Bus_Data[2]_i_122_0 (i_register_decode_n_57),
        .\IP2Bus_Data[2]_i_122_1 (i_register_decode_n_46),
        .\IP2Bus_Data[2]_i_125 (dac3_multi_band),
        .\IP2Bus_Data[2]_i_126 (i_register_decode_n_37),
        .\IP2Bus_Data[2]_i_132 (dac1_multi_band),
        .\IP2Bus_Data[2]_i_14 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_39),
        .\IP2Bus_Data[2]_i_15 (adc0_calibration_shift4),
        .\IP2Bus_Data[2]_i_15_0 (adc0_calibration_shift2),
        .\IP2Bus_Data[2]_i_15_1 (adc0_calibration_shift3),
        .\IP2Bus_Data[2]_i_17 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_131),
        .\IP2Bus_Data[2]_i_17_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_473),
        .\IP2Bus_Data[2]_i_19 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_129),
        .\IP2Bus_Data[2]_i_28 ({\adc3_sim_level_reg_n_0_[2] ,\adc3_sim_level_reg_n_0_[1] ,\adc3_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[2]_i_3 ({adc1_cal_speedup,\adc1_sim_level_reg_n_0_[1] ,\adc1_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[2]_i_31 (adc3_calibration_shift4),
        .\IP2Bus_Data[2]_i_31_0 (adc3_calibration_shift1),
        .\IP2Bus_Data[2]_i_31_1 (adc3_multi_band),
        .\IP2Bus_Data[2]_i_31_2 (adc3_calibration_shift2),
        .\IP2Bus_Data[2]_i_31_3 (adc3_calibration_shift3),
        .\IP2Bus_Data[2]_i_33 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_68),
        .\IP2Bus_Data[2]_i_33_0 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_45),
        .\IP2Bus_Data[2]_i_35 (adc2_multi_band),
        .\IP2Bus_Data[2]_i_37 (adc1_calibration_shift0),
        .\IP2Bus_Data[2]_i_4 (adc0_calibration_shift1),
        .\IP2Bus_Data[2]_i_40 (adc1_calibration_shift2),
        .\IP2Bus_Data[2]_i_40_0 (adc1_calibration_shift3),
        .\IP2Bus_Data[2]_i_40_1 (adc1_calibration_shift1),
        .\IP2Bus_Data[2]_i_43 (adc0_calibration_shift0),
        .\IP2Bus_Data[2]_i_49 (adc0_multi_band),
        .\IP2Bus_Data[2]_i_5 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_59),
        .\IP2Bus_Data[2]_i_50 ({adc0_cal_speedup,\adc0_sim_level_reg_n_0_[1] ,\adc0_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[2]_i_56 (dac0_multi_band),
        .\IP2Bus_Data[2]_i_5_0 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_483),
        .\IP2Bus_Data[2]_i_60 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_82),
        .\IP2Bus_Data[2]_i_64 (dac2_multi_band),
        .\IP2Bus_Data[2]_i_69 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_106),
        .\IP2Bus_Data[2]_i_7 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_57),
        .\IP2Bus_Data[2]_i_7_0 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_61),
        .\IP2Bus_Data[2]_i_7_1 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_60),
        .\IP2Bus_Data[2]_i_81 (adc3_calibration_shift0),
        .\IP2Bus_Data[2]_i_86 (adc2_calibration_shift0),
        .\IP2Bus_Data[30]_i_27 (i_register_decode_n_15),
        .\IP2Bus_Data[31]_i_18 (adc2_sample_rate),
        .\IP2Bus_Data[31]_i_18_0 (adc2_ref_clk_freq),
        .\IP2Bus_Data[31]_i_23 (adc3_sample_rate),
        .\IP2Bus_Data[31]_i_23_0 (adc3_ref_clk_freq),
        .\IP2Bus_Data[31]_i_3 (dac3_ref_clk_freq),
        .\IP2Bus_Data[31]_i_3_0 (dac3_sample_rate),
        .\IP2Bus_Data[31]_i_3_1 (dac2_sample_rate),
        .\IP2Bus_Data[31]_i_3_2 (dac2_ref_clk_freq),
        .\IP2Bus_Data[31]_i_4 (got_timeout_reg_n_0),
        .\IP2Bus_Data[31]_i_6 (adc2_calibration_delay_i),
        .\IP2Bus_Data[31]_i_6_0 (adc1_sample_rate),
        .\IP2Bus_Data[31]_i_6_1 (adc1_ref_clk_freq),
        .\IP2Bus_Data[31]_i_6_2 (adc1_calibration_delay_i),
        .\IP2Bus_Data[31]_i_7 (adc3_calibration_delay_i),
        .\IP2Bus_Data[31]_i_8 (adc0_ref_clk_freq),
        .\IP2Bus_Data[31]_i_8_0 (adc0_sample_rate),
        .\IP2Bus_Data[31]_i_9 (dac1_sample_rate),
        .\IP2Bus_Data[31]_i_9_0 (dac1_ref_clk_freq),
        .\IP2Bus_Data[3]_i_10 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_136),
        .\IP2Bus_Data[3]_i_12 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_47),
        .\IP2Bus_Data[3]_i_12_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_72),
        .\IP2Bus_Data[3]_i_14 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_527,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_528,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_529,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_530}),
        .\IP2Bus_Data[3]_i_14_0 (adc2_end_stage),
        .\IP2Bus_Data[3]_i_17 (i_register_decode_n_75),
        .\IP2Bus_Data[3]_i_18 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_60),
        .\IP2Bus_Data[3]_i_21 (i_register_decode_n_40),
        .\IP2Bus_Data[3]_i_21_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_126),
        .\IP2Bus_Data[3]_i_21_1 ({\dac0_end_stage_reg_n_0_[3] ,\dac0_end_stage_reg_n_0_[2] ,\dac0_end_stage_reg_n_0_[1] ,\dac0_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_21_2 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_486),
        .\IP2Bus_Data[3]_i_24 ({\dac3_end_stage_reg_n_0_[3] ,\dac3_end_stage_reg_n_0_[2] ,\dac3_end_stage_reg_n_0_[1] ,\dac3_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_24_0 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_547,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_548,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_549,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_550}),
        .\IP2Bus_Data[3]_i_27 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_537,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_538,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_539,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_540}),
        .\IP2Bus_Data[3]_i_29 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_48),
        .\IP2Bus_Data[3]_i_29_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_79),
        .\IP2Bus_Data[3]_i_31 (adc1_end_stage),
        .\IP2Bus_Data[3]_i_32 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_32_0 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_532,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_533,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_534,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_535}),
        .\IP2Bus_Data[3]_i_4 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_130),
        .\IP2Bus_Data[3]_i_48 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_472),
        .\IP2Bus_Data[3]_i_5 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_81),
        .\IP2Bus_Data[3]_i_62 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_96),
        .\IP2Bus_Data[3]_i_62_0 ({\dac2_end_stage_reg_n_0_[3] ,\dac2_end_stage_reg_n_0_[2] ,\dac2_end_stage_reg_n_0_[1] ,\dac2_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_62_1 ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_542,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_543,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_544,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_545}),
        .\IP2Bus_Data[3]_i_7 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_61),
        .\IP2Bus_Data[3]_i_71 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_109),
        .\IP2Bus_Data[3]_i_80 (i_register_decode_n_35),
        .\IP2Bus_Data[4]_i_19 (i_register_decode_n_42),
        .\IP2Bus_Data[4]_i_19_0 (i_register_decode_n_77),
        .\IP2Bus_Data[4]_i_20 (data23__4),
        .\IP2Bus_Data[4]_i_20_0 (data21__6),
        .\IP2Bus_Data[4]_i_20_1 (data22__6),
        .\IP2Bus_Data[4]_i_20_2 (data24__5),
        .\IP2Bus_Data[4]_i_5 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_63),
        .\IP2Bus_Data[5]_i_17 (i_register_decode_n_68),
        .\IP2Bus_Data[5]_i_17_0 (i_register_decode_n_56),
        .\IP2Bus_Data[5]_i_5 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_65),
        .\IP2Bus_Data[6]_i_5 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_66),
        .\IP2Bus_Data[7]_i_2 (adc0_reset_cnt),
        .\IP2Bus_Data[7]_i_39 (dac0_reset_cnt),
        .\IP2Bus_Data_reg[0]_i_17 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_196),
        .\IP2Bus_Data_reg[0]_i_17_0 (adc0_reset_reg_n_0),
        .\IP2Bus_Data_reg[11] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_489),
        .\IP2Bus_Data_reg[15] ({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_431,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_432,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_433,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_434,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_435,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_436,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_437,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_438,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_439,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_440,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_441,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_442,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_443,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_444,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_445,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_446}),
        .\IP2Bus_Data_reg[15]_0 (startup_delay),
        .\IP2Bus_Data_reg[15]_1 (dac0_clk_detect),
        .\IP2Bus_Data_reg[18] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_40),
        .\IP2Bus_Data_reg[19] ({adc0_slice1_irq_en[19],adc0_slice1_irq_en[15:13]}),
        .\IP2Bus_Data_reg[19]_0 ({adc0_slice0_irq_en[19:18],adc0_slice0_irq_en[15:13],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data_reg[23] (adc2_common_stat),
        .\IP2Bus_Data_reg[23]_0 (dac2_common_stat),
        .\IP2Bus_Data_reg[23]_1 (dac0_common_stat),
        .\IP2Bus_Data_reg[31] (adc0_calibration_delay_i),
        .\IP2Bus_Data_reg[31]_0 (dac0_ref_clk_freq),
        .\IP2Bus_Data_reg[31]_1 (dac0_sample_rate),
        .\IP2Bus_Data_reg[8] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_488),
        .Q({i_drp_control_top_n_35,i_drp_control_top_n_36,adc0_drp_en,i_drp_control_top_n_39}),
        .SR(i_axi_lite_ipif_n_150),
        .STATUS_COMMON(adc0_common_stat),
        .access_type_reg(i_drp_control_top_n_1),
        .access_type_reg_0(i_drp_control_top_n_2),
        .access_type_reg_1(i_drp_control_top_n_3),
        .access_type_reg_2(i_drp_control_top_n_7),
        .access_type_reg_3(i_drp_control_top_n_5),
        .access_type_reg_4(i_drp_control_top_n_6),
        .access_type_reg_5(i_drp_control_top_n_0),
        .access_type_reg_6(i_drp_control_top_n_4),
        .adc00_cal_freeze_reg(adc00_cal_freeze_reg),
        .adc00_cm_overvol_irq(adc00_cm_overvol_irq),
        .adc00_cm_undervol_irq(adc00_cm_undervol_irq),
        .adc00_disable_cal_freeze_input_reg(i_register_decode_n_70),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync({adc00_stat_sync[4:3],adc00_stat_sync[1]}),
        .adc01_cm_undervol_irq(adc01_cm_undervol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_stat_sync),
        .adc02_cm_undervol_irq(adc02_cm_undervol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_cm_overvol_irq(adc03_cm_overvol_irq),
        .adc03_cm_undervol_irq(adc03_cm_undervol_irq),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync({adc03_stat_sync[4:3],adc03_stat_sync[1]}),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_drp_gnt(adc0_drp_gnt),
        .adc0_drp_req(adc0_drp_req),
        .adc0_dsa_update_reg(adc0_dsa_update_reg),
        .adc0_dsa_update_reg_reg(i_register_decode_n_23),
        .adc0_dsa_update_reg_reg_0(i_register_decode_n_29),
        .adc0_por_req(\por_state_machine_i/adc0_por_req ),
        .adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .adc10_cm_overvol_irq(adc10_cm_overvol_irq),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_stat_sync),
        .adc11_cm_overvol_irq(adc11_cm_overvol_irq),
        .adc11_cm_undervol_irq(adc11_cm_undervol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync({adc11_stat_sync[4:3],adc11_stat_sync[1]}),
        .adc12_cm_overvol_irq(adc12_cm_overvol_irq),
        .adc12_cm_undervol_irq(adc12_cm_undervol_irq),
        .adc12_disable_tdd_mode_input(adc12_disable_tdd_mode_input),
        .adc12_disable_tdd_obs_input(adc12_disable_tdd_obs_input),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_sync(adc12_stat_sync),
        .adc12_tdd_obs_reg(adc12_tdd_obs_reg),
        .adc13_cm_undervol_irq(adc13_cm_undervol_irq),
        .adc13_irq_en(adc13_irq_en),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_drp_gnt(adc1_drp_gnt),
        .adc1_drp_req(adc1_drp_req),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc21_cm_overvol_irq(adc21_cm_overvol_irq),
        .adc21_cm_undervol_irq(adc21_cm_undervol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync({adc21_stat_sync[4:3],adc21_stat_sync[1]}),
        .adc22_cm_overvol_irq(adc22_cm_overvol_irq),
        .adc22_cm_undervol_irq(adc22_cm_undervol_irq),
        .adc22_disable_tdd_mode_input(adc22_disable_tdd_mode_input),
        .adc22_disable_tdd_obs_input(adc22_disable_tdd_obs_input),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync({adc22_stat_sync[4:3],adc22_stat_sync[1]}),
        .adc22_tdd_obs_reg(adc22_tdd_obs_reg),
        .adc23_cm_overvol_irq(adc23_cm_overvol_irq),
        .adc23_cm_undervol_irq(adc23_cm_undervol_irq),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync({adc23_stat_sync[4],adc23_stat_sync[1]}),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_drp_gnt(adc2_drp_gnt),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc30_cm_overvol_irq(adc30_cm_overvol_irq),
        .adc30_cm_undervol_irq(adc30_cm_undervol_irq),
        .adc30_disable_tdd_obs_input_reg(i_register_decode_n_22),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync({adc30_stat_sync[4:3],adc30_stat_sync[1]}),
        .adc31_cm_overvol_irq(adc31_cm_overvol_irq),
        .adc31_cm_undervol_irq(adc31_cm_undervol_irq),
        .adc31_disable_tdd_obs_input_reg(i_register_decode_n_67),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync({adc31_stat_sync[4:3],adc31_stat_sync[1]}),
        .adc32_cm_overvol_irq(adc32_cm_overvol_irq),
        .adc32_cm_undervol_irq(adc32_cm_undervol_irq),
        .adc32_disable_tdd_obs_input_reg(i_register_decode_n_55),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync({adc32_stat_sync[4:3],adc32_stat_sync[1]}),
        .adc33_cm_overvol_irq(adc33_cm_overvol_irq),
        .adc33_cm_undervol_irq(adc33_cm_undervol_irq),
        .adc33_disable_tdd_obs_input_reg(i_register_decode_n_44),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync({adc33_stat_sync[4:3],adc33_stat_sync[1]}),
        .\adc3_calibration_delay_i_reg[0] (i_register_decode_n_4),
        .\adc3_calibration_shift0_reg[0] (i_register_decode_n_17),
        .\adc3_calibration_shift1_reg[0] (i_register_decode_n_28),
        .\adc3_calibration_shift2_reg[0] (i_register_decode_n_31),
        .\adc3_calibration_shift3_reg[0] (i_register_decode_n_34),
        .\adc3_calibration_shift4_reg[0] (i_register_decode_n_24),
        .\adc3_calibration_timer_i_reg[0] (i_register_decode_n_3),
        .\adc3_clk_detect_reg[0] (i_register_decode_n_6),
        .\adc3_cmn_en_reg[0] (i_register_decode_n_43),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(i_register_decode_n_64),
        .adc3_drp_gnt(adc3_drp_gnt),
        .adc3_drp_we(adc3_drp_we),
        .\adc3_fifo_disable_reg[0] (i_register_decode_n_13),
        .adc3_master_irq0(adc3_master_irq0),
        .\adc3_multi_band_reg[0] (i_register_decode_n_2),
        .adc3_reset(adc3_reset),
        .adc3_reset_reg(i_register_decode_n_8),
        .adc3_restart(adc3_restart),
        .adc3_restart_reg(i_register_decode_n_62),
        .\adc3_sample_rate_reg[0] (i_register_decode_n_0),
        .\adc3_sim_level_reg[0] (i_register_decode_n_10),
        .\adc3_slice0_irq_en_reg[2] (i_register_decode_n_41),
        .\adc3_slice1_irq_en_reg[2] (i_register_decode_n_27),
        .\adc3_slice2_irq_en_reg[2] (i_register_decode_n_33),
        .\adc3_slice3_irq_en_reg[2] (i_register_decode_n_66),
        .\adc3_start_stage_reg[0] (i_register_decode_n_50),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg(i_register_decode_n_20),
        .axi_read_req_r_reg(i_register_decode_n_11),
        .axi_read_req_r_reg_0(i_register_decode_n_25),
        .axi_read_req_r_reg_1(i_register_decode_n_14),
        .axi_read_req_r_reg_10(i_register_decode_n_76),
        .axi_read_req_r_reg_11(i_register_decode_n_26),
        .axi_read_req_r_reg_12(i_register_decode_n_58),
        .axi_read_req_r_reg_13(i_register_decode_n_52),
        .axi_read_req_r_reg_2(i_register_decode_n_47),
        .axi_read_req_r_reg_3(i_register_decode_n_51),
        .axi_read_req_r_reg_4(i_register_decode_n_9),
        .axi_read_req_r_reg_5(i_register_decode_n_30),
        .axi_read_req_r_reg_6(i_register_decode_n_16),
        .axi_read_req_r_reg_7(i_register_decode_n_73),
        .axi_read_req_r_reg_8(i_register_decode_n_19),
        .axi_read_req_r_reg_9(i_register_decode_n_32),
        .axi_timeout_en_reg(i_register_decode_n_63),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank0_write({bank0_write[65],bank0_write[2]}),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank11_write({bank11_write[196:192],bank11_write[184:180],bank11_write[155:152],bank11_write[140:139],bank11_write[137],bank11_write[135],bank11_write[133],bank11_write[131],bank11_write[129],bank11_write[64],bank11_write[32],bank11_write[2]}),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank13_write({bank13_write[196:192],bank13_write[184:180],bank13_write[155:152],bank13_write[140:139],bank13_write[137],bank13_write[135],bank13_write[133],bank13_write[131],bank13_write[129],bank13_write[64],bank13_write[32],bank13_write[2]}),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank15_write({bank15_write[196:192],bank15_write[184:180],bank15_write[155:152],bank15_write[140:139],bank15_write[137],bank15_write[135],bank15_write[133],bank15_write[131],bank15_write[129],bank15_write[64],bank15_write[32],bank15_write[2]}),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank1_write({bank1_write[194:192],bank1_write[155:152],bank1_write[139],bank1_write[137],bank1_write[135],bank1_write[133],bank1_write[131],bank1_write[129],bank1_write[64],bank1_write[32],bank1_write[2]}),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank3_write({bank3_write[194:192],bank3_write[155:152],bank3_write[139],bank3_write[137],bank3_write[135],bank3_write[133],bank3_write[131],bank3_write[129],bank3_write[64],bank3_write[32],bank3_write[2]}),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .bank5_write({bank5_write[194:192],bank5_write[155:152],bank5_write[139],bank5_write[137],bank5_write[135],bank5_write[133],bank5_write[131],bank5_write[129],bank5_write[64],bank5_write[32],bank5_write[2]}),
        .bank6_read(bank6_read),
        .bank6_write(bank6_write),
        .bank7_write({bank7_write[194:192],bank7_write[155:152],bank7_write[139],bank7_write[137],bank7_write[135],bank7_write[133],bank7_write[131],bank7_write[129],bank7_write[64],bank7_write[32],bank7_write[2]}),
        .bank8_read(bank8_read),
        .bank8_write(bank8_write),
        .bank9_write({bank9_write[196:192],bank9_write[184:180],bank9_write[155:152],bank9_write[146:145],bank9_write[141:139],bank9_write[137],bank9_write[135],bank9_write[133],bank9_write[131],bank9_write[129],bank9_write[64],bank9_write[32],bank9_write[2]}),
        .\bus2ip_addr_reg_reg[11] (i_axi_lite_ipif_n_87),
        .\bus2ip_addr_reg_reg[12] ({i_axi_lite_ipif_n_8,Bus2IP_Addr}),
        .\bus2ip_addr_reg_reg[13] (i_axi_lite_ipif_n_148),
        .\bus2ip_addr_reg_reg[14] (i_axi_lite_ipif_n_51),
        .\bus2ip_addr_reg_reg[14]_0 ({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130],bank13_read[128]}),
        .\bus2ip_addr_reg_reg[14]_1 (i_axi_lite_ipif_n_65),
        .\bus2ip_addr_reg_reg[14]_2 (bank5_read),
        .\bus2ip_addr_reg_reg[15] (i_axi_lite_ipif_n_57),
        .\bus2ip_addr_reg_reg[15]_0 ({bank1_read[128],bank1_read[14]}),
        .\bus2ip_addr_reg_reg[16] ({bank11_read[136:134],bank11_read[132],bank11_read[130],bank11_read[128]}),
        .\bus2ip_addr_reg_reg[16]_0 (i_axi_lite_ipif_n_78),
        .\bus2ip_addr_reg_reg[16]_1 (bank3_read),
        .\bus2ip_addr_reg_reg[16]_2 (i_axi_lite_ipif_n_81),
        .\bus2ip_addr_reg_reg[17] (IP2Bus_Data0),
        .\bus2ip_addr_reg_reg[3] (i_axi_lite_ipif_n_88),
        .\bus2ip_addr_reg_reg[5] (i_axi_lite_ipif_n_86),
        .\bus2ip_addr_reg_reg[9] (bank7_read),
        .\bus2ip_addr_reg_reg[9]_0 (i_axi_lite_ipif_n_89),
        .const_req_adc0(\por_state_machine_i/const_req_adc0 ),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_sync(dac00_stat_sync),
        .dac01_irq_en(dac01_irq_en),
        .dac01_irq_sync(dac01_stat_sync),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_stat_sync),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_sync(dac03_stat_sync),
        .dac0_cmn_irq_en(dac0_cmn_irq_en),
        .dac0_drp_req(dac0_drp_req),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .\dac0_ref_clk_freq_reg[0] (i_register_decode_n_1),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_stat_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_stat_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_stat_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_drp_gnt(dac1_drp_gnt),
        .dac1_drp_req(dac1_drp_req),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac20_irq_en(dac20_irq_en),
        .dac20_irq_sync(dac20_stat_sync),
        .dac21_irq_en(dac21_irq_en),
        .dac21_irq_sync(dac21_stat_sync),
        .dac22_irq_en(dac22_irq_en),
        .dac22_irq_sync(dac22_stat_sync),
        .dac23_irq_en(dac23_irq_en),
        .dac23_irq_sync(dac23_stat_sync),
        .dac2_cmn_irq_en(dac2_cmn_irq_en),
        .dac2_drp_gnt(dac2_drp_gnt),
        .dac2_drp_we(dac2_drp_we),
        .dac2_fifo_disable(dac2_fifo_disable),
        .dac2_reset(dac2_reset),
        .dac2_restart(dac2_restart),
        .dac30_irq_en(dac30_irq_en),
        .dac30_irq_sync(dac30_stat_sync),
        .dac31_irq_en(dac31_irq_en),
        .dac31_irq_sync(dac31_stat_sync),
        .dac32_irq_en(dac32_irq_en),
        .dac32_irq_sync(dac32_stat_sync),
        .dac33_irq_en(dac33_irq_en),
        .dac33_irq_sync(dac33_stat_sync),
        .dac3_cmn_irq_en(dac3_cmn_irq_en),
        .dac3_drp_gnt(dac3_drp_gnt),
        .dac3_drp_we(dac3_drp_we),
        .\dac3_end_stage_reg[0] (master_reset_reg_n_0),
        .dac3_fifo_disable(dac3_fifo_disable),
        .dac3_reset(dac3_reset),
        .dac3_restart(dac3_restart),
        .data21(data21),
        .data21__0(data21__0),
        .data21__1(data21__1),
        .data21__2(data21__2),
        .data21__3(data21__3),
        .data21__4(data21__4),
        .data21__5(data21__5),
        .data22(data22),
        .data22__0(data22__0),
        .data22__1(data22__1),
        .data22__2(data22__2),
        .data22__3(data22__3),
        .data22__4(data22__4),
        .data22__5(data22__5),
        .data23(data23),
        .data23__0(data23__0),
        .data23__1(data23__1),
        .data23__2(data23__2),
        .data23__3(data23__3),
        .data24(data24),
        .data24__0(data24__0),
        .data24__1(data24__1),
        .data24__2(data24__2),
        .data24__3(data24__3),
        .data24__4(data24__4),
        .data25({data25[4],data25[2]}),
        .data26({data26[4],data26[2]}),
        .data27(data27),
        .data28(data28),
        .drp_RdAck_r(drp_RdAck_r),
        .dummy_read_req_reg(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_512),
        .dummy_read_req_reg_0({drp_addr[7:5],drp_addr[3]}),
        .\icount_out[12]_i_4 (dac2_drp_rdy),
        .\icount_out[12]_i_4_0 (dac3_drp_rdy),
        .\icount_out[12]_i_4_1 (adc3_drp_rdy),
        .\icount_out[12]_i_4_2 (adc2_drp_rdy),
        .\icount_out[12]_i_4_3 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_508),
        .\icount_out[12]_i_4_4 (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_500),
        .irq_enables({irq_enables[31],irq_enables[7:3],irq_enables[1:0]}),
        .master_reset(master_reset),
        .master_reset_reg(dac2_end_stage),
        .master_reset_reg_0(dac1_end_stage),
        .master_reset_reg_1(dac0_end_stage),
        .p_1_out(p_1_out),
        .p_47_in({p_47_in[11:8],p_47_in[3:0]}),
        .p_52_in({p_52_in[11:8],p_52_in[3:0]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[17:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_reg_reg(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[17:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_reg_reg[31] (IP2Bus_Data),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (i_axi_lite_ipif_n_144),
        .\s_axi_wdata[0]_1 (i_axi_lite_ipif_n_145),
        .\s_axi_wdata[0]_2 (i_axi_lite_ipif_n_146),
        .s_axi_wdata_0_sp_1(i_axi_lite_ipif_n_143),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_3(adc1_drp_rdy),
        .s_axi_wready_reg_i_3_0(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_505),
        .s_axi_wready_reg_i_4(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_496),
        .s_axi_wvalid(s_axi_wvalid),
        .status({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_522,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_523,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_524,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_525}),
        .timeout(axi_timeout),
        .user_drp_drdy(dac1_drp_rdy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count_0 i_dac0_reset_count
       (.Q(dac0_reset_cnt),
        .axi_read_req_r_reg_0(bank1_read[14]),
        .dac0_sm_reset_i(dac0_sm_reset_i),
        .read_ack_tog_r_reg_0(i_dac0_reset_count_n_1),
        .read_ack_tog_reg_0(i_dac0_reset_count_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_pulse_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .sm_reset_r(sm_reset_r_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl
       (.adc0_bufg_gt_0(clk_adc0_i),
        .clk_adc0(clk_adc0),
        .clk_dac0(clk_dac0),
        .dac0_bufg_gt_0(clk_dac0_i),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack i_design_1_usp_rf_data_converter_0_0_irq_req_ack
       (.axi_RdAck_reg(i_adc0_reset_count_n_0),
        .axi_RdAck_reg_0(i_adc0_reset_count_n_1),
        .axi_RdAck_reg_1(i_dac0_reset_count_n_0),
        .axi_RdAck_reg_2(i_dac0_reset_count_n_1),
        .axi_read_req_r_reg_0(bank0_read),
        .read_ack_tog_r_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_0),
        .read_ack_tog_r_reg_1(i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_1),
        .read_ack_tog_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_sync i_design_1_usp_rf_data_converter_0_0_irq_sync
       (.\IP2Bus_Data[0]_i_130 (p_0_in11_in),
        .\IP2Bus_Data[0]_i_139 (p_0_in7_in),
        .\IP2Bus_Data[0]_i_147 (dac0_slice0_irq_en),
        .\IP2Bus_Data[0]_i_26 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_52),
        .\IP2Bus_Data[0]_i_58 (p_0_in3_in),
        .\IP2Bus_Data[0]_i_80 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_59),
        .\IP2Bus_Data[0]_i_94 ({adc0_slice0_irq_en[19:18],adc0_slice0_irq_en[15:14],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[14]_i_52 (adc2_slice3_irq_en[14]),
        .\IP2Bus_Data[15]_i_102 (p_0_in4_in),
        .\IP2Bus_Data[15]_i_13 ({adc2_slice0_irq_en[15:14],adc2_slice0_irq_en[3]}),
        .\IP2Bus_Data[15]_i_77 ({adc1_slice3_irq_en[15:14],adc1_slice3_irq_en[3]}),
        .\IP2Bus_Data[15]_i_94 (p_0_in14_in),
        .\IP2Bus_Data[1]_i_100 ({adc2_slice1_irq_en[19:18],adc2_slice1_irq_en[15:14],adc2_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_26 (p_0_in8_in),
        .\IP2Bus_Data[1]_i_60 (p_0_in12_in),
        .\IP2Bus_Data[1]_i_77 (dac0_slice1_irq_en),
        .\IP2Bus_Data[2]_i_123 (p_0_in13_in),
        .\IP2Bus_Data[2]_i_133 (p_0_in5_in),
        .\IP2Bus_Data[2]_i_22 (bank0_read),
        .\IP2Bus_Data[2]_i_38 ({adc1_slice2_irq_en[19:18],adc1_slice2_irq_en[15:14],adc1_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[2]_i_50 ({adc0_slice2_irq_en[19:18],adc0_slice2_irq_en[15:14],adc0_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[2]_i_53 (p_0_in1_in),
        .\IP2Bus_Data[2]_i_88 ({adc2_slice2_irq_en[19:18],adc2_slice2_irq_en[15:14],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_107 (p_0_in10_in),
        .\IP2Bus_Data[3]_i_117 (p_0_in6_in),
        .\IP2Bus_Data[3]_i_16 ({adc0_slice3_irq_en[19:18],adc0_slice3_irq_en[15:14],adc0_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_30 (bank11_read[135:134]),
        .\IP2Bus_Data[3]_i_33 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_58),
        .\IP2Bus_Data[3]_i_55 (p_0_in2_in),
        .\IP2Bus_Data[5]_i_17 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_54),
        .\IP2Bus_Data[5]_i_17_0 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_48),
        .\IP2Bus_Data[6]_i_19 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_43),
        .\IP2Bus_Data[6]_i_19_0 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_47),
        .\IP2Bus_Data_reg[3]_i_54 (bank9_read[132]),
        .\IP2Bus_Data_reg[3]_i_54_0 (i_axi_lite_ipif_n_89),
        .Q({adc0_slice1_irq_en[19:18],adc0_slice1_irq_en[15:14],adc0_slice1_irq_en[3:2]}),
        .adc00_cm_overvol_irq(adc00_cm_overvol_irq),
        .adc00_cm_undervol_irq(adc00_cm_undervol_irq),
        .adc00_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_329,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_330,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_331,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_332,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_333,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_334}),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync({adc00_stat_sync[4:3],adc00_stat_sync[1]}),
        .adc01_cm_overvol_irq(adc01_cm_overvol_irq),
        .adc01_cm_undervol_irq(adc01_cm_undervol_irq),
        .adc01_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_335,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_336,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_337,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_338,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_339,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_340}),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_133),
        .adc01_irq_sync(adc01_stat_sync),
        .adc02_cm_overvol_irq(adc02_cm_overvol_irq),
        .adc02_cm_undervol_irq(adc02_cm_undervol_irq),
        .adc02_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_341,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_342,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_343,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_344,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_345,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_346}),
        .adc02_irq_en(adc02_irq_en),
        .adc03_cm_overvol_irq(adc03_cm_overvol_irq),
        .adc03_cm_undervol_irq(adc03_cm_undervol_irq),
        .adc03_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_347,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_348,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_349,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_350,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_351,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_352}),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync({adc03_stat_sync[4:3],adc03_stat_sync[1]}),
        .adc03_overvol_out_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_130),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_powerup_state_out_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_63),
        .\adc0_slice0_irq_en_reg[2] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_132),
        .\adc0_slice1_irq_en_reg[3] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_60),
        .\adc0_slice2_irq_en_reg[3] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_131),
        .adc10_cm_overvol_irq(adc10_cm_overvol_irq),
        .adc10_cm_undervol_irq(adc10_cm_undervol_irq),
        .adc10_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_370,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_371,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_372,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_373,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_374,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_375}),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_65),
        .adc10_irq_sync(adc10_stat_sync),
        .adc11_cm_overvol_irq(adc11_cm_overvol_irq),
        .adc11_cm_undervol_irq(adc11_cm_undervol_irq),
        .adc11_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_376,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_377,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_378,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_379,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_380,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_381}),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync({adc11_stat_sync[4:3],adc11_stat_sync[1]}),
        .adc12_cm_overvol_irq(adc12_cm_overvol_irq),
        .adc12_cm_undervol_irq(adc12_cm_undervol_irq),
        .adc12_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_382,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_383,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_384,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_385,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_386,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_387}),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_sync(adc12_stat_sync),
        .adc12_overvol_out_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_75),
        .adc13_cm_overvol_irq(adc13_cm_overvol_irq),
        .adc13_cm_undervol_irq(adc13_cm_undervol_irq),
        .adc13_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_388,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_389,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_390,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_391,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_392,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_393}),
        .adc13_irq_sync(adc13_stat_sync),
        .\adc1_slice0_irq_en_reg[15] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_74),
        .\adc1_slice1_irq_en_reg[3] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_80),
        .adc20_cm_overvol_irq(adc20_cm_overvol_irq),
        .adc20_cm_undervol_irq(adc20_cm_undervol_irq),
        .adc20_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_407,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_408,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_409,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_410,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_411,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_412}),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_stat_sync),
        .adc21_cm_overvol_irq(adc21_cm_overvol_irq),
        .adc21_cm_undervol_irq(adc21_cm_undervol_irq),
        .adc21_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_413,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_414,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_415,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_416,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_417,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_418}),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_66),
        .adc21_irq_sync({adc21_stat_sync[4:3],adc21_stat_sync[1]}),
        .adc22_cm_overvol_irq(adc22_cm_overvol_irq),
        .adc22_cm_undervol_irq(adc22_cm_undervol_irq),
        .adc22_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_419,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_420,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_421,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_422,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_423,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_424}),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_68),
        .adc22_irq_sync({adc22_stat_sync[4:3],adc22_stat_sync[1]}),
        .adc23_cm_overvol_irq(adc23_cm_overvol_irq),
        .adc23_cm_undervol_irq(adc23_cm_undervol_irq),
        .adc23_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_425,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_426,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_427,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_428,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_429,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_430}),
        .adc23_irq_sync({adc23_stat_sync[4:3],adc23_stat_sync[1]}),
        .\adc2_slice0_irq_en_reg[15] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_69),
        .\adc2_slice1_irq_en_reg[19] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_67),
        .adc30_cm_overvol_irq(adc30_cm_overvol_irq),
        .adc30_cm_undervol_irq(adc30_cm_undervol_irq),
        .adc30_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_447,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_448,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_449,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_450,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_451,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_452}),
        .adc30_irq_sync({adc30_stat_sync[4:3],adc30_stat_sync[1]}),
        .adc31_cm_overvol_irq(adc31_cm_overvol_irq),
        .adc31_cm_undervol_irq(adc31_cm_undervol_irq),
        .adc31_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_453,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_454,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_455,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_456,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_457,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_458}),
        .adc31_irq_sync({adc31_stat_sync[4:3],adc31_stat_sync[1]}),
        .adc32_cm_overvol_irq(adc32_cm_overvol_irq),
        .adc32_cm_undervol_irq(adc32_cm_undervol_irq),
        .adc32_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_459,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_460,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_461,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_462,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_463,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_464}),
        .adc32_irq_sync({adc32_stat_sync[4:3],adc32_stat_sync[1]}),
        .adc33_cm_overvol_irq(adc33_cm_overvol_irq),
        .adc33_cm_undervol_irq(adc33_cm_undervol_irq),
        .adc33_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_465,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_466,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_467,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_468,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_469,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_470}),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync({adc33_stat_sync[4:3],adc33_stat_sync[1]}),
        .adc3_master_irq0(adc3_master_irq0),
        .\adc3_slice0_irq_en_reg[15] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_149),
        .\adc3_slice0_irq_en_reg[3] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_140),
        .\adc3_slice2_irq_en_reg[15] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_144),
        .\adc3_slice3_irq_en_reg[15] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_148),
        .dac00_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_216,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_217}),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_sync(dac00_stat_sync),
        .dac01_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_218,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_219}),
        .dac01_irq_en(dac01_irq_en),
        .dac01_irq_sync(dac01_stat_sync),
        .dac02_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_220,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_221}),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_stat_sync),
        .dac03_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_222,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_223}),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_sync(dac03_stat_sync),
        .dac0_cmn_irq_en(dac0_cmn_irq_en),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .dac0_powerup_state_out_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_64),
        .\dac0_slice0_irq_en_reg[14] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_123),
        .\dac0_slice1_irq_en_reg[14] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_120),
        .\dac0_slice2_irq_en_reg[14] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_129),
        .\dac0_slice3_irq_en_reg[14] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_126),
        .dac10_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_240,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_241}),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_108),
        .dac10_irq_sync(dac10_stat_sync),
        .dac11_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_242,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_243}),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_107),
        .dac12_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_244,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_245}),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_106),
        .dac12_irq_sync(dac12_stat_sync),
        .dac13_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_246,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_247}),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_105),
        .dac13_irq_sync(dac13_stat_sync),
        .\dac1_slice3_irq_en_reg[14] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_109),
        .dac20_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_264,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_265}),
        .dac20_irq_en(dac20_irq_en),
        .dac20_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_95),
        .dac20_irq_sync(dac20_stat_sync),
        .dac21_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_266,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_267}),
        .dac21_irq_en(dac21_irq_en),
        .dac21_irq_sync(dac21_stat_sync),
        .dac22_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_268,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_269}),
        .dac22_irq_en(dac22_irq_en),
        .dac22_irq_sync(dac22_stat_sync),
        .dac23_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_270,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_271}),
        .dac23_irq_en(dac23_irq_en),
        .dac23_irq_sync(dac23_stat_sync),
        .dac2_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_59),
        .\dac2_slice1_irq_en_reg[14] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_94),
        .\dac2_slice3_irq_en_reg[14] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_96),
        .dac30_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_288,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_289}),
        .dac30_irq_en(dac30_irq_en),
        .dac30_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_84),
        .dac30_irq_sync(dac30_stat_sync),
        .dac31_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_290,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_291}),
        .dac31_irq_en(dac31_irq_en),
        .dac31_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_83),
        .dac31_irq_sync(dac31_stat_sync),
        .dac32_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_292,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_293}),
        .dac32_irq_en(dac32_irq_en),
        .dac32_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_82),
        .dac32_irq_sync(dac32_stat_sync),
        .dac33_irq({design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_294,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_295}),
        .dac33_irq_en(dac33_irq_en),
        .dac33_irq_en_reg(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_81),
        .dac33_irq_sync(dac33_stat_sync),
        .dest_out(m0_axis_aclk_val_sync),
        .irq(irq),
        .irq_INST_0_i_17_0(p_0_in9_in),
        .irq_INST_0_i_25_0({adc1_slice0_irq_en[19],adc1_slice0_irq_en[15:14],adc1_slice0_irq_en[3]}),
        .irq_INST_0_i_26({adc1_slice1_irq_en[14],adc1_slice1_irq_en[3]}),
        .irq_INST_0_i_28(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_49),
        .irq_INST_0_i_4_0(got_timeout_reg_n_0),
        .irq_INST_0_i_62(adc3_slice1_irq_en[15:14]),
        .irq_INST_0_i_65(adc3_slice2_irq_en[15]),
        .irq_INST_0_i_70({adc3_slice3_irq_en[15:14],adc3_slice3_irq_en[3]}),
        .irq_INST_0_i_71({adc3_slice0_irq_en[15:14],adc3_slice0_irq_en[3]}),
        .irq_enables({irq_enables[31],irq_enables[7:0]}),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_0),
        .\syncstages_ff_reg[4] (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_6),
        .\syncstages_ff_reg[4]_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_7),
        .\syncstages_ff_reg[4]_1 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_8),
        .\syncstages_ff_reg[4]_10 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_25),
        .\syncstages_ff_reg[4]_11 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_26),
        .\syncstages_ff_reg[4]_12 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_29),
        .\syncstages_ff_reg[4]_13 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_30),
        .\syncstages_ff_reg[4]_14 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_32),
        .\syncstages_ff_reg[4]_15 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_33),
        .\syncstages_ff_reg[4]_16 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_35),
        .\syncstages_ff_reg[4]_17 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_36),
        .\syncstages_ff_reg[4]_18 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_40),
        .\syncstages_ff_reg[4]_19 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_41),
        .\syncstages_ff_reg[4]_2 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_9),
        .\syncstages_ff_reg[4]_20 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_45),
        .\syncstages_ff_reg[4]_21 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_46),
        .\syncstages_ff_reg[4]_22 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_50),
        .\syncstages_ff_reg[4]_23 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_51),
        .\syncstages_ff_reg[4]_24 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_52),
        .\syncstages_ff_reg[4]_25 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_53),
        .\syncstages_ff_reg[4]_26 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_54),
        .\syncstages_ff_reg[4]_27 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_55),
        .\syncstages_ff_reg[4]_28 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_56),
        .\syncstages_ff_reg[4]_29 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_57),
        .\syncstages_ff_reg[4]_3 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_10),
        .\syncstages_ff_reg[4]_30 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_58),
        .\syncstages_ff_reg[4]_31 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_61),
        .\syncstages_ff_reg[4]_32 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_70),
        .\syncstages_ff_reg[4]_33 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_71),
        .\syncstages_ff_reg[4]_34 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_72),
        .\syncstages_ff_reg[4]_35 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_73),
        .\syncstages_ff_reg[4]_36 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_76),
        .\syncstages_ff_reg[4]_37 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_77),
        .\syncstages_ff_reg[4]_38 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_78),
        .\syncstages_ff_reg[4]_39 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_79),
        .\syncstages_ff_reg[4]_4 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_11),
        .\syncstages_ff_reg[4]_40 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_89),
        .\syncstages_ff_reg[4]_41 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_102),
        .\syncstages_ff_reg[4]_42 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_116),
        .\syncstages_ff_reg[4]_43 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_117),
        .\syncstages_ff_reg[4]_44 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_134),
        .\syncstages_ff_reg[4]_45 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_135),
        .\syncstages_ff_reg[4]_46 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_136),
        .\syncstages_ff_reg[4]_47 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_150),
        .\syncstages_ff_reg[4]_5 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_12),
        .\syncstages_ff_reg[4]_6 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_16),
        .\syncstages_ff_reg[4]_7 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_17),
        .\syncstages_ff_reg[4]_8 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_20),
        .\syncstages_ff_reg[4]_9 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_21),
        .wait_event_reg_i_5(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_471));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_overvol_irq i_design_1_usp_rf_data_converter_0_0_overvol_irq
       (.\IP2Bus_Data[0]_i_43 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_69),
        .\IP2Bus_Data[18]_i_5 ({adc0_slice2_irq_en[18],adc0_slice2_irq_en[2]}),
        .\IP2Bus_Data[19]_i_8 ({adc1_slice0_irq_en[19:18],adc1_slice0_irq_en[2]}),
        .\IP2Bus_Data[19]_i_9 ({adc2_slice0_irq_en[19:18],adc2_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_108 ({adc3_slice1_irq_en[19:18],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_108_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_150),
        .\IP2Bus_Data[1]_i_49 ({adc1_slice1_irq_en[19:18],adc1_slice1_irq_en[15],adc1_slice1_irq_en[2]}),
        .\IP2Bus_Data[1]_i_49_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_80),
        .\IP2Bus_Data[2]_i_30 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_144),
        .\IP2Bus_Data[2]_i_39 (i_axi_lite_ipif_n_88),
        .\IP2Bus_Data[2]_i_39_0 (adc1_slice2_irq_en[2]),
        .\IP2Bus_Data[3]_i_38 ({adc2_slice3_irq_en[19:18],adc2_slice3_irq_en[15:14],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_77 ({adc1_slice3_irq_en[19:18],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_77_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_76),
        .\IP2Bus_Data[7]_i_21 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_136),
        .\IP2Bus_Data[7]_i_21_0 (i_design_1_usp_rf_data_converter_0_0_irq_sync_n_140),
        .Q({adc0_slice1_irq_en[18],adc0_slice1_irq_en[2]}),
        .adc00_cm_overvol_irq(adc00_cm_overvol_irq),
        .adc00_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_7),
        .adc00_cm_undervol_irq(adc00_cm_undervol_irq),
        .adc00_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_6),
        .adc01_cm_overvol_irq(adc01_cm_overvol_irq),
        .adc01_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_9),
        .adc01_cm_undervol_irq(adc01_cm_undervol_irq),
        .adc01_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_39),
        .adc01_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_8),
        .adc02_cm_overvol_irq(adc02_cm_overvol_irq),
        .adc02_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_40),
        .adc02_cm_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_11),
        .adc02_cm_undervol_irq(adc02_cm_undervol_irq),
        .adc02_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_10),
        .adc03_cm_overvol_irq(adc03_cm_overvol_irq),
        .adc03_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_16),
        .adc03_cm_undervol_irq(adc03_cm_undervol_irq),
        .adc03_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_12),
        .adc03_overvol_out_reg_1(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_196),
        .adc10_cm_overvol_irq(adc10_cm_overvol_irq),
        .adc10_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_20),
        .adc10_cm_undervol_irq(adc10_cm_undervol_irq),
        .adc10_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_51),
        .adc10_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_53),
        .adc10_overvol_out_reg_2(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_17),
        .adc11_cm_overvol_irq(adc11_cm_overvol_irq),
        .adc11_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_25),
        .adc11_cm_undervol_irq(adc11_cm_undervol_irq),
        .adc11_irq_sync(adc11_stat_sync[4]),
        .adc11_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_21),
        .adc12_cm_overvol_irq(adc12_cm_overvol_irq),
        .adc12_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_29),
        .adc12_cm_undervol_irq(adc12_cm_undervol_irq),
        .adc12_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_26),
        .adc13_cm_overvol_irq(adc13_cm_overvol_irq),
        .adc13_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_50),
        .adc13_cm_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_32),
        .adc13_cm_undervol_irq(adc13_cm_undervol_irq),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_stat_sync),
        .adc13_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_41),
        .adc13_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_30),
        .adc13_overvol_out_reg_2(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_526),
        .\adc1_slice0_irq_en_reg[2] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_52),
        .\adc1_slice1_irq_en_reg[19] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_54),
        .\adc1_slice3_irq_en_reg[19] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_48),
        .\adc1_slice3_irq_en_reg[2] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_49),
        .adc20_cm_overvol_irq(adc20_cm_overvol_irq),
        .adc20_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_44),
        .adc20_cm_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_35),
        .adc20_cm_undervol_irq(adc20_cm_undervol_irq),
        .adc20_irq_sync(adc20_stat_sync),
        .adc20_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_43),
        .adc20_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_45),
        .adc20_overvol_out_reg_2(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_46),
        .adc20_overvol_out_reg_3(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_33),
        .adc21_cm_overvol_irq(adc21_cm_overvol_irq),
        .adc21_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_40),
        .adc21_cm_undervol_irq(adc21_cm_undervol_irq),
        .adc21_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_36),
        .adc22_cm_overvol_irq(adc22_cm_overvol_irq),
        .adc22_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_45),
        .adc22_cm_undervol_irq(adc22_cm_undervol_irq),
        .adc22_overvol_ack(adc22_overvol_ack),
        .adc22_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_41),
        .adc23_cm_overvol_irq(adc23_cm_overvol_irq),
        .adc23_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_50),
        .adc23_cm_undervol_irq(adc23_cm_undervol_irq),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync({adc23_stat_sync[4:3],adc23_stat_sync[1]}),
        .adc23_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_46),
        .adc23_overvol_out_reg_1(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_531),
        .\adc2_slice3_irq_en_reg[15] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_47),
        .adc30_cm_overvol_irq(adc30_cm_overvol_irq),
        .adc30_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_52),
        .adc30_cm_undervol_irq(adc30_cm_undervol_irq),
        .adc30_irq_en(adc30_irq_en),
        .adc30_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_51),
        .adc31_cm_overvol_irq(adc31_cm_overvol_irq),
        .adc31_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_54),
        .adc31_cm_undervol_irq(adc31_cm_undervol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_stat_sync[1]),
        .adc31_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_53),
        .adc32_cm_overvol_irq(adc32_cm_overvol_irq),
        .adc32_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_56),
        .adc32_cm_undervol_irq(adc32_cm_undervol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync({adc32_stat_sync[3],adc32_stat_sync[1]}),
        .adc32_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_57),
        .adc32_overvol_out_reg_1(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_55),
        .adc33_cm_overvol_irq(adc33_cm_overvol_irq),
        .adc33_cm_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_58),
        .adc33_cm_undervol_irq(adc33_cm_undervol_irq),
        .adc33_overvol_out_reg_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_57),
        .adc33_overvol_out_reg_1(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_536),
        .adc3_master_irq0(adc3_master_irq0),
        .\adc3_slice0_irq_en_reg[18] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_59),
        .\adc3_slice0_irq_en_reg[2] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_61),
        .\adc3_slice1_irq_en_reg[2] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_56),
        .\adc3_slice3_irq_en_reg[2] (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_58),
        .\adc3_slice3_irq_en_reg[2]_0 (i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_60),
        .axi_RdAck0(axi_RdAck0),
        .axi_RdAck_reg(i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_0),
        .axi_RdAck_reg_0(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_6),
        .axi_RdAck_reg_1(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_7),
        .axi_RdAck_reg_2(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_3),
        .axi_RdAck_reg_3(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_2),
        .axi_read_req_r_reg({bank9_read[136],bank9_read[134:132],bank9_read[130]}),
        .axi_read_req_r_reg_0({bank11_read[136],bank11_read[134],bank11_read[132],bank11_read[130]}),
        .axi_read_req_r_reg_1({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130]}),
        .axi_read_req_r_reg_2({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130]}),
        .axi_read_req_tog_reg(i_axi_lite_ipif_n_87),
        .axi_read_req_tog_reg_0(i_register_decode_n_16),
        .axi_read_req_tog_reg_1(i_axi_lite_ipif_n_57),
        .axi_read_req_tog_reg_2(i_axi_lite_ipif_n_65),
        .axi_read_req_tog_reg_3(i_register_decode_n_20),
        .axi_read_req_tog_reg_4(i_register_decode_n_30),
        .axi_read_req_tog_reg_5(i_axi_lite_ipif_n_73),
        .axi_read_req_tog_reg_6(i_register_decode_n_51),
        .irq_INST_0_i_63({adc3_slice3_irq_en[19:18],adc3_slice3_irq_en[2]}),
        .irq_INST_0_i_63_0(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_148),
        .irq_INST_0_i_64(i_design_1_usp_rf_data_converter_0_0_irq_sync_n_149),
        .irq_INST_0_i_64_0({adc3_slice0_irq_en[19:18],adc3_slice0_irq_en[2]}),
        .irq_INST_0_i_65_0({adc3_slice2_irq_en[19:18],adc3_slice2_irq_en[14],adc3_slice2_irq_en[3:2]}),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_0(read_ack_tog_3),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_r_1(read_ack_tog_r_2),
        .read_ack_tog_r_reg(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_4),
        .read_ack_tog_r_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_6),
        .read_ack_tog_reg(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_3),
        .read_ack_tog_reg_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_5),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_powerup_state_irq i_design_1_usp_rf_data_converter_0_0_powerup_state_irq
       (.adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_powerup_state_out_reg_0(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_481),
        .adc0_powerup_state_out_reg_1(adc0_restart_reg_n_0),
        .adc22_overvol_ack(adc22_overvol_ack),
        .axi_RdAck_i_4(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_4),
        .axi_RdAck_i_4_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_3),
        .axi_RdAck_i_5(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_6),
        .axi_RdAck_i_5_0(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_5),
        .axi_RdAck_r(axi_RdAck_r),
        .axi_read_req_r_reg(bank9_read[128]),
        .axi_read_req_r_reg_0(bank11_read[128]),
        .axi_read_req_r_reg_1(bank13_read[128]),
        .axi_read_req_r_reg_2(bank15_read[128]),
        .axi_read_req_r_reg_3(bank1_read[128]),
        .axi_read_req_r_reg_4(bank3_read),
        .axi_read_req_r_reg_5(bank5_read),
        .axi_read_req_r_reg_6(bank7_read),
        .axi_read_req_tog_reg(i_axi_lite_ipif_n_87),
        .axi_read_req_tog_reg_0(i_register_decode_n_11),
        .axi_read_req_tog_reg_1(i_axi_lite_ipif_n_73),
        .axi_read_req_tog_reg_2(i_axi_lite_ipif_n_75),
        .axi_read_req_tog_reg_3(i_axi_lite_ipif_n_78),
        .axi_read_req_tog_reg_4(i_axi_lite_ipif_n_81),
        .axi_read_req_tog_reg_5(i_axi_lite_ipif_n_84),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .dac0_powerup_state_out_reg_0(design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_482),
        .dac0_powerup_state_out_reg_1(dac0_restart_reg_n_0),
        .read_ack_tog(read_ack_tog_3),
        .read_ack_tog_r(read_ack_tog_r_2),
        .read_ack_tog_r_reg(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_3),
        .read_ack_tog_r_reg_0(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_6),
        .read_ack_tog_r_reg_1(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_7),
        .read_ack_tog_r_reg_2(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .read_ack_tog_reg(i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_2),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_top i_drp_control_top
       (.D({i_axi_lite_ipif_n_103,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_491,i_axi_lite_ipif_n_104}),
        .\FSM_onehot_state[4]_i_4__6 (drp_addr),
        .\FSM_onehot_state_reg[2] ({i_drp_control_top_n_13,dac2_drp_en,i_drp_control_top_n_15}),
        .\FSM_onehot_state_reg[2]_0 ({i_drp_control_top_n_32,adc3_drp_en,i_drp_control_top_n_34}),
        .\FSM_onehot_state_reg[2]_1 ({i_drp_control_top_n_41,adc2_drp_en,i_drp_control_top_n_43}),
        .\FSM_onehot_state_reg[3] (design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_480),
        .\FSM_onehot_state_reg[3]_0 (dac2_drp_rdy),
        .\FSM_onehot_state_reg[3]_1 (dac3_drp_rdy),
        .\FSM_onehot_state_reg[3]_2 (adc1_drp_rdy),
        .\FSM_onehot_state_reg[3]_3 (adc2_drp_rdy),
        .\FSM_onehot_state_reg[3]_4 (adc3_drp_rdy),
        .\FSM_onehot_state_reg[4] ({i_drp_control_top_n_16,i_drp_control_top_n_17,i_drp_control_top_n_18,dac0_drp_en,i_drp_control_top_n_20}),
        .\FSM_onehot_state_reg[4]_0 ({i_drp_control_top_n_22,i_drp_control_top_n_23,i_drp_control_top_n_24,dac1_drp_en,i_drp_control_top_n_26}),
        .\FSM_onehot_state_reg[4]_1 (i_drp_control_top_n_27),
        .\FSM_onehot_state_reg[4]_10 (i_drp_control_top_n_53),
        .\FSM_onehot_state_reg[4]_11 ({i_axi_lite_ipif_n_105,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_492,i_axi_lite_ipif_n_106}),
        .\FSM_onehot_state_reg[4]_12 ({i_axi_lite_ipif_n_100,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_494,i_axi_lite_ipif_n_101}),
        .\FSM_onehot_state_reg[4]_13 ({i_axi_lite_ipif_n_95,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_497,i_axi_lite_ipif_n_96}),
        .\FSM_onehot_state_reg[4]_14 ({i_axi_lite_ipif_n_121,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_499,i_axi_lite_ipif_n_122}),
        .\FSM_onehot_state_reg[4]_15 ({i_axi_lite_ipif_n_123,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_501,i_axi_lite_ipif_n_124}),
        .\FSM_onehot_state_reg[4]_16 ({i_axi_lite_ipif_n_117,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_503,i_axi_lite_ipif_n_118}),
        .\FSM_onehot_state_reg[4]_17 ({i_axi_lite_ipif_n_112,design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_506,i_axi_lite_ipif_n_113}),
        .\FSM_onehot_state_reg[4]_2 (i_drp_control_top_n_28),
        .\FSM_onehot_state_reg[4]_3 (i_drp_control_top_n_29),
        .\FSM_onehot_state_reg[4]_4 (i_drp_control_top_n_30),
        .\FSM_onehot_state_reg[4]_5 ({i_drp_control_top_n_35,i_drp_control_top_n_36,i_drp_control_top_n_37,adc0_drp_en,i_drp_control_top_n_39}),
        .\FSM_onehot_state_reg[4]_6 ({i_drp_control_top_n_45,i_drp_control_top_n_46,i_drp_control_top_n_47,adc1_drp_en,i_drp_control_top_n_49}),
        .\FSM_onehot_state_reg[4]_7 (i_drp_control_top_n_50),
        .\FSM_onehot_state_reg[4]_8 (i_drp_control_top_n_51),
        .\FSM_onehot_state_reg[4]_9 (i_drp_control_top_n_52),
        .Q({i_drp_control_top_n_9,dac3_drp_en,i_drp_control_top_n_11}),
        .SR(i_axi_lite_ipif_n_150),
        .access_type_reg(i_drp_control_top_n_0),
        .access_type_reg_0(i_drp_control_top_n_1),
        .access_type_reg_1(i_drp_control_top_n_2),
        .access_type_reg_10(i_axi_lite_ipif_n_129),
        .access_type_reg_11(i_axi_lite_ipif_n_134),
        .access_type_reg_12(i_axi_lite_ipif_n_135),
        .access_type_reg_13(i_axi_lite_ipif_n_136),
        .access_type_reg_14(i_axi_lite_ipif_n_133),
        .access_type_reg_2(i_drp_control_top_n_3),
        .access_type_reg_3(i_drp_control_top_n_4),
        .access_type_reg_4(i_drp_control_top_n_5),
        .access_type_reg_5(i_drp_control_top_n_6),
        .access_type_reg_6(i_drp_control_top_n_7),
        .access_type_reg_7(i_axi_lite_ipif_n_130),
        .access_type_reg_8(i_axi_lite_ipif_n_131),
        .access_type_reg_9(i_axi_lite_ipif_n_132),
        .adc0_drp_gnt(adc0_drp_gnt),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc1_drp_gnt(adc1_drp_gnt),
        .adc1_drp_we(adc1_drp_we),
        .adc2_drp_gnt(adc2_drp_gnt),
        .adc2_drp_req(adc2_drp_req),
        .adc3_drp_gnt(adc3_drp_gnt),
        .adc3_drp_req(adc3_drp_req),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .bank6_read(bank6_read),
        .bank6_write(bank6_write),
        .bank8_read(bank8_read),
        .bank8_write(bank8_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac1_drp_gnt(dac1_drp_gnt),
        .dac1_drp_we(dac1_drp_we),
        .dac2_drp_gnt(dac2_drp_gnt),
        .dac2_drp_req(dac2_drp_req),
        .dac3_drp_gnt(dac3_drp_gnt),
        .dac3_drp_req(dac3_drp_req),
        .\drp_addr_reg[0] (i_drp_control_top_n_58),
        .\drp_addr_reg[10] (i_drp_control_top_n_57),
        .\drp_addr_reg[1] (i_drp_control_top_n_56),
        .\drp_addr_reg[3] (i_drp_control_top_n_54),
        .\drp_addr_reg[7] (i_drp_control_top_n_55),
        .s_axi_aclk(s_axi_aclk),
        .user_drp_drdy(dac1_drp_rdy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_register_decode i_register_decode
       (.\bus2ip_addr_reg_reg[2] (i_register_decode_n_2),
        .\bus2ip_addr_reg_reg[2]_0 (i_register_decode_n_3),
        .\bus2ip_addr_reg_reg[2]_1 (i_register_decode_n_4),
        .\bus2ip_addr_reg_reg[2]_10 (i_register_decode_n_70),
        .\bus2ip_addr_reg_reg[2]_2 (i_register_decode_n_6),
        .\bus2ip_addr_reg_reg[2]_3 (i_register_decode_n_17),
        .\bus2ip_addr_reg_reg[2]_4 (i_register_decode_n_21),
        .\bus2ip_addr_reg_reg[2]_5 (i_register_decode_n_24),
        .\bus2ip_addr_reg_reg[2]_6 (i_register_decode_n_26),
        .\bus2ip_addr_reg_reg[2]_7 (i_register_decode_n_28),
        .\bus2ip_addr_reg_reg[2]_8 (i_register_decode_n_61),
        .\bus2ip_addr_reg_reg[2]_9 (i_register_decode_n_68),
        .\bus2ip_addr_reg_reg[3] (i_register_decode_n_0),
        .\bus2ip_addr_reg_reg[3]_0 (i_register_decode_n_31),
        .\bus2ip_addr_reg_reg[3]_1 (i_register_decode_n_34),
        .\bus2ip_addr_reg_reg[3]_2 (i_register_decode_n_46),
        .\bus2ip_addr_reg_reg[3]_3 (i_register_decode_n_54),
        .\bus2ip_addr_reg_reg[3]_4 (i_register_decode_n_56),
        .\bus2ip_addr_reg_reg[3]_5 (i_register_decode_n_58),
        .\bus2ip_addr_reg_reg[4] (i_register_decode_n_25),
        .\bus2ip_addr_reg_reg[4]_0 (i_register_decode_n_37),
        .\bus2ip_addr_reg_reg[4]_1 (i_register_decode_n_45),
        .\bus2ip_addr_reg_reg[4]_2 (i_register_decode_n_57),
        .\bus2ip_addr_reg_reg[4]_3 (i_register_decode_n_69),
        .\bus2ip_addr_reg_reg[4]_4 (i_register_decode_n_75),
        .\bus2ip_addr_reg_reg[4]_5 (i_register_decode_n_76),
        .\bus2ip_addr_reg_reg[5] (i_register_decode_n_12),
        .\bus2ip_addr_reg_reg[5]_0 (i_register_decode_n_15),
        .\bus2ip_addr_reg_reg[5]_1 (i_register_decode_n_19),
        .\bus2ip_addr_reg_reg[5]_10 (i_register_decode_n_50),
        .\bus2ip_addr_reg_reg[5]_11 (i_register_decode_n_52),
        .\bus2ip_addr_reg_reg[5]_12 (i_register_decode_n_60),
        .\bus2ip_addr_reg_reg[5]_13 (i_register_decode_n_65),
        .\bus2ip_addr_reg_reg[5]_14 (i_register_decode_n_71),
        .\bus2ip_addr_reg_reg[5]_2 (i_register_decode_n_29),
        .\bus2ip_addr_reg_reg[5]_3 (i_register_decode_n_32),
        .\bus2ip_addr_reg_reg[5]_4 (i_register_decode_n_35),
        .\bus2ip_addr_reg_reg[5]_5 (i_register_decode_n_36),
        .\bus2ip_addr_reg_reg[5]_6 (i_register_decode_n_39),
        .\bus2ip_addr_reg_reg[5]_7 (i_register_decode_n_40),
        .\bus2ip_addr_reg_reg[5]_8 (i_register_decode_n_42),
        .\bus2ip_addr_reg_reg[5]_9 (i_register_decode_n_49),
        .\bus2ip_addr_reg_reg[6] (i_register_decode_n_7),
        .\bus2ip_addr_reg_reg[6]_0 (i_register_decode_n_18),
        .\bus2ip_addr_reg_reg[6]_1 (i_register_decode_n_72),
        .\bus2ip_addr_reg_reg[6]_2 (i_register_decode_n_73),
        .\bus2ip_addr_reg_reg[6]_3 (i_register_decode_n_74),
        .\bus2ip_addr_reg_reg[7] (i_register_decode_n_5),
        .\bus2ip_addr_reg_reg[7]_0 (i_register_decode_n_9),
        .\bus2ip_addr_reg_reg[7]_1 (i_register_decode_n_14),
        .\bus2ip_addr_reg_reg[7]_2 (i_register_decode_n_23),
        .\bus2ip_addr_reg_reg[7]_3 (i_register_decode_n_63),
        .\bus2ip_addr_reg_reg[8] (i_register_decode_n_11),
        .\bus2ip_addr_reg_reg[8]_0 (i_register_decode_n_64),
        .\bus2ip_addr_reg_reg[9] (i_register_decode_n_1),
        .\bus2ip_addr_reg_reg[9]_0 (i_register_decode_n_8),
        .\bus2ip_addr_reg_reg[9]_1 (i_register_decode_n_10),
        .\bus2ip_addr_reg_reg[9]_10 (i_register_decode_n_41),
        .\bus2ip_addr_reg_reg[9]_11 (i_register_decode_n_43),
        .\bus2ip_addr_reg_reg[9]_12 (i_register_decode_n_44),
        .\bus2ip_addr_reg_reg[9]_13 (i_register_decode_n_47),
        .\bus2ip_addr_reg_reg[9]_14 (i_register_decode_n_48),
        .\bus2ip_addr_reg_reg[9]_15 (i_register_decode_n_51),
        .\bus2ip_addr_reg_reg[9]_16 (i_register_decode_n_53),
        .\bus2ip_addr_reg_reg[9]_17 (i_register_decode_n_55),
        .\bus2ip_addr_reg_reg[9]_18 (i_register_decode_n_59),
        .\bus2ip_addr_reg_reg[9]_19 (i_register_decode_n_62),
        .\bus2ip_addr_reg_reg[9]_2 (i_register_decode_n_13),
        .\bus2ip_addr_reg_reg[9]_20 (i_register_decode_n_66),
        .\bus2ip_addr_reg_reg[9]_21 (i_register_decode_n_67),
        .\bus2ip_addr_reg_reg[9]_22 (i_register_decode_n_77),
        .\bus2ip_addr_reg_reg[9]_3 (i_register_decode_n_16),
        .\bus2ip_addr_reg_reg[9]_4 (i_register_decode_n_20),
        .\bus2ip_addr_reg_reg[9]_5 (i_register_decode_n_22),
        .\bus2ip_addr_reg_reg[9]_6 (i_register_decode_n_27),
        .\bus2ip_addr_reg_reg[9]_7 (i_register_decode_n_30),
        .\bus2ip_addr_reg_reg[9]_8 (i_register_decode_n_33),
        .\bus2ip_addr_reg_reg[9]_9 (i_register_decode_n_38),
        .\dac0_ref_clk_freq_reg[0] (Bus2IP_Addr[9:2]));
  FDSE master_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_reset),
        .Q(master_reset_reg_n_0),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[0]),
        .Q(startup_delay[0]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[10]),
        .Q(startup_delay[10]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[11]),
        .Q(startup_delay[11]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[12]),
        .Q(startup_delay[12]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[13]),
        .Q(startup_delay[13]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[14]),
        .Q(startup_delay[14]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[15]),
        .Q(startup_delay[15]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \startup_delay_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[1]),
        .Q(startup_delay[1]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[2]),
        .Q(startup_delay[2]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \startup_delay_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[3]),
        .Q(startup_delay[3]),
        .S(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[4]),
        .Q(startup_delay[4]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[5]),
        .Q(startup_delay[5]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[6]),
        .Q(startup_delay[6]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[7]),
        .Q(startup_delay[7]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[8]),
        .Q(startup_delay[8]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[9]),
        .Q(startup_delay[9]),
        .R(i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl
   (clk_dac0,
    clk_adc0,
    dac0_bufg_gt_0,
    adc0_bufg_gt_0,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output clk_dac0;
  output clk_adc0;
  input dac0_bufg_gt_0;
  input adc0_bufg_gt_0;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;
  input lopt_5;

  wire \<const0> ;
  wire \<const1> ;
  wire adc0_bufg_gt_0;
  wire clk_adc0;
  wire clk_dac0;
  wire dac0_bufg_gt_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt = \<const1> ;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    adc0_bufg_gt
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(adc0_bufg_gt_0),
        .O(clk_adc0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    dac0_bufg_gt
       (.CE(\^lopt_2 ),
        .CEMASK(1'b1),
        .CLR(\^lopt_3 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(dac0_bufg_gt_0),
        .O(clk_dac0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_clk_detection
   (adc0_clk_ok,
    dac2_distr_ok,
    clocks_ok_r_reg,
    adc2_distr_ok,
    adc1_distr_ok,
    clocks_ok_r_i_4_0,
    clocks_ok_r_i_4_1,
    dac0_clk_is_distributed,
    clocks_ok_r_i_4_2,
    adc3_distr_ok,
    clocks_ok_r_reg_0,
    dac3_distr_ok,
    dac1_distr_ok,
    dac0_distr_ok);
  output adc0_clk_ok;
  input dac2_distr_ok;
  input [15:0]clocks_ok_r_reg;
  input adc2_distr_ok;
  input adc1_distr_ok;
  input clocks_ok_r_i_4_0;
  input clocks_ok_r_i_4_1;
  input dac0_clk_is_distributed;
  input clocks_ok_r_i_4_2;
  input adc3_distr_ok;
  input clocks_ok_r_reg_0;
  input dac3_distr_ok;
  input dac1_distr_ok;
  input dac0_distr_ok;

  wire adc0_clk_ok;
  wire adc1_distr_ok;
  wire adc2_distr_ok;
  wire adc3_distr_ok;
  wire clocks_ok_r_i_2_n_0;
  wire clocks_ok_r_i_3_n_0;
  wire clocks_ok_r_i_4_0;
  wire clocks_ok_r_i_4_1;
  wire clocks_ok_r_i_4_2;
  wire clocks_ok_r_i_4_n_0;
  wire clocks_ok_r_i_6_n_0;
  wire clocks_ok_r_i_7_n_0;
  wire [15:0]clocks_ok_r_reg;
  wire clocks_ok_r_reg_0;
  wire dac0_clk_is_distributed;
  wire dac0_distr_ok;
  wire dac1_distr_ok;
  wire dac2_distr_ok;
  wire dac3_distr_ok;

  LUT6 #(
    .INIT(64'h0000000000001011)) 
    clocks_ok_r_i_1
       (.I0(clocks_ok_r_i_2_n_0),
        .I1(clocks_ok_r_i_3_n_0),
        .I2(dac2_distr_ok),
        .I3(clocks_ok_r_reg[13]),
        .I4(clocks_ok_r_reg[14]),
        .I5(clocks_ok_r_i_4_n_0),
        .O(adc0_clk_ok));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    clocks_ok_r_i_2
       (.I0(dac1_distr_ok),
        .I1(clocks_ok_r_reg[11]),
        .I2(clocks_ok_r_reg[12]),
        .I3(dac0_distr_ok),
        .I4(clocks_ok_r_reg[9]),
        .I5(clocks_ok_r_reg[10]),
        .O(clocks_ok_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h22F2)) 
    clocks_ok_r_i_3
       (.I0(clocks_ok_r_reg[0]),
        .I1(clocks_ok_r_reg_0),
        .I2(clocks_ok_r_reg[15]),
        .I3(dac3_distr_ok),
        .O(clocks_ok_r_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    clocks_ok_r_i_4
       (.I0(clocks_ok_r_reg[6]),
        .I1(clocks_ok_r_reg[5]),
        .I2(adc2_distr_ok),
        .I3(clocks_ok_r_i_6_n_0),
        .I4(clocks_ok_r_i_7_n_0),
        .O(clocks_ok_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h202A202AFFFF202A)) 
    clocks_ok_r_i_6
       (.I0(clocks_ok_r_reg[8]),
        .I1(clocks_ok_r_i_4_1),
        .I2(dac0_clk_is_distributed),
        .I3(clocks_ok_r_i_4_2),
        .I4(clocks_ok_r_reg[7]),
        .I5(adc3_distr_ok),
        .O(clocks_ok_r_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    clocks_ok_r_i_7
       (.I0(adc1_distr_ok),
        .I1(clocks_ok_r_reg[3]),
        .I2(clocks_ok_r_reg[4]),
        .I3(clocks_ok_r_i_4_0),
        .I4(clocks_ok_r_reg[1]),
        .I5(clocks_ok_r_reg[2]),
        .O(clocks_ok_r_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_clk_detection" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_clk_detection_33
   (dac0_clk_ok,
    clocks_ok_r_reg,
    adc2_distr_ok,
    adc1_distr_ok,
    clocks_ok_r_i_4_0,
    dac3_distr_ok,
    dac2_distr_ok,
    clocks_ok_r_i_3_0,
    adc0_clk_is_distributed,
    clocks_ok_r_i_3_1,
    clocks_ok_r_i_3_2,
    clocks_ok_r_i_4_1,
    adc3_distr_ok,
    dac1_distr_ok,
    dac0_distr_ok);
  output dac0_clk_ok;
  input [15:0]clocks_ok_r_reg;
  input adc2_distr_ok;
  input adc1_distr_ok;
  input clocks_ok_r_i_4_0;
  input dac3_distr_ok;
  input dac2_distr_ok;
  input clocks_ok_r_i_3_0;
  input adc0_clk_is_distributed;
  input clocks_ok_r_i_3_1;
  input clocks_ok_r_i_3_2;
  input clocks_ok_r_i_4_1;
  input adc3_distr_ok;
  input dac1_distr_ok;
  input dac0_distr_ok;

  wire adc0_clk_is_distributed;
  wire adc1_distr_ok;
  wire adc2_distr_ok;
  wire adc3_distr_ok;
  wire clocks_ok_r_i_2_n_0;
  wire clocks_ok_r_i_3_0;
  wire clocks_ok_r_i_3_1;
  wire clocks_ok_r_i_3_2;
  wire clocks_ok_r_i_3_n_0;
  wire clocks_ok_r_i_4_0;
  wire clocks_ok_r_i_4_1;
  wire clocks_ok_r_i_4_n_0;
  wire clocks_ok_r_i_5_n_0;
  wire clocks_ok_r_i_6_n_0;
  wire clocks_ok_r_i_7_n_0;
  wire [15:0]clocks_ok_r_reg;
  wire dac0_clk_ok;
  wire dac0_distr_ok;
  wire dac1_distr_ok;
  wire dac2_distr_ok;
  wire dac3_distr_ok;

  LUT3 #(
    .INIT(8'h01)) 
    clocks_ok_r_i_1
       (.I0(clocks_ok_r_i_2_n_0),
        .I1(clocks_ok_r_i_3_n_0),
        .I2(clocks_ok_r_i_4_n_0),
        .O(dac0_clk_ok));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    clocks_ok_r_i_2
       (.I0(dac1_distr_ok),
        .I1(clocks_ok_r_reg[11]),
        .I2(clocks_ok_r_reg[12]),
        .I3(dac0_distr_ok),
        .I4(clocks_ok_r_reg[9]),
        .I5(clocks_ok_r_reg[10]),
        .O(clocks_ok_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FFF4F4F)) 
    clocks_ok_r_i_3
       (.I0(dac3_distr_ok),
        .I1(clocks_ok_r_reg[15]),
        .I2(clocks_ok_r_i_5_n_0),
        .I3(dac2_distr_ok),
        .I4(clocks_ok_r_reg[13]),
        .I5(clocks_ok_r_reg[14]),
        .O(clocks_ok_r_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    clocks_ok_r_i_4
       (.I0(clocks_ok_r_reg[6]),
        .I1(clocks_ok_r_reg[5]),
        .I2(adc2_distr_ok),
        .I3(clocks_ok_r_i_6_n_0),
        .I4(clocks_ok_r_i_7_n_0),
        .O(clocks_ok_r_i_4_n_0));
  LUT5 #(
    .INIT(32'hF7C4FFFF)) 
    clocks_ok_r_i_5
       (.I0(clocks_ok_r_i_3_0),
        .I1(adc0_clk_is_distributed),
        .I2(clocks_ok_r_i_3_1),
        .I3(clocks_ok_r_i_3_2),
        .I4(clocks_ok_r_reg[0]),
        .O(clocks_ok_r_i_5_n_0));
  LUT4 #(
    .INIT(16'h22F2)) 
    clocks_ok_r_i_6
       (.I0(clocks_ok_r_reg[8]),
        .I1(clocks_ok_r_i_4_1),
        .I2(clocks_ok_r_reg[7]),
        .I3(adc3_distr_ok),
        .O(clocks_ok_r_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    clocks_ok_r_i_7
       (.I0(adc1_distr_ok),
        .I1(clocks_ok_r_reg[3]),
        .I2(clocks_ok_r_reg[4]),
        .I3(clocks_ok_r_i_4_0),
        .I4(clocks_ok_r_reg[1]),
        .I5(clocks_ok_r_reg[2]),
        .O(clocks_ok_r_i_7_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_constants_config
   (reset_const_i,
    drp_req_adc0_reg_0,
    adc0_drpen_const,
    adc0_cal_done,
    drp_req_adc0_reg_1,
    Q,
    \slice_enables_adc0_reg[3]_0 ,
    \adc0_drpaddr_reg[10]_0 ,
    \adc0_drpdi_reg[15]_0 ,
    adc0_cal_start,
    s_axi_aclk,
    const_gnt_adc0,
    adc_bgt_req,
    drp_req_adc0,
    adc0_drp_req,
    \FSM_sequential_fsm_cs_reg[1] ,
    \adc0_drpdi[10]_i_2_0 ,
    adc0_done_reg_0,
    adc0_done_reg_1,
    adc0_reset_i,
    adc0_done_reg_2,
    adc0_done_reg_3,
    \data_index_adc0_reg[5]_0 ,
    adc0_sm_reset_i_0,
    \mu_adc0_reg[1]_0 ,
    \FSM_sequential_const_sm_state_adc0_reg[0]_0 ,
    D,
    adc0_drprdy_const,
    \slice_enables_adc0_reg[3]_1 ,
    \mu_adc0_reg[3]_0 );
  output reset_const_i;
  output drp_req_adc0_reg_0;
  output adc0_drpen_const;
  output adc0_cal_done;
  output drp_req_adc0_reg_1;
  output [1:0]Q;
  output \slice_enables_adc0_reg[3]_0 ;
  output [9:0]\adc0_drpaddr_reg[10]_0 ;
  output [13:0]\adc0_drpdi_reg[15]_0 ;
  input adc0_cal_start;
  input s_axi_aclk;
  input const_gnt_adc0;
  input adc_bgt_req;
  input drp_req_adc0;
  input adc0_drp_req;
  input \FSM_sequential_fsm_cs_reg[1] ;
  input [0:0]\adc0_drpdi[10]_i_2_0 ;
  input adc0_done_reg_0;
  input adc0_done_reg_1;
  input adc0_reset_i;
  input adc0_done_reg_2;
  input [0:0]adc0_done_reg_3;
  input \data_index_adc0_reg[5]_0 ;
  input adc0_sm_reset_i_0;
  input [1:0]\mu_adc0_reg[1]_0 ;
  input \FSM_sequential_const_sm_state_adc0_reg[0]_0 ;
  input [3:0]D;
  input adc0_drprdy_const;
  input [3:0]\slice_enables_adc0_reg[3]_1 ;
  input [2:0]\mu_adc0_reg[3]_0 ;

  wire [3:0]D;
  wire \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0[2]_i_5_n_0 ;
  wire \FSM_sequential_const_sm_state_adc0_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire [1:0]Q;
  wire adc0_cal_done;
  wire adc0_cal_start;
  wire adc0_done_i_1_n_0;
  wire adc0_done_i_2_n_0;
  wire adc0_done_reg_0;
  wire adc0_done_reg_1;
  wire adc0_done_reg_2;
  wire [0:0]adc0_done_reg_3;
  wire adc0_drp_req;
  wire \adc0_drpaddr[0]_i_1_n_0 ;
  wire \adc0_drpaddr[10]_i_1_n_0 ;
  wire \adc0_drpaddr[10]_i_2_n_0 ;
  wire \adc0_drpaddr[1]_i_1_n_0 ;
  wire \adc0_drpaddr[2]_i_1_n_0 ;
  wire \adc0_drpaddr[3]_i_1_n_0 ;
  wire \adc0_drpaddr[4]_i_1_n_0 ;
  wire \adc0_drpaddr[5]_i_1_n_0 ;
  wire \adc0_drpaddr[6]_i_1_n_0 ;
  wire \adc0_drpaddr[8]_i_1_n_0 ;
  wire \adc0_drpaddr[9]_i_1_n_0 ;
  wire [9:0]\adc0_drpaddr_reg[10]_0 ;
  wire [15:0]adc0_drpdi0_in;
  wire \adc0_drpdi[0]_i_2_n_0 ;
  wire [0:0]\adc0_drpdi[10]_i_2_0 ;
  wire \adc0_drpdi[10]_i_2_n_0 ;
  wire \adc0_drpdi[10]_i_3_n_0 ;
  wire \adc0_drpdi[10]_i_4_n_0 ;
  wire \adc0_drpdi[10]_i_5_n_0 ;
  wire \adc0_drpdi[10]_i_6_n_0 ;
  wire \adc0_drpdi[10]_i_7_n_0 ;
  wire \adc0_drpdi[10]_i_8_n_0 ;
  wire \adc0_drpdi[11]_i_2_n_0 ;
  wire \adc0_drpdi[11]_i_3_n_0 ;
  wire \adc0_drpdi[11]_i_4_n_0 ;
  wire \adc0_drpdi[11]_i_5_n_0 ;
  wire \adc0_drpdi[11]_i_6_n_0 ;
  wire \adc0_drpdi[11]_i_7_n_0 ;
  wire \adc0_drpdi[12]_i_2_n_0 ;
  wire \adc0_drpdi[15]_i_2_n_0 ;
  wire \adc0_drpdi[15]_i_3_n_0 ;
  wire \adc0_drpdi[15]_i_4_n_0 ;
  wire \adc0_drpdi[15]_i_5_n_0 ;
  wire \adc0_drpdi[15]_i_6_n_0 ;
  wire \adc0_drpdi[15]_i_7_n_0 ;
  wire \adc0_drpdi[15]_i_8_n_0 ;
  wire \adc0_drpdi[1]_i_2_n_0 ;
  wire \adc0_drpdi[2]_i_2_n_0 ;
  wire \adc0_drpdi[2]_i_3_n_0 ;
  wire \adc0_drpdi[3]_i_2_n_0 ;
  wire \adc0_drpdi[3]_i_3_n_0 ;
  wire \adc0_drpdi[4]_i_2_n_0 ;
  wire \adc0_drpdi[4]_i_3_n_0 ;
  wire \adc0_drpdi[4]_i_4_n_0 ;
  wire \adc0_drpdi[4]_i_5_n_0 ;
  wire \adc0_drpdi[5]_i_2_n_0 ;
  wire \adc0_drpdi[6]_i_2_n_0 ;
  wire \adc0_drpdi[6]_i_3_n_0 ;
  wire \adc0_drpdi[7]_i_2_n_0 ;
  wire \adc0_drpdi[7]_i_3_n_0 ;
  wire \adc0_drpdi[8]_i_2_n_0 ;
  wire \adc0_drpdi[9]_i_2_n_0 ;
  wire [13:0]\adc0_drpdi_reg[15]_0 ;
  wire adc0_drpen_const;
  wire adc0_drpen_i_1_n_0;
  wire adc0_drprdy_const;
  wire adc0_reset_i;
  wire adc0_sm_reset_i_0;
  wire adc0_start_r;
  wire adc0_start_rising_held;
  wire adc0_start_rising_held_i_1_n_0;
  wire adc_bgt_req;
  wire const_gnt_adc0;
  wire [1:1]const_sm_state_adc0;
  wire [2:0]const_sm_state_adc0__0;
  wire [10:0]data_index_adc0;
  wire \data_index_adc0[10]_i_1_n_0 ;
  wire \data_index_adc0[10]_i_3_n_0 ;
  wire \data_index_adc0[10]_i_4_n_0 ;
  wire \data_index_adc0[10]_i_5_n_0 ;
  wire \data_index_adc0[10]_i_6_n_0 ;
  wire \data_index_adc0[3]_i_2_n_0 ;
  wire \data_index_adc0[3]_i_3_n_0 ;
  wire \data_index_adc0[3]_i_4_n_0 ;
  wire \data_index_adc0[4]_i_1_n_0 ;
  wire \data_index_adc0[5]_i_3_n_0 ;
  wire \data_index_adc0[6]_i_1_n_0 ;
  wire \data_index_adc0[7]_i_1_n_0 ;
  wire \data_index_adc0[9]_i_2_n_0 ;
  wire \data_index_adc0_reg[5]_0 ;
  wire \data_index_adc0_reg_n_0_[0] ;
  wire \data_index_adc0_reg_n_0_[10] ;
  wire \data_index_adc0_reg_n_0_[1] ;
  wire \data_index_adc0_reg_n_0_[2] ;
  wire \data_index_adc0_reg_n_0_[3] ;
  wire \data_index_adc0_reg_n_0_[4] ;
  wire \data_index_adc0_reg_n_0_[5] ;
  wire \data_index_adc0_reg_n_0_[6] ;
  wire \data_index_adc0_reg_n_0_[7] ;
  wire \data_index_adc0_reg_n_0_[8] ;
  wire \data_index_adc0_reg_n_0_[9] ;
  wire \data_stop_adc0[4]_i_1_n_0 ;
  wire \data_stop_adc0_reg_n_0_[0] ;
  wire \data_stop_adc0_reg_n_0_[2] ;
  wire \data_stop_adc0_reg_n_0_[3] ;
  wire \data_stop_adc0_reg_n_0_[4] ;
  wire drp_gnt_adc0_r;
  wire drp_req_adc0;
  wire drp_req_adc0_i_1__0_n_0;
  wire drp_req_adc0_reg_0;
  wire drp_req_adc0_reg_1;
  wire \mu_adc0[3]_i_1_n_0 ;
  wire [1:0]\mu_adc0_reg[1]_0 ;
  wire [2:0]\mu_adc0_reg[3]_0 ;
  wire \mu_adc0_reg_n_0_[1] ;
  wire \mu_adc0_reg_n_0_[2] ;
  wire \mu_adc0_reg_n_0_[3] ;
  wire p_0_in;
  wire [6:0]p_3_in;
  wire reset_const_i;
  wire s_axi_aclk;
  wire \signal_high_adc0[0]_i_1_n_0 ;
  wire \signal_high_adc0_reg_n_0_[0] ;
  wire \slice_enables_adc0[3]_i_1_n_0 ;
  wire \slice_enables_adc0_reg[3]_0 ;
  wire [3:0]\slice_enables_adc0_reg[3]_1 ;
  wire \slice_enables_adc0_reg_n_0_[0] ;
  wire \slice_enables_adc0_reg_n_0_[1] ;
  wire \slice_enables_adc0_reg_n_0_[2] ;
  wire \slice_enables_adc0_reg_n_0_[3] ;
  wire [2:0]slice_index_adc0;
  wire \slice_index_adc0[2]_i_10_n_0 ;
  wire \slice_index_adc0[2]_i_11_n_0 ;
  wire \slice_index_adc0[2]_i_12_n_0 ;
  wire \slice_index_adc0[2]_i_13_n_0 ;
  wire \slice_index_adc0[2]_i_14_n_0 ;
  wire \slice_index_adc0[2]_i_15_n_0 ;
  wire \slice_index_adc0[2]_i_16_n_0 ;
  wire \slice_index_adc0[2]_i_17_n_0 ;
  wire \slice_index_adc0[2]_i_1_n_0 ;
  wire \slice_index_adc0[2]_i_3_n_0 ;
  wire \slice_index_adc0[2]_i_4_n_0 ;
  wire \slice_index_adc0[2]_i_5_n_0 ;
  wire \slice_index_adc0[2]_i_6_n_0 ;
  wire \slice_index_adc0[2]_i_8_n_0 ;
  wire \slice_index_adc0[2]_i_9_n_0 ;
  wire \slice_index_adc0_reg[2]_i_7_n_2 ;
  wire \slice_index_adc0_reg[2]_i_7_n_3 ;
  wire \slice_index_adc0_reg[2]_i_7_n_4 ;
  wire \slice_index_adc0_reg[2]_i_7_n_5 ;
  wire \slice_index_adc0_reg[2]_i_7_n_6 ;
  wire \slice_index_adc0_reg[2]_i_7_n_7 ;
  wire \slice_index_adc0_reg_n_0_[0] ;
  wire \slice_index_adc0_reg_n_0_[1] ;
  wire \slice_index_adc0_reg_n_0_[2] ;
  wire subdrp_adc0;
  wire subdrp_adc0_reg_n_0;
  wire \subdrp_addr_adc0[0]_i_1_n_0 ;
  wire \subdrp_addr_adc0[1]_i_1_n_0 ;
  wire \subdrp_addr_adc0[2]_i_1_n_0 ;
  wire \subdrp_addr_adc0[3]_i_1_n_0 ;
  wire \subdrp_addr_adc0[3]_i_2_n_0 ;
  wire \subdrp_addr_adc0_reg_n_0_[0] ;
  wire \subdrp_addr_adc0_reg_n_0_[1] ;
  wire \subdrp_addr_adc0_reg_n_0_[2] ;
  wire \subdrp_addr_adc0_reg_n_0_[3] ;
  wire [1:0]subdrp_index_adc0;
  wire \subdrp_index_adc0[2]_i_1_n_0 ;
  wire \subdrp_index_adc0[2]_i_2_n_0 ;
  wire \subdrp_index_adc0_reg_n_0_[0] ;
  wire \subdrp_index_adc0_reg_n_0_[1] ;
  wire \subdrp_index_adc0_reg_n_0_[2] ;
  wire [7:6]\NLW_slice_index_adc0_reg[2]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_slice_index_adc0_reg[2]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF000803FF)) 
    \FSM_sequential_const_sm_state_adc0[0]_i_1 
       (.I0(\slice_enables_adc0_reg[3]_0 ),
        .I1(const_sm_state_adc0),
        .I2(Q[1]),
        .I3(adc0_sm_reset_i_0),
        .I4(Q[0]),
        .I5(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ),
        .O(const_sm_state_adc0__0[0]));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \FSM_sequential_const_sm_state_adc0[0]_i_2 
       (.I0(\slice_enables_adc0_reg_n_0_[3] ),
        .I1(\slice_enables_adc0_reg_n_0_[1] ),
        .I2(\slice_index_adc0_reg_n_0_[0] ),
        .I3(\slice_index_adc0_reg_n_0_[1] ),
        .I4(\slice_enables_adc0_reg_n_0_[2] ),
        .I5(\slice_enables_adc0_reg_n_0_[0] ),
        .O(\slice_enables_adc0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hABAB0030)) 
    \FSM_sequential_const_sm_state_adc0[1]_i_1 
       (.I0(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .I3(adc0_sm_reset_i_0),
        .I4(Q[0]),
        .O(const_sm_state_adc0__0[1]));
  LUT6 #(
    .INIT(64'h4444444400040404)) 
    \FSM_sequential_const_sm_state_adc0[1]_i_2 
       (.I0(adc0_sm_reset_i_0),
        .I1(Q[1]),
        .I2(\slice_index_adc0_reg_n_0_[2] ),
        .I3(\slice_index_adc0_reg_n_0_[0] ),
        .I4(\slice_index_adc0_reg_n_0_[1] ),
        .I5(\slice_index_adc0_reg[2]_i_7_n_2 ),
        .O(\FSM_sequential_const_sm_state_adc0[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_1 
       (.I0(adc0_done_reg_0),
        .I1(adc0_done_reg_1),
        .I2(adc0_reset_i),
        .I3(adc0_done_reg_2),
        .I4(adc0_done_reg_3),
        .O(reset_const_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A0FFC0F)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_2 
       (.I0(\FSM_sequential_const_sm_state_adc0_reg[0]_0 ),
        .I1(adc0_start_rising_held),
        .I2(const_sm_state_adc0),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\FSM_sequential_const_sm_state_adc0[2]_i_5_n_0 ),
        .O(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_3 
       (.I0(const_sm_state_adc0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(adc0_sm_reset_i_0),
        .O(const_sm_state_adc0__0[2]));
  LUT6 #(
    .INIT(64'h00FF0F0F00000404)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_5 
       (.I0(drp_gnt_adc0_r),
        .I1(const_gnt_adc0),
        .I2(Q[0]),
        .I3(const_sm_state_adc0),
        .I4(Q[1]),
        .I5(adc0_sm_reset_i_0),
        .O(\FSM_sequential_const_sm_state_adc0[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011" *) 
  FDRE \FSM_sequential_const_sm_state_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ),
        .D(const_sm_state_adc0__0[0]),
        .Q(Q[0]),
        .R(reset_const_i));
  (* FSM_ENCODED_STATES = "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011" *) 
  FDRE \FSM_sequential_const_sm_state_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ),
        .D(const_sm_state_adc0__0[1]),
        .Q(const_sm_state_adc0),
        .R(reset_const_i));
  (* FSM_ENCODED_STATES = "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011" *) 
  FDRE \FSM_sequential_const_sm_state_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_const_sm_state_adc0[2]_i_2_n_0 ),
        .D(const_sm_state_adc0__0[2]),
        .Q(Q[1]),
        .R(reset_const_i));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \FSM_sequential_fsm_cs[1]_i_2 
       (.I0(drp_req_adc0_reg_0),
        .I1(adc_bgt_req),
        .I2(drp_req_adc0),
        .I3(adc0_drp_req),
        .I4(\FSM_sequential_fsm_cs_reg[1] ),
        .O(drp_req_adc0_reg_1));
  LUT6 #(
    .INIT(64'hAAEFEFEFAA202020)) 
    adc0_done_i_1
       (.I0(adc0_done_i_2_n_0),
        .I1(\slice_index_adc0[2]_i_5_n_0 ),
        .I2(\data_index_adc0[10]_i_3_n_0 ),
        .I3(\data_index_adc0[3]_i_2_n_0 ),
        .I4(adc0_start_rising_held),
        .I5(adc0_cal_done),
        .O(adc0_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h08)) 
    adc0_done_i_2
       (.I0(\FSM_sequential_const_sm_state_adc0_reg[0]_0 ),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .O(adc0_done_i_2_n_0));
  FDRE adc0_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_done_i_1_n_0),
        .Q(adc0_cal_done),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    \adc0_drpaddr[0]_i_1 
       (.I0(p_3_in[0]),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(subdrp_adc0_reg_n_0),
        .O(\adc0_drpaddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3440204C33573331)) 
    \adc0_drpaddr[0]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(p_3_in[0]));
  LUT4 #(
    .INIT(16'h0111)) 
    \adc0_drpaddr[10]_i_1 
       (.I0(Q[0]),
        .I1(const_sm_state_adc0),
        .I2(adc0_sm_reset_i_0),
        .I3(Q[1]),
        .O(\adc0_drpaddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_drpaddr[10]_i_2 
       (.I0(\slice_index_adc0_reg_n_0_[2] ),
        .I1(Q[1]),
        .O(\adc0_drpaddr[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \adc0_drpaddr[1]_i_1 
       (.I0(p_3_in[1]),
        .I1(Q[1]),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\subdrp_addr_adc0_reg_n_0_[1] ),
        .O(\adc0_drpaddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h06056561745216DE)) 
    \adc0_drpaddr[1]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[1] ),
        .O(p_3_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \adc0_drpaddr[2]_i_1 
       (.I0(p_3_in[2]),
        .I1(Q[1]),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\subdrp_addr_adc0_reg_n_0_[2] ),
        .O(\adc0_drpaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h70554153526032E6)) 
    \adc0_drpaddr[2]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(p_3_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \adc0_drpaddr[3]_i_1 
       (.I0(p_3_in[3]),
        .I1(Q[1]),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\subdrp_addr_adc0_reg_n_0_[3] ),
        .O(\adc0_drpaddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0013333332200400)) 
    \adc0_drpaddr[3]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(p_3_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \adc0_drpaddr[4]_i_1 
       (.I0(p_3_in[4]),
        .I1(Q[1]),
        .I2(subdrp_adc0_reg_n_0),
        .O(\adc0_drpaddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h622646267606662C)) 
    \adc0_drpaddr[4]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(p_3_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \adc0_drpaddr[5]_i_1 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(Q[1]),
        .I2(p_3_in[5]),
        .O(\adc0_drpaddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5540000000000000)) 
    \adc0_drpaddr[5]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[4] ),
        .O(p_3_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \adc0_drpaddr[6]_i_1 
       (.I0(p_3_in[6]),
        .I1(Q[1]),
        .I2(subdrp_adc0_reg_n_0),
        .O(\adc0_drpaddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7464440460044406)) 
    \adc0_drpaddr[6]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(p_3_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_drpaddr[8]_i_1 
       (.I0(\slice_index_adc0_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\adc0_drpaddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_drpaddr[9]_i_1 
       (.I0(\slice_index_adc0_reg_n_0_[1] ),
        .I1(Q[1]),
        .O(\adc0_drpaddr[9]_i_1_n_0 ));
  FDRE \adc0_drpaddr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[0]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [0]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[10]_i_2_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [9]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[1]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [1]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[2]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [2]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[3]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [3]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[4]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [4]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[5]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [5]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[6]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [6]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[8] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[8]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [7]),
        .R(reset_const_i));
  FDRE \adc0_drpaddr_reg[9] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(\adc0_drpaddr[9]_i_1_n_0 ),
        .Q(\adc0_drpaddr_reg[10]_0 [8]),
        .R(reset_const_i));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \adc0_drpdi[0]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(\adc0_drpdi[0]_i_2_n_0 ),
        .I2(p_3_in[0]),
        .I3(\adc0_drpdi[6]_i_3_n_0 ),
        .I4(\adc0_drpdi[15]_i_4_n_0 ),
        .O(adc0_drpdi0_in[0]));
  LUT6 #(
    .INIT(64'h116310220332372C)) 
    \adc0_drpdi[0]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(\adc0_drpdi[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \adc0_drpdi[10]_i_1 
       (.I0(\adc0_drpdi[10]_i_2_n_0 ),
        .I1(\adc0_drpdi[10]_i_3_n_0 ),
        .I2(\data_index_adc0[10]_i_4_n_0 ),
        .I3(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I4(\adc0_drpdi[10]_i_4_n_0 ),
        .I5(\adc0_drpdi[15]_i_4_n_0 ),
        .O(adc0_drpdi0_in[10]));
  LUT6 #(
    .INIT(64'h000505050D0D0D0D)) 
    \adc0_drpdi[10]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\adc0_drpdi[15]_i_7_n_0 ),
        .I2(\adc0_drpdi[10]_i_5_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005050505050535)) 
    \adc0_drpdi[10]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_index_adc0_reg_n_0_[5] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444040044440404)) 
    \adc0_drpdi[10]_i_4 
       (.I0(\adc0_drpdi[10]_i_6_n_0 ),
        .I1(\adc0_drpdi[10]_i_3_n_0 ),
        .I2(\adc0_drpdi[15]_i_8_n_0 ),
        .I3(\adc0_drpdi[10]_i_7_n_0 ),
        .I4(\adc0_drpdi[10]_i_8_n_0 ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\adc0_drpdi[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5545454545454545)) 
    \adc0_drpdi[10]_i_5 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_index_adc0_reg_n_0_[4] ),
        .I2(\adc0_drpdi[10]_i_2_0 ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(\adc0_drpdi[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hCFEF)) 
    \adc0_drpdi[10]_i_6 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(const_sm_state_adc0),
        .I2(Q[1]),
        .I3(\subdrp_addr_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \adc0_drpdi[10]_i_7 
       (.I0(\data_index_adc0_reg_n_0_[3] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[4] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \adc0_drpdi[10]_i_8 
       (.I0(\data_index_adc0_reg_n_0_[6] ),
        .I1(\data_index_adc0_reg_n_0_[7] ),
        .I2(\data_index_adc0_reg_n_0_[9] ),
        .I3(\data_index_adc0_reg_n_0_[8] ),
        .I4(\data_index_adc0_reg_n_0_[10] ),
        .O(\adc0_drpdi[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \adc0_drpdi[11]_i_1 
       (.I0(\adc0_drpdi[11]_i_2_n_0 ),
        .I1(\adc0_drpdi[11]_i_3_n_0 ),
        .I2(\adc0_drpdi[11]_i_4_n_0 ),
        .I3(\signal_high_adc0_reg_n_0_[0] ),
        .O(adc0_drpdi0_in[11]));
  LUT6 #(
    .INIT(64'hAAAA02AA2A2A022A)) 
    \adc0_drpdi[11]_i_2 
       (.I0(\adc0_drpdi[11]_i_5_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\adc0_drpdi[15]_i_6_n_0 ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\adc0_drpdi[15]_i_8_n_0 ),
        .O(\adc0_drpdi[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040014200000000)) 
    \adc0_drpdi[11]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\adc0_drpdi[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \adc0_drpdi[11]_i_4 
       (.I0(\adc0_drpdi[15]_i_4_n_0 ),
        .I1(\adc0_drpdi[11]_i_6_n_0 ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\adc0_drpdi[15]_i_8_n_0 ),
        .I5(\adc0_drpdi[11]_i_7_n_0 ),
        .O(\adc0_drpdi[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2A222AAA2A222A22)) 
    \adc0_drpdi[11]_i_5 
       (.I0(\adc0_drpdi[15]_i_5_n_0 ),
        .I1(\adc0_drpdi[15]_i_6_n_0 ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[4] ),
        .O(\adc0_drpdi[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \adc0_drpdi[11]_i_6 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \adc0_drpdi[11]_i_7 
       (.I0(\data_index_adc0_reg_n_0_[10] ),
        .I1(\data_index_adc0_reg_n_0_[8] ),
        .I2(\data_index_adc0_reg_n_0_[9] ),
        .I3(\data_index_adc0_reg_n_0_[7] ),
        .I4(\data_index_adc0_reg_n_0_[6] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\adc0_drpdi[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBAAAAAAAAAAA)) 
    \adc0_drpdi[12]_i_1 
       (.I0(\adc0_drpdi[15]_i_4_n_0 ),
        .I1(\adc0_drpdi[15]_i_2_n_0 ),
        .I2(\adc0_drpdi[15]_i_3_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[4] ),
        .I4(\adc0_drpdi[12]_i_2_n_0 ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(adc0_drpdi0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA400)) 
    \adc0_drpdi[12]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[1] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \adc0_drpdi[15]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\adc0_drpdi[15]_i_3_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[4] ),
        .I4(\adc0_drpdi[15]_i_4_n_0 ),
        .O(adc0_drpdi0_in[15]));
  LUT6 #(
    .INIT(64'h22220000A2A2A200)) 
    \adc0_drpdi[15]_i_2 
       (.I0(\adc0_drpdi[15]_i_5_n_0 ),
        .I1(\adc0_drpdi[15]_i_6_n_0 ),
        .I2(\adc0_drpdi[15]_i_7_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\adc0_drpdi[15]_i_8_n_0 ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \adc0_drpdi[15]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[3] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \adc0_drpdi[15]_i_4 
       (.I0(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I1(\signal_high_adc0_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(const_sm_state_adc0),
        .I4(subdrp_adc0_reg_n_0),
        .I5(\adc0_drpdi[7]_i_2_n_0 ),
        .O(\adc0_drpdi[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABBBABABA)) 
    \adc0_drpdi[15]_i_5 
       (.I0(\adc0_drpdi[10]_i_6_n_0 ),
        .I1(\adc0_drpdi[11]_i_7_n_0 ),
        .I2(\adc0_drpdi[15]_i_8_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[4] ),
        .O(\adc0_drpdi[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \adc0_drpdi[15]_i_6 
       (.I0(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .O(\adc0_drpdi[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h44444744)) 
    \adc0_drpdi[15]_i_7 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[4] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .O(\adc0_drpdi[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \adc0_drpdi[15]_i_8 
       (.I0(subdrp_adc0_reg_n_0),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .O(\adc0_drpdi[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \adc0_drpdi[1]_i_1 
       (.I0(\adc0_drpdi[11]_i_2_n_0 ),
        .I1(\adc0_drpdi[1]_i_2_n_0 ),
        .I2(p_3_in[1]),
        .I3(\adc0_drpdi[6]_i_3_n_0 ),
        .I4(\adc0_drpdi[15]_i_4_n_0 ),
        .O(adc0_drpdi0_in[1]));
  LUT6 #(
    .INIT(64'h010273223333226C)) 
    \adc0_drpdi[1]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(\adc0_drpdi[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \adc0_drpdi[2]_i_1 
       (.I0(\adc0_drpdi[11]_i_2_n_0 ),
        .I1(\adc0_drpdi[2]_i_2_n_0 ),
        .I2(\mu_adc0_reg_n_0_[1] ),
        .I3(\adc0_drpdi[4]_i_5_n_0 ),
        .I4(\adc0_drpdi[2]_i_3_n_0 ),
        .O(adc0_drpdi0_in[2]));
  LUT6 #(
    .INIT(64'h0511022222262268)) 
    \adc0_drpdi[2]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \adc0_drpdi[2]_i_3 
       (.I0(\adc0_drpdi[15]_i_4_n_0 ),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(const_sm_state_adc0),
        .I4(Q[1]),
        .I5(p_3_in[2]),
        .O(\adc0_drpdi[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \adc0_drpdi[3]_i_1 
       (.I0(\adc0_drpdi[11]_i_2_n_0 ),
        .I1(\adc0_drpdi[3]_i_2_n_0 ),
        .I2(\mu_adc0_reg_n_0_[2] ),
        .I3(\adc0_drpdi[4]_i_5_n_0 ),
        .I4(\adc0_drpdi[3]_i_3_n_0 ),
        .O(adc0_drpdi0_in[3]));
  LUT6 #(
    .INIT(64'h0503233700222228)) 
    \adc0_drpdi[3]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \adc0_drpdi[3]_i_3 
       (.I0(\adc0_drpdi[15]_i_4_n_0 ),
        .I1(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(const_sm_state_adc0),
        .I4(Q[1]),
        .I5(p_3_in[3]),
        .O(\adc0_drpdi[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \adc0_drpdi[4]_i_1 
       (.I0(\adc0_drpdi[4]_i_2_n_0 ),
        .I1(\adc0_drpdi[4]_i_3_n_0 ),
        .I2(\adc0_drpdi[11]_i_4_n_0 ),
        .I3(\adc0_drpdi[4]_i_4_n_0 ),
        .I4(\mu_adc0_reg_n_0_[3] ),
        .I5(\adc0_drpdi[4]_i_5_n_0 ),
        .O(adc0_drpdi0_in[4]));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \adc0_drpdi[4]_i_2 
       (.I0(\adc0_drpdi[11]_i_5_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .I2(const_sm_state_adc0),
        .I3(Q[1]),
        .I4(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4467226212226729)) 
    \adc0_drpdi[4]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[1] ),
        .O(\adc0_drpdi[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C00000AAC0)) 
    \adc0_drpdi[4]_i_4 
       (.I0(p_3_in[4]),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\adc0_drpdi[4]_i_3_n_0 ),
        .I3(subdrp_adc0_reg_n_0),
        .I4(\data_index_adc0[10]_i_4_n_0 ),
        .I5(\subdrp_addr_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \adc0_drpdi[4]_i_5 
       (.I0(\adc0_drpdi[11]_i_7_n_0 ),
        .I1(\adc0_drpdi[15]_i_8_n_0 ),
        .I2(\data_index_adc0_reg_n_0_[4] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[3] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(\adc0_drpdi[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \adc0_drpdi[5]_i_1 
       (.I0(\adc0_drpdi[11]_i_4_n_0 ),
        .I1(\signal_high_adc0_reg_n_0_[0] ),
        .I2(p_3_in[5]),
        .I3(\adc0_drpdi[6]_i_3_n_0 ),
        .I4(\adc0_drpdi[5]_i_2_n_0 ),
        .I5(\adc0_drpdi[15]_i_2_n_0 ),
        .O(adc0_drpdi0_in[5]));
  LUT6 #(
    .INIT(64'h0412662222373339)) 
    \adc0_drpdi[5]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \adc0_drpdi[6]_i_1 
       (.I0(\adc0_drpdi[15]_i_2_n_0 ),
        .I1(\adc0_drpdi[6]_i_2_n_0 ),
        .I2(p_3_in[6]),
        .I3(\adc0_drpdi[6]_i_3_n_0 ),
        .I4(\adc0_drpdi[15]_i_4_n_0 ),
        .O(adc0_drpdi0_in[6]));
  LUT6 #(
    .INIT(64'h000000022A2B6BA9)) 
    \adc0_drpdi[6]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0_reg_n_0_[0] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\adc0_drpdi[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \adc0_drpdi[6]_i_3 
       (.I0(\subdrp_addr_adc0_reg_n_0_[0] ),
        .I1(subdrp_adc0_reg_n_0),
        .I2(const_sm_state_adc0),
        .I3(Q[1]),
        .O(\adc0_drpdi[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBABAAAAABABAAAA)) 
    \adc0_drpdi[7]_i_1 
       (.I0(\adc0_drpdi[11]_i_4_n_0 ),
        .I1(\data_index_adc0[10]_i_4_n_0 ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\adc0_drpdi[7]_i_2_n_0 ),
        .I4(\adc0_drpdi[7]_i_3_n_0 ),
        .I5(\subdrp_addr_adc0_reg_n_0_[0] ),
        .O(adc0_drpdi0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \adc0_drpdi[7]_i_2 
       (.I0(\adc0_drpdi[11]_i_7_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .I2(\data_index_adc0_reg_n_0_[4] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[2] ),
        .O(\adc0_drpdi[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0206122242620228)) 
    \adc0_drpdi[7]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \adc0_drpdi[8]_i_1 
       (.I0(\adc0_drpdi[15]_i_4_n_0 ),
        .I1(\adc0_drpdi[15]_i_2_n_0 ),
        .I2(\adc0_drpdi[8]_i_2_n_0 ),
        .O(adc0_drpdi0_in[8]));
  LUT6 #(
    .INIT(64'h40074D0505450525)) 
    \adc0_drpdi[8]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_index_adc0_reg_n_0_[5] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[2] ),
        .I5(\data_index_adc0_reg_n_0_[3] ),
        .O(\adc0_drpdi[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \adc0_drpdi[9]_i_1 
       (.I0(\adc0_drpdi[15]_i_4_n_0 ),
        .I1(\adc0_drpdi[15]_i_2_n_0 ),
        .I2(\adc0_drpdi[9]_i_2_n_0 ),
        .O(adc0_drpdi0_in[9]));
  LUT6 #(
    .INIT(64'h000010002000000E)) 
    \adc0_drpdi[9]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(\adc0_drpdi[9]_i_2_n_0 ));
  FDRE \adc0_drpdi_reg[0] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[0]),
        .Q(\adc0_drpdi_reg[15]_0 [0]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[10] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[10]),
        .Q(\adc0_drpdi_reg[15]_0 [10]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[11] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[11]),
        .Q(\adc0_drpdi_reg[15]_0 [11]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[12] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[12]),
        .Q(\adc0_drpdi_reg[15]_0 [12]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[15] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[15]),
        .Q(\adc0_drpdi_reg[15]_0 [13]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[1] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[1]),
        .Q(\adc0_drpdi_reg[15]_0 [1]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[2] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[2]),
        .Q(\adc0_drpdi_reg[15]_0 [2]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[3] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[3]),
        .Q(\adc0_drpdi_reg[15]_0 [3]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[4] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[4]),
        .Q(\adc0_drpdi_reg[15]_0 [4]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[5] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[5]),
        .Q(\adc0_drpdi_reg[15]_0 [5]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[6] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[6]),
        .Q(\adc0_drpdi_reg[15]_0 [6]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[7] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[7]),
        .Q(\adc0_drpdi_reg[15]_0 [7]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[8] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[8]),
        .Q(\adc0_drpdi_reg[15]_0 [8]),
        .R(reset_const_i));
  FDRE \adc0_drpdi_reg[9] 
       (.C(s_axi_aclk),
        .CE(\adc0_drpaddr[10]_i_1_n_0 ),
        .D(adc0_drpdi0_in[9]),
        .Q(\adc0_drpdi_reg[15]_0 [9]),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFEDE0010)) 
    adc0_drpen_i_1
       (.I0(Q[0]),
        .I1(const_sm_state_adc0),
        .I2(Q[1]),
        .I3(adc0_sm_reset_i_0),
        .I4(adc0_drpen_const),
        .O(adc0_drpen_i_1_n_0));
  FDRE adc0_drpen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_drpen_i_1_n_0),
        .Q(adc0_drpen_const),
        .R(reset_const_i));
  FDRE adc0_start_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_cal_start),
        .Q(adc0_start_r),
        .R(reset_const_i));
  LUT5 #(
    .INIT(32'h000022F2)) 
    adc0_start_rising_held_i_1
       (.I0(adc0_start_rising_held),
        .I1(drp_req_adc0_reg_0),
        .I2(adc0_cal_start),
        .I3(adc0_start_r),
        .I4(adc0_sm_reset_i_0),
        .O(adc0_start_rising_held_i_1_n_0));
  FDRE adc0_start_rising_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_start_rising_held_i_1_n_0),
        .Q(adc0_start_rising_held),
        .R(reset_const_i));
  LUT6 #(
    .INIT(64'h1111000030000000)) 
    \data_index_adc0[0]_i_1 
       (.I0(\data_index_adc0_reg_n_0_[0] ),
        .I1(const_sm_state_adc0),
        .I2(\mu_adc0_reg[1]_0 [0]),
        .I3(\mu_adc0_reg[1]_0 [1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(data_index_adc0[0]));
  LUT6 #(
    .INIT(64'h000DFFFF000D000D)) 
    \data_index_adc0[10]_i_1 
       (.I0(Q[0]),
        .I1(adc0_start_rising_held),
        .I2(const_sm_state_adc0),
        .I3(Q[1]),
        .I4(\slice_index_adc0[2]_i_3_n_0 ),
        .I5(\data_index_adc0[10]_i_3_n_0 ),
        .O(\data_index_adc0[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5515555500400000)) 
    \data_index_adc0[10]_i_2 
       (.I0(\data_index_adc0[10]_i_4_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[9] ),
        .I2(\data_index_adc0_reg_n_0_[7] ),
        .I3(\data_index_adc0[10]_i_5_n_0 ),
        .I4(\data_index_adc0_reg_n_0_[8] ),
        .I5(\data_index_adc0_reg_n_0_[10] ),
        .O(data_index_adc0[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAA80008080)) 
    \data_index_adc0[10]_i_3 
       (.I0(\FSM_sequential_const_sm_state_adc0_reg[0]_0 ),
        .I1(\slice_index_adc0_reg_n_0_[0] ),
        .I2(\slice_index_adc0_reg_n_0_[1] ),
        .I3(adc0_drprdy_const),
        .I4(\slice_enables_adc0_reg_n_0_[3] ),
        .I5(\slice_index_adc0_reg_n_0_[2] ),
        .O(\data_index_adc0[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_index_adc0[10]_i_4 
       (.I0(const_sm_state_adc0),
        .I1(Q[1]),
        .O(\data_index_adc0[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \data_index_adc0[10]_i_5 
       (.I0(\data_index_adc0_reg_n_0_[5] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .I2(\data_index_adc0_reg_n_0_[2] ),
        .I3(\data_index_adc0[10]_i_6_n_0 ),
        .I4(\data_index_adc0_reg_n_0_[4] ),
        .I5(\data_index_adc0_reg_n_0_[6] ),
        .O(\data_index_adc0[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_index_adc0[10]_i_6 
       (.I0(\data_index_adc0_reg_n_0_[1] ),
        .I1(\data_index_adc0_reg_n_0_[3] ),
        .O(\data_index_adc0[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0E0A0E0A0A0A)) 
    \data_index_adc0[1]_i_1 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .I3(Q[0]),
        .I4(\data_index_adc0_reg_n_0_[1] ),
        .I5(\data_index_adc0_reg_n_0_[0] ),
        .O(data_index_adc0[1]));
  LUT6 #(
    .INIT(64'hFFFF144414441444)) 
    \data_index_adc0[2]_i_1 
       (.I0(\data_index_adc0[3]_i_4_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0[3]_i_2_n_0 ),
        .I5(\mu_adc0_reg[1]_0 [0]),
        .O(data_index_adc0[2]));
  LUT6 #(
    .INIT(64'h888888888FF8F8F8)) 
    \data_index_adc0[3]_i_1 
       (.I0(\data_index_adc0[3]_i_2_n_0 ),
        .I1(\mu_adc0_reg[1]_0 [1]),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0[3]_i_3_n_0 ),
        .I5(\data_index_adc0[3]_i_4_n_0 ),
        .O(data_index_adc0[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \data_index_adc0[3]_i_2 
       (.I0(const_sm_state_adc0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_index_adc0[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_index_adc0[3]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[1] ),
        .I1(\data_index_adc0_reg_n_0_[0] ),
        .O(\data_index_adc0[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \data_index_adc0[3]_i_4 
       (.I0(Q[1]),
        .I1(const_sm_state_adc0),
        .I2(Q[0]),
        .O(\data_index_adc0[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \data_index_adc0[4]_i_1 
       (.I0(\data_index_adc0[10]_i_4_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[4] ),
        .O(\data_index_adc0[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000C35500000000)) 
    \data_index_adc0[5]_i_1 
       (.I0(\data_index_adc0_reg[5]_0 ),
        .I1(\data_index_adc0_reg_n_0_[5] ),
        .I2(\data_index_adc0[5]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(const_sm_state_adc0),
        .I5(Q[0]),
        .O(data_index_adc0[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \data_index_adc0[5]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[0] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[1] ),
        .I4(\data_index_adc0_reg_n_0_[4] ),
        .O(\data_index_adc0[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \data_index_adc0[6]_i_1 
       (.I0(Q[1]),
        .I1(const_sm_state_adc0),
        .I2(\data_index_adc0[9]_i_2_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[6] ),
        .O(\data_index_adc0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h20220200)) 
    \data_index_adc0[7]_i_1 
       (.I0(Q[1]),
        .I1(const_sm_state_adc0),
        .I2(\data_index_adc0[9]_i_2_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[6] ),
        .I4(\data_index_adc0_reg_n_0_[7] ),
        .O(\data_index_adc0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7080000)) 
    \data_index_adc0[8]_i_1 
       (.I0(\data_index_adc0_reg_n_0_[7] ),
        .I1(\data_index_adc0_reg_n_0_[6] ),
        .I2(\data_index_adc0[9]_i_2_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[8] ),
        .I4(Q[1]),
        .I5(const_sm_state_adc0),
        .O(data_index_adc0[8]));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \data_index_adc0[9]_i_1 
       (.I0(\data_index_adc0[10]_i_4_n_0 ),
        .I1(\data_index_adc0_reg_n_0_[8] ),
        .I2(\data_index_adc0[9]_i_2_n_0 ),
        .I3(\data_index_adc0_reg_n_0_[6] ),
        .I4(\data_index_adc0_reg_n_0_[7] ),
        .I5(\data_index_adc0_reg_n_0_[9] ),
        .O(data_index_adc0[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \data_index_adc0[9]_i_2 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_index_adc0_reg_n_0_[2] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(\data_index_adc0[9]_i_2_n_0 ));
  FDRE \data_index_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[0]),
        .Q(\data_index_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[10]),
        .Q(\data_index_adc0_reg_n_0_[10] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[1]),
        .Q(\data_index_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[2]),
        .Q(\data_index_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[3]),
        .Q(\data_index_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[4]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[4] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[5]),
        .Q(\data_index_adc0_reg_n_0_[5] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[6]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[6] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(\data_index_adc0[7]_i_1_n_0 ),
        .Q(\data_index_adc0_reg_n_0_[7] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[8]),
        .Q(\data_index_adc0_reg_n_0_[8] ),
        .R(reset_const_i));
  FDRE \data_index_adc0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\data_index_adc0[10]_i_1_n_0 ),
        .D(data_index_adc0[9]),
        .Q(\data_index_adc0_reg_n_0_[9] ),
        .R(reset_const_i));
  LUT5 #(
    .INIT(32'h0000000D)) 
    \data_stop_adc0[4]_i_1 
       (.I0(Q[0]),
        .I1(adc0_start_rising_held),
        .I2(const_sm_state_adc0),
        .I3(Q[1]),
        .I4(reset_const_i),
        .O(\data_stop_adc0[4]_i_1_n_0 ));
  FDRE \data_stop_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(D[0]),
        .Q(\data_stop_adc0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_stop_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(D[1]),
        .Q(\data_stop_adc0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_stop_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(D[2]),
        .Q(\data_stop_adc0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_stop_adc0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_stop_adc0[4]_i_1_n_0 ),
        .D(D[3]),
        .Q(\data_stop_adc0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE drp_gnt_adc0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(const_gnt_adc0),
        .Q(drp_gnt_adc0_r),
        .R(reset_const_i));
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_adc0_i_1__0
       (.I0(adc0_start_rising_held),
        .I1(Q[0]),
        .O(drp_req_adc0_i_1__0_n_0));
  FDRE drp_req_adc0_reg
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(drp_req_adc0_i_1__0_n_0),
        .Q(drp_req_adc0_reg_0),
        .R(reset_const_i));
  LUT6 #(
    .INIT(64'h0003020300030003)) 
    \mu_adc0[3]_i_1 
       (.I0(adc0_start_rising_held),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .I3(Q[0]),
        .I4(\mu_adc0_reg[1]_0 [0]),
        .I5(\mu_adc0_reg[1]_0 [1]),
        .O(\mu_adc0[3]_i_1_n_0 ));
  FDRE \mu_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mu_adc0[3]_i_1_n_0 ),
        .D(\mu_adc0_reg[3]_0 [0]),
        .Q(\mu_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \mu_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mu_adc0[3]_i_1_n_0 ),
        .D(\mu_adc0_reg[3]_0 [1]),
        .Q(\mu_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  FDRE \mu_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mu_adc0[3]_i_1_n_0 ),
        .D(\mu_adc0_reg[3]_0 [2]),
        .Q(\mu_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \signal_high_adc0[0]_i_1 
       (.I0(adc0_start_rising_held),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(const_sm_state_adc0),
        .I4(\signal_high_adc0_reg_n_0_[0] ),
        .O(\signal_high_adc0[0]_i_1_n_0 ));
  FDSE \signal_high_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\signal_high_adc0[0]_i_1_n_0 ),
        .Q(\signal_high_adc0_reg_n_0_[0] ),
        .S(reset_const_i));
  LUT4 #(
    .INIT(16'h1011)) 
    \slice_enables_adc0[3]_i_1 
       (.I0(Q[1]),
        .I1(const_sm_state_adc0),
        .I2(adc0_start_rising_held),
        .I3(Q[0]),
        .O(\slice_enables_adc0[3]_i_1_n_0 ));
  FDRE \slice_enables_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(\slice_enables_adc0_reg[3]_1 [0]),
        .Q(\slice_enables_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \slice_enables_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(\slice_enables_adc0_reg[3]_1 [1]),
        .Q(\slice_enables_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \slice_enables_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(\slice_enables_adc0_reg[3]_1 [2]),
        .Q(\slice_enables_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  FDRE \slice_enables_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slice_enables_adc0[3]_i_1_n_0 ),
        .D(\slice_enables_adc0_reg[3]_1 [3]),
        .Q(\slice_enables_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00150000)) 
    \slice_index_adc0[0]_i_1 
       (.I0(\slice_index_adc0_reg_n_0_[0] ),
        .I1(\slice_index_adc0_reg_n_0_[2] ),
        .I2(\slice_index_adc0_reg[2]_i_7_n_2 ),
        .I3(const_sm_state_adc0),
        .I4(Q[1]),
        .O(slice_index_adc0[0]));
  LUT6 #(
    .INIT(64'h0000066600000000)) 
    \slice_index_adc0[1]_i_1 
       (.I0(\slice_index_adc0_reg_n_0_[0] ),
        .I1(\slice_index_adc0_reg_n_0_[1] ),
        .I2(\slice_index_adc0_reg_n_0_[2] ),
        .I3(\slice_index_adc0_reg[2]_i_7_n_2 ),
        .I4(const_sm_state_adc0),
        .I5(Q[1]),
        .O(slice_index_adc0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    \slice_index_adc0[2]_i_1 
       (.I0(\slice_index_adc0[2]_i_3_n_0 ),
        .I1(\FSM_sequential_const_sm_state_adc0_reg[0]_0 ),
        .I2(\slice_index_adc0[2]_i_4_n_0 ),
        .I3(\slice_index_adc0[2]_i_5_n_0 ),
        .I4(\slice_index_adc0_reg_n_0_[2] ),
        .I5(\slice_index_adc0[2]_i_6_n_0 ),
        .O(\slice_index_adc0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slice_index_adc0[2]_i_10 
       (.I0(\data_stop_adc0_reg_n_0_[2] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_stop_adc0_reg_n_0_[3] ),
        .O(\slice_index_adc0[2]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \slice_index_adc0[2]_i_11 
       (.I0(\data_index_adc0_reg_n_0_[0] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_stop_adc0_reg_n_0_[0] ),
        .O(\slice_index_adc0[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \slice_index_adc0[2]_i_12 
       (.I0(\data_index_adc0_reg_n_0_[10] ),
        .O(\slice_index_adc0[2]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slice_index_adc0[2]_i_13 
       (.I0(\data_index_adc0_reg_n_0_[8] ),
        .I1(\data_index_adc0_reg_n_0_[9] ),
        .O(\slice_index_adc0[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slice_index_adc0[2]_i_14 
       (.I0(\data_index_adc0_reg_n_0_[6] ),
        .I1(\data_index_adc0_reg_n_0_[7] ),
        .O(\slice_index_adc0[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \slice_index_adc0[2]_i_15 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_stop_adc0_reg_n_0_[4] ),
        .I2(\data_index_adc0_reg_n_0_[5] ),
        .O(\slice_index_adc0[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slice_index_adc0[2]_i_16 
       (.I0(\data_index_adc0_reg_n_0_[2] ),
        .I1(\data_stop_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[3] ),
        .I3(\data_stop_adc0_reg_n_0_[3] ),
        .O(\slice_index_adc0[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \slice_index_adc0[2]_i_17 
       (.I0(\data_stop_adc0_reg_n_0_[0] ),
        .I1(\data_index_adc0_reg_n_0_[1] ),
        .I2(\data_index_adc0_reg_n_0_[0] ),
        .O(\slice_index_adc0[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000154000000000)) 
    \slice_index_adc0[2]_i_2 
       (.I0(\slice_index_adc0_reg[2]_i_7_n_2 ),
        .I1(\slice_index_adc0_reg_n_0_[0] ),
        .I2(\slice_index_adc0_reg_n_0_[1] ),
        .I3(\slice_index_adc0_reg_n_0_[2] ),
        .I4(const_sm_state_adc0),
        .I5(Q[1]),
        .O(slice_index_adc0[2]));
  LUT6 #(
    .INIT(64'hDDFDFDFDFDFDFDFD)) 
    \slice_index_adc0[2]_i_3 
       (.I0(\slice_index_adc0_reg[2]_i_7_n_2 ),
        .I1(\slice_index_adc0[2]_i_8_n_0 ),
        .I2(subdrp_adc0_reg_n_0),
        .I3(\subdrp_index_adc0_reg_n_0_[2] ),
        .I4(\subdrp_index_adc0_reg_n_0_[0] ),
        .I5(\subdrp_index_adc0_reg_n_0_[1] ),
        .O(\slice_index_adc0[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF0055330F)) 
    \slice_index_adc0[2]_i_4 
       (.I0(\slice_enables_adc0_reg_n_0_[1] ),
        .I1(\slice_enables_adc0_reg_n_0_[2] ),
        .I2(\slice_enables_adc0_reg_n_0_[0] ),
        .I3(\slice_index_adc0_reg_n_0_[1] ),
        .I4(\slice_index_adc0_reg_n_0_[0] ),
        .I5(adc0_drprdy_const),
        .O(\slice_index_adc0[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \slice_index_adc0[2]_i_5 
       (.I0(\slice_index_adc0_reg[2]_i_7_n_2 ),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .I3(Q[0]),
        .I4(adc0_sm_reset_i_0),
        .O(\slice_index_adc0[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \slice_index_adc0[2]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(const_sm_state_adc0),
        .O(\slice_index_adc0[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \slice_index_adc0[2]_i_8 
       (.I0(adc0_sm_reset_i_0),
        .I1(Q[0]),
        .I2(const_sm_state_adc0),
        .I3(Q[1]),
        .O(\slice_index_adc0[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    \slice_index_adc0[2]_i_9 
       (.I0(\data_stop_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[4] ),
        .I2(\data_index_adc0_reg_n_0_[5] ),
        .O(\slice_index_adc0[2]_i_9_n_0 ));
  FDRE \slice_index_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slice_index_adc0[2]_i_1_n_0 ),
        .D(slice_index_adc0[0]),
        .Q(\slice_index_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \slice_index_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slice_index_adc0[2]_i_1_n_0 ),
        .D(slice_index_adc0[1]),
        .Q(\slice_index_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \slice_index_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slice_index_adc0[2]_i_1_n_0 ),
        .D(slice_index_adc0[2]),
        .Q(\slice_index_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \slice_index_adc0_reg[2]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_slice_index_adc0_reg[2]_i_7_CO_UNCONNECTED [7:6],\slice_index_adc0_reg[2]_i_7_n_2 ,\slice_index_adc0_reg[2]_i_7_n_3 ,\slice_index_adc0_reg[2]_i_7_n_4 ,\slice_index_adc0_reg[2]_i_7_n_5 ,\slice_index_adc0_reg[2]_i_7_n_6 ,\slice_index_adc0_reg[2]_i_7_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\slice_index_adc0[2]_i_9_n_0 ,\slice_index_adc0[2]_i_10_n_0 ,\slice_index_adc0[2]_i_11_n_0 }),
        .O(\NLW_slice_index_adc0_reg[2]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\slice_index_adc0[2]_i_12_n_0 ,\slice_index_adc0[2]_i_13_n_0 ,\slice_index_adc0[2]_i_14_n_0 ,\slice_index_adc0[2]_i_15_n_0 ,\slice_index_adc0[2]_i_16_n_0 ,\slice_index_adc0[2]_i_17_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    subdrp_adc0_i_1
       (.I0(p_0_in),
        .I1(const_sm_state_adc0),
        .O(subdrp_adc0));
  FDRE subdrp_adc0_reg
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(subdrp_adc0),
        .Q(subdrp_adc0_reg_n_0),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \subdrp_addr_adc0[0]_i_1 
       (.I0(\subdrp_index_adc0_reg_n_0_[0] ),
        .I1(const_sm_state_adc0),
        .I2(p_0_in),
        .O(\subdrp_addr_adc0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \subdrp_addr_adc0[1]_i_1 
       (.I0(const_sm_state_adc0),
        .I1(p_0_in),
        .I2(\subdrp_index_adc0_reg_n_0_[1] ),
        .O(\subdrp_addr_adc0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hF77F)) 
    \subdrp_addr_adc0[2]_i_1 
       (.I0(const_sm_state_adc0),
        .I1(p_0_in),
        .I2(\subdrp_index_adc0_reg_n_0_[2] ),
        .I3(\subdrp_index_adc0_reg_n_0_[1] ),
        .O(\subdrp_addr_adc0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0121)) 
    \subdrp_addr_adc0[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .I3(adc0_sm_reset_i_0),
        .O(\subdrp_addr_adc0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \subdrp_addr_adc0[3]_i_2 
       (.I0(const_sm_state_adc0),
        .I1(p_0_in),
        .I2(\subdrp_index_adc0_reg_n_0_[1] ),
        .I3(\subdrp_index_adc0_reg_n_0_[2] ),
        .O(\subdrp_addr_adc0[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0440014277FF7FFF)) 
    \subdrp_addr_adc0[3]_i_3 
       (.I0(\data_index_adc0_reg_n_0_[4] ),
        .I1(\data_index_adc0_reg_n_0_[2] ),
        .I2(\data_index_adc0_reg_n_0_[1] ),
        .I3(\data_index_adc0_reg_n_0_[3] ),
        .I4(\data_index_adc0_reg_n_0_[0] ),
        .I5(\data_index_adc0_reg_n_0_[5] ),
        .O(p_0_in));
  FDRE \subdrp_addr_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[0]_i_1_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDSE \subdrp_addr_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[1]_i_1_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[1] ),
        .S(reset_const_i));
  FDSE \subdrp_addr_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[2]_i_1_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[2] ),
        .S(reset_const_i));
  FDRE \subdrp_addr_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\subdrp_addr_adc0[3]_i_1_n_0 ),
        .D(\subdrp_addr_adc0[3]_i_2_n_0 ),
        .Q(\subdrp_addr_adc0_reg_n_0_[3] ),
        .R(reset_const_i));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \subdrp_index_adc0[0]_i_1 
       (.I0(\subdrp_index_adc0_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(const_sm_state_adc0),
        .O(subdrp_index_adc0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \subdrp_index_adc0[1]_i_1 
       (.I0(\subdrp_index_adc0_reg_n_0_[0] ),
        .I1(\subdrp_index_adc0_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(const_sm_state_adc0),
        .O(subdrp_index_adc0[1]));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \subdrp_index_adc0[2]_i_1 
       (.I0(\slice_index_adc0[2]_i_6_n_0 ),
        .I1(\slice_index_adc0_reg[2]_i_7_n_2 ),
        .I2(adc0_sm_reset_i_0),
        .I3(\data_index_adc0[3]_i_4_n_0 ),
        .I4(subdrp_adc0_reg_n_0),
        .I5(\FSM_sequential_const_sm_state_adc0_reg[0]_0 ),
        .O(\subdrp_index_adc0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h02222000)) 
    \subdrp_index_adc0[2]_i_2 
       (.I0(Q[1]),
        .I1(const_sm_state_adc0),
        .I2(\subdrp_index_adc0_reg_n_0_[1] ),
        .I3(\subdrp_index_adc0_reg_n_0_[0] ),
        .I4(\subdrp_index_adc0_reg_n_0_[2] ),
        .O(\subdrp_index_adc0[2]_i_2_n_0 ));
  FDRE \subdrp_index_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\subdrp_index_adc0[2]_i_1_n_0 ),
        .D(subdrp_index_adc0[0]),
        .Q(\subdrp_index_adc0_reg_n_0_[0] ),
        .R(reset_const_i));
  FDRE \subdrp_index_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\subdrp_index_adc0[2]_i_1_n_0 ),
        .D(subdrp_index_adc0[1]),
        .Q(\subdrp_index_adc0_reg_n_0_[1] ),
        .R(reset_const_i));
  FDRE \subdrp_index_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\subdrp_index_adc0[2]_i_1_n_0 ),
        .D(\subdrp_index_adc0[2]_i_2_n_0 ),
        .Q(\subdrp_index_adc0_reg_n_0_[2] ),
        .R(reset_const_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_counter_f
   (\FSM_sequential_access_cs_reg[1] ,
    \FSM_sequential_access_cs_reg[2] ,
    cs_ce_ld_enable_i,
    \bus2ip_addr_reg_reg[15] ,
    \FSM_sequential_access_cs_reg[0] ,
    timeout_i,
    counter_en_reg,
    icount_out0_carry_0,
    Q,
    \icount_out_reg[11]_0 ,
    drp_RdAck_r,
    axi_RdAck,
    \FSM_sequential_access_cs_reg[0]_0 ,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    \icount_out_reg[12]_0 ,
    s_axi_aclk,
    \icount_out_reg[11]_1 );
  output \FSM_sequential_access_cs_reg[1] ;
  output \FSM_sequential_access_cs_reg[2] ;
  output cs_ce_ld_enable_i;
  output \bus2ip_addr_reg_reg[15] ;
  output \FSM_sequential_access_cs_reg[0] ;
  output timeout_i;
  input counter_en_reg;
  input icount_out0_carry_0;
  input [4:0]Q;
  input [2:0]\icount_out_reg[11]_0 ;
  input drp_RdAck_r;
  input axi_RdAck;
  input \FSM_sequential_access_cs_reg[0]_0 ;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input \icount_out_reg[12]_0 ;
  input s_axi_aclk;
  input \icount_out_reg[11]_1 ;

  wire \FSM_sequential_access_cs_reg[0] ;
  wire \FSM_sequential_access_cs_reg[0]_0 ;
  wire \FSM_sequential_access_cs_reg[1] ;
  wire \FSM_sequential_access_cs_reg[2] ;
  wire [4:0]Q;
  wire axi_RdAck;
  wire \bus2ip_addr_reg_reg[15] ;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire drp_RdAck_r;
  wire icount_out0_carry_0;
  wire icount_out0_carry__0_i_1_n_0;
  wire icount_out0_carry__0_i_2_n_0;
  wire icount_out0_carry__0_i_3_n_0;
  wire icount_out0_carry__0_i_4_n_0;
  wire icount_out0_carry__0_n_12;
  wire icount_out0_carry__0_n_13;
  wire icount_out0_carry__0_n_14;
  wire icount_out0_carry__0_n_15;
  wire icount_out0_carry__0_n_5;
  wire icount_out0_carry__0_n_6;
  wire icount_out0_carry__0_n_7;
  wire icount_out0_carry_i_1_n_0;
  wire icount_out0_carry_i_2_n_0;
  wire icount_out0_carry_i_3_n_0;
  wire icount_out0_carry_i_4_n_0;
  wire icount_out0_carry_i_5_n_0;
  wire icount_out0_carry_i_6_n_0;
  wire icount_out0_carry_i_7_n_0;
  wire icount_out0_carry_i_8_n_0;
  wire icount_out0_carry_i_9_n_0;
  wire icount_out0_carry_n_0;
  wire icount_out0_carry_n_1;
  wire icount_out0_carry_n_10;
  wire icount_out0_carry_n_11;
  wire icount_out0_carry_n_12;
  wire icount_out0_carry_n_13;
  wire icount_out0_carry_n_14;
  wire icount_out0_carry_n_15;
  wire icount_out0_carry_n_2;
  wire icount_out0_carry_n_3;
  wire icount_out0_carry_n_4;
  wire icount_out0_carry_n_5;
  wire icount_out0_carry_n_6;
  wire icount_out0_carry_n_7;
  wire icount_out0_carry_n_8;
  wire icount_out0_carry_n_9;
  wire \icount_out[12]_i_1_n_0 ;
  wire [2:0]\icount_out_reg[11]_0 ;
  wire \icount_out_reg[11]_1 ;
  wire \icount_out_reg[12]_0 ;
  wire \icount_out_reg_n_0_[0] ;
  wire \icount_out_reg_n_0_[10] ;
  wire \icount_out_reg_n_0_[11] ;
  wire \icount_out_reg_n_0_[1] ;
  wire \icount_out_reg_n_0_[2] ;
  wire \icount_out_reg_n_0_[3] ;
  wire \icount_out_reg_n_0_[4] ;
  wire \icount_out_reg_n_0_[5] ;
  wire \icount_out_reg_n_0_[6] ;
  wire \icount_out_reg_n_0_[7] ;
  wire \icount_out_reg_n_0_[8] ;
  wire \icount_out_reg_n_0_[9] ;
  wire [11:0]p_1_in;
  wire s_axi_aclk;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_wvalid;
  wire timeout_i;
  wire [7:3]NLW_icount_out0_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_icount_out0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_access_cs[2]_i_4 
       (.I0(\icount_out_reg[11]_0 [1]),
        .I1(\FSM_sequential_access_cs_reg[0]_0 ),
        .O(\FSM_sequential_access_cs_reg[1] ));
  LUT5 #(
    .INIT(32'h00830080)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2 
       (.I0(s_axi_wvalid),
        .I1(\icount_out_reg[11]_0 [0]),
        .I2(\icount_out_reg[11]_0 [1]),
        .I3(\icount_out_reg[11]_0 [2]),
        .I4(s_axi_arvalid),
        .O(cs_ce_ld_enable_i));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry
       (.CI(\icount_out_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({icount_out0_carry_n_0,icount_out0_carry_n_1,icount_out0_carry_n_2,icount_out0_carry_n_3,icount_out0_carry_n_4,icount_out0_carry_n_5,icount_out0_carry_n_6,icount_out0_carry_n_7}),
        .DI({\icount_out_reg_n_0_[7] ,\icount_out_reg_n_0_[6] ,\icount_out_reg_n_0_[5] ,\icount_out_reg_n_0_[4] ,\icount_out_reg_n_0_[3] ,\icount_out_reg_n_0_[2] ,\icount_out_reg_n_0_[1] ,icount_out0_carry_i_1_n_0}),
        .O({icount_out0_carry_n_8,icount_out0_carry_n_9,icount_out0_carry_n_10,icount_out0_carry_n_11,icount_out0_carry_n_12,icount_out0_carry_n_13,icount_out0_carry_n_14,icount_out0_carry_n_15}),
        .S({icount_out0_carry_i_2_n_0,icount_out0_carry_i_3_n_0,icount_out0_carry_i_4_n_0,icount_out0_carry_i_5_n_0,icount_out0_carry_i_6_n_0,icount_out0_carry_i_7_n_0,icount_out0_carry_i_8_n_0,icount_out0_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry__0
       (.CI(icount_out0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_icount_out0_carry__0_CO_UNCONNECTED[7:3],icount_out0_carry__0_n_5,icount_out0_carry__0_n_6,icount_out0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\icount_out_reg_n_0_[10] ,\icount_out_reg_n_0_[9] ,\icount_out_reg_n_0_[8] }),
        .O({NLW_icount_out0_carry__0_O_UNCONNECTED[7:4],icount_out0_carry__0_n_12,icount_out0_carry__0_n_13,icount_out0_carry__0_n_14,icount_out0_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,icount_out0_carry__0_i_1_n_0,icount_out0_carry__0_i_2_n_0,icount_out0_carry__0_i_3_n_0,icount_out0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry__0_i_1
       (.I0(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_2
       (.I0(\icount_out_reg_n_0_[10] ),
        .I1(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_3
       (.I0(\icount_out_reg_n_0_[9] ),
        .I1(\icount_out_reg_n_0_[10] ),
        .O(icount_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_4
       (.I0(\icount_out_reg_n_0_[8] ),
        .I1(\icount_out_reg_n_0_[9] ),
        .O(icount_out0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry_i_1
       (.I0(\icount_out_reg_n_0_[1] ),
        .O(icount_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_2
       (.I0(\icount_out_reg_n_0_[7] ),
        .I1(\icount_out_reg_n_0_[8] ),
        .O(icount_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_3
       (.I0(\icount_out_reg_n_0_[6] ),
        .I1(\icount_out_reg_n_0_[7] ),
        .O(icount_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_4
       (.I0(\icount_out_reg_n_0_[5] ),
        .I1(\icount_out_reg_n_0_[6] ),
        .O(icount_out0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_5
       (.I0(\icount_out_reg_n_0_[4] ),
        .I1(\icount_out_reg_n_0_[5] ),
        .O(icount_out0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_6
       (.I0(\icount_out_reg_n_0_[3] ),
        .I1(\icount_out_reg_n_0_[4] ),
        .O(icount_out0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_7
       (.I0(\icount_out_reg_n_0_[2] ),
        .I1(\icount_out_reg_n_0_[3] ),
        .O(icount_out0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_8
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(\icount_out_reg_n_0_[2] ),
        .O(icount_out0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h55555555AA6A6666)) 
    icount_out0_carry_i_9
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(counter_en_reg),
        .I2(icount_out0_carry_0),
        .I3(\FSM_sequential_access_cs_reg[1] ),
        .I4(\FSM_sequential_access_cs_reg[2] ),
        .I5(cs_ce_ld_enable_i),
        .O(icount_out0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h30020002FFFFFFFF)) 
    \icount_out[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\icount_out_reg[11]_0 [2]),
        .I2(\icount_out_reg[11]_0 [1]),
        .I3(\icount_out_reg[11]_0 [0]),
        .I4(s_axi_wvalid),
        .I5(\icount_out_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[10]_i_1 
       (.I0(icount_out0_carry__0_n_14),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hA0AAAAA2AAAAAAA2)) 
    \icount_out[11]_i_2 
       (.I0(icount_out0_carry__0_n_13),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'h00000000EAEE2A22)) 
    \icount_out[12]_i_1 
       (.I0(timeout_i),
        .I1(counter_en_reg),
        .I2(\icount_out_reg[12]_0 ),
        .I3(\FSM_sequential_access_cs_reg[2] ),
        .I4(icount_out0_carry__0_n_12),
        .I5(cs_ce_ld_enable_i),
        .O(\icount_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hB7B6)) 
    \icount_out[12]_i_3 
       (.I0(\icount_out_reg[11]_0 [2]),
        .I1(\icount_out_reg[11]_0 [0]),
        .I2(\icount_out_reg[11]_0 [1]),
        .I3(s_axi_awvalid),
        .O(\FSM_sequential_access_cs_reg[2] ));
  LUT5 #(
    .INIT(32'h000101FF)) 
    \icount_out[12]_i_5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[0]),
        .O(\bus2ip_addr_reg_reg[15] ));
  LUT3 #(
    .INIT(8'h02)) 
    \icount_out[12]_i_6 
       (.I0(\icount_out_reg[11]_0 [0]),
        .I1(drp_RdAck_r),
        .I2(axi_RdAck),
        .O(\FSM_sequential_access_cs_reg[0] ));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[1]_i_1 
       (.I0(icount_out0_carry_n_15),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[2]_i_1 
       (.I0(icount_out0_carry_n_14),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[3]_i_1 
       (.I0(icount_out0_carry_n_13),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[4]_i_1 
       (.I0(icount_out0_carry_n_12),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[5]_i_1 
       (.I0(icount_out0_carry_n_11),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[6]_i_1 
       (.I0(icount_out0_carry_n_10),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[7]_i_1 
       (.I0(icount_out0_carry_n_9),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[8]_i_1 
       (.I0(icount_out0_carry_n_8),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[9]_i_1 
       (.I0(icount_out0_carry__0_n_15),
        .I1(s_axi_arvalid),
        .I2(\icount_out_reg[11]_0 [2]),
        .I3(\icount_out_reg[11]_0 [1]),
        .I4(\icount_out_reg[11]_0 [0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[9]));
  FDRE \icount_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[0]),
        .Q(\icount_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icount_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[10]),
        .Q(\icount_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \icount_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[11]),
        .Q(\icount_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \icount_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\icount_out[12]_i_1_n_0 ),
        .Q(timeout_i),
        .R(1'b0));
  FDRE \icount_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[1]),
        .Q(\icount_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \icount_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[2]),
        .Q(\icount_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \icount_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[3]),
        .Q(\icount_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \icount_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[4]),
        .Q(\icount_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \icount_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[5]),
        .Q(\icount_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \icount_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[6]),
        .Q(\icount_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \icount_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[7]),
        .Q(\icount_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \icount_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[8]),
        .Q(\icount_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \icount_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_1 ),
        .D(p_1_in[9]),
        .Q(\icount_out_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_device_rom
   (\adc0_drpdi_reg[0] ,
    Q,
    \adc0_drpdi_reg[1] ,
    \adc0_drpdi_reg[2] ,
    \adc0_drpdi_reg[3] ,
    \adc0_drpdi_reg[4] ,
    \adc0_drpdi_reg[5] ,
    \adc0_drpdi_reg[6] ,
    \adc0_drpdi_reg[7] ,
    \adc0_drpdi_reg[8] ,
    \adc0_drpdi_reg[9] ,
    \adc0_drpdi_reg[10] ,
    \adc0_drpdi_reg[11] ,
    \adc0_drpdi_reg[12] ,
    \adc0_drpdi_reg[15] ,
    \adc0_drpdi_reg[15]_0 ,
    \adc0_drpdi_reg[15]_1 ,
    \adc0_drpaddr_reg[0] ,
    \adc0_drpaddr_reg[1] ,
    \adc0_drpaddr_reg[2] ,
    \adc0_drpaddr_reg[3] ,
    \adc0_drpaddr_reg[4] ,
    \adc0_drpaddr_reg[5] ,
    \adc0_drpaddr_reg[6] ,
    \adc0_drpaddr_reg[8] ,
    \adc0_drpaddr_reg[10] ,
    \adc0_drpaddr_reg[9] ,
    \data_reg[27]_0 ,
    \pll_state_machine.drpaddr_status_reg[6] ,
    \pll_state_machine.drpaddr_status_reg[3] ,
    \pll_state_machine.drpaddr_status_reg[3]_0 ,
    \pll_state_machine.drpaddr_status_reg[6]_0 ,
    \pll_state_machine.drpaddr_status_reg[10] ,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    E,
    \data_index_reg[6] ,
    D,
    dac0_drpaddr_tc,
    \data_reg[28]_0 ,
    \data_reg[27]_1 ,
    adc2_drpen_tc,
    dac2_drpen_tc,
    dac2_drpdi_tc,
    dac1_drpen_tc,
    adc1_drpen_tc,
    \data_reg[26]_0 ,
    dac3_drpdi_tc,
    dac3_drpen_tc,
    \data_reg[28]_1 ,
    adc3_drpen_tc,
    adc2_drpdi_tc,
    \data_reg[27]_2 ,
    adc0_drpen_tc,
    drp_den_reg,
    adc1_drpdi_tc,
    \data_reg[28]_2 ,
    adc3_drpdi_tc,
    \data_reg[27]_3 ,
    dac1_drpdi_tc,
    \data_reg[26]_1 ,
    \data_index_reg_rep[0] ,
    \data_index_reg_rep[0]_0 ,
    \data_index_reg_rep[0]_1 ,
    \data_index_reg_rep[0]_2 ,
    \data_index_reg_rep[0]_3 ,
    \data_index_reg_rep[0]_4 ,
    \data_index_reg_rep[0]_5 ,
    \data_index_reg_rep[0]_6 ,
    \data_index_reg_rep[0]_7 ,
    \data_index_reg_rep[0]_8 ,
    \data_index_reg_rep[0]_9 ,
    \data_index_reg_rep[0]_10 ,
    \data_index_reg_rep[0]_11 ,
    \data_index_reg_rep[0]_12 ,
    \data_index_reg_rep[0]_13 ,
    \data_index_reg_rep[0]_14 ,
    \data_index_reg_rep[0]_15 ,
    \data_index_reg_rep[0]_16 ,
    \data_index_reg_rep[0]_17 ,
    \data_index_reg_rep[0]_18 ,
    \data_index_reg_rep[0]_19 ,
    \data_index_reg_rep[0]_20 ,
    \data_index_reg_rep[0]_21 ,
    \data_index_reg_rep[0]_22 ,
    \data_index_reg_rep[0]_23 ,
    \data_index_reg_rep[0]_24 ,
    \data_index_reg_rep[0]_25 ,
    \data_index_reg_rep[0]_26 ,
    \data_index_reg_rep[0]_27 ,
    \data_index_reg_rep[0]_28 ,
    \data_index_reg_rep[0]_29 ,
    \data_index_reg_rep[0]_30 ,
    \data_index_reg_rep[0]_31 ,
    \data_index_reg_rep[0]_32 ,
    \data_index_reg_rep[0]_33 ,
    \data_index_reg_rep[0]_34 ,
    \data_index_reg_rep[0]_35 ,
    \data_index_reg_rep[0]_36 ,
    \data_index_reg_rep[0]_37 ,
    \data_index_reg_rep[0]_38 ,
    \data_index_reg_rep[0]_39 ,
    \data_index_reg_rep[0]_40 ,
    \data_index_reg_rep[0]_41 ,
    \data_index_reg_rep[0]_42 ,
    \data_index_reg_rep[0]_43 ,
    \data_index_reg_rep[0]_44 ,
    \data_index_reg_rep[0]_45 ,
    \data_index_reg_rep[0]_46 ,
    \data_index_reg_rep[0]_47 ,
    \data_index_reg_rep[0]_48 ,
    \data_index_reg_rep[0]_49 ,
    \data_index_reg_rep[0]_50 ,
    \data_index_reg_rep[1] ,
    \data_index_reg_rep[1]_0 ,
    rx0_u_adc,
    rx0_u_adc_0,
    rx0_u_adc_1,
    rx0_u_adc_2,
    rx0_u_adc_3,
    rx0_u_adc_4,
    tx0_u_dac,
    tx0_u_dac_0,
    rx1_u_adc,
    rx1_u_adc_0,
    tile_config_drp_arb_gnt_i,
    rx2_u_adc,
    rx2_u_adc_0,
    tile_config_drp_arb_gnt_i_0,
    rx3_u_adc,
    rx3_u_adc_0,
    tile_config_drp_arb_gnt_i_1,
    tx1_u_dac,
    tx1_u_dac_0,
    tile_config_drp_arb_gnt_i_2,
    tx2_u_dac,
    tx2_u_dac_0,
    tile_config_drp_arb_gnt_i_3,
    \FSM_onehot_tc_sm_state_reg[0] ,
    tc_sm_state20_out,
    \FSM_onehot_tc_sm_state_reg[0]_0 ,
    \FSM_onehot_tc_sm_state_reg[6] ,
    \data_index_reg_rep[0]_51 ,
    \data_index_reg_rep[0]_52 ,
    adc1_drprdy_tc,
    adc3_drprdy_tc,
    adc0_drprdy_tc,
    adc2_drprdy_tc,
    dac1_drprdy_tc,
    tile_config_drp_drdy,
    dac0_drprdy_tc,
    dac2_drprdy_tc,
    \FSM_onehot_tc_sm_state_reg[4]_i_2_0 ,
    \FSM_onehot_tc_sm_state_reg[4]_i_2_1 ,
    p_0_in,
    \FSM_onehot_tc_sm_state_reg[4]_i_2_2 ,
    \FSM_onehot_tc_sm_state_reg[4]_i_2_3 ,
    \FSM_onehot_tc_sm_state_reg[4]_i_2_4 ,
    \FSM_onehot_tc_sm_state_reg[4]_i_2_5 ,
    \FSM_onehot_tc_sm_state_reg[4]_i_2_6 ,
    \data_reg[28]_3 ,
    \data_reg[28]_4 ,
    s_axi_aclk);
  output \adc0_drpdi_reg[0] ;
  output [24:0]Q;
  output \adc0_drpdi_reg[1] ;
  output \adc0_drpdi_reg[2] ;
  output \adc0_drpdi_reg[3] ;
  output \adc0_drpdi_reg[4] ;
  output \adc0_drpdi_reg[5] ;
  output \adc0_drpdi_reg[6] ;
  output \adc0_drpdi_reg[7] ;
  output \adc0_drpdi_reg[8] ;
  output \adc0_drpdi_reg[9] ;
  output \adc0_drpdi_reg[10] ;
  output \adc0_drpdi_reg[11] ;
  output \adc0_drpdi_reg[12] ;
  output \adc0_drpdi_reg[15] ;
  output \adc0_drpdi_reg[15]_0 ;
  output \adc0_drpdi_reg[15]_1 ;
  output \adc0_drpaddr_reg[0] ;
  output \adc0_drpaddr_reg[1] ;
  output \adc0_drpaddr_reg[2] ;
  output \adc0_drpaddr_reg[3] ;
  output \adc0_drpaddr_reg[4] ;
  output \adc0_drpaddr_reg[5] ;
  output \adc0_drpaddr_reg[6] ;
  output \adc0_drpaddr_reg[8] ;
  output \adc0_drpaddr_reg[10] ;
  output \adc0_drpaddr_reg[9] ;
  output \data_reg[27]_0 ;
  output \pll_state_machine.drpaddr_status_reg[6] ;
  output \pll_state_machine.drpaddr_status_reg[3] ;
  output \pll_state_machine.drpaddr_status_reg[3]_0 ;
  output \pll_state_machine.drpaddr_status_reg[6]_0 ;
  output \pll_state_machine.drpaddr_status_reg[10] ;
  output \FSM_onehot_state_reg[1] ;
  output \FSM_onehot_state_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_1 ;
  output \FSM_onehot_state_reg[1]_2 ;
  output \FSM_onehot_state_reg[1]_3 ;
  output [0:0]E;
  output [0:0]\data_index_reg[6] ;
  output [2:0]D;
  output [0:0]dac0_drpaddr_tc;
  output \data_reg[28]_0 ;
  output \data_reg[27]_1 ;
  output adc2_drpen_tc;
  output dac2_drpen_tc;
  output [15:0]dac2_drpdi_tc;
  output dac1_drpen_tc;
  output adc1_drpen_tc;
  output \data_reg[26]_0 ;
  output [15:0]dac3_drpdi_tc;
  output dac3_drpen_tc;
  output \data_reg[28]_1 ;
  output adc3_drpen_tc;
  output [15:0]adc2_drpdi_tc;
  output \data_reg[27]_2 ;
  output adc0_drpen_tc;
  output drp_den_reg;
  output [15:0]adc1_drpdi_tc;
  output \data_reg[28]_2 ;
  output [15:0]adc3_drpdi_tc;
  output \data_reg[27]_3 ;
  output [15:0]dac1_drpdi_tc;
  output \data_reg[26]_1 ;
  output \data_index_reg_rep[0] ;
  output \data_index_reg_rep[0]_0 ;
  output \data_index_reg_rep[0]_1 ;
  output \data_index_reg_rep[0]_2 ;
  output \data_index_reg_rep[0]_3 ;
  output \data_index_reg_rep[0]_4 ;
  output \data_index_reg_rep[0]_5 ;
  output \data_index_reg_rep[0]_6 ;
  output \data_index_reg_rep[0]_7 ;
  output \data_index_reg_rep[0]_8 ;
  output \data_index_reg_rep[0]_9 ;
  output \data_index_reg_rep[0]_10 ;
  output \data_index_reg_rep[0]_11 ;
  output \data_index_reg_rep[0]_12 ;
  output \data_index_reg_rep[0]_13 ;
  output \data_index_reg_rep[0]_14 ;
  output \data_index_reg_rep[0]_15 ;
  output \data_index_reg_rep[0]_16 ;
  output \data_index_reg_rep[0]_17 ;
  output \data_index_reg_rep[0]_18 ;
  output \data_index_reg_rep[0]_19 ;
  output \data_index_reg_rep[0]_20 ;
  output \data_index_reg_rep[0]_21 ;
  output \data_index_reg_rep[0]_22 ;
  output \data_index_reg_rep[0]_23 ;
  output \data_index_reg_rep[0]_24 ;
  output \data_index_reg_rep[0]_25 ;
  output \data_index_reg_rep[0]_26 ;
  output \data_index_reg_rep[0]_27 ;
  output \data_index_reg_rep[0]_28 ;
  output \data_index_reg_rep[0]_29 ;
  output \data_index_reg_rep[0]_30 ;
  output \data_index_reg_rep[0]_31 ;
  output \data_index_reg_rep[0]_32 ;
  output \data_index_reg_rep[0]_33 ;
  output \data_index_reg_rep[0]_34 ;
  output \data_index_reg_rep[0]_35 ;
  output \data_index_reg_rep[0]_36 ;
  output \data_index_reg_rep[0]_37 ;
  output \data_index_reg_rep[0]_38 ;
  output \data_index_reg_rep[0]_39 ;
  output \data_index_reg_rep[0]_40 ;
  output \data_index_reg_rep[0]_41 ;
  output \data_index_reg_rep[0]_42 ;
  output \data_index_reg_rep[0]_43 ;
  output \data_index_reg_rep[0]_44 ;
  output \data_index_reg_rep[0]_45 ;
  output \data_index_reg_rep[0]_46 ;
  output \data_index_reg_rep[0]_47 ;
  output \data_index_reg_rep[0]_48 ;
  output \data_index_reg_rep[0]_49 ;
  output \data_index_reg_rep[0]_50 ;
  output \data_index_reg_rep[1] ;
  output \data_index_reg_rep[1]_0 ;
  input [13:0]rx0_u_adc;
  input [1:0]rx0_u_adc_0;
  input [15:0]rx0_u_adc_1;
  input [9:0]rx0_u_adc_2;
  input [8:0]rx0_u_adc_3;
  input rx0_u_adc_4;
  input [1:0]tx0_u_dac;
  input [2:0]tx0_u_dac_0;
  input [0:0]rx1_u_adc;
  input rx1_u_adc_0;
  input tile_config_drp_arb_gnt_i;
  input [0:0]rx2_u_adc;
  input rx2_u_adc_0;
  input tile_config_drp_arb_gnt_i_0;
  input [0:0]rx3_u_adc;
  input rx3_u_adc_0;
  input tile_config_drp_arb_gnt_i_1;
  input [0:0]tx1_u_dac;
  input tx1_u_dac_0;
  input tile_config_drp_arb_gnt_i_2;
  input [0:0]tx2_u_dac;
  input tx2_u_dac_0;
  input tile_config_drp_arb_gnt_i_3;
  input \FSM_onehot_tc_sm_state_reg[0] ;
  input tc_sm_state20_out;
  input \FSM_onehot_tc_sm_state_reg[0]_0 ;
  input [6:0]\FSM_onehot_tc_sm_state_reg[6] ;
  input \data_index_reg_rep[0]_51 ;
  input [1:0]\data_index_reg_rep[0]_52 ;
  input adc1_drprdy_tc;
  input adc3_drprdy_tc;
  input adc0_drprdy_tc;
  input adc2_drprdy_tc;
  input dac1_drprdy_tc;
  input tile_config_drp_drdy;
  input dac0_drprdy_tc;
  input dac2_drprdy_tc;
  input \FSM_onehot_tc_sm_state_reg[4]_i_2_0 ;
  input \FSM_onehot_tc_sm_state_reg[4]_i_2_1 ;
  input p_0_in;
  input \FSM_onehot_tc_sm_state_reg[4]_i_2_2 ;
  input \FSM_onehot_tc_sm_state_reg[4]_i_2_3 ;
  input \FSM_onehot_tc_sm_state_reg[4]_i_2_4 ;
  input \FSM_onehot_tc_sm_state_reg[4]_i_2_5 ;
  input \FSM_onehot_tc_sm_state_reg[4]_i_2_6 ;
  input [5:0]\data_reg[28]_3 ;
  input [27:0]\data_reg[28]_4 ;
  input s_axi_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire \FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_tc_sm_state[4]_i_3_n_0 ;
  wire \FSM_onehot_tc_sm_state[4]_i_4_n_0 ;
  wire \FSM_onehot_tc_sm_state[6]_i_7_n_0 ;
  wire \FSM_onehot_tc_sm_state[6]_i_8_n_0 ;
  wire \FSM_onehot_tc_sm_state_reg[0] ;
  wire \FSM_onehot_tc_sm_state_reg[0]_0 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_0 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_1 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_2 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_3 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_4 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_5 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_6 ;
  wire \FSM_onehot_tc_sm_state_reg[4]_i_2_n_0 ;
  wire [6:0]\FSM_onehot_tc_sm_state_reg[6] ;
  wire [24:0]Q;
  wire \adc0_drpaddr_reg[0] ;
  wire \adc0_drpaddr_reg[10] ;
  wire \adc0_drpaddr_reg[1] ;
  wire \adc0_drpaddr_reg[2] ;
  wire \adc0_drpaddr_reg[3] ;
  wire \adc0_drpaddr_reg[4] ;
  wire \adc0_drpaddr_reg[5] ;
  wire \adc0_drpaddr_reg[6] ;
  wire \adc0_drpaddr_reg[8] ;
  wire \adc0_drpaddr_reg[9] ;
  wire \adc0_drpdi_reg[0] ;
  wire \adc0_drpdi_reg[10] ;
  wire \adc0_drpdi_reg[11] ;
  wire \adc0_drpdi_reg[12] ;
  wire \adc0_drpdi_reg[15] ;
  wire \adc0_drpdi_reg[15]_0 ;
  wire \adc0_drpdi_reg[15]_1 ;
  wire \adc0_drpdi_reg[1] ;
  wire \adc0_drpdi_reg[2] ;
  wire \adc0_drpdi_reg[3] ;
  wire \adc0_drpdi_reg[4] ;
  wire \adc0_drpdi_reg[5] ;
  wire \adc0_drpdi_reg[6] ;
  wire \adc0_drpdi_reg[7] ;
  wire \adc0_drpdi_reg[8] ;
  wire \adc0_drpdi_reg[9] ;
  wire adc0_drpen_tc;
  wire adc0_drprdy_tc;
  wire [15:0]adc1_drpdi_tc;
  wire adc1_drpen_tc;
  wire adc1_drprdy_tc;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_tc;
  wire adc2_drprdy_tc;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_tc;
  wire adc3_drprdy_tc;
  wire [0:0]dac0_drpaddr_tc;
  wire dac0_drprdy_tc;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_tc;
  wire dac1_drprdy_tc;
  wire [15:0]dac2_drpdi_tc;
  wire dac2_drpen_tc;
  wire dac2_drprdy_tc;
  wire [15:0]dac3_drpdi_tc;
  wire dac3_drpen_tc;
  wire \data_index[6]_i_3_n_0 ;
  wire \data_index[6]_i_6_n_0 ;
  wire \data_index[6]_i_7_n_0 ;
  wire [0:0]\data_index_reg[6] ;
  wire \data_index_reg[6]_i_4_n_0 ;
  wire \data_index_reg_rep[0] ;
  wire \data_index_reg_rep[0]_0 ;
  wire \data_index_reg_rep[0]_1 ;
  wire \data_index_reg_rep[0]_10 ;
  wire \data_index_reg_rep[0]_11 ;
  wire \data_index_reg_rep[0]_12 ;
  wire \data_index_reg_rep[0]_13 ;
  wire \data_index_reg_rep[0]_14 ;
  wire \data_index_reg_rep[0]_15 ;
  wire \data_index_reg_rep[0]_16 ;
  wire \data_index_reg_rep[0]_17 ;
  wire \data_index_reg_rep[0]_18 ;
  wire \data_index_reg_rep[0]_19 ;
  wire \data_index_reg_rep[0]_2 ;
  wire \data_index_reg_rep[0]_20 ;
  wire \data_index_reg_rep[0]_21 ;
  wire \data_index_reg_rep[0]_22 ;
  wire \data_index_reg_rep[0]_23 ;
  wire \data_index_reg_rep[0]_24 ;
  wire \data_index_reg_rep[0]_25 ;
  wire \data_index_reg_rep[0]_26 ;
  wire \data_index_reg_rep[0]_27 ;
  wire \data_index_reg_rep[0]_28 ;
  wire \data_index_reg_rep[0]_29 ;
  wire \data_index_reg_rep[0]_3 ;
  wire \data_index_reg_rep[0]_30 ;
  wire \data_index_reg_rep[0]_31 ;
  wire \data_index_reg_rep[0]_32 ;
  wire \data_index_reg_rep[0]_33 ;
  wire \data_index_reg_rep[0]_34 ;
  wire \data_index_reg_rep[0]_35 ;
  wire \data_index_reg_rep[0]_36 ;
  wire \data_index_reg_rep[0]_37 ;
  wire \data_index_reg_rep[0]_38 ;
  wire \data_index_reg_rep[0]_39 ;
  wire \data_index_reg_rep[0]_4 ;
  wire \data_index_reg_rep[0]_40 ;
  wire \data_index_reg_rep[0]_41 ;
  wire \data_index_reg_rep[0]_42 ;
  wire \data_index_reg_rep[0]_43 ;
  wire \data_index_reg_rep[0]_44 ;
  wire \data_index_reg_rep[0]_45 ;
  wire \data_index_reg_rep[0]_46 ;
  wire \data_index_reg_rep[0]_47 ;
  wire \data_index_reg_rep[0]_48 ;
  wire \data_index_reg_rep[0]_49 ;
  wire \data_index_reg_rep[0]_5 ;
  wire \data_index_reg_rep[0]_50 ;
  wire \data_index_reg_rep[0]_51 ;
  wire [1:0]\data_index_reg_rep[0]_52 ;
  wire \data_index_reg_rep[0]_6 ;
  wire \data_index_reg_rep[0]_7 ;
  wire \data_index_reg_rep[0]_8 ;
  wire \data_index_reg_rep[0]_9 ;
  wire \data_index_reg_rep[1] ;
  wire \data_index_reg_rep[1]_0 ;
  wire \data_reg[26]_0 ;
  wire \data_reg[26]_1 ;
  wire \data_reg[27]_0 ;
  wire \data_reg[27]_1 ;
  wire \data_reg[27]_2 ;
  wire \data_reg[27]_3 ;
  wire \data_reg[28]_0 ;
  wire \data_reg[28]_1 ;
  wire \data_reg[28]_2 ;
  wire [5:0]\data_reg[28]_3 ;
  wire [27:0]\data_reg[28]_4 ;
  wire drp_den_reg;
  wire p_0_in;
  wire \pll_state_machine.drpaddr_status_reg[10] ;
  wire \pll_state_machine.drpaddr_status_reg[3] ;
  wire \pll_state_machine.drpaddr_status_reg[3]_0 ;
  wire \pll_state_machine.drpaddr_status_reg[6] ;
  wire \pll_state_machine.drpaddr_status_reg[6]_0 ;
  wire [13:0]rx0_u_adc;
  wire [1:0]rx0_u_adc_0;
  wire [15:0]rx0_u_adc_1;
  wire [9:0]rx0_u_adc_2;
  wire [8:0]rx0_u_adc_3;
  wire rx0_u_adc_4;
  wire rx0_u_adc_i_95_n_0;
  wire rx0_u_adc_i_97_n_0;
  wire [0:0]rx1_u_adc;
  wire rx1_u_adc_0;
  wire [0:0]rx2_u_adc;
  wire rx2_u_adc_0;
  wire [0:0]rx3_u_adc;
  wire rx3_u_adc_0;
  wire rx3_u_adc_i_53_n_0;
  wire s_axi_aclk;
  wire tc_sm_state20_out;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_i_0;
  wire tile_config_drp_arb_gnt_i_1;
  wire tile_config_drp_arb_gnt_i_2;
  wire tile_config_drp_arb_gnt_i_3;
  wire tile_config_drp_drdy;
  wire [2:0]tile_index;
  wire [1:0]tx0_u_dac;
  wire [2:0]tx0_u_dac_0;
  wire [0:0]tx1_u_dac;
  wire tx1_u_dac_0;
  wire tx1_u_dac_i_53_n_0;
  wire [0:0]tx2_u_dac;
  wire tx2_u_dac_0;
  wire tx2_u_dac_i_53_n_0;

  LUT6 #(
    .INIT(64'hF0FFFFFFF0F2F2F2)) 
    \FSM_onehot_tc_sm_state[2]_i_1 
       (.I0(\FSM_onehot_tc_sm_state_reg[6] [3]),
        .I1(\FSM_onehot_tc_sm_state_reg[4]_i_2_n_0 ),
        .I2(\FSM_onehot_tc_sm_state_reg[6] [1]),
        .I3(\data_index_reg_rep[0]_52 [0]),
        .I4(\data_index_reg_rep[0]_52 [1]),
        .I5(\FSM_onehot_tc_sm_state_reg[6] [5]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_tc_sm_state[4]_i_1 
       (.I0(\FSM_onehot_tc_sm_state_reg[6] [3]),
        .I1(\FSM_onehot_tc_sm_state_reg[4]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FSM_onehot_tc_sm_state[4]_i_3 
       (.I0(\FSM_onehot_tc_sm_state_reg[4]_i_2_0 ),
        .I1(\FSM_onehot_tc_sm_state_reg[4]_i_2_1 ),
        .I2(p_0_in),
        .I3(tile_index[0]),
        .I4(tile_index[1]),
        .I5(\FSM_onehot_tc_sm_state_reg[4]_i_2_2 ),
        .O(\FSM_onehot_tc_sm_state[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FSM_onehot_tc_sm_state[4]_i_4 
       (.I0(\FSM_onehot_tc_sm_state_reg[4]_i_2_3 ),
        .I1(\FSM_onehot_tc_sm_state_reg[4]_i_2_4 ),
        .I2(\FSM_onehot_tc_sm_state_reg[4]_i_2_5 ),
        .I3(tile_index[0]),
        .I4(tile_index[1]),
        .I5(\FSM_onehot_tc_sm_state_reg[4]_i_2_6 ),
        .O(\FSM_onehot_tc_sm_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \FSM_onehot_tc_sm_state[6]_i_2 
       (.I0(\FSM_onehot_tc_sm_state_reg[0] ),
        .I1(tc_sm_state20_out),
        .I2(\FSM_onehot_tc_sm_state_reg[0]_0 ),
        .I3(\FSM_onehot_tc_sm_state_reg[6] [3]),
        .I4(\FSM_onehot_tc_sm_state_reg[6] [2]),
        .I5(\FSM_onehot_tc_sm_state[6]_i_7_n_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \FSM_onehot_tc_sm_state[6]_i_3 
       (.I0(\FSM_onehot_tc_sm_state[6]_i_8_n_0 ),
        .I1(\FSM_onehot_tc_sm_state_reg[6] [6]),
        .I2(\FSM_onehot_tc_sm_state_reg[6] [5]),
        .I3(\data_index_reg_rep[0]_52 [1]),
        .I4(\data_index_reg_rep[0]_52 [0]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \FSM_onehot_tc_sm_state[6]_i_7 
       (.I0(\FSM_onehot_tc_sm_state_reg[6] [6]),
        .I1(\FSM_onehot_tc_sm_state_reg[6] [0]),
        .I2(\FSM_onehot_tc_sm_state_reg[6] [4]),
        .I3(\data_index_reg[6]_i_4_n_0 ),
        .I4(\FSM_onehot_tc_sm_state_reg[6] [5]),
        .O(\FSM_onehot_tc_sm_state[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_tc_sm_state[6]_i_8 
       (.I0(\FSM_onehot_tc_sm_state_reg[4]_i_2_n_0 ),
        .I1(\FSM_onehot_tc_sm_state_reg[6] [3]),
        .I2(\data_index_reg_rep[0]_52 [1]),
        .I3(\data_index_reg_rep[0]_52 [0]),
        .I4(\FSM_onehot_tc_sm_state_reg[0] ),
        .I5(\FSM_onehot_tc_sm_state_reg[6] [0]),
        .O(\FSM_onehot_tc_sm_state[6]_i_8_n_0 ));
  MUXF7 \FSM_onehot_tc_sm_state_reg[4]_i_2 
       (.I0(\FSM_onehot_tc_sm_state[4]_i_3_n_0 ),
        .I1(\FSM_onehot_tc_sm_state[4]_i_4_n_0 ),
        .O(\FSM_onehot_tc_sm_state_reg[4]_i_2_n_0 ),
        .S(tile_index[2]));
  LUT6 #(
    .INIT(64'hEEFEFEFEEEEEEEEE)) 
    \data_index[6]_i_1 
       (.I0(\data_index_reg_rep[0]_51 ),
        .I1(\data_index[6]_i_3_n_0 ),
        .I2(\data_index_reg[6]_i_4_n_0 ),
        .I3(\data_index_reg_rep[0]_52 [1]),
        .I4(\data_index_reg_rep[0]_52 [0]),
        .I5(\FSM_onehot_tc_sm_state_reg[6] [5]),
        .O(\data_index_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \data_index[6]_i_3 
       (.I0(\FSM_onehot_tc_sm_state_reg[6] [3]),
        .I1(\data_index_reg_rep[0]_52 [0]),
        .I2(\data_index_reg_rep[0]_52 [1]),
        .I3(\FSM_onehot_tc_sm_state_reg[4]_i_2_n_0 ),
        .O(\data_index[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \data_index[6]_i_6 
       (.I0(adc1_drprdy_tc),
        .I1(adc3_drprdy_tc),
        .I2(adc0_drprdy_tc),
        .I3(tile_index[0]),
        .I4(tile_index[1]),
        .I5(adc2_drprdy_tc),
        .O(\data_index[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \data_index[6]_i_7 
       (.I0(dac1_drprdy_tc),
        .I1(tile_config_drp_drdy),
        .I2(dac0_drprdy_tc),
        .I3(tile_index[0]),
        .I4(tile_index[1]),
        .I5(dac2_drprdy_tc),
        .O(\data_index[6]_i_7_n_0 ));
  MUXF7 \data_index_reg[6]_i_4 
       (.I0(\data_index[6]_i_6_n_0 ),
        .I1(\data_index[6]_i_7_n_0 ),
        .O(\data_index_reg[6]_i_4_n_0 ),
        .S(tile_index[2]));
  FDRE \data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [25]),
        .Q(tile_index[0]),
        .R(1'b0));
  FDRE \data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [26]),
        .Q(tile_index[1]),
        .R(1'b0));
  FDRE \data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [27]),
        .Q(tile_index[2]),
        .R(1'b0));
  FDRE \data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_4 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE00550EA86051B80)) 
    g0_b0
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0] ));
  LUT6 #(
    .INIT(64'h8200E1870CC82A08)) 
    g0_b1
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_0 ));
  LUT6 #(
    .INIT(64'h8028800400201A00)) 
    g0_b10
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_9 ));
  LUT6 #(
    .INIT(64'h8010040020215A00)) 
    g0_b11
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_10 ));
  LUT6 #(
    .INIT(64'h0100000000231C04)) 
    g0_b13
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_11 ));
  LUT6 #(
    .INIT(64'h0000800400235800)) 
    g0_b14
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_12 ));
  LUT6 #(
    .INIT(64'h0010C00600200800)) 
    g0_b15
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_13 ));
  LUT6 #(
    .INIT(64'h4242D516A8665509)) 
    g0_b16
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_14 ));
  LUT6 #(
    .INIT(64'hE345086842839F8D)) 
    g0_b17
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_15 ));
  LUT6 #(
    .INIT(64'hE68680340028E79A)) 
    g0_b18
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_16 ));
  LUT6 #(
    .INIT(64'h843B2819403B0610)) 
    g0_b19
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_17 ));
  LUT6 #(
    .INIT(64'h80024C1020242A00)) 
    g0_b2
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_1 ));
  LUT6 #(
    .INIT(64'h0A03F99FCDC4F828)) 
    g0_b20
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_18 ));
  LUT6 #(
    .INIT(64'h01F83E01F1F80007)) 
    g0_b21
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_19 ));
  LUT6 #(
    .INIT(64'h0001F00F80000000)) 
    g0_b22
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_20 ));
  LUT6 #(
    .INIT(64'hFFFFFFC001FFFFFF)) 
    g0_b24
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_21 ));
  LUT6 #(
    .INIT(64'hFFF8000001FFFFFF)) 
    g0_b25
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_22 ));
  LUT6 #(
    .INIT(64'h0028000000000000)) 
    g0_b26
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_23 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    g0_b27
       (.I0(\data_reg[28]_3 [1]),
        .I1(\data_reg[28]_3 [2]),
        .I2(\data_reg[28]_3 [3]),
        .I3(\data_reg[28]_3 [4]),
        .I4(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[1]_0 ));
  LUT5 #(
    .INIT(32'hF8000000)) 
    g0_b28
       (.I0(\data_reg[28]_3 [1]),
        .I1(\data_reg[28]_3 [2]),
        .I2(\data_reg[28]_3 [3]),
        .I3(\data_reg[28]_3 [4]),
        .I4(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[1] ));
  LUT6 #(
    .INIT(64'h0002911408268800)) 
    g0_b3
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_2 ));
  LUT6 #(
    .INIT(64'hEA02101080A00BA8)) 
    g0_b4
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_3 ));
  LUT6 #(
    .INIT(64'h80001C00E0ED1A00)) 
    g0_b5
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_4 ));
  LUT6 #(
    .INIT(64'h0400D00681601810)) 
    g0_b6
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_5 ));
  LUT6 #(
    .INIT(64'h1010500280301C40)) 
    g0_b7
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_6 ));
  LUT6 #(
    .INIT(64'hA0205442A2201A80)) 
    g0_b8
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_7 ));
  LUT6 #(
    .INIT(64'h0028000000311800)) 
    g0_b9
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000027606152)) 
    g1_b0
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_24 ));
  LUT6 #(
    .INIT(64'h000000000100921E)) 
    g1_b1
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_25 ));
  LUT6 #(
    .INIT(64'h0000000040002816)) 
    g1_b10
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_34 ));
  LUT6 #(
    .INIT(64'h0000000083040C56)) 
    g1_b11
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_35 ));
  LUT6 #(
    .INIT(64'h00000000000008D6)) 
    g1_b12
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_36 ));
  LUT6 #(
    .INIT(64'h00000000438008C7)) 
    g1_b13
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_37 ));
  LUT6 #(
    .INIT(64'h0000000002000CD6)) 
    g1_b14
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_38 ));
  LUT6 #(
    .INIT(64'h0000000001800C02)) 
    g1_b15
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_39 ));
  LUT6 #(
    .INIT(64'h0000000029D51995)) 
    g1_b16
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_40 ));
  LUT6 #(
    .INIT(64'h00000000250060E7)) 
    g1_b17
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_41 ));
  LUT6 #(
    .INIT(64'h000000003E000A39)) 
    g1_b18
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_42 ));
  LUT6 #(
    .INIT(64'h00000001C8000EC1)) 
    g1_b19
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_43 ));
  LUT6 #(
    .INIT(64'h000000001204190E)) 
    g1_b2
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_26 ));
  LUT6 #(
    .INIT(64'h000000000399B13E)) 
    g1_b20
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_44 ));
  LUT6 #(
    .INIT(64'h00000001C7FE3E00)) 
    g1_b21
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_45 ));
  LUT6 #(
    .INIT(64'h0000000007E00000)) 
    g1_b22
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_46 ));
  LUT6 #(
    .INIT(64'h00000001C0003FFF)) 
    g1_b25
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_47 ));
  LUT6 #(
    .INIT(64'h0000000140000000)) 
    g1_b26
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_48 ));
  LUT6 #(
    .INIT(64'h0000000180000000)) 
    g1_b27
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_49 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    g1_b28
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_50 ));
  LUT6 #(
    .INIT(64'h00000000002089A6)) 
    g1_b3
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_27 ));
  LUT6 #(
    .INIT(64'h0000000001000A02)) 
    g1_b4
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_28 ));
  LUT6 #(
    .INIT(64'h0000000000043942)) 
    g1_b5
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_29 ));
  LUT6 #(
    .INIT(64'h0000000003103802)) 
    g1_b6
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_30 ));
  LUT6 #(
    .INIT(64'h0000000080003C07)) 
    g1_b7
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_31 ));
  LUT6 #(
    .INIT(64'h0000000180045816)) 
    g1_b8
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_32 ));
  LUT6 #(
    .INIT(64'h0000000003001C56)) 
    g1_b9
       (.I0(\data_reg[28]_3 [0]),
        .I1(\data_reg[28]_3 [1]),
        .I2(\data_reg[28]_3 [2]),
        .I3(\data_reg[28]_3 [3]),
        .I4(\data_reg[28]_3 [4]),
        .I5(\data_reg[28]_3 [5]),
        .O(\data_index_reg_rep[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    rx0_u_adc_i_36
       (.I0(tile_index[1]),
        .I1(rx0_u_adc_4),
        .I2(tile_index[0]),
        .I3(tile_index[2]),
        .O(adc0_drpen_tc));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_37
       (.I0(rx0_u_adc_2[9]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[24]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[8]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[10] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_39
       (.I0(rx0_u_adc_2[8]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[24]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[7]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[9] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_41
       (.I0(rx0_u_adc_2[7]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[23]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[6]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[8] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_43
       (.I0(rx0_u_adc_2[6]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[22]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[5]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[6] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_45
       (.I0(rx0_u_adc_2[5]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[21]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[4]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[5] ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    rx0_u_adc_i_47
       (.I0(rx0_u_adc_2[4]),
        .I1(rx0_u_adc_0[0]),
        .I2(tile_index[0]),
        .I3(tile_index[1]),
        .I4(tile_index[2]),
        .I5(Q[20]),
        .O(\adc0_drpaddr_reg[4] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_48
       (.I0(rx0_u_adc_2[3]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[19]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[3]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[3] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_50
       (.I0(rx0_u_adc_2[2]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[18]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[2]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[2] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_52
       (.I0(rx0_u_adc_2[1]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[17]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[1]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[1] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_54
       (.I0(rx0_u_adc_2[0]),
        .I1(rx0_u_adc_i_95_n_0),
        .I2(Q[16]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_3[0]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpaddr_reg[0] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_61
       (.I0(rx0_u_adc[13]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[15]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[15]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_63
       (.I0(rx0_u_adc[13]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[14]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[14]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_65
       (.I0(rx0_u_adc[13]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[13]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[13]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[15] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_67
       (.I0(rx0_u_adc[12]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[12]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[12]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[12] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_69
       (.I0(rx0_u_adc[11]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[11]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[11]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[11] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_71
       (.I0(rx0_u_adc[10]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[10]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[10]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[10] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_73
       (.I0(rx0_u_adc[9]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[9]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[9]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[9] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_75
       (.I0(rx0_u_adc[8]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[8]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[8]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[8] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_77
       (.I0(rx0_u_adc[7]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[7]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[7]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[7] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_79
       (.I0(rx0_u_adc[6]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[6]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[6]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[6] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_83
       (.I0(rx0_u_adc[5]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[5]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[5]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[5] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_86
       (.I0(rx0_u_adc[4]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[4]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[4]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[4] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_87
       (.I0(rx0_u_adc[3]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[3]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[3]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[3] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_89
       (.I0(rx0_u_adc[2]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[2]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[2]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[2] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_91
       (.I0(rx0_u_adc[1]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[1]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[1]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[1] ));
  LUT6 #(
    .INIT(64'hAA00AA00C0FFC000)) 
    rx0_u_adc_i_93
       (.I0(rx0_u_adc[0]),
        .I1(rx0_u_adc_i_97_n_0),
        .I2(Q[0]),
        .I3(rx0_u_adc_0[1]),
        .I4(rx0_u_adc_1[0]),
        .I5(rx0_u_adc_0[0]),
        .O(\adc0_drpdi_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h01)) 
    rx0_u_adc_i_95
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .O(rx0_u_adc_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h01)) 
    rx0_u_adc_i_97
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .O(rx0_u_adc_i_97_n_0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    rx1_u_adc_i_30
       (.I0(rx1_u_adc),
        .I1(rx1_u_adc_0),
        .I2(tile_index[2]),
        .I3(rx0_u_adc_4),
        .I4(tx1_u_dac_i_53_n_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(\FSM_onehot_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    rx1_u_adc_i_31
       (.I0(tile_index[2]),
        .I1(rx0_u_adc_4),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(adc1_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h10)) 
    rx1_u_adc_i_35
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .O(\data_reg[28]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_37
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[15]),
        .O(adc1_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_38
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[14]),
        .O(adc1_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_39
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[13]),
        .O(adc1_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_40
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[12]),
        .O(adc1_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_41
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[11]),
        .O(adc1_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_42
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[10]),
        .O(adc1_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_43
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[9]),
        .O(adc1_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_44
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[8]),
        .O(adc1_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_45
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[7]),
        .O(adc1_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_46
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[6]),
        .O(adc1_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_47
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[5]),
        .O(adc1_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_48
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[4]),
        .O(adc1_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_49
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[3]),
        .O(adc1_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_50
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[2]),
        .O(adc1_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_51
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[1]),
        .O(adc1_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_52
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[0]),
        .O(adc1_drpdi_tc[0]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    rx2_u_adc_i_30
       (.I0(rx2_u_adc),
        .I1(rx2_u_adc_0),
        .I2(tile_index[2]),
        .I3(rx0_u_adc_4),
        .I4(tx2_u_dac_i_53_n_0),
        .I5(tile_config_drp_arb_gnt_i_0),
        .O(\FSM_onehot_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    rx2_u_adc_i_31
       (.I0(tile_index[2]),
        .I1(rx0_u_adc_4),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(adc2_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rx2_u_adc_i_35
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .O(\data_reg[27]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_37
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[15]),
        .O(adc2_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_38
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[14]),
        .O(adc2_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_39
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[13]),
        .O(adc2_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_40
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[12]),
        .O(adc2_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_41
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[11]),
        .O(adc2_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_42
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[10]),
        .O(adc2_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_43
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[9]),
        .O(adc2_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_44
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[8]),
        .O(adc2_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_45
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[7]),
        .O(adc2_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_46
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[6]),
        .O(adc2_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_47
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[5]),
        .O(adc2_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_48
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[4]),
        .O(adc2_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_49
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[3]),
        .O(adc2_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_50
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[2]),
        .O(adc2_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_51
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[1]),
        .O(adc2_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx2_u_adc_i_52
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(Q[0]),
        .O(adc2_drpdi_tc[0]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    rx3_u_adc_i_30
       (.I0(rx3_u_adc),
        .I1(rx3_u_adc_0),
        .I2(tile_index[2]),
        .I3(rx0_u_adc_4),
        .I4(rx3_u_adc_i_53_n_0),
        .I5(tile_config_drp_arb_gnt_i_1),
        .O(\FSM_onehot_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_31
       (.I0(tile_index[2]),
        .I1(rx0_u_adc_4),
        .I2(tile_index[0]),
        .I3(tile_index[1]),
        .O(adc3_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rx3_u_adc_i_35
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .O(\data_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_37
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[15]),
        .O(adc3_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_38
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[14]),
        .O(adc3_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_39
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[13]),
        .O(adc3_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_40
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[12]),
        .O(adc3_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_41
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[11]),
        .O(adc3_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_42
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[10]),
        .O(adc3_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_43
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[9]),
        .O(adc3_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_44
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[8]),
        .O(adc3_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_45
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[7]),
        .O(adc3_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_46
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[6]),
        .O(adc3_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_47
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[5]),
        .O(adc3_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_48
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[4]),
        .O(adc3_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_49
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[3]),
        .O(adc3_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_50
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[2]),
        .O(adc3_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_51
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[1]),
        .O(adc3_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rx3_u_adc_i_52
       (.I0(tile_index[2]),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(Q[0]),
        .O(adc3_drpdi_tc[0]));
  LUT2 #(
    .INIT(4'h7)) 
    rx3_u_adc_i_53
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .O(rx3_u_adc_i_53_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    tx0_u_dac_i_32
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(rx0_u_adc_4),
        .I3(tile_index[2]),
        .I4(tx0_u_dac[1]),
        .I5(tx0_u_dac[0]),
        .O(\data_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    tx0_u_dac_i_38
       (.I0(tx0_u_dac_0[2]),
        .I1(tx0_u_dac[0]),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .I4(tile_index[2]),
        .I5(Q[23]),
        .O(\pll_state_machine.drpaddr_status_reg[10] ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    tx0_u_dac_i_40
       (.I0(tx0_u_dac_0[1]),
        .I1(tx0_u_dac[0]),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .I4(tile_index[2]),
        .I5(Q[22]),
        .O(\pll_state_machine.drpaddr_status_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    tx0_u_dac_i_43
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[20]),
        .O(dac0_drpaddr_tc));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    tx0_u_dac_i_44
       (.I0(tx0_u_dac_0[0]),
        .I1(tx0_u_dac[0]),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .I4(tile_index[2]),
        .I5(Q[19]),
        .O(\pll_state_machine.drpaddr_status_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    tx0_u_dac_i_46
       (.I0(tx0_u_dac_0[0]),
        .I1(tx0_u_dac[0]),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .I4(tile_index[2]),
        .I5(Q[18]),
        .O(\pll_state_machine.drpaddr_status_reg[3] ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    tx0_u_dac_i_47
       (.I0(tx0_u_dac_0[1]),
        .I1(tx0_u_dac[0]),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .I4(tile_index[2]),
        .I5(Q[17]),
        .O(\pll_state_machine.drpaddr_status_reg[6] ));
  LUT2 #(
    .INIT(4'h8)) 
    tx0_u_dac_i_66
       (.I0(rx0_u_adc_4),
        .I1(tile_index[2]),
        .O(drp_den_reg));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tx0_u_dac_i_67
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .O(\data_reg[27]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h02)) 
    tx0_u_dac_i_68
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .O(\data_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    tx1_u_dac_i_30
       (.I0(tx1_u_dac),
        .I1(tx1_u_dac_0),
        .I2(tile_index[2]),
        .I3(rx0_u_adc_4),
        .I4(tx1_u_dac_i_53_n_0),
        .I5(tile_config_drp_arb_gnt_i_2),
        .O(\FSM_onehot_state_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    tx1_u_dac_i_31
       (.I0(tile_index[2]),
        .I1(rx0_u_adc_4),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(dac1_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tx1_u_dac_i_35
       (.I0(tile_index[1]),
        .I1(tile_index[2]),
        .I2(tile_index[0]),
        .O(\data_reg[27]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_37
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[15]),
        .O(dac1_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_38
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[14]),
        .O(dac1_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_39
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[13]),
        .O(dac1_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_40
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[12]),
        .O(dac1_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_41
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[11]),
        .O(dac1_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_42
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[10]),
        .O(dac1_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_43
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[9]),
        .O(dac1_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_44
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[8]),
        .O(dac1_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_45
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[7]),
        .O(dac1_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_46
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[6]),
        .O(dac1_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_47
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[5]),
        .O(dac1_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_48
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[4]),
        .O(dac1_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_49
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[3]),
        .O(dac1_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_50
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[2]),
        .O(dac1_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_51
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[1]),
        .O(dac1_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx1_u_dac_i_52
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[0]),
        .O(dac1_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tx1_u_dac_i_53
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .O(tx1_u_dac_i_53_n_0));
  LUT6 #(
    .INIT(64'h8888F88888888888)) 
    tx2_u_dac_i_30
       (.I0(tx2_u_dac),
        .I1(tx2_u_dac_0),
        .I2(tile_index[2]),
        .I3(rx0_u_adc_4),
        .I4(tx2_u_dac_i_53_n_0),
        .I5(tile_config_drp_arb_gnt_i_3),
        .O(\FSM_onehot_state_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    tx2_u_dac_i_31
       (.I0(tile_index[2]),
        .I1(rx0_u_adc_4),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(dac2_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tx2_u_dac_i_35
       (.I0(tile_index[0]),
        .I1(tile_index[2]),
        .I2(tile_index[1]),
        .O(\data_reg[26]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_37
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[15]),
        .O(dac2_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_38
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[14]),
        .O(dac2_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_39
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[13]),
        .O(dac2_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_40
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[12]),
        .O(dac2_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_41
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[11]),
        .O(dac2_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_42
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[10]),
        .O(dac2_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_43
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[9]),
        .O(dac2_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_44
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[8]),
        .O(dac2_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_45
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[7]),
        .O(dac2_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_46
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[6]),
        .O(dac2_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_47
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[5]),
        .O(dac2_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_48
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[4]),
        .O(dac2_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_49
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[3]),
        .O(dac2_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_50
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[2]),
        .O(dac2_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_51
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[1]),
        .O(dac2_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tx2_u_dac_i_52
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .I2(tile_index[2]),
        .I3(Q[0]),
        .O(dac2_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'hB)) 
    tx2_u_dac_i_53
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .O(tx2_u_dac_i_53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_31
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(rx0_u_adc_4),
        .O(dac3_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h80)) 
    tx3_u_dac_i_35
       (.I0(tile_index[2]),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .O(\data_reg[28]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_37
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[15]),
        .O(dac3_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_38
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[14]),
        .O(dac3_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_39
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[13]),
        .O(dac3_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_40
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[12]),
        .O(dac3_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_41
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[11]),
        .O(dac3_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_42
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[10]),
        .O(dac3_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_43
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[9]),
        .O(dac3_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_44
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[8]),
        .O(dac3_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_45
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[7]),
        .O(dac3_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_46
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[6]),
        .O(dac3_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_47
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[5]),
        .O(dac3_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_48
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[4]),
        .O(dac3_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_49
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[3]),
        .O(dac3_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_50
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[2]),
        .O(dac3_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_51
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[1]),
        .O(dac3_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    tx3_u_dac_i_52
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(tile_index[2]),
        .I3(Q[0]),
        .O(dac3_drpdi_tc[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter
   (user_drp_drdy_reg_0,
    tile_config_drp_arb_gnt,
    tile_config_drp_arb_gnt_i,
    adc1_drprdy_tc,
    adc1_por_gnt,
    adc1_drprdy_por,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \drp_di_reg[15] ,
    \drp_addr_reg[10] ,
    p_12_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    drpwe_por,
    adc1_drpen_tc,
    adc1_drp_we,
    dummy_read_req_reg_0,
    bank12_write,
    dummy_read_req_reg_1,
    tc_req_adc1,
    adc1_drp_req,
    adc1_por_req,
    rx1_u_adc,
    drpen_por,
    rx1_u_adc_0,
    Q,
    adc1_drpdi_tc,
    rx1_u_adc_1,
    rx1_u_adc_2,
    rx1_u_adc_3,
    tile_config_drp_drdy_reg_0,
    tile_config_drp_drdy_reg_1,
    por_drp_drdy_reg_0,
    adc1_drpaddr_por);
  output user_drp_drdy_reg_0;
  output tile_config_drp_arb_gnt;
  output tile_config_drp_arb_gnt_i;
  output adc1_drprdy_tc;
  output adc1_por_gnt;
  output adc1_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output [15:0]\drp_di_reg[15] ;
  output [10:0]\drp_addr_reg[10] ;
  input p_12_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input drpwe_por;
  input adc1_drpen_tc;
  input adc1_drp_we;
  input dummy_read_req_reg_0;
  input bank12_write;
  input dummy_read_req_reg_1;
  input tc_req_adc1;
  input adc1_drp_req;
  input adc1_por_req;
  input rx1_u_adc;
  input drpen_por;
  input [15:0]rx1_u_adc_0;
  input [15:0]Q;
  input [15:0]adc1_drpdi_tc;
  input [8:0]rx1_u_adc_1;
  input rx1_u_adc_2;
  input [10:0]rx1_u_adc_3;
  input [0:0]tile_config_drp_drdy_reg_0;
  input tile_config_drp_drdy_reg_1;
  input por_drp_drdy_reg_0;
  input [0:0]adc1_drpaddr_por;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [15:0]Q;
  wire adc1_drp_req;
  wire adc1_drp_we;
  wire [0:0]adc1_drpaddr_por;
  wire [15:0]adc1_drpdi_tc;
  wire adc1_drpen_tc;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire bank12_write;
  wire [10:0]\drp_addr_reg[10] ;
  wire [15:0]\drp_di_reg[15] ;
  wire [5:0]drp_drdy_r;
  wire drpen_por;
  wire drpwe_por;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__0_n_0;
  wire dummy_read_gnt_held_i_2__0_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__0_n_0;
  wire dummy_read_req_i_2_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire p_12_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__0_n_0;
  wire por_drp_drdy_i_2_n_0;
  wire por_drp_drdy_reg_0;
  wire rx1_u_adc;
  wire [15:0]rx1_u_adc_0;
  wire [8:0]rx1_u_adc_1;
  wire rx1_u_adc_2;
  wire [10:0]rx1_u_adc_3;
  wire rx1_u_adc_i_33_n_0;
  wire rx1_u_adc_i_34_n_0;
  wire rx1_u_adc_i_36_n_0;
  wire s_axi_aclk;
  wire tc_req_adc1;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__0_n_0;
  wire [0:0]tile_config_drp_drdy_reg_0;
  wire tile_config_drp_drdy_reg_1;
  wire user_drp_drdy_i_1_n_0;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_i_1__0_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__4 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F4F44444)) 
    \FSM_sequential_fsm_cs[1]_i_1__0 
       (.I0(dummy_read_req),
        .I1(\FSM_sequential_fsm_cs[1]_i_2__0_n_0 ),
        .I2(tc_req_adc1),
        .I3(adc1_drp_req),
        .I4(\FSM_sequential_fsm_cs[1]_i_3__0_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_2__0 
       (.I0(fsm_cs[1]),
        .I1(adc1_drp_req),
        .I2(adc1_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_adc1),
        .O(\FSM_sequential_fsm_cs[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_cs[1]_i_3__0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ),
        .I1(adc1_por_req),
        .I2(adc1_drp_req),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__0 
       (.I0(dummy_read_req),
        .I1(tc_req_adc1),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_12_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_12_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_12_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_12_in));
  FDRE \drp_drdy_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[3]),
        .Q(drp_drdy_r[4]),
        .R(p_12_in));
  FDRE \drp_drdy_r_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[4]),
        .Q(drp_drdy_r[5]),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__0
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_12_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__0
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[5]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held_i_2__0_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__0
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__0_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__0_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__0
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_12_in));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__0
       (.I0(dummy_read_req_i_2_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank12_write),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I5(dummy_read_req_reg_1),
        .O(dummy_read_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2
       (.I0(dummy_read_gnt_held),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[5]),
        .I4(dummy_read_req),
        .I5(p_12_in),
        .O(dummy_read_req_i_2_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__0_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc1_por_gnt),
        .R(p_12_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__0
       (.I0(p_12_in),
        .I1(drp_drdy_r[5]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(fsm_cs[2]),
        .I5(por_drp_drdy_i_2_n_0),
        .O(por_drp_drdy_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_por),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    rx1_u_adc_i_1
       (.I0(rx1_u_adc),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx1_u_adc_i_10
       (.I0(rx1_u_adc_3[3]),
        .I1(rx1_u_adc_2),
        .I2(rx1_u_adc_1[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx1_u_adc_i_11
       (.I0(rx1_u_adc_i_34_n_0),
        .I1(rx1_u_adc_1[2]),
        .I2(rx1_u_adc_2),
        .I3(rx1_u_adc_i_36_n_0),
        .I4(rx1_u_adc_3[2]),
        .I5(rx1_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [2]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx1_u_adc_i_12
       (.I0(rx1_u_adc_3[1]),
        .I1(rx1_u_adc_2),
        .I2(rx1_u_adc_1[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx1_u_adc_i_13
       (.I0(rx1_u_adc_i_34_n_0),
        .I1(rx1_u_adc_1[0]),
        .I2(rx1_u_adc_2),
        .I3(rx1_u_adc_i_36_n_0),
        .I4(rx1_u_adc_3[0]),
        .I5(rx1_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_14
       (.I0(rx1_u_adc_0[15]),
        .I1(Q[15]),
        .I2(adc1_drpdi_tc[15]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_15
       (.I0(rx1_u_adc_0[14]),
        .I1(Q[14]),
        .I2(adc1_drpdi_tc[14]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_16
       (.I0(rx1_u_adc_0[13]),
        .I1(Q[13]),
        .I2(adc1_drpdi_tc[13]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_17
       (.I0(rx1_u_adc_0[12]),
        .I1(Q[12]),
        .I2(adc1_drpdi_tc[12]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_18
       (.I0(rx1_u_adc_0[11]),
        .I1(Q[11]),
        .I2(adc1_drpdi_tc[11]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_19
       (.I0(rx1_u_adc_0[10]),
        .I1(Q[10]),
        .I2(adc1_drpdi_tc[10]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [10]));
  LUT6 #(
    .INIT(64'h00FA00C0000A00C0)) 
    rx1_u_adc_i_2
       (.I0(drpwe_por),
        .I1(adc1_drpen_tc),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(adc1_drp_we),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_20
       (.I0(rx1_u_adc_0[9]),
        .I1(Q[9]),
        .I2(adc1_drpdi_tc[9]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [9]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_21
       (.I0(rx1_u_adc_0[8]),
        .I1(Q[8]),
        .I2(adc1_drpdi_tc[8]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_22
       (.I0(rx1_u_adc_0[7]),
        .I1(Q[7]),
        .I2(adc1_drpdi_tc[7]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_23
       (.I0(rx1_u_adc_0[6]),
        .I1(Q[6]),
        .I2(adc1_drpdi_tc[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_24
       (.I0(rx1_u_adc_0[5]),
        .I1(Q[5]),
        .I2(adc1_drpdi_tc[5]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_25
       (.I0(rx1_u_adc_0[4]),
        .I1(Q[4]),
        .I2(adc1_drpdi_tc[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_26
       (.I0(rx1_u_adc_0[3]),
        .I1(Q[3]),
        .I2(adc1_drpdi_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_27
       (.I0(rx1_u_adc_0[2]),
        .I1(Q[2]),
        .I2(adc1_drpdi_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_28
       (.I0(rx1_u_adc_0[1]),
        .I1(Q[1]),
        .I2(adc1_drpdi_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx1_u_adc_i_29
       (.I0(rx1_u_adc_0[0]),
        .I1(Q[0]),
        .I2(adc1_drpdi_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    rx1_u_adc_i_3
       (.I0(rx1_u_adc_i_33_n_0),
        .I1(rx1_u_adc_3[10]),
        .I2(rx1_u_adc_i_34_n_0),
        .I3(rx1_u_adc_1[8]),
        .I4(rx1_u_adc_2),
        .I5(rx1_u_adc_i_36_n_0),
        .O(\drp_addr_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    rx1_u_adc_i_33
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(rx1_u_adc_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx1_u_adc_i_34
       (.I0(adc1_drpaddr_por),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[2]),
        .O(rx1_u_adc_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h10)) 
    rx1_u_adc_i_36
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(rx1_u_adc_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    rx1_u_adc_i_4
       (.I0(rx1_u_adc_i_33_n_0),
        .I1(rx1_u_adc_3[9]),
        .I2(rx1_u_adc_i_34_n_0),
        .I3(rx1_u_adc_1[8]),
        .I4(rx1_u_adc_2),
        .I5(rx1_u_adc_i_36_n_0),
        .O(\drp_addr_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx1_u_adc_i_5
       (.I0(rx1_u_adc_i_34_n_0),
        .I1(rx1_u_adc_1[7]),
        .I2(rx1_u_adc_2),
        .I3(rx1_u_adc_i_36_n_0),
        .I4(rx1_u_adc_i_33_n_0),
        .I5(rx1_u_adc_3[8]),
        .O(\drp_addr_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hA100)) 
    rx1_u_adc_i_6
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(rx1_u_adc_3[7]),
        .O(\drp_addr_reg[10] [7]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx1_u_adc_i_7
       (.I0(rx1_u_adc_3[6]),
        .I1(rx1_u_adc_2),
        .I2(rx1_u_adc_1[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx1_u_adc_i_8
       (.I0(rx1_u_adc_i_34_n_0),
        .I1(rx1_u_adc_1[5]),
        .I2(rx1_u_adc_2),
        .I3(rx1_u_adc_i_36_n_0),
        .I4(rx1_u_adc_3[5]),
        .I5(rx1_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [5]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx1_u_adc_i_9
       (.I0(rx1_u_adc_3[4]),
        .I1(rx1_u_adc_2),
        .I2(rx1_u_adc_1[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tile_config_drp_arb_gnt),
        .R(p_12_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__0
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[5]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__0_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[5]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h40)) 
    user_drp_drdy_i_2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__0
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__0_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__0_n_0),
        .Q(write_access),
        .R(p_12_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_34
   (user_drp_drdy_reg_0,
    tc_gnt_adc2,
    tile_config_drp_arb_gnt_i,
    adc2_drprdy_tc,
    adc2_por_gnt,
    adc2_drprdy_por,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    access_type_reg,
    user_drp_drdy_reg_1,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \drp_di_reg[15] ,
    \drp_addr_reg[10] ,
    p_13_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    tc_req_adc2,
    adc2_drp_req,
    adc2_por_req,
    drpwe_por,
    adc2_drpen_tc,
    adc2_drp_we,
    dummy_read_req_reg_0,
    bank14_write,
    dummy_read_req_reg_1,
    rx2_u_adc,
    drpen_por,
    rx2_u_adc_0,
    Q,
    adc2_drpdi_tc,
    rx2_u_adc_1,
    rx2_u_adc_2,
    rx2_u_adc_3,
    tile_config_drp_drdy_reg_0,
    tile_config_drp_drdy_reg_1,
    por_drp_drdy_reg_0,
    adc2_drpaddr_por);
  output user_drp_drdy_reg_0;
  output tc_gnt_adc2;
  output tile_config_drp_arb_gnt_i;
  output adc2_drprdy_tc;
  output adc2_por_gnt;
  output adc2_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output access_type_reg;
  output user_drp_drdy_reg_1;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output [15:0]\drp_di_reg[15] ;
  output [10:0]\drp_addr_reg[10] ;
  input p_13_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input tc_req_adc2;
  input adc2_drp_req;
  input adc2_por_req;
  input drpwe_por;
  input adc2_drpen_tc;
  input adc2_drp_we;
  input dummy_read_req_reg_0;
  input bank14_write;
  input dummy_read_req_reg_1;
  input rx2_u_adc;
  input drpen_por;
  input [15:0]rx2_u_adc_0;
  input [15:0]Q;
  input [15:0]adc2_drpdi_tc;
  input [8:0]rx2_u_adc_1;
  input rx2_u_adc_2;
  input [10:0]rx2_u_adc_3;
  input [0:0]tile_config_drp_drdy_reg_0;
  input tile_config_drp_drdy_reg_1;
  input por_drp_drdy_reg_0;
  input [0:0]adc2_drpaddr_por;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [15:0]Q;
  wire access_type_reg;
  wire adc2_drp_req;
  wire adc2_drp_we;
  wire [0:0]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_tc;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire bank14_write;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire [10:0]\drp_addr_reg[10] ;
  wire [15:0]\drp_di_reg[15] ;
  wire [5:0]drp_drdy_r;
  wire drpen_por;
  wire drpwe_por;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__1_n_0;
  wire dummy_read_gnt_held_i_2__1_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__1_n_0;
  wire dummy_read_req_i_2__0_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire p_13_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__1_n_0;
  wire por_drp_drdy_i_2__0_n_0;
  wire por_drp_drdy_reg_0;
  wire rx2_u_adc;
  wire [15:0]rx2_u_adc_0;
  wire [8:0]rx2_u_adc_1;
  wire rx2_u_adc_2;
  wire [10:0]rx2_u_adc_3;
  wire rx2_u_adc_i_33_n_0;
  wire rx2_u_adc_i_34_n_0;
  wire rx2_u_adc_i_36_n_0;
  wire s_axi_aclk;
  wire tc_gnt_adc2;
  wire tc_req_adc2;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__1_n_0;
  wire [0:0]tile_config_drp_drdy_reg_0;
  wire tile_config_drp_drdy_reg_1;
  wire user_drp_drdy_i_1__0_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire write_access;
  wire write_access_i_1__1_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__5 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__1 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F4F44444)) 
    \FSM_sequential_fsm_cs[1]_i_1__1 
       (.I0(dummy_read_req),
        .I1(\FSM_sequential_fsm_cs[1]_i_2__1_n_0 ),
        .I2(tc_req_adc2),
        .I3(adc2_drp_req),
        .I4(\FSM_sequential_fsm_cs[1]_i_3__1_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_2__1 
       (.I0(fsm_cs[1]),
        .I1(adc2_drp_req),
        .I2(adc2_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_adc2),
        .O(\FSM_sequential_fsm_cs[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_cs[1]_i_3__1 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ),
        .I1(adc2_por_req),
        .I2(adc2_drp_req),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__1 
       (.I0(dummy_read_req),
        .I1(tc_req_adc2),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_13_in));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_4
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(drp_RdAck_r_reg_1),
        .I5(drp_RdAck_r_reg_2),
        .O(user_drp_drdy_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_13_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_13_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_13_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_13_in));
  FDRE \drp_drdy_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[3]),
        .Q(drp_drdy_r[4]),
        .R(p_13_in));
  FDRE \drp_drdy_r_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[4]),
        .Q(drp_drdy_r[5]),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__1
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_13_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__1
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[5]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held_i_2__1_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__1
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__1_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__1_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_13_in));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__1
       (.I0(dummy_read_req_i_2__0_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(bank14_write),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I5(dummy_read_req_reg_1),
        .O(dummy_read_req_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__0
       (.I0(dummy_read_gnt_held),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[5]),
        .I4(dummy_read_req),
        .I5(p_13_in),
        .O(dummy_read_req_i_2__0_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__0
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc2_por_gnt),
        .R(p_13_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__1
       (.I0(p_13_in),
        .I1(drp_drdy_r[5]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(fsm_cs[2]),
        .I5(por_drp_drdy_i_2__0_n_0),
        .O(por_drp_drdy_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__0_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_por),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    rx2_u_adc_i_1
       (.I0(rx2_u_adc),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx2_u_adc_i_10
       (.I0(rx2_u_adc_3[3]),
        .I1(rx2_u_adc_2),
        .I2(rx2_u_adc_1[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx2_u_adc_i_11
       (.I0(rx2_u_adc_i_34_n_0),
        .I1(rx2_u_adc_1[2]),
        .I2(rx2_u_adc_2),
        .I3(rx2_u_adc_i_36_n_0),
        .I4(rx2_u_adc_3[2]),
        .I5(rx2_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [2]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx2_u_adc_i_12
       (.I0(rx2_u_adc_3[1]),
        .I1(rx2_u_adc_2),
        .I2(rx2_u_adc_1[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx2_u_adc_i_13
       (.I0(rx2_u_adc_i_34_n_0),
        .I1(rx2_u_adc_1[0]),
        .I2(rx2_u_adc_2),
        .I3(rx2_u_adc_i_36_n_0),
        .I4(rx2_u_adc_3[0]),
        .I5(rx2_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_14
       (.I0(rx2_u_adc_0[15]),
        .I1(Q[15]),
        .I2(adc2_drpdi_tc[15]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_15
       (.I0(rx2_u_adc_0[14]),
        .I1(Q[14]),
        .I2(adc2_drpdi_tc[14]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_16
       (.I0(rx2_u_adc_0[13]),
        .I1(Q[13]),
        .I2(adc2_drpdi_tc[13]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_17
       (.I0(rx2_u_adc_0[12]),
        .I1(Q[12]),
        .I2(adc2_drpdi_tc[12]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_18
       (.I0(rx2_u_adc_0[11]),
        .I1(Q[11]),
        .I2(adc2_drpdi_tc[11]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_19
       (.I0(rx2_u_adc_0[10]),
        .I1(Q[10]),
        .I2(adc2_drpdi_tc[10]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [10]));
  LUT6 #(
    .INIT(64'h00FA00C0000A00C0)) 
    rx2_u_adc_i_2
       (.I0(drpwe_por),
        .I1(adc2_drpen_tc),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(adc2_drp_we),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_20
       (.I0(rx2_u_adc_0[9]),
        .I1(Q[9]),
        .I2(adc2_drpdi_tc[9]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [9]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_21
       (.I0(rx2_u_adc_0[8]),
        .I1(Q[8]),
        .I2(adc2_drpdi_tc[8]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_22
       (.I0(rx2_u_adc_0[7]),
        .I1(Q[7]),
        .I2(adc2_drpdi_tc[7]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_23
       (.I0(rx2_u_adc_0[6]),
        .I1(Q[6]),
        .I2(adc2_drpdi_tc[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_24
       (.I0(rx2_u_adc_0[5]),
        .I1(Q[5]),
        .I2(adc2_drpdi_tc[5]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_25
       (.I0(rx2_u_adc_0[4]),
        .I1(Q[4]),
        .I2(adc2_drpdi_tc[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_26
       (.I0(rx2_u_adc_0[3]),
        .I1(Q[3]),
        .I2(adc2_drpdi_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_27
       (.I0(rx2_u_adc_0[2]),
        .I1(Q[2]),
        .I2(adc2_drpdi_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_28
       (.I0(rx2_u_adc_0[1]),
        .I1(Q[1]),
        .I2(adc2_drpdi_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx2_u_adc_i_29
       (.I0(rx2_u_adc_0[0]),
        .I1(Q[0]),
        .I2(adc2_drpdi_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    rx2_u_adc_i_3
       (.I0(rx2_u_adc_i_33_n_0),
        .I1(rx2_u_adc_3[10]),
        .I2(rx2_u_adc_i_34_n_0),
        .I3(rx2_u_adc_1[8]),
        .I4(rx2_u_adc_2),
        .I5(rx2_u_adc_i_36_n_0),
        .O(\drp_addr_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    rx2_u_adc_i_33
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(rx2_u_adc_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx2_u_adc_i_34
       (.I0(adc2_drpaddr_por),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[2]),
        .O(rx2_u_adc_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h10)) 
    rx2_u_adc_i_36
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(rx2_u_adc_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    rx2_u_adc_i_4
       (.I0(rx2_u_adc_i_33_n_0),
        .I1(rx2_u_adc_3[9]),
        .I2(rx2_u_adc_i_34_n_0),
        .I3(rx2_u_adc_1[8]),
        .I4(rx2_u_adc_2),
        .I5(rx2_u_adc_i_36_n_0),
        .O(\drp_addr_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx2_u_adc_i_5
       (.I0(rx2_u_adc_i_34_n_0),
        .I1(rx2_u_adc_1[7]),
        .I2(rx2_u_adc_2),
        .I3(rx2_u_adc_i_36_n_0),
        .I4(rx2_u_adc_i_33_n_0),
        .I5(rx2_u_adc_3[8]),
        .O(\drp_addr_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hA100)) 
    rx2_u_adc_i_6
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(rx2_u_adc_3[7]),
        .O(\drp_addr_reg[10] [7]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx2_u_adc_i_7
       (.I0(rx2_u_adc_3[6]),
        .I1(rx2_u_adc_2),
        .I2(rx2_u_adc_1[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx2_u_adc_i_8
       (.I0(rx2_u_adc_i_34_n_0),
        .I1(rx2_u_adc_1[5]),
        .I2(rx2_u_adc_2),
        .I3(rx2_u_adc_i_36_n_0),
        .I4(rx2_u_adc_3[5]),
        .I5(rx2_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [5]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx2_u_adc_i_9
       (.I0(rx2_u_adc_3[4]),
        .I1(rx2_u_adc_2),
        .I2(rx2_u_adc_1[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    s_axi_wready_reg_i_11
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .O(access_type_reg));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc2),
        .R(p_13_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__1
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[5]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__1_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__0
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[5]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    user_drp_drdy_i_2__0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__0_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__1
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__1_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__1_n_0),
        .Q(write_access),
        .R(p_13_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_35
   (user_drp_drdy_reg_0,
    tile_config_drp_arb_gnt_i,
    adc3_drprdy_tc,
    adc3_por_gnt,
    adc3_drprdy_por,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \drp_addr_reg[10] ,
    \drp_di_reg[15] ,
    tc_sm_state20_out,
    p_14_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    tc_req_adc3,
    adc3_drp_req,
    adc3_por_req,
    drpwe_por,
    adc3_drpen_tc,
    adc3_drp_we,
    dummy_read_req_reg_0,
    bank16_write,
    dummy_read_req_reg_1,
    Q,
    rx3_u_adc,
    rx3_u_adc_0,
    rx3_u_adc_1,
    drpen_por,
    rx3_u_adc_2,
    rx3_u_adc_3,
    adc3_drpdi_tc,
    tile_config_drp_drdy_reg_0,
    tile_config_drp_drdy_reg_1,
    por_drp_drdy_reg_0,
    adc3_drpaddr_por,
    \FSM_onehot_tc_sm_state_reg[0] ,
    tc_gnt_adc2,
    \FSM_onehot_tc_sm_state_reg[0]_0 ,
    \FSM_onehot_tc_sm_state_reg[0]_1 );
  output user_drp_drdy_reg_0;
  output tile_config_drp_arb_gnt_i;
  output adc3_drprdy_tc;
  output adc3_por_gnt;
  output adc3_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output [10:0]\drp_addr_reg[10] ;
  output [15:0]\drp_di_reg[15] ;
  output tc_sm_state20_out;
  input p_14_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input tc_req_adc3;
  input adc3_drp_req;
  input adc3_por_req;
  input drpwe_por;
  input adc3_drpen_tc;
  input adc3_drp_we;
  input dummy_read_req_reg_0;
  input bank16_write;
  input dummy_read_req_reg_1;
  input [8:0]Q;
  input rx3_u_adc;
  input [10:0]rx3_u_adc_0;
  input rx3_u_adc_1;
  input drpen_por;
  input [15:0]rx3_u_adc_2;
  input [15:0]rx3_u_adc_3;
  input [15:0]adc3_drpdi_tc;
  input [0:0]tile_config_drp_drdy_reg_0;
  input tile_config_drp_drdy_reg_1;
  input por_drp_drdy_reg_0;
  input [0:0]adc3_drpaddr_por;
  input \FSM_onehot_tc_sm_state_reg[0] ;
  input tc_gnt_adc2;
  input \FSM_onehot_tc_sm_state_reg[0]_0 ;
  input \FSM_onehot_tc_sm_state_reg[0]_1 ;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_onehot_tc_sm_state_reg[0] ;
  wire \FSM_onehot_tc_sm_state_reg[0]_0 ;
  wire \FSM_onehot_tc_sm_state_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs[0]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [8:0]Q;
  wire adc3_drp_req;
  wire adc3_drp_we;
  wire [0:0]adc3_drpaddr_por;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_tc;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire bank16_write;
  wire [10:0]\drp_addr_reg[10] ;
  wire [15:0]\drp_di_reg[15] ;
  wire [5:0]drp_drdy_r;
  wire drpen_por;
  wire drpwe_por;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__2_n_0;
  wire dummy_read_gnt_held_i_2__2_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__2_n_0;
  wire dummy_read_req_i_2__1_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire p_14_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__2_n_0;
  wire por_drp_drdy_i_2__1_n_0;
  wire por_drp_drdy_reg_0;
  wire rx3_u_adc;
  wire [10:0]rx3_u_adc_0;
  wire rx3_u_adc_1;
  wire [15:0]rx3_u_adc_2;
  wire [15:0]rx3_u_adc_3;
  wire rx3_u_adc_i_33_n_0;
  wire rx3_u_adc_i_34_n_0;
  wire rx3_u_adc_i_36_n_0;
  wire s_axi_aclk;
  wire tc_gnt_adc2;
  wire tc_gnt_adc3;
  wire tc_req_adc3;
  wire tc_sm_state20_out;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__2_n_0;
  wire [0:0]tile_config_drp_drdy_reg_0;
  wire tile_config_drp_drdy_reg_1;
  wire user_drp_drdy_i_1__1_n_0;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_i_1__2_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__6 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \FSM_onehot_tc_sm_state[6]_i_5 
       (.I0(\FSM_onehot_tc_sm_state_reg[0] ),
        .I1(tc_gnt_adc3),
        .I2(tc_gnt_adc2),
        .I3(\FSM_onehot_tc_sm_state_reg[0]_0 ),
        .I4(\FSM_onehot_tc_sm_state_reg[0]_1 ),
        .O(tc_sm_state20_out));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__2 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F4F44444)) 
    \FSM_sequential_fsm_cs[1]_i_1__2 
       (.I0(dummy_read_req),
        .I1(\FSM_sequential_fsm_cs[1]_i_2__2_n_0 ),
        .I2(tc_req_adc3),
        .I3(adc3_drp_req),
        .I4(\FSM_sequential_fsm_cs[1]_i_3__2_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_2__2 
       (.I0(fsm_cs[1]),
        .I1(adc3_drp_req),
        .I2(adc3_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_adc3),
        .O(\FSM_sequential_fsm_cs[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_cs[1]_i_3__2 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ),
        .I1(adc3_por_req),
        .I2(adc3_drp_req),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__2 
       (.I0(dummy_read_req),
        .I1(tc_req_adc3),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_14_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_14_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_14_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_14_in));
  FDRE \drp_drdy_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[3]),
        .Q(drp_drdy_r[4]),
        .R(p_14_in));
  FDRE \drp_drdy_r_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[4]),
        .Q(drp_drdy_r[5]),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__2
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_14_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__2
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[5]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held_i_2__2_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__2
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__2_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__2_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_14_in));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__2
       (.I0(dummy_read_req_i_2__1_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(bank16_write),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I5(dummy_read_req_reg_1),
        .O(dummy_read_req_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__1
       (.I0(dummy_read_gnt_held),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[5]),
        .I4(dummy_read_req),
        .I5(p_14_in),
        .O(dummy_read_req_i_2__1_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__2_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc3_por_gnt),
        .R(p_14_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__2
       (.I0(p_14_in),
        .I1(drp_drdy_r[5]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(fsm_cs[2]),
        .I5(por_drp_drdy_i_2__1_n_0),
        .O(por_drp_drdy_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__1_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_por),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    rx3_u_adc_i_1
       (.I0(rx3_u_adc_1),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx3_u_adc_i_10
       (.I0(rx3_u_adc_0[3]),
        .I1(rx3_u_adc),
        .I2(Q[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx3_u_adc_i_11
       (.I0(rx3_u_adc_i_34_n_0),
        .I1(Q[2]),
        .I2(rx3_u_adc),
        .I3(rx3_u_adc_i_36_n_0),
        .I4(rx3_u_adc_0[2]),
        .I5(rx3_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [2]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx3_u_adc_i_12
       (.I0(rx3_u_adc_0[1]),
        .I1(rx3_u_adc),
        .I2(Q[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx3_u_adc_i_13
       (.I0(rx3_u_adc_i_34_n_0),
        .I1(Q[0]),
        .I2(rx3_u_adc),
        .I3(rx3_u_adc_i_36_n_0),
        .I4(rx3_u_adc_0[0]),
        .I5(rx3_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_14
       (.I0(rx3_u_adc_2[15]),
        .I1(rx3_u_adc_3[15]),
        .I2(adc3_drpdi_tc[15]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_15
       (.I0(rx3_u_adc_2[14]),
        .I1(rx3_u_adc_3[14]),
        .I2(adc3_drpdi_tc[14]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_16
       (.I0(rx3_u_adc_2[13]),
        .I1(rx3_u_adc_3[13]),
        .I2(adc3_drpdi_tc[13]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_17
       (.I0(rx3_u_adc_2[12]),
        .I1(rx3_u_adc_3[12]),
        .I2(adc3_drpdi_tc[12]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_18
       (.I0(rx3_u_adc_2[11]),
        .I1(rx3_u_adc_3[11]),
        .I2(adc3_drpdi_tc[11]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_19
       (.I0(rx3_u_adc_2[10]),
        .I1(rx3_u_adc_3[10]),
        .I2(adc3_drpdi_tc[10]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [10]));
  LUT6 #(
    .INIT(64'h00FA00C0000A00C0)) 
    rx3_u_adc_i_2
       (.I0(drpwe_por),
        .I1(adc3_drpen_tc),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(adc3_drp_we),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_20
       (.I0(rx3_u_adc_2[9]),
        .I1(rx3_u_adc_3[9]),
        .I2(adc3_drpdi_tc[9]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [9]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_21
       (.I0(rx3_u_adc_2[8]),
        .I1(rx3_u_adc_3[8]),
        .I2(adc3_drpdi_tc[8]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_22
       (.I0(rx3_u_adc_2[7]),
        .I1(rx3_u_adc_3[7]),
        .I2(adc3_drpdi_tc[7]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_23
       (.I0(rx3_u_adc_2[6]),
        .I1(rx3_u_adc_3[6]),
        .I2(adc3_drpdi_tc[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_24
       (.I0(rx3_u_adc_2[5]),
        .I1(rx3_u_adc_3[5]),
        .I2(adc3_drpdi_tc[5]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_25
       (.I0(rx3_u_adc_2[4]),
        .I1(rx3_u_adc_3[4]),
        .I2(adc3_drpdi_tc[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_26
       (.I0(rx3_u_adc_2[3]),
        .I1(rx3_u_adc_3[3]),
        .I2(adc3_drpdi_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_27
       (.I0(rx3_u_adc_2[2]),
        .I1(rx3_u_adc_3[2]),
        .I2(adc3_drpdi_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_28
       (.I0(rx3_u_adc_2[1]),
        .I1(rx3_u_adc_3[1]),
        .I2(adc3_drpdi_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    rx3_u_adc_i_29
       (.I0(rx3_u_adc_2[0]),
        .I1(rx3_u_adc_3[0]),
        .I2(adc3_drpdi_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    rx3_u_adc_i_3
       (.I0(rx3_u_adc_i_33_n_0),
        .I1(rx3_u_adc_0[10]),
        .I2(rx3_u_adc_i_34_n_0),
        .I3(Q[8]),
        .I4(rx3_u_adc),
        .I5(rx3_u_adc_i_36_n_0),
        .O(\drp_addr_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    rx3_u_adc_i_33
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(rx3_u_adc_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx3_u_adc_i_34
       (.I0(adc3_drpaddr_por),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[2]),
        .O(rx3_u_adc_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h10)) 
    rx3_u_adc_i_36
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(rx3_u_adc_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    rx3_u_adc_i_4
       (.I0(rx3_u_adc_i_33_n_0),
        .I1(rx3_u_adc_0[9]),
        .I2(rx3_u_adc_i_34_n_0),
        .I3(Q[8]),
        .I4(rx3_u_adc),
        .I5(rx3_u_adc_i_36_n_0),
        .O(\drp_addr_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx3_u_adc_i_5
       (.I0(rx3_u_adc_i_34_n_0),
        .I1(Q[7]),
        .I2(rx3_u_adc),
        .I3(rx3_u_adc_i_36_n_0),
        .I4(rx3_u_adc_i_33_n_0),
        .I5(rx3_u_adc_0[8]),
        .O(\drp_addr_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hA100)) 
    rx3_u_adc_i_6
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(rx3_u_adc_0[7]),
        .O(\drp_addr_reg[10] [7]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx3_u_adc_i_7
       (.I0(rx3_u_adc_0[6]),
        .I1(rx3_u_adc),
        .I2(Q[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    rx3_u_adc_i_8
       (.I0(rx3_u_adc_i_34_n_0),
        .I1(Q[5]),
        .I2(rx3_u_adc),
        .I3(rx3_u_adc_i_36_n_0),
        .I4(rx3_u_adc_0[5]),
        .I5(rx3_u_adc_i_33_n_0),
        .O(\drp_addr_reg[10] [5]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    rx3_u_adc_i_9
       (.I0(rx3_u_adc_0[4]),
        .I1(rx3_u_adc),
        .I2(Q[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc3),
        .R(p_14_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__2
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[5]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__2_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__1
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[5]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    user_drp_drdy_i_2__1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__1_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__2
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__2_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__2_n_0),
        .Q(write_access),
        .R(p_14_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0
   (dac0_status_gnt,
    dac0_por_gnt,
    dac_bgt_gnt,
    user_drp_drdy_reg_0,
    dac0_drprdy_tc,
    dac0_drprdy_status,
    dac0_drprdy_por,
    dac_drp_rdy_bgt,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    Q,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \drpaddr_por_reg[10] ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    dummy_read_req_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    user_drp_drdy_reg_1,
    \drp_addr_reg[1] ,
    user_drp_drdy_reg_2,
    \FSM_onehot_tc_sm_state_reg[1] ,
    dac0_reset_i,
    s_axi_aclk,
    tx0_u_dac,
    bank2_write,
    \FSM_onehot_state_reg[2] ,
    drp_wen,
    dac0_drpwe_por,
    tx0_u_dac_0,
    dummy_read_req_reg_1,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    dac0_status_req,
    tc_req_dac0,
    dac0_drp_req,
    dac0_drpen_status,
    tx0_u_dac_1,
    tx0_u_dac_2,
    tx0_u_dac_3,
    drp_di,
    tx0_u_dac_4,
    tx0_u_dac_5,
    tx0_u_dac_6,
    tx0_u_dac_7,
    drp_addr,
    tx0_u_dac_8,
    tx0_u_dac_9,
    tx0_u_dac_10,
    dac0_drpaddr_tc,
    tx0_u_dac_11,
    tx0_u_dac_12,
    tx0_u_dac_13,
    drp_den,
    dac0_drpen_por,
    user_drp_drdy_reg_3,
    dac0_por_req,
    dac_bgt_req,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    user_drp_drdy,
    drp_RdAck_r_reg_1,
    \FSM_onehot_tc_sm_state_reg[0] ,
    \FSM_onehot_tc_sm_state_reg[0]_0 ,
    tile_config_drp_arb_gnt,
    \FSM_onehot_tc_sm_state[6]_i_6_0 ,
    \FSM_onehot_tc_sm_state[6]_i_6_1 ,
    \FSM_onehot_tc_sm_state[6]_i_6_2 ,
    \FSM_onehot_tc_sm_state[6]_i_6_3 ,
    \FSM_onehot_tc_sm_state[6]_i_6_4 ,
    D);
  output dac0_status_gnt;
  output dac0_por_gnt;
  output dac_bgt_gnt;
  output user_drp_drdy_reg_0;
  output dac0_drprdy_tc;
  output dac0_drprdy_status;
  output dac0_drprdy_por;
  output dac_drp_rdy_bgt;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output [1:0]Q;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output [15:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  output [10:0]\drpaddr_por_reg[10] ;
  output \FSM_sequential_fsm_cs_reg[1]_2 ;
  output dummy_read_req_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output user_drp_drdy_reg_1;
  output \drp_addr_reg[1] ;
  output user_drp_drdy_reg_2;
  output \FSM_onehot_tc_sm_state_reg[1] ;
  input dac0_reset_i;
  input s_axi_aclk;
  input tx0_u_dac;
  input bank2_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input drp_wen;
  input dac0_drpwe_por;
  input [10:0]tx0_u_dac_0;
  input dummy_read_req_reg_1;
  input \FSM_sequential_fsm_cs_reg[1]_3 ;
  input dac0_status_req;
  input tc_req_dac0;
  input dac0_drp_req;
  input dac0_drpen_status;
  input tx0_u_dac_1;
  input tx0_u_dac_2;
  input [15:0]tx0_u_dac_3;
  input [15:0]drp_di;
  input [15:0]tx0_u_dac_4;
  input tx0_u_dac_5;
  input [18:0]tx0_u_dac_6;
  input [9:0]tx0_u_dac_7;
  input [2:0]drp_addr;
  input tx0_u_dac_8;
  input tx0_u_dac_9;
  input tx0_u_dac_10;
  input [0:0]dac0_drpaddr_tc;
  input tx0_u_dac_11;
  input tx0_u_dac_12;
  input [0:0]tx0_u_dac_13;
  input drp_den;
  input dac0_drpen_por;
  input user_drp_drdy_reg_3;
  input dac0_por_req;
  input dac_bgt_req;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input user_drp_drdy;
  input drp_RdAck_r_reg_1;
  input [0:0]\FSM_onehot_tc_sm_state_reg[0] ;
  input \FSM_onehot_tc_sm_state_reg[0]_0 ;
  input tile_config_drp_arb_gnt;
  input \FSM_onehot_tc_sm_state[6]_i_6_0 ;
  input \FSM_onehot_tc_sm_state[6]_i_6_1 ;
  input \FSM_onehot_tc_sm_state[6]_i_6_2 ;
  input \FSM_onehot_tc_sm_state[6]_i_6_3 ;
  input \FSM_onehot_tc_sm_state[6]_i_6_4 ;
  input [0:0]D;

  wire [0:0]D;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_onehot_tc_sm_state[6]_i_11_n_0 ;
  wire \FSM_onehot_tc_sm_state[6]_i_6_0 ;
  wire \FSM_onehot_tc_sm_state[6]_i_6_1 ;
  wire \FSM_onehot_tc_sm_state[6]_i_6_2 ;
  wire \FSM_onehot_tc_sm_state[6]_i_6_3 ;
  wire \FSM_onehot_tc_sm_state[6]_i_6_4 ;
  wire [0:0]\FSM_onehot_tc_sm_state_reg[0] ;
  wire \FSM_onehot_tc_sm_state_reg[0]_0 ;
  wire \FSM_onehot_tc_sm_state_reg[1] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[0]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs[0]_i_3__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__3_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [15:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[1]_3 ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [1:0]Q;
  wire bank2_write;
  wire bgt_drp_arb_gnt_i;
  wire dac0_drp_gnt;
  wire dac0_drp_req;
  wire [0:0]dac0_drpaddr_tc;
  wire dac0_drpen_por;
  wire dac0_drpen_status;
  wire dac0_drprdy_por;
  wire dac0_drprdy_status;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_reset_i;
  wire dac0_status_gnt;
  wire dac0_status_req;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire dac_drp_rdy_bgt;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire [2:0]drp_addr;
  wire \drp_addr_reg[1] ;
  wire drp_den;
  wire [15:0]drp_di;
  wire [3:0]drp_drdy_r;
  wire drp_wen;
  wire [10:0]\drpaddr_por_reg[10] ;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__3_n_0;
  wire dummy_read_gnt_held_i_2__3_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__3_n_0;
  wire dummy_read_req_i_2__5_n_0;
  wire dummy_read_req_i_5__0_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:2]fsm_cs;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire s_axi_aclk;
  wire status_drp_arb_gnt_i;
  wire tc_gnt_dac0;
  wire tc_req_dac0;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tx0_u_dac;
  wire [10:0]tx0_u_dac_0;
  wire tx0_u_dac_1;
  wire tx0_u_dac_10;
  wire tx0_u_dac_11;
  wire tx0_u_dac_12;
  wire [0:0]tx0_u_dac_13;
  wire tx0_u_dac_2;
  wire [15:0]tx0_u_dac_3;
  wire [15:0]tx0_u_dac_4;
  wire tx0_u_dac_5;
  wire [18:0]tx0_u_dac_6;
  wire [9:0]tx0_u_dac_7;
  wire tx0_u_dac_8;
  wire tx0_u_dac_9;
  wire tx0_u_dac_i_30_n_0;
  wire tx0_u_dac_i_31_n_0;
  wire tx0_u_dac_i_33_n_0;
  wire tx0_u_dac_i_34_n_0;
  wire tx0_u_dac_i_35_n_0;
  wire tx0_u_dac_i_36_n_0;
  wire tx0_u_dac_i_37_n_0;
  wire tx0_u_dac_i_39_n_0;
  wire tx0_u_dac_i_41_n_0;
  wire tx0_u_dac_i_42_n_0;
  wire tx0_u_dac_i_45_n_0;
  wire tx0_u_dac_i_48_n_0;
  wire tx0_u_dac_i_49_n_0;
  wire tx0_u_dac_i_50_n_0;
  wire tx0_u_dac_i_51_n_0;
  wire tx0_u_dac_i_52_n_0;
  wire tx0_u_dac_i_53_n_0;
  wire tx0_u_dac_i_54_n_0;
  wire tx0_u_dac_i_55_n_0;
  wire tx0_u_dac_i_56_n_0;
  wire tx0_u_dac_i_57_n_0;
  wire tx0_u_dac_i_58_n_0;
  wire tx0_u_dac_i_59_n_0;
  wire tx0_u_dac_i_60_n_0;
  wire tx0_u_dac_i_61_n_0;
  wire tx0_u_dac_i_62_n_0;
  wire tx0_u_dac_i_63_n_0;
  wire tx0_u_dac_i_64_n_0;
  wire tx0_u_dac_i_65_n_0;
  wire user_drp_drdy;
  wire user_drp_drdy_i_1__6_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire user_drp_drdy_reg_3;
  wire write_access;
  wire write_access_i_1__3_n_0;

  LUT6 #(
    .INIT(64'h20002000FFFF2000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(fsm_cs),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_tc_sm_state[6]_i_11 
       (.I0(\FSM_onehot_tc_sm_state[6]_i_6_0 ),
        .I1(tc_gnt_dac0),
        .I2(\FSM_onehot_tc_sm_state[6]_i_6_1 ),
        .I3(\FSM_onehot_tc_sm_state[6]_i_6_2 ),
        .I4(\FSM_onehot_tc_sm_state[6]_i_6_3 ),
        .I5(\FSM_onehot_tc_sm_state[6]_i_6_4 ),
        .O(\FSM_onehot_tc_sm_state[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8008)) 
    \FSM_onehot_tc_sm_state[6]_i_6 
       (.I0(\FSM_onehot_tc_sm_state[6]_i_11_n_0 ),
        .I1(\FSM_onehot_tc_sm_state_reg[0] ),
        .I2(\FSM_onehot_tc_sm_state_reg[0]_0 ),
        .I3(tile_config_drp_arb_gnt),
        .O(\FSM_onehot_tc_sm_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111010)) 
    \FSM_sequential_fsm_cs[0]_i_1__3 
       (.I0(tc_req_dac0),
        .I1(\FSM_sequential_fsm_cs[0]_i_2__0_n_0 ),
        .I2(dac0_status_req),
        .I3(dac0_por_req),
        .I4(dac_bgt_req),
        .I5(\FSM_sequential_fsm_cs[0]_i_3__0_n_0 ),
        .O(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_fsm_cs[0]_i_2__0 
       (.I0(Q[0]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .O(\FSM_sequential_fsm_cs[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0FAC00AC000C000C)) 
    \FSM_sequential_fsm_cs[0]_i_3__0 
       (.I0(dac_bgt_req),
        .I1(dummy_read_req),
        .I2(fsm_cs),
        .I3(Q[1]),
        .I4(dac0_status_req),
        .I5(Q[0]),
        .O(\FSM_sequential_fsm_cs[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \FSM_sequential_fsm_cs[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs_reg[1]_3 ),
        .I1(dummy_read_req),
        .I2(Q[1]),
        .I3(fsm_cs),
        .I4(Q[0]),
        .I5(\FSM_sequential_fsm_cs[1]_i_3__3_n_0 ),
        .O(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0F00AC000000AC00)) 
    \FSM_sequential_fsm_cs[1]_i_3__3 
       (.I0(dac0_status_req),
        .I1(tc_req_dac0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(fsm_cs),
        .I5(dac0_drp_req),
        .O(\FSM_sequential_fsm_cs[1]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_fsm_cs[2]_i_3__0 
       (.I0(Q[1]),
        .I1(fsm_cs),
        .O(\FSM_sequential_fsm_cs_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_5__0 
       (.I0(dummy_read_req),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(Q[0]),
        .O(dummy_read_req_reg_0));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_cs),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bgt_drp_arb_gnt_i_1__0
       (.I0(Q[0]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .O(bgt_drp_arb_gnt_i));
  FDRE bgt_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(dac_bgt_gnt),
        .R(dac0_reset_i));
  FDRE bgt_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(dac_drp_rdy_bgt),
        .R(user_drp_drdy_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    drp_RdAck_r_i_3
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(user_drp_drdy),
        .I5(drp_RdAck_r_reg_1),
        .O(user_drp_drdy_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(dac0_reset_i));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(dac0_reset_i));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(dac0_reset_i));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__3
       (.I0(fsm_cs),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(dummy_read_gnt_r),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h88888B88)) 
    dummy_read_gnt_held_i_1__3
       (.I0(dummy_read_gnt_held),
        .I1(dummy_read_gnt_held_i_2__3_n_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(fsm_cs),
        .O(dummy_read_gnt_held_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2__3
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(user_drp_drdy_reg_3),
        .O(dummy_read_gnt_held_i_2__3_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__3_n_0),
        .Q(dummy_read_gnt_held),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_cs),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    dummy_read_req_i_1__3
       (.I0(dummy_read_req_i_2__5_n_0),
        .I1(tx0_u_dac_0[3]),
        .I2(dummy_read_req_reg_1),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I5(dummy_read_req_i_5__0_n_0),
        .O(dummy_read_req_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    dummy_read_req_i_2__5
       (.I0(tx0_u_dac_0[4]),
        .I1(tx0_u_dac_0[2]),
        .O(dummy_read_req_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    dummy_read_req_i_4__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_cs),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBBBFFFBFAAAAAAAA)) 
    dummy_read_req_i_5__0
       (.I0(dac0_reset_i),
        .I1(dummy_read_gnt_held),
        .I2(user_drp_drdy_reg_3),
        .I3(write_access),
        .I4(drp_drdy_r[3]),
        .I5(dummy_read_req),
        .O(dummy_read_req_i_5__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    dummy_read_req_i_6__0
       (.I0(tx0_u_dac_0[1]),
        .I1(tx0_u_dac_0[0]),
        .O(\drp_addr_reg[1] ));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__3_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h04)) 
    por_drp_arb_gnt_i_1__2
       (.I0(Q[1]),
        .I1(fsm_cs),
        .I2(Q[0]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac0_por_gnt),
        .R(dac0_reset_i));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac0_drprdy_por),
        .R(user_drp_drdy_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    s_axi_wready_reg_i_9
       (.I0(user_drp_drdy_reg_0),
        .I1(drp_RdAck_r_reg),
        .I2(fsm_cs),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(user_drp_drdy_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h08)) 
    status_drp_arb_gnt_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(fsm_cs),
        .O(status_drp_arb_gnt_i));
  FDRE status_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(dac0_status_gnt),
        .R(dac0_reset_i));
  FDRE status_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(dac0_drprdy_status),
        .R(user_drp_drdy_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(fsm_cs),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_dac0),
        .R(dac0_reset_i));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(dac0_drprdy_tc),
        .R(user_drp_drdy_i_1__6_n_0));
  MUXF7 tx0_u_dac_i_1
       (.I0(tx0_u_dac_i_30_n_0),
        .I1(tx0_u_dac_i_31_n_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .S(fsm_cs));
  LUT6 #(
    .INIT(64'hF0FFAA30F000AA30)) 
    tx0_u_dac_i_10
       (.I0(tx0_u_dac_10),
        .I1(Q[0]),
        .I2(tx0_u_dac_0[3]),
        .I3(Q[1]),
        .I4(fsm_cs),
        .I5(tx0_u_dac_i_45_n_0),
        .O(\drpaddr_por_reg[10] [3]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCAA0CA)) 
    tx0_u_dac_i_11
       (.I0(tx0_u_dac_0[2]),
        .I1(tx0_u_dac_9),
        .I2(Q[1]),
        .I3(fsm_cs),
        .I4(tx0_u_dac_7[2]),
        .I5(Q[0]),
        .O(\drpaddr_por_reg[10] [2]));
  LUT6 #(
    .INIT(64'hF0FFAA30F000AA30)) 
    tx0_u_dac_i_12
       (.I0(tx0_u_dac_8),
        .I1(Q[0]),
        .I2(tx0_u_dac_0[1]),
        .I3(Q[1]),
        .I4(fsm_cs),
        .I5(tx0_u_dac_i_48_n_0),
        .O(\drpaddr_por_reg[10] [1]));
  LUT6 #(
    .INIT(64'h00000000FFFBFF3B)) 
    tx0_u_dac_i_13
       (.I0(tx0_u_dac_7[0]),
        .I1(fsm_cs),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(drp_addr[0]),
        .I5(tx0_u_dac_i_49_n_0),
        .O(\drpaddr_por_reg[10] [0]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_14
       (.I0(tx0_u_dac_i_50_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[15]),
        .I4(Q[0]),
        .I5(drp_di[15]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [15]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_15
       (.I0(tx0_u_dac_i_51_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[14]),
        .I4(Q[0]),
        .I5(drp_di[14]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [14]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_16
       (.I0(tx0_u_dac_i_52_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[13]),
        .I4(Q[0]),
        .I5(drp_di[13]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [13]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_17
       (.I0(tx0_u_dac_i_53_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[12]),
        .I4(Q[0]),
        .I5(drp_di[12]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [12]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_18
       (.I0(tx0_u_dac_i_54_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[11]),
        .I4(Q[0]),
        .I5(drp_di[11]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [11]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_19
       (.I0(tx0_u_dac_i_55_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[10]),
        .I4(Q[0]),
        .I5(drp_di[10]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [10]));
  MUXF7 tx0_u_dac_i_2
       (.I0(tx0_u_dac),
        .I1(tx0_u_dac_i_33_n_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .S(fsm_cs));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_20
       (.I0(tx0_u_dac_i_56_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[9]),
        .I4(Q[0]),
        .I5(drp_di[9]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [9]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_21
       (.I0(tx0_u_dac_i_57_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[8]),
        .I4(Q[0]),
        .I5(drp_di[8]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [8]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_22
       (.I0(tx0_u_dac_i_58_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[7]),
        .I4(Q[0]),
        .I5(drp_di[7]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [7]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_23
       (.I0(tx0_u_dac_i_59_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[6]),
        .I4(Q[0]),
        .I5(drp_di[6]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [6]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_24
       (.I0(tx0_u_dac_i_60_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[5]),
        .I4(Q[0]),
        .I5(drp_di[5]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [5]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_25
       (.I0(tx0_u_dac_i_61_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[4]),
        .I4(Q[0]),
        .I5(drp_di[4]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [4]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_26
       (.I0(tx0_u_dac_i_62_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[3]),
        .I4(Q[0]),
        .I5(drp_di[3]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [3]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_27
       (.I0(tx0_u_dac_i_63_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[2]),
        .I4(Q[0]),
        .I5(drp_di[2]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_28
       (.I0(tx0_u_dac_i_64_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[1]),
        .I4(Q[0]),
        .I5(drp_di[1]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    tx0_u_dac_i_29
       (.I0(tx0_u_dac_i_65_n_0),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_3[0]),
        .I4(Q[0]),
        .I5(drp_di[0]),
        .O(\FSM_sequential_fsm_cs_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    tx0_u_dac_i_3
       (.I0(tx0_u_dac_i_34_n_0),
        .I1(tx0_u_dac_7[9]),
        .I2(tx0_u_dac_i_35_n_0),
        .I3(tx0_u_dac_0[10]),
        .I4(tx0_u_dac_i_36_n_0),
        .I5(tx0_u_dac_i_37_n_0),
        .O(\drpaddr_por_reg[10] [10]));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    tx0_u_dac_i_30
       (.I0(dac0_drpen_status),
        .I1(tx0_u_dac_1),
        .I2(tx0_u_dac_2),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(dummy_read_den),
        .O(tx0_u_dac_i_30_n_0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tx0_u_dac_i_31
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(Q[1]),
        .I2(drp_den),
        .I3(Q[0]),
        .I4(dac0_drpen_por),
        .O(tx0_u_dac_i_31_n_0));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    tx0_u_dac_i_33
       (.I0(bank2_write),
        .I1(\FSM_onehot_state_reg[2] [0]),
        .I2(Q[1]),
        .I3(drp_wen),
        .I4(Q[0]),
        .I5(dac0_drpwe_por),
        .O(tx0_u_dac_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    tx0_u_dac_i_34
       (.I0(Q[0]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(fsm_cs),
        .O(tx0_u_dac_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    tx0_u_dac_i_35
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_cs),
        .O(tx0_u_dac_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h74)) 
    tx0_u_dac_i_36
       (.I0(fsm_cs),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(tx0_u_dac_i_36_n_0));
  LUT6 #(
    .INIT(64'h9D999DDD9DDD9DDD)) 
    tx0_u_dac_i_37
       (.I0(fsm_cs),
        .I1(Q[1]),
        .I2(tx0_u_dac_13),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[18]),
        .O(tx0_u_dac_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    tx0_u_dac_i_39
       (.I0(drp_addr[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(fsm_cs),
        .I4(tx0_u_dac_7[7]),
        .O(tx0_u_dac_i_39_n_0));
  LUT6 #(
    .INIT(64'h0000F200F2F2F2F2)) 
    tx0_u_dac_i_4
       (.I0(tx0_u_dac_7[8]),
        .I1(tx0_u_dac_i_35_n_0),
        .I2(tx0_u_dac_i_34_n_0),
        .I3(tx0_u_dac_0[9]),
        .I4(tx0_u_dac_i_36_n_0),
        .I5(tx0_u_dac_i_37_n_0),
        .O(\drpaddr_por_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    tx0_u_dac_i_41
       (.I0(tx0_u_dac_7[6]),
        .I1(fsm_cs),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(drp_addr[1]),
        .O(tx0_u_dac_i_41_n_0));
  LUT6 #(
    .INIT(64'h4F4F4F4F414D4D4D)) 
    tx0_u_dac_i_42
       (.I0(tx0_u_dac_0[5]),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_6[17]),
        .I4(tx0_u_dac_5),
        .I5(Q[0]),
        .O(tx0_u_dac_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    tx0_u_dac_i_45
       (.I0(drp_addr[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(fsm_cs),
        .I4(tx0_u_dac_7[3]),
        .O(tx0_u_dac_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    tx0_u_dac_i_48
       (.I0(tx0_u_dac_7[1]),
        .I1(fsm_cs),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(drp_addr[2]),
        .O(tx0_u_dac_i_48_n_0));
  LUT6 #(
    .INIT(64'h4F4F4F4F414D4D4D)) 
    tx0_u_dac_i_49
       (.I0(tx0_u_dac_0[0]),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_6[16]),
        .I4(tx0_u_dac_5),
        .I5(Q[0]),
        .O(tx0_u_dac_i_49_n_0));
  LUT6 #(
    .INIT(64'hF0FFAA30F000AA30)) 
    tx0_u_dac_i_5
       (.I0(tx0_u_dac_12),
        .I1(Q[0]),
        .I2(tx0_u_dac_0[8]),
        .I3(Q[1]),
        .I4(fsm_cs),
        .I5(tx0_u_dac_i_39_n_0),
        .O(\drpaddr_por_reg[10] [8]));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_50
       (.I0(tx0_u_dac_4[15]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[15]),
        .O(tx0_u_dac_i_50_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_51
       (.I0(tx0_u_dac_4[14]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[14]),
        .O(tx0_u_dac_i_51_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_52
       (.I0(tx0_u_dac_4[13]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[13]),
        .O(tx0_u_dac_i_52_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_53
       (.I0(tx0_u_dac_4[12]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[12]),
        .O(tx0_u_dac_i_53_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_54
       (.I0(tx0_u_dac_4[11]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[11]),
        .O(tx0_u_dac_i_54_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_55
       (.I0(tx0_u_dac_4[10]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[10]),
        .O(tx0_u_dac_i_55_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_56
       (.I0(tx0_u_dac_4[9]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[9]),
        .O(tx0_u_dac_i_56_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_57
       (.I0(tx0_u_dac_4[8]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[8]),
        .O(tx0_u_dac_i_57_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_58
       (.I0(tx0_u_dac_4[7]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[7]),
        .O(tx0_u_dac_i_58_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_59
       (.I0(tx0_u_dac_4[6]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[6]),
        .O(tx0_u_dac_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hC100)) 
    tx0_u_dac_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(fsm_cs),
        .I3(tx0_u_dac_0[7]),
        .O(\drpaddr_por_reg[10] [7]));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_60
       (.I0(tx0_u_dac_4[5]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[5]),
        .O(tx0_u_dac_i_60_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_61
       (.I0(tx0_u_dac_4[4]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[4]),
        .O(tx0_u_dac_i_61_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_62
       (.I0(tx0_u_dac_4[3]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[3]),
        .O(tx0_u_dac_i_62_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_63
       (.I0(tx0_u_dac_4[2]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[2]),
        .O(tx0_u_dac_i_63_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_64
       (.I0(tx0_u_dac_4[1]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[1]),
        .O(tx0_u_dac_i_64_n_0));
  LUT6 #(
    .INIT(64'h80BA808A808A808A)) 
    tx0_u_dac_i_65
       (.I0(tx0_u_dac_4[0]),
        .I1(fsm_cs),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx0_u_dac_5),
        .I5(tx0_u_dac_6[0]),
        .O(tx0_u_dac_i_65_n_0));
  LUT6 #(
    .INIT(64'hF0FFAA30F000AA30)) 
    tx0_u_dac_i_7
       (.I0(tx0_u_dac_11),
        .I1(Q[0]),
        .I2(tx0_u_dac_0[6]),
        .I3(Q[1]),
        .I4(fsm_cs),
        .I5(tx0_u_dac_i_41_n_0),
        .O(\drpaddr_por_reg[10] [6]));
  LUT6 #(
    .INIT(64'h00000000EFFFECFF)) 
    tx0_u_dac_i_8
       (.I0(drp_addr[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(fsm_cs),
        .I4(tx0_u_dac_7[5]),
        .I5(tx0_u_dac_i_42_n_0),
        .O(\drpaddr_por_reg[10] [5]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    tx0_u_dac_i_9
       (.I0(tx0_u_dac_0[4]),
        .I1(dac0_drpaddr_tc),
        .I2(Q[1]),
        .I3(fsm_cs),
        .I4(tx0_u_dac_7[4]),
        .I5(Q[0]),
        .O(\drpaddr_por_reg[10] [4]));
  LUT4 #(
    .INIT(16'hABFB)) 
    user_drp_drdy_i_1__6
       (.I0(dac0_reset_i),
        .I1(user_drp_drdy_reg_3),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .O(user_drp_drdy_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    user_drp_drdy_i_2__2
       (.I0(fsm_cs),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(dac0_drp_gnt));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_drp_gnt),
        .Q(user_drp_drdy_reg_0),
        .R(user_drp_drdy_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__3
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .I2(write_access),
        .O(write_access_i_1__3_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__3_n_0),
        .Q(write_access),
        .R(dac0_reset_i));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0_36
   (user_drp_drdy,
    tile_config_drp_arb_gnt,
    tile_config_drp_arb_gnt_i,
    dac1_drprdy_tc,
    dac1_por_gnt,
    dac1_drprdy_por,
    \drp_addr_reg[6] ,
    \drp_addr_reg[1] ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \drp_addr_reg[10] ,
    \drp_di_reg[15] ,
    p_17_in,
    s_axi_aclk,
    tx1_u_dac,
    \FSM_onehot_state_reg[2] ,
    drpwe_por,
    dac1_drpen_tc,
    dac1_drp_we,
    bank4_write,
    tc_req_dac1,
    dac1_drp_req,
    dac1_por_req,
    tx1_u_dac_0,
    drpen_por,
    Q,
    tx1_u_dac_1,
    tx1_u_dac_2,
    tx1_u_dac_3,
    dac1_drpdi_tc,
    tile_config_drp_drdy_reg_0,
    tile_config_drp_drdy_reg_1,
    por_drp_drdy_reg_0,
    dac1_drpaddr_por);
  output user_drp_drdy;
  output tile_config_drp_arb_gnt;
  output tile_config_drp_arb_gnt_i;
  output dac1_drprdy_tc;
  output dac1_por_gnt;
  output dac1_drprdy_por;
  output \drp_addr_reg[6] ;
  output \drp_addr_reg[1] ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output [10:0]\drp_addr_reg[10] ;
  output [15:0]\drp_di_reg[15] ;
  input p_17_in;
  input s_axi_aclk;
  input [10:0]tx1_u_dac;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input drpwe_por;
  input dac1_drpen_tc;
  input dac1_drp_we;
  input bank4_write;
  input tc_req_dac1;
  input dac1_drp_req;
  input dac1_por_req;
  input tx1_u_dac_0;
  input drpen_por;
  input [8:0]Q;
  input tx1_u_dac_1;
  input [15:0]tx1_u_dac_2;
  input [15:0]tx1_u_dac_3;
  input [15:0]dac1_drpdi_tc;
  input [0:0]tile_config_drp_drdy_reg_0;
  input tile_config_drp_drdy_reg_1;
  input por_drp_drdy_reg_0;
  input [0:0]dac1_drpaddr_por;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [8:0]Q;
  wire bank4_write;
  wire dac1_drp_req;
  wire dac1_drp_we;
  wire [0:0]dac1_drpaddr_por;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_tc;
  wire dac1_drprdy_por;
  wire dac1_drprdy_tc;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire [10:0]\drp_addr_reg[10] ;
  wire \drp_addr_reg[1] ;
  wire \drp_addr_reg[6] ;
  wire [15:0]\drp_di_reg[15] ;
  wire [3:0]drp_drdy_r;
  wire drpen_por;
  wire drpwe_por;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__4_n_0;
  wire dummy_read_gnt_held_i_2__4_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__4_n_0;
  wire dummy_read_req_i_2__2_n_0;
  wire [2:0]fsm_cs;
  wire p_17_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__3_n_0;
  wire por_drp_drdy_i_2__2_n_0;
  wire por_drp_drdy_reg_0;
  wire s_axi_aclk;
  wire tc_req_dac1;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__3_n_0;
  wire [0:0]tile_config_drp_drdy_reg_0;
  wire tile_config_drp_drdy_reg_1;
  wire [10:0]tx1_u_dac;
  wire tx1_u_dac_0;
  wire tx1_u_dac_1;
  wire [15:0]tx1_u_dac_2;
  wire [15:0]tx1_u_dac_3;
  wire tx1_u_dac_i_33_n_0;
  wire tx1_u_dac_i_34_n_0;
  wire tx1_u_dac_i_36_n_0;
  wire user_drp_drdy;
  wire user_drp_drdy_i_1__2_n_0;
  wire write_access;
  wire write_access_i_1__4_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__4 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F4F44444)) 
    \FSM_sequential_fsm_cs[1]_i_1__4 
       (.I0(dummy_read_req),
        .I1(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ),
        .I2(tc_req_dac1),
        .I3(dac1_drp_req),
        .I4(\FSM_sequential_fsm_cs[1]_i_3__4_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_2__4 
       (.I0(fsm_cs[1]),
        .I1(dac1_drp_req),
        .I2(dac1_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_dac1),
        .O(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_cs[1]_i_3__4 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__4_n_0 ),
        .I1(dac1_por_req),
        .I2(dac1_drp_req),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__4 
       (.I0(dummy_read_req),
        .I1(tc_req_dac1),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__4_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_17_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_17_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_17_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__4
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_17_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__4
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held_i_2__4_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__4
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__4_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__4_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__4
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_17_in));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__4
       (.I0(dummy_read_req_i_2__2_n_0),
        .I1(\drp_addr_reg[6] ),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank4_write),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I5(\drp_addr_reg[1] ),
        .O(dummy_read_req_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__2
       (.I0(dummy_read_gnt_held),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_17_in),
        .O(dummy_read_req_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_req_i_3__6
       (.I0(tx1_u_dac[6]),
        .I1(tx1_u_dac[7]),
        .I2(tx1_u_dac[4]),
        .I3(tx1_u_dac[5]),
        .O(\drp_addr_reg[6] ));
  LUT4 #(
    .INIT(16'h0400)) 
    dummy_read_req_i_5__1
       (.I0(tx1_u_dac[1]),
        .I1(tx1_u_dac[0]),
        .I2(tx1_u_dac[3]),
        .I3(tx1_u_dac[2]),
        .O(\drp_addr_reg[1] ));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__4_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__3
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac1_por_gnt),
        .R(p_17_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__3
       (.I0(p_17_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(fsm_cs[2]),
        .I5(por_drp_drdy_i_2__2_n_0),
        .O(por_drp_drdy_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__2_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__3_n_0),
        .Q(dac1_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__4
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tile_config_drp_arb_gnt),
        .R(p_17_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__3
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__3_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__3_n_0),
        .Q(dac1_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    tx1_u_dac_i_1
       (.I0(tx1_u_dac_0),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx1_u_dac_i_10
       (.I0(tx1_u_dac[3]),
        .I1(tx1_u_dac_1),
        .I2(Q[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx1_u_dac_i_11
       (.I0(tx1_u_dac_i_34_n_0),
        .I1(Q[2]),
        .I2(tx1_u_dac_1),
        .I3(tx1_u_dac_i_36_n_0),
        .I4(tx1_u_dac[2]),
        .I5(tx1_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [2]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx1_u_dac_i_12
       (.I0(tx1_u_dac[1]),
        .I1(tx1_u_dac_1),
        .I2(Q[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx1_u_dac_i_13
       (.I0(tx1_u_dac_i_34_n_0),
        .I1(Q[0]),
        .I2(tx1_u_dac_1),
        .I3(tx1_u_dac_i_36_n_0),
        .I4(tx1_u_dac[0]),
        .I5(tx1_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_14
       (.I0(tx1_u_dac_2[15]),
        .I1(tx1_u_dac_3[15]),
        .I2(dac1_drpdi_tc[15]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_15
       (.I0(tx1_u_dac_2[14]),
        .I1(tx1_u_dac_3[14]),
        .I2(dac1_drpdi_tc[14]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_16
       (.I0(tx1_u_dac_2[13]),
        .I1(tx1_u_dac_3[13]),
        .I2(dac1_drpdi_tc[13]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_17
       (.I0(tx1_u_dac_2[12]),
        .I1(tx1_u_dac_3[12]),
        .I2(dac1_drpdi_tc[12]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_18
       (.I0(tx1_u_dac_2[11]),
        .I1(tx1_u_dac_3[11]),
        .I2(dac1_drpdi_tc[11]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_19
       (.I0(tx1_u_dac_2[10]),
        .I1(tx1_u_dac_3[10]),
        .I2(dac1_drpdi_tc[10]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [10]));
  LUT6 #(
    .INIT(64'h00FA00C0000A00C0)) 
    tx1_u_dac_i_2
       (.I0(drpwe_por),
        .I1(dac1_drpen_tc),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(dac1_drp_we),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_20
       (.I0(tx1_u_dac_2[9]),
        .I1(tx1_u_dac_3[9]),
        .I2(dac1_drpdi_tc[9]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [9]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_21
       (.I0(tx1_u_dac_2[8]),
        .I1(tx1_u_dac_3[8]),
        .I2(dac1_drpdi_tc[8]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_22
       (.I0(tx1_u_dac_2[7]),
        .I1(tx1_u_dac_3[7]),
        .I2(dac1_drpdi_tc[7]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_23
       (.I0(tx1_u_dac_2[6]),
        .I1(tx1_u_dac_3[6]),
        .I2(dac1_drpdi_tc[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_24
       (.I0(tx1_u_dac_2[5]),
        .I1(tx1_u_dac_3[5]),
        .I2(dac1_drpdi_tc[5]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_25
       (.I0(tx1_u_dac_2[4]),
        .I1(tx1_u_dac_3[4]),
        .I2(dac1_drpdi_tc[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_26
       (.I0(tx1_u_dac_2[3]),
        .I1(tx1_u_dac_3[3]),
        .I2(dac1_drpdi_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_27
       (.I0(tx1_u_dac_2[2]),
        .I1(tx1_u_dac_3[2]),
        .I2(dac1_drpdi_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_28
       (.I0(tx1_u_dac_2[1]),
        .I1(tx1_u_dac_3[1]),
        .I2(dac1_drpdi_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx1_u_dac_i_29
       (.I0(tx1_u_dac_2[0]),
        .I1(tx1_u_dac_3[0]),
        .I2(dac1_drpdi_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    tx1_u_dac_i_3
       (.I0(tx1_u_dac_i_33_n_0),
        .I1(tx1_u_dac[10]),
        .I2(tx1_u_dac_i_34_n_0),
        .I3(Q[8]),
        .I4(tx1_u_dac_1),
        .I5(tx1_u_dac_i_36_n_0),
        .O(\drp_addr_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    tx1_u_dac_i_33
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(tx1_u_dac_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    tx1_u_dac_i_34
       (.I0(dac1_drpaddr_por),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[2]),
        .O(tx1_u_dac_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h10)) 
    tx1_u_dac_i_36
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(tx1_u_dac_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    tx1_u_dac_i_4
       (.I0(tx1_u_dac_i_33_n_0),
        .I1(tx1_u_dac[9]),
        .I2(tx1_u_dac_i_34_n_0),
        .I3(Q[8]),
        .I4(tx1_u_dac_1),
        .I5(tx1_u_dac_i_36_n_0),
        .O(\drp_addr_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx1_u_dac_i_5
       (.I0(tx1_u_dac_i_34_n_0),
        .I1(Q[7]),
        .I2(tx1_u_dac_1),
        .I3(tx1_u_dac_i_36_n_0),
        .I4(tx1_u_dac_i_33_n_0),
        .I5(tx1_u_dac[8]),
        .O(\drp_addr_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hA100)) 
    tx1_u_dac_i_6
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(tx1_u_dac[7]),
        .O(\drp_addr_reg[10] [7]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx1_u_dac_i_7
       (.I0(tx1_u_dac[6]),
        .I1(tx1_u_dac_1),
        .I2(Q[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx1_u_dac_i_8
       (.I0(tx1_u_dac_i_34_n_0),
        .I1(Q[5]),
        .I2(tx1_u_dac_1),
        .I3(tx1_u_dac_i_36_n_0),
        .I4(tx1_u_dac[5]),
        .I5(tx1_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [5]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx1_u_dac_i_9
       (.I0(tx1_u_dac[4]),
        .I1(tx1_u_dac_1),
        .I2(Q[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [4]));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__2
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h40)) 
    user_drp_drdy_i_2__3
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__2_n_0),
        .Q(user_drp_drdy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__4
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__4_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__4_n_0),
        .Q(write_access),
        .R(p_17_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0_37
   (user_drp_drdy_reg_0,
    tile_config_drp_arb_gnt_reg_0,
    tile_config_drp_arb_gnt_i,
    dac2_drprdy_tc,
    dac2_por_gnt,
    dac2_drprdy_por,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    access_type_reg,
    user_drp_drdy_reg_1,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \drp_di_reg[15] ,
    \drp_addr_reg[10] ,
    p_18_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4,
    drp_RdAck_r_reg_5,
    tc_req_dac2,
    dac2_drp_req,
    dac2_por_req,
    drpwe_por,
    dac2_drpen_tc,
    dac2_drp_we,
    dummy_read_req_reg_0,
    bank6_write,
    dummy_read_req_reg_1,
    tx2_u_dac,
    drpen_por,
    tx2_u_dac_0,
    Q,
    dac2_drpdi_tc,
    tx2_u_dac_1,
    tx2_u_dac_2,
    tx2_u_dac_3,
    tile_config_drp_drdy_reg_0,
    tile_config_drp_drdy_reg_1,
    por_drp_drdy_reg_0,
    dac2_drpaddr_por);
  output user_drp_drdy_reg_0;
  output tile_config_drp_arb_gnt_reg_0;
  output tile_config_drp_arb_gnt_i;
  output dac2_drprdy_tc;
  output dac2_por_gnt;
  output dac2_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output access_type_reg;
  output user_drp_drdy_reg_1;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output [15:0]\drp_di_reg[15] ;
  output [10:0]\drp_addr_reg[10] ;
  input p_18_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;
  input drp_RdAck_r_reg_5;
  input tc_req_dac2;
  input dac2_drp_req;
  input dac2_por_req;
  input drpwe_por;
  input dac2_drpen_tc;
  input dac2_drp_we;
  input dummy_read_req_reg_0;
  input bank6_write;
  input dummy_read_req_reg_1;
  input tx2_u_dac;
  input drpen_por;
  input [15:0]tx2_u_dac_0;
  input [15:0]Q;
  input [15:0]dac2_drpdi_tc;
  input [8:0]tx2_u_dac_1;
  input tx2_u_dac_2;
  input [10:0]tx2_u_dac_3;
  input [0:0]tile_config_drp_drdy_reg_0;
  input tile_config_drp_drdy_reg_1;
  input por_drp_drdy_reg_0;
  input [0:0]dac2_drpaddr_por;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__5_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__5_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__5_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__5_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__5_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__5_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [15:0]Q;
  wire access_type_reg;
  wire bank6_write;
  wire dac2_drp_req;
  wire dac2_drp_we;
  wire [0:0]dac2_drpaddr_por;
  wire [15:0]dac2_drpdi_tc;
  wire dac2_drpen_tc;
  wire dac2_drprdy_por;
  wire dac2_drprdy_tc;
  wire dac2_por_gnt;
  wire dac2_por_req;
  wire drp_RdAck_r_i_2_n_0;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire drp_RdAck_r_reg_5;
  wire [10:0]\drp_addr_reg[10] ;
  wire [15:0]\drp_di_reg[15] ;
  wire [3:0]drp_drdy_r;
  wire drpen_por;
  wire drpwe_por;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__5_n_0;
  wire dummy_read_gnt_held_i_2__5_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__5_n_0;
  wire dummy_read_req_i_2__3_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire p_18_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__4_n_0;
  wire por_drp_drdy_i_2__3_n_0;
  wire por_drp_drdy_reg_0;
  wire s_axi_aclk;
  wire tc_req_dac2;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire tile_config_drp_drdy_i_1__4_n_0;
  wire [0:0]tile_config_drp_drdy_reg_0;
  wire tile_config_drp_drdy_reg_1;
  wire tx2_u_dac;
  wire [15:0]tx2_u_dac_0;
  wire [8:0]tx2_u_dac_1;
  wire tx2_u_dac_2;
  wire [10:0]tx2_u_dac_3;
  wire tx2_u_dac_i_33_n_0;
  wire tx2_u_dac_i_34_n_0;
  wire tx2_u_dac_i_36_n_0;
  wire user_drp_drdy_i_1__3_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire write_access;
  wire write_access_i_1__5_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__1 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__5 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F4F44444)) 
    \FSM_sequential_fsm_cs[1]_i_1__5 
       (.I0(dummy_read_req),
        .I1(\FSM_sequential_fsm_cs[1]_i_2__5_n_0 ),
        .I2(tc_req_dac2),
        .I3(dac2_drp_req),
        .I4(\FSM_sequential_fsm_cs[1]_i_3__5_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_2__5 
       (.I0(fsm_cs[1]),
        .I1(dac2_drp_req),
        .I2(dac2_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_dac2),
        .O(\FSM_sequential_fsm_cs[1]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_cs[1]_i_3__5 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__5_n_0 ),
        .I1(dac2_por_req),
        .I2(dac2_drp_req),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__5 
       (.I0(dummy_read_req),
        .I1(tc_req_dac2),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__5_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__5_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__5_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__5_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_18_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    drp_RdAck_r_i_1
       (.I0(drp_RdAck_r_i_2_n_0),
        .I1(drp_RdAck_r_reg_0),
        .I2(drp_RdAck_r_reg_1),
        .I3(drp_RdAck_r_reg_2),
        .O(user_drp_drdy_reg_1));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_2
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_3),
        .I4(drp_RdAck_r_reg_4),
        .I5(drp_RdAck_r_reg_5),
        .O(drp_RdAck_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_18_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_18_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_18_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__5
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_18_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__5
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held_i_2__5_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__5
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__5_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__5_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__5
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_18_in));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__5
       (.I0(dummy_read_req_i_2__3_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(bank6_write),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I5(dummy_read_req_reg_1),
        .O(dummy_read_req_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__3
       (.I0(dummy_read_gnt_held),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_18_in),
        .O(dummy_read_req_i_2__3_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__5_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__4
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac2_por_gnt),
        .R(p_18_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__4
       (.I0(p_18_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(fsm_cs[2]),
        .I5(por_drp_drdy_i_2__3_n_0),
        .O(por_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__3
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__3_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__4_n_0),
        .Q(dac2_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    s_axi_wready_reg_i_12
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .O(access_type_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__5
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tile_config_drp_arb_gnt_reg_0),
        .R(p_18_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__4
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__4_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__4_n_0),
        .Q(dac2_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    tx2_u_dac_i_1
       (.I0(tx2_u_dac),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx2_u_dac_i_10
       (.I0(tx2_u_dac_3[3]),
        .I1(tx2_u_dac_2),
        .I2(tx2_u_dac_1[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx2_u_dac_i_11
       (.I0(tx2_u_dac_i_34_n_0),
        .I1(tx2_u_dac_1[2]),
        .I2(tx2_u_dac_2),
        .I3(tx2_u_dac_i_36_n_0),
        .I4(tx2_u_dac_3[2]),
        .I5(tx2_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [2]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx2_u_dac_i_12
       (.I0(tx2_u_dac_3[1]),
        .I1(tx2_u_dac_2),
        .I2(tx2_u_dac_1[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx2_u_dac_i_13
       (.I0(tx2_u_dac_i_34_n_0),
        .I1(tx2_u_dac_1[0]),
        .I2(tx2_u_dac_2),
        .I3(tx2_u_dac_i_36_n_0),
        .I4(tx2_u_dac_3[0]),
        .I5(tx2_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_14
       (.I0(tx2_u_dac_0[15]),
        .I1(Q[15]),
        .I2(dac2_drpdi_tc[15]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_15
       (.I0(tx2_u_dac_0[14]),
        .I1(Q[14]),
        .I2(dac2_drpdi_tc[14]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_16
       (.I0(tx2_u_dac_0[13]),
        .I1(Q[13]),
        .I2(dac2_drpdi_tc[13]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_17
       (.I0(tx2_u_dac_0[12]),
        .I1(Q[12]),
        .I2(dac2_drpdi_tc[12]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_18
       (.I0(tx2_u_dac_0[11]),
        .I1(Q[11]),
        .I2(dac2_drpdi_tc[11]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_19
       (.I0(tx2_u_dac_0[10]),
        .I1(Q[10]),
        .I2(dac2_drpdi_tc[10]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [10]));
  LUT6 #(
    .INIT(64'h00FA00C0000A00C0)) 
    tx2_u_dac_i_2
       (.I0(drpwe_por),
        .I1(dac2_drpen_tc),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(dac2_drp_we),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_20
       (.I0(tx2_u_dac_0[9]),
        .I1(Q[9]),
        .I2(dac2_drpdi_tc[9]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [9]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_21
       (.I0(tx2_u_dac_0[8]),
        .I1(Q[8]),
        .I2(dac2_drpdi_tc[8]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_22
       (.I0(tx2_u_dac_0[7]),
        .I1(Q[7]),
        .I2(dac2_drpdi_tc[7]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_23
       (.I0(tx2_u_dac_0[6]),
        .I1(Q[6]),
        .I2(dac2_drpdi_tc[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_24
       (.I0(tx2_u_dac_0[5]),
        .I1(Q[5]),
        .I2(dac2_drpdi_tc[5]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_25
       (.I0(tx2_u_dac_0[4]),
        .I1(Q[4]),
        .I2(dac2_drpdi_tc[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_26
       (.I0(tx2_u_dac_0[3]),
        .I1(Q[3]),
        .I2(dac2_drpdi_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_27
       (.I0(tx2_u_dac_0[2]),
        .I1(Q[2]),
        .I2(dac2_drpdi_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_28
       (.I0(tx2_u_dac_0[1]),
        .I1(Q[1]),
        .I2(dac2_drpdi_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx2_u_dac_i_29
       (.I0(tx2_u_dac_0[0]),
        .I1(Q[0]),
        .I2(dac2_drpdi_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    tx2_u_dac_i_3
       (.I0(tx2_u_dac_i_33_n_0),
        .I1(tx2_u_dac_3[10]),
        .I2(tx2_u_dac_i_34_n_0),
        .I3(tx2_u_dac_1[8]),
        .I4(tx2_u_dac_2),
        .I5(tx2_u_dac_i_36_n_0),
        .O(\drp_addr_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    tx2_u_dac_i_33
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(tx2_u_dac_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    tx2_u_dac_i_34
       (.I0(dac2_drpaddr_por),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[2]),
        .O(tx2_u_dac_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h10)) 
    tx2_u_dac_i_36
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(tx2_u_dac_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    tx2_u_dac_i_4
       (.I0(tx2_u_dac_i_33_n_0),
        .I1(tx2_u_dac_3[9]),
        .I2(tx2_u_dac_i_34_n_0),
        .I3(tx2_u_dac_1[8]),
        .I4(tx2_u_dac_2),
        .I5(tx2_u_dac_i_36_n_0),
        .O(\drp_addr_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx2_u_dac_i_5
       (.I0(tx2_u_dac_i_34_n_0),
        .I1(tx2_u_dac_1[7]),
        .I2(tx2_u_dac_2),
        .I3(tx2_u_dac_i_36_n_0),
        .I4(tx2_u_dac_i_33_n_0),
        .I5(tx2_u_dac_3[8]),
        .O(\drp_addr_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hA100)) 
    tx2_u_dac_i_6
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(tx2_u_dac_3[7]),
        .O(\drp_addr_reg[10] [7]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx2_u_dac_i_7
       (.I0(tx2_u_dac_3[6]),
        .I1(tx2_u_dac_2),
        .I2(tx2_u_dac_1[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx2_u_dac_i_8
       (.I0(tx2_u_dac_i_34_n_0),
        .I1(tx2_u_dac_1[5]),
        .I2(tx2_u_dac_2),
        .I3(tx2_u_dac_i_36_n_0),
        .I4(tx2_u_dac_3[5]),
        .I5(tx2_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [5]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx2_u_dac_i_9
       (.I0(tx2_u_dac_3[4]),
        .I1(tx2_u_dac_2),
        .I2(tx2_u_dac_1[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [4]));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__3
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h40)) 
    user_drp_drdy_i_2__4
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__3_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__5
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__5_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__5_n_0),
        .Q(write_access),
        .R(p_18_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0_38
   (\FSM_sequential_fsm_cs_reg[2]_0 ,
    user_drp_drdy_reg_0,
    tile_config_drp_arb_gnt,
    tile_config_drp_drdy,
    por_drp_arb_gnt,
    por_drp_drdy,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \drp_addr_reg[10] ,
    \drp_di_reg[15] ,
    \FSM_onehot_state_reg[2] ,
    p_19_in,
    s_axi_aclk,
    tc_req_dac3,
    dac3_drp_req,
    dac3_por_req,
    drpwe_por,
    dac3_drpen_tc,
    dac3_drp_we,
    dummy_read_req_reg_0,
    bank8_write,
    dummy_read_req_reg_1,
    tx3_u_dac,
    Q,
    tx3_u_dac_0,
    tx3_u_dac_1,
    tx3_u_dac_2,
    dac3_drpdi_tc,
    drpen_por,
    drp_wen,
    tile_config_drp_drdy_reg_0,
    tile_config_drp_drdy_reg_1,
    por_drp_drdy_reg_0,
    dac3_drpaddr_por);
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output user_drp_drdy_reg_0;
  output tile_config_drp_arb_gnt;
  output tile_config_drp_drdy;
  output por_drp_arb_gnt;
  output por_drp_drdy;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output [10:0]\drp_addr_reg[10] ;
  output [15:0]\drp_di_reg[15] ;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input p_19_in;
  input s_axi_aclk;
  input tc_req_dac3;
  input dac3_drp_req;
  input dac3_por_req;
  input drpwe_por;
  input dac3_drpen_tc;
  input dac3_drp_we;
  input dummy_read_req_reg_0;
  input bank8_write;
  input dummy_read_req_reg_1;
  input [10:0]tx3_u_dac;
  input [8:0]Q;
  input tx3_u_dac_0;
  input [15:0]tx3_u_dac_1;
  input [15:0]tx3_u_dac_2;
  input [15:0]dac3_drpdi_tc;
  input drpen_por;
  input drp_wen;
  input [0:0]tile_config_drp_drdy_reg_0;
  input tile_config_drp_drdy_reg_1;
  input por_drp_drdy_reg_0;
  input [0:0]dac3_drpaddr_por;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__6_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__6_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__6_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3__6_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__6_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__6_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [8:0]Q;
  wire bank8_write;
  wire dac3_drp_req;
  wire dac3_drp_we;
  wire [0:0]dac3_drpaddr_por;
  wire [15:0]dac3_drpdi_tc;
  wire dac3_drpen_tc;
  wire dac3_por_req;
  wire [10:0]\drp_addr_reg[10] ;
  wire [15:0]\drp_di_reg[15] ;
  wire [3:0]drp_drdy_r;
  wire drp_wen;
  wire drpen_por;
  wire drpwe_por;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__6_n_0;
  wire dummy_read_gnt_held_i_2__6_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__6_n_0;
  wire dummy_read_req_i_2__4_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire p_19_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy;
  wire por_drp_drdy_i_1__5_n_0;
  wire por_drp_drdy_i_2__4_n_0;
  wire por_drp_drdy_reg_0;
  wire s_axi_aclk;
  wire tc_req_dac3;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy;
  wire tile_config_drp_drdy_i_1__5_n_0;
  wire [0:0]tile_config_drp_drdy_reg_0;
  wire tile_config_drp_drdy_reg_1;
  wire [10:0]tx3_u_dac;
  wire tx3_u_dac_0;
  wire [15:0]tx3_u_dac_1;
  wire [15:0]tx3_u_dac_2;
  wire tx3_u_dac_i_30_n_0;
  wire tx3_u_dac_i_33_n_0;
  wire tx3_u_dac_i_34_n_0;
  wire tx3_u_dac_i_36_n_0;
  wire user_drp_drdy_i_1__4_n_0;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_i_1__6_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__2 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__6 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F4F44444)) 
    \FSM_sequential_fsm_cs[1]_i_1__6 
       (.I0(dummy_read_req),
        .I1(\FSM_sequential_fsm_cs[1]_i_2__6_n_0 ),
        .I2(tc_req_dac3),
        .I3(dac3_drp_req),
        .I4(\FSM_sequential_fsm_cs[1]_i_3__6_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00FF0004)) 
    \FSM_sequential_fsm_cs[1]_i_2__6 
       (.I0(fsm_cs[1]),
        .I1(dac3_drp_req),
        .I2(dac3_por_req),
        .I3(fsm_cs[0]),
        .I4(tc_req_dac3),
        .O(\FSM_sequential_fsm_cs[1]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_cs[1]_i_3__6 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__6_n_0 ),
        .I1(dac3_por_req),
        .I2(dac3_drp_req),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__6 
       (.I0(dummy_read_req),
        .I1(tc_req_dac3),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__6_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__6_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__6_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__6_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_19_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_19_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_19_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__6
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_19_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__6
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held_i_2__6_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__6
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__6_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__6_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__6
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_19_in));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__6
       (.I0(dummy_read_req_i_2__4_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(bank8_write),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I5(dummy_read_req_reg_1),
        .O(dummy_read_req_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__4
       (.I0(dummy_read_gnt_held),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_19_in),
        .O(dummy_read_req_i_2__4_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__6_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__5
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(por_drp_arb_gnt),
        .R(p_19_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__5
       (.I0(p_19_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(por_drp_drdy_reg_0),
        .I4(fsm_cs[2]),
        .I5(por_drp_drdy_i_2__4_n_0),
        .O(por_drp_drdy_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__4
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__4_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__5_n_0),
        .Q(por_drp_drdy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__6
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tile_config_drp_arb_gnt),
        .R(p_19_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__5
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__5_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__5_n_0),
        .Q(tile_config_drp_drdy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    tx3_u_dac_i_1
       (.I0(tx3_u_dac_i_30_n_0),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx3_u_dac_i_10
       (.I0(tx3_u_dac[3]),
        .I1(tx3_u_dac_0),
        .I2(Q[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx3_u_dac_i_11
       (.I0(tx3_u_dac_i_34_n_0),
        .I1(Q[2]),
        .I2(tx3_u_dac_0),
        .I3(tx3_u_dac_i_36_n_0),
        .I4(tx3_u_dac[2]),
        .I5(tx3_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [2]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx3_u_dac_i_12
       (.I0(tx3_u_dac[1]),
        .I1(tx3_u_dac_0),
        .I2(Q[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx3_u_dac_i_13
       (.I0(tx3_u_dac_i_34_n_0),
        .I1(Q[0]),
        .I2(tx3_u_dac_0),
        .I3(tx3_u_dac_i_36_n_0),
        .I4(tx3_u_dac[0]),
        .I5(tx3_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [0]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_14
       (.I0(tx3_u_dac_1[15]),
        .I1(tx3_u_dac_2[15]),
        .I2(dac3_drpdi_tc[15]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [15]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_15
       (.I0(tx3_u_dac_1[14]),
        .I1(tx3_u_dac_2[14]),
        .I2(dac3_drpdi_tc[14]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [14]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_16
       (.I0(tx3_u_dac_1[13]),
        .I1(tx3_u_dac_2[13]),
        .I2(dac3_drpdi_tc[13]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [13]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_17
       (.I0(tx3_u_dac_1[12]),
        .I1(tx3_u_dac_2[12]),
        .I2(dac3_drpdi_tc[12]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [12]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_18
       (.I0(tx3_u_dac_1[11]),
        .I1(tx3_u_dac_2[11]),
        .I2(dac3_drpdi_tc[11]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [11]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_19
       (.I0(tx3_u_dac_1[10]),
        .I1(tx3_u_dac_2[10]),
        .I2(dac3_drpdi_tc[10]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [10]));
  LUT6 #(
    .INIT(64'h00FA00C0000A00C0)) 
    tx3_u_dac_i_2
       (.I0(drpwe_por),
        .I1(dac3_drpen_tc),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(dac3_drp_we),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_20
       (.I0(tx3_u_dac_1[9]),
        .I1(tx3_u_dac_2[9]),
        .I2(dac3_drpdi_tc[9]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [9]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_21
       (.I0(tx3_u_dac_1[8]),
        .I1(tx3_u_dac_2[8]),
        .I2(dac3_drpdi_tc[8]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [8]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_22
       (.I0(tx3_u_dac_1[7]),
        .I1(tx3_u_dac_2[7]),
        .I2(dac3_drpdi_tc[7]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [7]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_23
       (.I0(tx3_u_dac_1[6]),
        .I1(tx3_u_dac_2[6]),
        .I2(dac3_drpdi_tc[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [6]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_24
       (.I0(tx3_u_dac_1[5]),
        .I1(tx3_u_dac_2[5]),
        .I2(dac3_drpdi_tc[5]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_25
       (.I0(tx3_u_dac_1[4]),
        .I1(tx3_u_dac_2[4]),
        .I2(dac3_drpdi_tc[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [4]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_26
       (.I0(tx3_u_dac_1[3]),
        .I1(tx3_u_dac_2[3]),
        .I2(dac3_drpdi_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_27
       (.I0(tx3_u_dac_1[2]),
        .I1(tx3_u_dac_2[2]),
        .I2(dac3_drpdi_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_28
       (.I0(tx3_u_dac_1[1]),
        .I1(tx3_u_dac_2[1]),
        .I2(dac3_drpdi_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAA00AAF00000CCAA)) 
    tx3_u_dac_i_29
       (.I0(tx3_u_dac_1[0]),
        .I1(tx3_u_dac_2[0]),
        .I2(dac3_drpdi_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_di_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    tx3_u_dac_i_3
       (.I0(tx3_u_dac_i_33_n_0),
        .I1(tx3_u_dac[10]),
        .I2(tx3_u_dac_i_34_n_0),
        .I3(Q[8]),
        .I4(tx3_u_dac_0),
        .I5(tx3_u_dac_i_36_n_0),
        .O(\drp_addr_reg[10] [10]));
  LUT6 #(
    .INIT(64'h00AA000000C00000)) 
    tx3_u_dac_i_30
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(tx3_u_dac_0),
        .I2(drp_wen),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(tx3_u_dac_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    tx3_u_dac_i_33
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(tx3_u_dac_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    tx3_u_dac_i_34
       (.I0(dac3_drpaddr_por),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[2]),
        .O(tx3_u_dac_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h10)) 
    tx3_u_dac_i_36
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(tx3_u_dac_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    tx3_u_dac_i_4
       (.I0(tx3_u_dac_i_33_n_0),
        .I1(tx3_u_dac[9]),
        .I2(tx3_u_dac_i_34_n_0),
        .I3(Q[8]),
        .I4(tx3_u_dac_0),
        .I5(tx3_u_dac_i_36_n_0),
        .O(\drp_addr_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx3_u_dac_i_5
       (.I0(tx3_u_dac_i_34_n_0),
        .I1(Q[7]),
        .I2(tx3_u_dac_0),
        .I3(tx3_u_dac_i_36_n_0),
        .I4(tx3_u_dac_i_33_n_0),
        .I5(tx3_u_dac[8]),
        .O(\drp_addr_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hA100)) 
    tx3_u_dac_i_6
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(tx3_u_dac[7]),
        .O(\drp_addr_reg[10] [7]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx3_u_dac_i_7
       (.I0(tx3_u_dac[6]),
        .I1(tx3_u_dac_0),
        .I2(Q[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    tx3_u_dac_i_8
       (.I0(tx3_u_dac_i_34_n_0),
        .I1(Q[5]),
        .I2(tx3_u_dac_0),
        .I3(tx3_u_dac_i_36_n_0),
        .I4(tx3_u_dac[5]),
        .I5(tx3_u_dac_i_33_n_0),
        .O(\drp_addr_reg[10] [5]));
  LUT6 #(
    .INIT(64'hAA00AAC0000000AA)) 
    tx3_u_dac_i_9
       (.I0(tx3_u_dac[4]),
        .I1(tx3_u_dac_0),
        .I2(Q[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\drp_addr_reg[10] [4]));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__4
       (.I0(tile_config_drp_drdy_reg_0),
        .I1(tile_config_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    user_drp_drdy_i_2__5
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__4_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__6
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__6_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__6_n_0),
        .Q(write_access),
        .R(p_19_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_adc
   (const_gnt_adc0,
    adc0_status_gnt,
    adc0_por_gnt,
    adc_bgt_gnt,
    user_drp_drdy_reg_0,
    adc0_drprdy_tc,
    adc0_drprdy_const,
    adc0_drprdy_status,
    adc0_drprdy_por,
    adc_drp_rdy_bgt,
    dummy_read_req,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    Q,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    DI,
    DADDR,
    \drp_addr_reg[6] ,
    \pll_state_machine.status_req_reg ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    user_drp_drdy_reg_1,
    \adc0_start_stage_r_reg[3] ,
    user_drp_drdy_reg_2,
    const_config_drp_drdy_reg_0,
    tile_config_drp_arb_gnt_reg_0,
    adc0_reset_i,
    s_axi_aclk,
    adc0_drpen_const,
    adc0_drpen_tc,
    \FSM_onehot_state_reg[2] ,
    bank10_write,
    drp_wen,
    adc0_drpwe_por,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    adc_bgt_req,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    drp_req_adc0,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    adc0_status_req,
    rx0_u_adc,
    rx0_u_adc_0,
    rx0_u_adc_1,
    rx0_u_adc_2,
    adc0_drpdi_por,
    rx0_u_adc_3,
    rx0_u_adc_4,
    rx0_u_adc_5,
    rx0_u_adc_6,
    rx0_u_adc_7,
    rx0_u_adc_8,
    rx0_u_adc_9,
    rx0_u_adc_10,
    rx0_u_adc_11,
    rx0_u_adc_12,
    rx0_u_adc_13,
    rx0_u_adc_14,
    rx0_u_adc_15,
    rx0_u_adc_16,
    rx0_u_adc_17,
    rx0_u_adc_18,
    rx0_u_adc_19,
    rx0_u_adc_20,
    rx0_u_adc_21,
    rx0_u_adc_22,
    rx0_u_adc_23,
    rx0_u_adc_24,
    rx0_u_adc_25,
    rx0_u_adc_26,
    rx0_u_adc_27,
    drp_di,
    rx0_u_adc_28,
    tile_config_drp_drdy_reg_0,
    drp_den,
    adc0_drpen_por,
    adc0_drpen_status,
    drp_addr,
    rx0_u_adc_29,
    drp_RdAck_r_reg,
    \adc0_pll_refdiv[6]_i_3 ,
    \adc0_pll_refdiv[6]_i_3_0 ,
    \adc0_pll_refdiv[6]_i_3_1 ,
    drp_RdAck_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    \FSM_sequential_const_sm_state_adc0_reg[0] ,
    p_0_in,
    tile_config_drp_arb_gnt,
    \FSM_onehot_tc_sm_state[6]_i_5 );
  output const_gnt_adc0;
  output adc0_status_gnt;
  output adc0_por_gnt;
  output adc_bgt_gnt;
  output user_drp_drdy_reg_0;
  output adc0_drprdy_tc;
  output adc0_drprdy_const;
  output adc0_drprdy_status;
  output adc0_drprdy_por;
  output adc_drp_rdy_bgt;
  output dummy_read_req;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output [2:0]Q;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output [15:0]DI;
  output [10:0]DADDR;
  output \drp_addr_reg[6] ;
  output \pll_state_machine.status_req_reg ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output user_drp_drdy_reg_1;
  output \adc0_start_stage_r_reg[3] ;
  output user_drp_drdy_reg_2;
  output const_config_drp_drdy_reg_0;
  output tile_config_drp_arb_gnt_reg_0;
  input adc0_reset_i;
  input s_axi_aclk;
  input adc0_drpen_const;
  input adc0_drpen_tc;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input bank10_write;
  input drp_wen;
  input adc0_drpwe_por;
  input \FSM_sequential_fsm_cs_reg[2]_3 ;
  input adc_bgt_req;
  input \FSM_sequential_fsm_cs_reg[2]_4 ;
  input \FSM_sequential_fsm_cs_reg[0]_0 ;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input drp_req_adc0;
  input \FSM_sequential_fsm_cs_reg[0]_1 ;
  input adc0_status_req;
  input rx0_u_adc;
  input rx0_u_adc_0;
  input rx0_u_adc_1;
  input rx0_u_adc_2;
  input [14:0]adc0_drpdi_por;
  input rx0_u_adc_3;
  input rx0_u_adc_4;
  input rx0_u_adc_5;
  input rx0_u_adc_6;
  input rx0_u_adc_7;
  input rx0_u_adc_8;
  input rx0_u_adc_9;
  input rx0_u_adc_10;
  input rx0_u_adc_11;
  input rx0_u_adc_12;
  input rx0_u_adc_13;
  input rx0_u_adc_14;
  input rx0_u_adc_15;
  input rx0_u_adc_16;
  input rx0_u_adc_17;
  input rx0_u_adc_18;
  input [9:0]rx0_u_adc_19;
  input rx0_u_adc_20;
  input [10:0]rx0_u_adc_21;
  input rx0_u_adc_22;
  input rx0_u_adc_23;
  input rx0_u_adc_24;
  input rx0_u_adc_25;
  input rx0_u_adc_26;
  input [15:0]rx0_u_adc_27;
  input [15:0]drp_di;
  input rx0_u_adc_28;
  input tile_config_drp_drdy_reg_0;
  input drp_den;
  input adc0_drpen_por;
  input adc0_drpen_status;
  input [2:0]drp_addr;
  input [2:0]rx0_u_adc_29;
  input drp_RdAck_r_reg;
  input [1:0]\adc0_pll_refdiv[6]_i_3 ;
  input [1:0]\adc0_pll_refdiv[6]_i_3_0 ;
  input \adc0_pll_refdiv[6]_i_3_1 ;
  input drp_RdAck_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input \FSM_sequential_const_sm_state_adc0_reg[0] ;
  input p_0_in;
  input tile_config_drp_arb_gnt;
  input \FSM_onehot_tc_sm_state[6]_i_5 ;

  wire [10:0]DADDR;
  wire [15:0]DI;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_onehot_tc_sm_state[6]_i_5 ;
  wire \FSM_sequential_const_sm_state_adc0_reg[0] ;
  wire \FSM_sequential_fsm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_3 ;
  wire \FSM_sequential_fsm_cs_reg[2]_4 ;
  wire [2:0]Q;
  wire [14:0]adc0_drpdi_por;
  wire adc0_drpen_const;
  wire adc0_drpen_por;
  wire adc0_drpen_status;
  wire adc0_drpen_tc;
  wire adc0_drprdy_const;
  wire adc0_drprdy_por;
  wire adc0_drprdy_status;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire [1:0]\adc0_pll_refdiv[6]_i_3 ;
  wire [1:0]\adc0_pll_refdiv[6]_i_3_0 ;
  wire \adc0_pll_refdiv[6]_i_3_1 ;
  wire adc0_por_gnt;
  wire adc0_reset_i;
  wire \adc0_start_stage_r_reg[3] ;
  wire adc0_status_gnt;
  wire adc0_status_req;
  wire adc_bgt_gnt;
  wire adc_bgt_req;
  wire adc_drp_rdy_bgt;
  wire bank10_write;
  wire bgt_drp_arb_gnt_i;
  wire bgt_drp_drdy_i;
  wire const_config_drp_arb_gnt_i_1_n_0;
  wire const_config_drp_drdy_i_1_n_0;
  wire const_config_drp_drdy_reg_0;
  wire const_gnt_adc0;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire [2:0]drp_addr;
  wire \drp_addr_reg[6] ;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy_i;
  wire [3:0]drp_drdy_r;
  wire drp_req_adc0;
  wire drp_wen;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1_n_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_i_1_n_0;
  wire dummy_read_req_i_2__6_n_0;
  wire dummy_read_req_i_6_n_0;
  wire p_0_in;
  wire [0:0]p_1_out;
  wire \pll_state_machine.status_req_reg ;
  wire por_drp_arb_gnt_i_1__6_n_0;
  wire por_drp_drdy_i;
  wire rx0_u_adc;
  wire rx0_u_adc_0;
  wire rx0_u_adc_1;
  wire rx0_u_adc_10;
  wire rx0_u_adc_11;
  wire rx0_u_adc_12;
  wire rx0_u_adc_13;
  wire rx0_u_adc_14;
  wire rx0_u_adc_15;
  wire rx0_u_adc_16;
  wire rx0_u_adc_17;
  wire rx0_u_adc_18;
  wire [9:0]rx0_u_adc_19;
  wire rx0_u_adc_2;
  wire rx0_u_adc_20;
  wire [10:0]rx0_u_adc_21;
  wire rx0_u_adc_22;
  wire rx0_u_adc_23;
  wire rx0_u_adc_24;
  wire rx0_u_adc_25;
  wire rx0_u_adc_26;
  wire [15:0]rx0_u_adc_27;
  wire rx0_u_adc_28;
  wire [2:0]rx0_u_adc_29;
  wire rx0_u_adc_3;
  wire rx0_u_adc_4;
  wire rx0_u_adc_5;
  wire rx0_u_adc_6;
  wire rx0_u_adc_7;
  wire rx0_u_adc_8;
  wire rx0_u_adc_9;
  wire rx0_u_adc_i_33_n_0;
  wire rx0_u_adc_i_34_n_0;
  wire rx0_u_adc_i_35_n_0;
  wire rx0_u_adc_i_38_n_0;
  wire rx0_u_adc_i_40_n_0;
  wire rx0_u_adc_i_42_n_0;
  wire rx0_u_adc_i_44_n_0;
  wire rx0_u_adc_i_46_n_0;
  wire rx0_u_adc_i_49_n_0;
  wire rx0_u_adc_i_51_n_0;
  wire rx0_u_adc_i_53_n_0;
  wire rx0_u_adc_i_55_n_0;
  wire rx0_u_adc_i_62_n_0;
  wire rx0_u_adc_i_64_n_0;
  wire rx0_u_adc_i_66_n_0;
  wire rx0_u_adc_i_68_n_0;
  wire rx0_u_adc_i_70_n_0;
  wire rx0_u_adc_i_72_n_0;
  wire rx0_u_adc_i_74_n_0;
  wire rx0_u_adc_i_76_n_0;
  wire rx0_u_adc_i_78_n_0;
  wire rx0_u_adc_i_80_n_0;
  wire rx0_u_adc_i_81_n_0;
  wire rx0_u_adc_i_84_n_0;
  wire rx0_u_adc_i_88_n_0;
  wire rx0_u_adc_i_90_n_0;
  wire rx0_u_adc_i_92_n_0;
  wire rx0_u_adc_i_94_n_0;
  wire s_axi_aclk;
  wire status_drp_arb_gnt_i;
  wire status_drp_drdy_i;
  wire tc_gnt_adc0;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire tile_config_drp_drdy_i;
  wire tile_config_drp_drdy_reg_0;
  wire user_drp_drdy_i_1__5_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire write_access;
  wire write_access_i_1_n_0;

  LUT6 #(
    .INIT(64'h80008000FFFF8000)) 
    \FSM_onehot_state[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_onehot_tc_sm_state[6]_i_10 
       (.I0(tc_gnt_adc0),
        .I1(p_0_in),
        .I2(tile_config_drp_arb_gnt),
        .I3(\FSM_onehot_tc_sm_state[6]_i_5 ),
        .O(tile_config_drp_arb_gnt_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_const_sm_state_adc0[2]_i_4 
       (.I0(adc0_drprdy_const),
        .I1(\FSM_sequential_const_sm_state_adc0_reg[0] ),
        .O(const_config_drp_drdy_reg_0));
  LUT6 #(
    .INIT(64'hEFEC232003000300)) 
    \FSM_sequential_fsm_cs[0]_i_1 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\FSM_sequential_fsm_cs[0]_i_2_n_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[2]_3 ),
        .I5(Q[0]),
        .O(\FSM_sequential_fsm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCECECCCCCECF)) 
    \FSM_sequential_fsm_cs[0]_i_2 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(dummy_read_req),
        .I2(drp_req_adc0),
        .I3(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .I4(Q[0]),
        .I5(adc0_status_req),
        .O(\FSM_sequential_fsm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEC232003000300)) 
    \FSM_sequential_fsm_cs[1]_i_1 
       (.I0(adc_bgt_req),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_fsm_cs_reg[1]_2 ),
        .I5(Q[1]),
        .O(\FSM_sequential_fsm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888C0C0FF00)) 
    \FSM_sequential_fsm_cs[2]_i_1 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_3 ),
        .I1(Q[2]),
        .I2(adc_bgt_req),
        .I3(\FSM_sequential_fsm_cs_reg[2]_4 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \FSM_sequential_fsm_cs[2]_i_5 
       (.I0(adc0_status_req),
        .I1(Q[2]),
        .I2(dummy_read_req),
        .I3(drp_req_adc0),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(\pll_state_machine.status_req_reg ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h0030000000305050)) 
    \adc0_pll_refdiv[6]_i_5 
       (.I0(\adc0_pll_refdiv[6]_i_3 [1]),
        .I1(\adc0_pll_refdiv[6]_i_3_0 [1]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I3(\adc0_pll_refdiv[6]_i_3_0 [0]),
        .I4(\adc0_pll_refdiv[6]_i_3_1 ),
        .I5(\adc0_pll_refdiv[6]_i_3 [0]),
        .O(\adc0_start_stage_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    bgt_drp_arb_gnt_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(bgt_drp_arb_gnt_i));
  FDRE bgt_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(adc_bgt_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h2022200000000000)) 
    bgt_drp_drdy_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(tile_config_drp_drdy_reg_0),
        .I5(Q[1]),
        .O(bgt_drp_drdy_i));
  FDRE bgt_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_drdy_i),
        .Q(adc_drp_rdy_bgt),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h08)) 
    const_config_drp_arb_gnt_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(const_config_drp_arb_gnt_i_1_n_0));
  FDRE const_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(const_config_drp_arb_gnt_i_1_n_0),
        .Q(const_gnt_adc0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h0000000080888000)) 
    const_config_drp_drdy_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(tile_config_drp_drdy_reg_0),
        .I5(Q[2]),
        .O(const_config_drp_drdy_i_1_n_0));
  FDRE const_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(const_config_drp_drdy_i_1_n_0),
        .Q(adc0_drprdy_const),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_5
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(drp_RdAck_r_reg_1),
        .I5(drp_RdAck_r_reg_2),
        .O(user_drp_drdy_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    dummy_read_den_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(dummy_read_gnt_r),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h888888B8)) 
    dummy_read_gnt_held_i_1
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_i),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(dummy_read_gnt_held_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(tile_config_drp_drdy_reg_0),
        .O(drp_drdy_i));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1_n_0),
        .Q(dummy_read_gnt_held),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h02)) 
    dummy_read_gnt_r_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    dummy_read_req_i_1
       (.I0(dummy_read_req_i_2__6_n_0),
        .I1(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I2(dummy_read_req3),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(bank10_write),
        .I5(adc0_reset_i),
        .O(dummy_read_req_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    dummy_read_req_i_2__6
       (.I0(dummy_read_req),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(tile_config_drp_drdy_reg_0),
        .I4(dummy_read_gnt_held),
        .O(dummy_read_req_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dummy_read_req_i_3__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    dummy_read_req_i_4__0
       (.I0(dummy_read_req_i_6_n_0),
        .I1(\drp_addr_reg[6] ),
        .I2(rx0_u_adc_21[2]),
        .I3(rx0_u_adc_21[0]),
        .I4(rx0_u_adc_21[3]),
        .I5(rx0_u_adc_21[5]),
        .O(dummy_read_req3));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_req_i_6
       (.I0(rx0_u_adc_21[4]),
        .I1(rx0_u_adc_21[1]),
        .O(dummy_read_req_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    dummy_read_req_i_7
       (.I0(rx0_u_adc_21[6]),
        .I1(rx0_u_adc_21[7]),
        .O(\drp_addr_reg[6] ));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h08)) 
    por_drp_arb_gnt_i_1__6
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(por_drp_arb_gnt_i_1__6_n_0));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i_1__6_n_0),
        .Q(adc0_por_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h2000202020000000)) 
    por_drp_drdy_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(drp_drdy_r[3]),
        .I4(write_access),
        .I5(tile_config_drp_drdy_reg_0),
        .O(por_drp_drdy_i));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i),
        .Q(adc0_drprdy_por),
        .R(adc0_reset_i));
  MUXF7 rx0_u_adc_i_1
       (.I0(rx0_u_adc_i_33_n_0),
        .I1(rx0_u_adc_i_34_n_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_10
       (.I0(rx0_u_adc_18),
        .I1(rx0_u_adc_i_49_n_0),
        .O(DADDR[3]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_11
       (.I0(rx0_u_adc_17),
        .I1(rx0_u_adc_i_51_n_0),
        .O(DADDR[2]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_12
       (.I0(rx0_u_adc_16),
        .I1(rx0_u_adc_i_53_n_0),
        .O(DADDR[1]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_13
       (.I0(rx0_u_adc_15),
        .I1(rx0_u_adc_i_55_n_0),
        .O(DADDR[0]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_17
       (.I0(rx0_u_adc_14),
        .I1(rx0_u_adc_i_62_n_0),
        .O(DI[15]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_18
       (.I0(rx0_u_adc_13),
        .I1(rx0_u_adc_i_64_n_0),
        .O(DI[14]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_19
       (.I0(rx0_u_adc_12),
        .I1(rx0_u_adc_i_66_n_0),
        .O(DI[13]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hB888B8B8B8888888)) 
    rx0_u_adc_i_2
       (.I0(rx0_u_adc_i_35_n_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(adc0_drpen_const),
        .I4(Q[0]),
        .I5(adc0_drpen_tc),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  MUXF7 rx0_u_adc_i_20
       (.I0(rx0_u_adc_11),
        .I1(rx0_u_adc_i_68_n_0),
        .O(DI[12]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_21
       (.I0(rx0_u_adc_10),
        .I1(rx0_u_adc_i_70_n_0),
        .O(DI[11]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_22
       (.I0(rx0_u_adc_9),
        .I1(rx0_u_adc_i_72_n_0),
        .O(DI[10]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_23
       (.I0(rx0_u_adc_8),
        .I1(rx0_u_adc_i_74_n_0),
        .O(DI[9]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_24
       (.I0(rx0_u_adc_7),
        .I1(rx0_u_adc_i_76_n_0),
        .O(DI[8]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_25
       (.I0(rx0_u_adc_6),
        .I1(rx0_u_adc_i_78_n_0),
        .O(DI[7]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_26
       (.I0(rx0_u_adc_5),
        .I1(rx0_u_adc_i_80_n_0),
        .O(DI[6]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    rx0_u_adc_i_27
       (.I0(rx0_u_adc_i_81_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(adc0_drpdi_por[5]),
        .I4(Q[2]),
        .I5(rx0_u_adc_4),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    rx0_u_adc_i_28
       (.I0(rx0_u_adc_i_84_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(adc0_drpdi_por[4]),
        .I4(Q[2]),
        .I5(rx0_u_adc_3),
        .O(DI[4]));
  MUXF7 rx0_u_adc_i_29
       (.I0(rx0_u_adc_2),
        .I1(rx0_u_adc_i_88_n_0),
        .O(DI[3]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_3
       (.I0(rx0_u_adc_25),
        .I1(rx0_u_adc_i_38_n_0),
        .O(DADDR[10]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_30
       (.I0(rx0_u_adc_1),
        .I1(rx0_u_adc_i_90_n_0),
        .O(DI[2]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_31
       (.I0(rx0_u_adc_0),
        .I1(rx0_u_adc_i_92_n_0),
        .O(DI[1]),
        .S(Q[2]));
  MUXF7 rx0_u_adc_i_32
       (.I0(rx0_u_adc),
        .I1(rx0_u_adc_i_94_n_0),
        .O(DI[0]),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_33
       (.I0(adc0_drpen_const),
        .I1(adc0_drpen_tc),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(dummy_read_den),
        .O(rx0_u_adc_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    rx0_u_adc_i_34
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(drp_den),
        .I2(Q[1]),
        .I3(adc0_drpen_por),
        .I4(Q[0]),
        .I5(adc0_drpen_status),
        .O(rx0_u_adc_i_34_n_0));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    rx0_u_adc_i_35
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(bank10_write),
        .I2(drp_wen),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(adc0_drpwe_por),
        .O(rx0_u_adc_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    rx0_u_adc_i_38
       (.I0(rx0_u_adc_21[10]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(rx0_u_adc_19[9]),
        .I4(Q[0]),
        .I5(rx0_u_adc_29[2]),
        .O(rx0_u_adc_i_38_n_0));
  MUXF7 rx0_u_adc_i_4
       (.I0(rx0_u_adc_26),
        .I1(rx0_u_adc_i_40_n_0),
        .O(DADDR[9]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    rx0_u_adc_i_40
       (.I0(rx0_u_adc_21[9]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(rx0_u_adc_19[8]),
        .I4(Q[0]),
        .I5(rx0_u_adc_29[2]),
        .O(rx0_u_adc_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    rx0_u_adc_i_42
       (.I0(rx0_u_adc_21[8]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(rx0_u_adc_19[7]),
        .I4(Q[0]),
        .I5(rx0_u_adc_29[2]),
        .O(rx0_u_adc_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    rx0_u_adc_i_44
       (.I0(rx0_u_adc_21[6]),
        .I1(drp_addr[1]),
        .I2(Q[1]),
        .I3(rx0_u_adc_19[6]),
        .I4(Q[0]),
        .I5(rx0_u_adc_29[1]),
        .O(rx0_u_adc_i_44_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_46
       (.I0(rx0_u_adc_21[5]),
        .I1(drp_addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(rx0_u_adc_19[5]),
        .O(rx0_u_adc_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    rx0_u_adc_i_49
       (.I0(rx0_u_adc_21[3]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(rx0_u_adc_19[3]),
        .I4(Q[0]),
        .I5(rx0_u_adc_29[0]),
        .O(rx0_u_adc_i_49_n_0));
  MUXF7 rx0_u_adc_i_5
       (.I0(rx0_u_adc_24),
        .I1(rx0_u_adc_i_42_n_0),
        .O(DADDR[8]),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    rx0_u_adc_i_51
       (.I0(rx0_u_adc_21[2]),
        .I1(Q[1]),
        .I2(rx0_u_adc_19[2]),
        .I3(Q[0]),
        .I4(rx0_u_adc_29[0]),
        .O(rx0_u_adc_i_51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    rx0_u_adc_i_53
       (.I0(rx0_u_adc_21[1]),
        .I1(drp_addr[2]),
        .I2(Q[1]),
        .I3(rx0_u_adc_19[1]),
        .I4(Q[0]),
        .I5(rx0_u_adc_29[1]),
        .O(rx0_u_adc_i_53_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_55
       (.I0(rx0_u_adc_21[0]),
        .I1(drp_addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(rx0_u_adc_19[0]),
        .O(rx0_u_adc_i_55_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8010)) 
    rx0_u_adc_i_6
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(rx0_u_adc_21[7]),
        .I3(Q[1]),
        .O(DADDR[7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_62
       (.I0(rx0_u_adc_27[15]),
        .I1(drp_di[15]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[14]),
        .O(rx0_u_adc_i_62_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_64
       (.I0(rx0_u_adc_27[14]),
        .I1(drp_di[14]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[13]),
        .O(rx0_u_adc_i_64_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_66
       (.I0(rx0_u_adc_27[13]),
        .I1(drp_di[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[12]),
        .O(rx0_u_adc_i_66_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_68
       (.I0(rx0_u_adc_27[12]),
        .I1(drp_di[12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[11]),
        .O(rx0_u_adc_i_68_n_0));
  MUXF7 rx0_u_adc_i_7
       (.I0(rx0_u_adc_23),
        .I1(rx0_u_adc_i_44_n_0),
        .O(DADDR[6]),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_70
       (.I0(rx0_u_adc_27[11]),
        .I1(drp_di[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[10]),
        .O(rx0_u_adc_i_70_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_72
       (.I0(rx0_u_adc_27[10]),
        .I1(drp_di[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[9]),
        .O(rx0_u_adc_i_72_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_74
       (.I0(rx0_u_adc_27[9]),
        .I1(drp_di[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[8]),
        .O(rx0_u_adc_i_74_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_76
       (.I0(rx0_u_adc_27[8]),
        .I1(drp_di[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[7]),
        .O(rx0_u_adc_i_76_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    rx0_u_adc_i_78
       (.I0(rx0_u_adc_27[7]),
        .I1(Q[0]),
        .I2(drp_di[7]),
        .I3(Q[1]),
        .I4(rx0_u_adc_28),
        .O(rx0_u_adc_i_78_n_0));
  MUXF7 rx0_u_adc_i_8
       (.I0(rx0_u_adc_22),
        .I1(rx0_u_adc_i_46_n_0),
        .O(DADDR[5]),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_80
       (.I0(rx0_u_adc_27[6]),
        .I1(drp_di[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[6]),
        .O(rx0_u_adc_i_80_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rx0_u_adc_i_81
       (.I0(rx0_u_adc_27[5]),
        .I1(Q[0]),
        .I2(drp_di[5]),
        .O(rx0_u_adc_i_81_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rx0_u_adc_i_84
       (.I0(rx0_u_adc_27[4]),
        .I1(Q[0]),
        .I2(drp_di[4]),
        .O(rx0_u_adc_i_84_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_88
       (.I0(rx0_u_adc_27[3]),
        .I1(drp_di[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[3]),
        .O(rx0_u_adc_i_88_n_0));
  LUT6 #(
    .INIT(64'hFC88308830333000)) 
    rx0_u_adc_i_9
       (.I0(rx0_u_adc_19[4]),
        .I1(Q[2]),
        .I2(rx0_u_adc_20),
        .I3(Q[1]),
        .I4(rx0_u_adc_21[4]),
        .I5(Q[0]),
        .O(DADDR[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_90
       (.I0(rx0_u_adc_27[2]),
        .I1(drp_di[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[2]),
        .O(rx0_u_adc_i_90_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_92
       (.I0(rx0_u_adc_27[1]),
        .I1(drp_di[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[1]),
        .O(rx0_u_adc_i_92_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    rx0_u_adc_i_94
       (.I0(rx0_u_adc_27[0]),
        .I1(drp_di[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(adc0_drpdi_por[0]),
        .O(rx0_u_adc_i_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    s_axi_wready_reg_i_6
       (.I0(user_drp_drdy_reg_0),
        .I1(drp_RdAck_r_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(user_drp_drdy_reg_1));
  LUT3 #(
    .INIT(8'h02)) 
    status_drp_arb_gnt_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(status_drp_arb_gnt_i));
  FDRE status_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(adc0_status_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    status_drp_drdy_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(tile_config_drp_drdy_reg_0),
        .I5(Q[2]),
        .O(status_drp_drdy_i));
  FDRE status_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_drdy_i),
        .Q(adc0_drprdy_status),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h02)) 
    tile_config_drp_arb_gnt_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h1000101010000000)) 
    tile_config_drp_drdy_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(drp_drdy_r[3]),
        .I4(write_access),
        .I5(tile_config_drp_drdy_reg_0),
        .O(tile_config_drp_drdy_i));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i),
        .Q(adc0_drprdy_tc),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    user_drp_drdy_i_1__5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(tile_config_drp_drdy_reg_0),
        .I5(Q[2]),
        .O(user_drp_drdy_i_1__5_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__5_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .I2(write_access),
        .O(write_access_i_1_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1_n_0),
        .Q(write_access),
        .R(adc0_reset_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control
   (access_type_reg_0,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank10_write,
    bank10_read,
    adc0_drp_gnt,
    adc0_drp_rdy,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank10_write;
  input bank10_read;
  input adc0_drp_gnt;
  input adc0_drp_rdy;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__4_n_0 ;
  wire \FSM_onehot_state[3]_i_1__3_n_0 ;
  wire \FSM_onehot_state[4]_i_1__2_n_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc0_drp_gnt;
  wire adc0_drp_rdy;
  wire bank10_read;
  wire bank10_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__4 
       (.I0(bank10_write),
        .I1(bank10_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(adc0_drp_gnt),
        .O(\FSM_onehot_state[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__3 
       (.I0(adc0_drp_gnt),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(adc0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__2 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_5 
       (.I0(adc0_drp_gnt),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(adc0_drp_rdy),
        .I3(access_type_reg_0),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__3_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_1
   (access_type_reg_0,
    adc1_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank12_write,
    bank12_read,
    adc1_drp_gnt,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output adc1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank12_write;
  input bank12_read;
  input adc1_drp_gnt;
  input \FSM_onehot_state_reg[3]_0 ;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__6_n_0 ;
  wire \FSM_onehot_state[3]_i_1__4_n_0 ;
  wire \FSM_onehot_state[4]_i_1__3_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc1_drp_gnt;
  wire adc1_drp_we;
  wire bank12_read;
  wire bank12_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__6 
       (.I0(bank12_write),
        .I1(bank12_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(adc1_drp_gnt),
        .O(\FSM_onehot_state[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__4 
       (.I0(adc1_drp_gnt),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__3 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__3 
       (.I0(adc1_drp_gnt),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__6_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    rx1_u_adc_i_32
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank12_write),
        .O(adc1_drp_we));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_2
   (access_type_reg_0,
    adc2_drp_req,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    \drp_addr_reg[7] ,
    \drp_addr_reg[10] ,
    \drp_addr_reg[0] ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank14_write,
    bank14_read,
    adc2_drp_gnt,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state[4]_i_4__6 ,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output adc2_drp_req;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output \FSM_onehot_state_reg[4]_0 ;
  output \drp_addr_reg[7] ;
  output \drp_addr_reg[10] ;
  output \drp_addr_reg[0] ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank14_write;
  input bank14_read;
  input adc2_drp_gnt;
  input \FSM_onehot_state_reg[3]_0 ;
  input [10:0]\FSM_onehot_state[4]_i_4__6 ;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1__5_n_0 ;
  wire \FSM_onehot_state[3]_i_1__5_n_0 ;
  wire \FSM_onehot_state[4]_i_10_n_0 ;
  wire \FSM_onehot_state[4]_i_1__4_n_0 ;
  wire [10:0]\FSM_onehot_state[4]_i_4__6 ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc2_drp_gnt;
  wire adc2_drp_req;
  wire bank14_read;
  wire bank14_write;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[10] ;
  wire \drp_addr_reg[7] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__5 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bank14_read),
        .I2(bank14_write),
        .I3(\FSM_onehot_state_reg[2]_0 [0]),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(adc2_drp_gnt),
        .O(\FSM_onehot_state[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__5 
       (.I0(adc2_drp_gnt),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_onehot_state[4]_i_10 
       (.I0(\FSM_onehot_state[4]_i_4__6 [0]),
        .I1(\FSM_onehot_state[4]_i_4__6 [1]),
        .I2(\FSM_onehot_state[4]_i_4__6 [2]),
        .I3(\FSM_onehot_state[4]_i_4__6 [6]),
        .O(\FSM_onehot_state[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__4 
       (.I0(\FSM_onehot_state_reg[2]_0 [0]),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg[2]_0 [2]),
        .I3(\FSM_onehot_state_reg[2]_0 [1]),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__4 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(adc2_drp_gnt),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h033C3C34)) 
    \FSM_onehot_state[4]_i_6__0 
       (.I0(\FSM_onehot_state[4]_i_4__6 [0]),
        .I1(\FSM_onehot_state[4]_i_4__6 [4]),
        .I2(\FSM_onehot_state[4]_i_4__6 [3]),
        .I3(\FSM_onehot_state[4]_i_4__6 [2]),
        .I4(\FSM_onehot_state[4]_i_4__6 [1]),
        .O(\drp_addr_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[4]_i_7 
       (.I0(\FSM_onehot_state[4]_i_4__6 [7]),
        .I1(\FSM_onehot_state[4]_i_4__6 [5]),
        .O(\drp_addr_reg[7] ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \FSM_onehot_state[4]_i_9 
       (.I0(\FSM_onehot_state[4]_i_4__6 [10]),
        .I1(\FSM_onehot_state[4]_i_4__6 [9]),
        .I2(\FSM_onehot_state[4]_i_4__6 [8]),
        .I3(\FSM_onehot_state[4]_i_4__6 [4]),
        .I4(\FSM_onehot_state[4]_i_10_n_0 ),
        .O(\drp_addr_reg[10] ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__4_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__5_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__4_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(\FSM_onehot_state_reg[2]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__4_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(\FSM_onehot_state_reg[2]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__4_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__5_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__4_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    \FSM_sequential_fsm_cs[2]_i_3__5 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(bank14_write),
        .I3(bank14_read),
        .O(adc2_drp_req));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_3
   (access_type_reg_0,
    adc3_drp_req,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank16_write,
    bank16_read,
    adc3_drp_gnt,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output adc3_drp_req;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output \FSM_onehot_state_reg[4]_0 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank16_write;
  input bank16_read;
  input adc3_drp_gnt;
  input \FSM_onehot_state_reg[3]_0 ;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1__3_n_0 ;
  wire \FSM_onehot_state[3]_i_1__6_n_0 ;
  wire \FSM_onehot_state[4]_i_1__5_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc3_drp_gnt;
  wire adc3_drp_req;
  wire bank16_read;
  wire bank16_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bank16_read),
        .I2(bank16_write),
        .I3(\FSM_onehot_state_reg[2]_0 [0]),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(adc3_drp_gnt),
        .O(\FSM_onehot_state[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__6 
       (.I0(adc3_drp_gnt),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__5 
       (.I0(\FSM_onehot_state_reg[2]_0 [0]),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg[2]_0 [2]),
        .I3(\FSM_onehot_state_reg[2]_0 [1]),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__5 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(adc3_drp_gnt),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__5_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__3_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__5_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(\FSM_onehot_state_reg[2]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__5_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(\FSM_onehot_state_reg[2]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__5_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__6_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__5_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    \FSM_sequential_fsm_cs[2]_i_3__4 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(bank16_write),
        .I3(bank16_read),
        .O(adc3_drp_req));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_4
   (access_type_reg_0,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank2_write,
    bank2_read,
    \FSM_onehot_state_reg[3]_0 ,
    dac0_drp_rdy,
    D);
  output access_type_reg_0;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank2_write;
  input bank2_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input dac0_drp_rdy;
  input [2:0]D;

  wire [2:0]D;
  wire \FSM_onehot_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2__2_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank2_read;
  wire bank2_write;
  wire dac0_drp_rdy;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFF1010FF101010)) 
    \FSM_onehot_state[0]_i_1__1 
       (.I0(bank2_write),
        .I1(bank2_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[3]_0 ),
        .I5(\FSM_onehot_state_reg[4]_0 [4]),
        .O(\FSM_onehot_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(dac0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_2__2 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \FSM_onehot_state[4]_i_6 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(dac0_drp_rdy),
        .I3(access_type_reg_0),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__2_n_0 ),
        .D(D[0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__2_n_0 ),
        .D(D[1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__2_n_0 ),
        .D(D[2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_5
   (access_type_reg_0,
    dac1_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank4_write,
    bank4_read,
    dac1_drp_gnt,
    user_drp_drdy,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output dac1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank4_write;
  input bank4_read;
  input dac1_drp_gnt;
  input user_drp_drdy;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__2_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank4_read;
  wire bank4_write;
  wire dac1_drp_gnt;
  wire dac1_drp_we;
  wire s_axi_aclk;
  wire user_drp_drdy;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__2 
       (.I0(bank4_write),
        .I1(bank4_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(dac1_drp_gnt),
        .O(\FSM_onehot_state[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(dac1_drp_gnt),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(user_drp_drdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__0 
       (.I0(dac1_drp_gnt),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(user_drp_drdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    tx1_u_dac_i_32
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank4_write),
        .O(dac1_drp_we));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_6
   (access_type_reg_0,
    dac2_drp_req,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank6_write,
    bank6_read,
    dac2_drp_gnt,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output dac2_drp_req;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output \FSM_onehot_state_reg[4]_0 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank6_write;
  input bank6_read;
  input dac2_drp_gnt;
  input \FSM_onehot_state_reg[3]_0 ;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__1_n_0 ;
  wire \FSM_onehot_state[4]_i_1__0_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank6_read;
  wire bank6_write;
  wire dac2_drp_gnt;
  wire dac2_drp_req;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bank6_read),
        .I2(bank6_write),
        .I3(\FSM_onehot_state_reg[2]_0 [0]),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(dac2_drp_gnt),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__1 
       (.I0(dac2_drp_gnt),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__0 
       (.I0(\FSM_onehot_state_reg[2]_0 [0]),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg[2]_0 [2]),
        .I3(\FSM_onehot_state_reg[2]_0 [1]),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(dac2_drp_gnt),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(\FSM_onehot_state_reg[2]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(\FSM_onehot_state_reg[2]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    \FSM_sequential_fsm_cs[2]_i_3__2 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(bank6_write),
        .I3(bank6_read),
        .O(dac2_drp_req));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_7
   (access_type_reg_0,
    dac3_drp_req,
    Q,
    \FSM_onehot_state_reg[4]_0 ,
    \drp_addr_reg[3] ,
    \drp_addr_reg[1] ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank8_write,
    bank8_read,
    dac3_drp_gnt,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state[4]_i_7__0_0 ,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output dac3_drp_req;
  output [2:0]Q;
  output \FSM_onehot_state_reg[4]_0 ;
  output \drp_addr_reg[3] ;
  output \drp_addr_reg[1] ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank8_write;
  input bank8_read;
  input dac3_drp_gnt;
  input \FSM_onehot_state_reg[3]_0 ;
  input [10:0]\FSM_onehot_state[4]_i_7__0_0 ;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__2_n_0 ;
  wire \FSM_onehot_state[4]_i_1__1_n_0 ;
  wire [10:0]\FSM_onehot_state[4]_i_7__0_0 ;
  wire \FSM_onehot_state[4]_i_9__0_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank8_read;
  wire bank8_write;
  wire dac3_drp_gnt;
  wire dac3_drp_req;
  wire \drp_addr_reg[1] ;
  wire \drp_addr_reg[3] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bank8_read),
        .I2(bank8_write),
        .I3(Q[0]),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(dac3_drp_gnt),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__2 
       (.I0(dac3_drp_gnt),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(Q[2]),
        .O(\FSM_onehot_state[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__1 
       (.I0(Q[0]),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__2 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(dac3_drp_gnt),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(Q[2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00220C000000FC00)) 
    \FSM_onehot_state[4]_i_7__0 
       (.I0(\FSM_onehot_state[4]_i_9__0_n_0 ),
        .I1(\FSM_onehot_state[4]_i_7__0_0 [1]),
        .I2(\FSM_onehot_state[4]_i_7__0_0 [4]),
        .I3(\FSM_onehot_state[4]_i_7__0_0 [6]),
        .I4(\FSM_onehot_state[4]_i_7__0_0 [2]),
        .I5(\FSM_onehot_state[4]_i_7__0_0 [0]),
        .O(\drp_addr_reg[1] ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_state[4]_i_8__0 
       (.I0(\FSM_onehot_state[4]_i_7__0_0 [3]),
        .I1(\FSM_onehot_state[4]_i_7__0_0 [5]),
        .I2(\FSM_onehot_state[4]_i_7__0_0 [7]),
        .O(\drp_addr_reg[3] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_onehot_state[4]_i_9__0 
       (.I0(\FSM_onehot_state[4]_i_7__0_0 [4]),
        .I1(\FSM_onehot_state[4]_i_7__0_0 [8]),
        .I2(\FSM_onehot_state[4]_i_7__0_0 [9]),
        .I3(\FSM_onehot_state[4]_i_7__0_0 [10]),
        .O(\FSM_onehot_state[4]_i_9__0_n_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    \FSM_sequential_fsm_cs[2]_i_3__1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(bank8_write),
        .I3(bank8_read),
        .O(dac3_drp_req));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_top
   (access_type_reg,
    access_type_reg_0,
    access_type_reg_1,
    access_type_reg_2,
    access_type_reg_3,
    access_type_reg_4,
    access_type_reg_5,
    access_type_reg_6,
    dac3_drp_req,
    Q,
    dac2_drp_req,
    \FSM_onehot_state_reg[2] ,
    \FSM_onehot_state_reg[4] ,
    dac1_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[4]_3 ,
    \FSM_onehot_state_reg[4]_4 ,
    adc3_drp_req,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[4]_5 ,
    adc2_drp_req,
    \FSM_onehot_state_reg[2]_1 ,
    adc1_drp_we,
    \FSM_onehot_state_reg[4]_6 ,
    \FSM_onehot_state_reg[4]_7 ,
    \FSM_onehot_state_reg[4]_8 ,
    \FSM_onehot_state_reg[4]_9 ,
    \FSM_onehot_state_reg[4]_10 ,
    \drp_addr_reg[3] ,
    \drp_addr_reg[7] ,
    \drp_addr_reg[1] ,
    \drp_addr_reg[10] ,
    \drp_addr_reg[0] ,
    SR,
    access_type_reg_7,
    s_axi_aclk,
    access_type_reg_8,
    access_type_reg_9,
    access_type_reg_10,
    access_type_reg_11,
    access_type_reg_12,
    access_type_reg_13,
    access_type_reg_14,
    bank8_write,
    bank8_read,
    dac3_drp_gnt,
    bank6_write,
    bank6_read,
    dac2_drp_gnt,
    bank2_write,
    bank2_read,
    \FSM_onehot_state_reg[3] ,
    bank4_write,
    bank4_read,
    dac1_drp_gnt,
    dac0_drp_rdy,
    user_drp_drdy,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    bank16_write,
    bank16_read,
    adc3_drp_gnt,
    bank10_write,
    bank10_read,
    adc0_drp_gnt,
    bank14_write,
    bank14_read,
    adc2_drp_gnt,
    bank12_write,
    bank12_read,
    adc1_drp_gnt,
    adc0_drp_rdy,
    \FSM_onehot_state_reg[3]_2 ,
    \FSM_onehot_state_reg[3]_3 ,
    \FSM_onehot_state_reg[3]_4 ,
    \FSM_onehot_state[4]_i_4__6 ,
    D,
    \FSM_onehot_state_reg[4]_11 ,
    \FSM_onehot_state_reg[4]_12 ,
    \FSM_onehot_state_reg[4]_13 ,
    \FSM_onehot_state_reg[4]_14 ,
    \FSM_onehot_state_reg[4]_15 ,
    \FSM_onehot_state_reg[4]_16 ,
    \FSM_onehot_state_reg[4]_17 );
  output access_type_reg;
  output access_type_reg_0;
  output access_type_reg_1;
  output access_type_reg_2;
  output access_type_reg_3;
  output access_type_reg_4;
  output access_type_reg_5;
  output access_type_reg_6;
  output dac3_drp_req;
  output [2:0]Q;
  output dac2_drp_req;
  output [2:0]\FSM_onehot_state_reg[2] ;
  output [4:0]\FSM_onehot_state_reg[4] ;
  output dac1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  output \FSM_onehot_state_reg[4]_2 ;
  output \FSM_onehot_state_reg[4]_3 ;
  output \FSM_onehot_state_reg[4]_4 ;
  output adc3_drp_req;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output [4:0]\FSM_onehot_state_reg[4]_5 ;
  output adc2_drp_req;
  output [2:0]\FSM_onehot_state_reg[2]_1 ;
  output adc1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_6 ;
  output \FSM_onehot_state_reg[4]_7 ;
  output \FSM_onehot_state_reg[4]_8 ;
  output \FSM_onehot_state_reg[4]_9 ;
  output \FSM_onehot_state_reg[4]_10 ;
  output \drp_addr_reg[3] ;
  output \drp_addr_reg[7] ;
  output \drp_addr_reg[1] ;
  output \drp_addr_reg[10] ;
  output \drp_addr_reg[0] ;
  input [0:0]SR;
  input access_type_reg_7;
  input s_axi_aclk;
  input access_type_reg_8;
  input access_type_reg_9;
  input access_type_reg_10;
  input access_type_reg_11;
  input access_type_reg_12;
  input access_type_reg_13;
  input access_type_reg_14;
  input bank8_write;
  input bank8_read;
  input dac3_drp_gnt;
  input bank6_write;
  input bank6_read;
  input dac2_drp_gnt;
  input bank2_write;
  input bank2_read;
  input \FSM_onehot_state_reg[3] ;
  input bank4_write;
  input bank4_read;
  input dac1_drp_gnt;
  input dac0_drp_rdy;
  input user_drp_drdy;
  input \FSM_onehot_state_reg[3]_0 ;
  input \FSM_onehot_state_reg[3]_1 ;
  input bank16_write;
  input bank16_read;
  input adc3_drp_gnt;
  input bank10_write;
  input bank10_read;
  input adc0_drp_gnt;
  input bank14_write;
  input bank14_read;
  input adc2_drp_gnt;
  input bank12_write;
  input bank12_read;
  input adc1_drp_gnt;
  input adc0_drp_rdy;
  input \FSM_onehot_state_reg[3]_2 ;
  input \FSM_onehot_state_reg[3]_3 ;
  input \FSM_onehot_state_reg[3]_4 ;
  input [10:0]\FSM_onehot_state[4]_i_4__6 ;
  input [2:0]D;
  input [2:0]\FSM_onehot_state_reg[4]_11 ;
  input [2:0]\FSM_onehot_state_reg[4]_12 ;
  input [2:0]\FSM_onehot_state_reg[4]_13 ;
  input [2:0]\FSM_onehot_state_reg[4]_14 ;
  input [2:0]\FSM_onehot_state_reg[4]_15 ;
  input [2:0]\FSM_onehot_state_reg[4]_16 ;
  input [2:0]\FSM_onehot_state_reg[4]_17 ;

  wire [2:0]D;
  wire [10:0]\FSM_onehot_state[4]_i_4__6 ;
  wire [2:0]\FSM_onehot_state_reg[2] ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire [2:0]\FSM_onehot_state_reg[2]_1 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[3]_3 ;
  wire \FSM_onehot_state_reg[3]_4 ;
  wire [4:0]\FSM_onehot_state_reg[4] ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_10 ;
  wire [2:0]\FSM_onehot_state_reg[4]_11 ;
  wire [2:0]\FSM_onehot_state_reg[4]_12 ;
  wire [2:0]\FSM_onehot_state_reg[4]_13 ;
  wire [2:0]\FSM_onehot_state_reg[4]_14 ;
  wire [2:0]\FSM_onehot_state_reg[4]_15 ;
  wire [2:0]\FSM_onehot_state_reg[4]_16 ;
  wire [2:0]\FSM_onehot_state_reg[4]_17 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire [4:0]\FSM_onehot_state_reg[4]_5 ;
  wire [4:0]\FSM_onehot_state_reg[4]_6 ;
  wire \FSM_onehot_state_reg[4]_7 ;
  wire \FSM_onehot_state_reg[4]_8 ;
  wire \FSM_onehot_state_reg[4]_9 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_10;
  wire access_type_reg_11;
  wire access_type_reg_12;
  wire access_type_reg_13;
  wire access_type_reg_14;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire access_type_reg_5;
  wire access_type_reg_6;
  wire access_type_reg_7;
  wire access_type_reg_8;
  wire access_type_reg_9;
  wire adc0_drp_gnt;
  wire adc0_drp_rdy;
  wire adc1_drp_gnt;
  wire adc1_drp_we;
  wire adc2_drp_gnt;
  wire adc2_drp_req;
  wire adc3_drp_gnt;
  wire adc3_drp_req;
  wire bank10_read;
  wire bank10_write;
  wire bank12_read;
  wire bank12_write;
  wire bank14_read;
  wire bank14_write;
  wire bank16_read;
  wire bank16_write;
  wire bank2_read;
  wire bank2_write;
  wire bank4_read;
  wire bank4_write;
  wire bank6_read;
  wire bank6_write;
  wire bank8_read;
  wire bank8_write;
  wire dac0_drp_rdy;
  wire dac1_drp_gnt;
  wire dac1_drp_we;
  wire dac2_drp_gnt;
  wire dac2_drp_req;
  wire dac3_drp_gnt;
  wire dac3_drp_req;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[10] ;
  wire \drp_addr_reg[1] ;
  wire \drp_addr_reg[3] ;
  wire \drp_addr_reg[7] ;
  wire s_axi_aclk;
  wire user_drp_drdy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control i_adc0_drp_control
       (.\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_5 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_7 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_14 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_3),
        .access_type_reg_1(access_type_reg_11),
        .adc0_drp_gnt(adc0_drp_gnt),
        .adc0_drp_rdy(adc0_drp_rdy),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_1 i_adc1_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_2 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_6 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_8 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_15 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_4),
        .access_type_reg_1(access_type_reg_12),
        .adc1_drp_gnt(adc1_drp_gnt),
        .adc1_drp_we(adc1_drp_we),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_2 i_adc2_drp_control
       (.\FSM_onehot_state[4]_i_4__6 (\FSM_onehot_state[4]_i_4__6 ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_3 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_9 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_16 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_5),
        .access_type_reg_1(access_type_reg_13),
        .adc2_drp_gnt(adc2_drp_gnt),
        .adc2_drp_req(adc2_drp_req),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .\drp_addr_reg[0] (\drp_addr_reg[0] ),
        .\drp_addr_reg[10] (\drp_addr_reg[10] ),
        .\drp_addr_reg[7] (\drp_addr_reg[7] ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_3 i_adc3_drp_control
       (.\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_4 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_10 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_17 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_6),
        .access_type_reg_1(access_type_reg_14),
        .adc3_drp_gnt(adc3_drp_gnt),
        .adc3_drp_req(adc3_drp_req),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_4 i_dac0_drp_control
       (.D(D),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg),
        .access_type_reg_1(access_type_reg_7),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_5 i_dac1_drp_control
       (.\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_11 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_8),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .dac1_drp_gnt(dac1_drp_gnt),
        .dac1_drp_we(dac1_drp_we),
        .s_axi_aclk(s_axi_aclk),
        .user_drp_drdy(user_drp_drdy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_6 i_dac2_drp_control
       (.\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_12 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_1),
        .access_type_reg_1(access_type_reg_9),
        .bank6_read(bank6_read),
        .bank6_write(bank6_write),
        .dac2_drp_gnt(dac2_drp_gnt),
        .dac2_drp_req(dac2_drp_req),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_7 i_dac3_drp_control
       (.\FSM_onehot_state[4]_i_7__0_0 (\FSM_onehot_state[4]_i_4__6 ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_1 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_13 ),
        .Q(Q),
        .SR(SR),
        .access_type_reg_0(access_type_reg_2),
        .access_type_reg_1(access_type_reg_10),
        .bank8_read(bank8_read),
        .bank8_write(bank8_write),
        .dac3_drp_gnt(dac3_drp_gnt),
        .dac3_drp_req(dac3_drp_req),
        .\drp_addr_reg[1] (\drp_addr_reg[1] ),
        .\drp_addr_reg[3] (\drp_addr_reg[3] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack
   (read_ack_tog_r_reg_0,
    read_ack_tog_r_reg_1,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    s_axi_aresetn);
  output read_ack_tog_r_reg_0;
  output read_ack_tog_r_reg_1;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input s_axi_aresetn;

  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__23_n_0;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    axi_RdAck_i_3
       (.I0(read_ack_tog_r),
        .I1(read_ack_tog),
        .I2(axi_RdAck_reg),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .I5(axi_RdAck_reg_2),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__23
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__23_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__23_n_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_reg_0));
  LUT3 #(
    .INIT(8'h6F)) 
    axi_timeout_r_i_1
       (.I0(read_ack_tog_r),
        .I1(read_ack_tog),
        .I2(s_axi_aresetn),
        .O(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_10
   (read_ack_tog_r_reg_0,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_4,
    axi_RdAck_i_4_0);
  output read_ack_tog_r_reg_0;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_4;
  input axi_RdAck_i_4_0;

  wire axi_RdAck_i_4;
  wire axi_RdAck_i_4_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__0_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;

  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_7
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_4),
        .I3(axi_RdAck_i_4_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__0
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__0_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__0_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_11
   (read_ack_tog_r_reg_0,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_RdAck_i_5,
    axi_RdAck_i_5_0);
  output read_ack_tog_r_reg_0;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_i_5;
  input axi_RdAck_i_5_0;

  wire axi_RdAck_i_5;
  wire axi_RdAck_i_5_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;

  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_9
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_5),
        .I3(axi_RdAck_i_5_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_12
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    s_axi_aresetn_0,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    dac0_powerup_state_out_reg,
    s_axi_aresetn,
    dac0_powerup_state_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output s_axi_aresetn_0;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input dac0_powerup_state_out_reg;
  input s_axi_aresetn;
  input dac0_powerup_state_out_reg_0;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__6_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire dac0_powerup_state_out_reg;
  wire dac0_powerup_state_out_reg_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__6
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__6_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__6_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  LUT5 #(
    .INIT(32'h08000008)) 
    dac0_powerup_state_out_i_1
       (.I0(dac0_powerup_state_out_reg),
        .I1(s_axi_aresetn),
        .I2(dac0_powerup_state_out_reg_0),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .O(s_axi_aresetn_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_13
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc22_overvol_ack,
    axi_RdAck_i_5,
    axi_RdAck_i_5_0,
    axi_RdAck_r);
  output read_ack_tog_reg_0;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc22_overvol_ack;
  input axi_RdAck_i_5;
  input axi_RdAck_i_5_0;
  input axi_RdAck_r;

  wire adc22_overvol_ack;
  wire axi_RdAck_i_5;
  wire axi_RdAck_i_5_0;
  wire axi_RdAck_r;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__5_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    axi_RdAck_i_10
       (.I0(adc22_overvol_ack),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(axi_RdAck_i_5),
        .I4(axi_RdAck_i_5_0),
        .I5(axi_RdAck_r),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__5
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__5_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__5_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_14
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__4_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__4
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__4_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__4_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_15
   (read_ack_tog_r_reg_0,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2);
  output read_ack_tog_r_reg_0;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;

  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__3_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    axi_RdAck_i_5
       (.I0(axi_RdAck_reg),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(read_ack_tog_reg_n_0),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .I5(axi_RdAck_reg_2),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__3
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__3_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__3_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_16
   (read_ack_tog_reg_0,
    read_ack_tog_r,
    adc0_done_reg,
    adc00_overvol_ack,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc00_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r;
  output adc0_done_reg;
  output adc00_overvol_ack;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc00_overvol_out_reg;
  input s_axi_aresetn;

  wire adc00_overvol_ack;
  wire adc00_overvol_out_reg;
  wire adc0_done_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__22_n_0;
  wire read_ack_tog_r;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT4 #(
    .INIT(16'h7DFF)) 
    adc00_overvol_out_i_1
       (.I0(adc00_overvol_out_reg),
        .I1(read_ack_tog_reg_0),
        .I2(read_ack_tog_r),
        .I3(s_axi_aresetn),
        .O(adc0_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT2 #(
    .INIT(4'h6)) 
    axi_RdAck_i_16
       (.I0(read_ack_tog_reg_0),
        .I1(read_ack_tog_r),
        .O(adc00_overvol_ack));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__22
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__22_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__22_n_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_17
   (read_ack_tog_r_reg_0,
    adc0_done_reg,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_6,
    axi_RdAck_i_6_0,
    adc01_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_r_reg_0;
  output adc0_done_reg;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_6;
  input axi_RdAck_i_6_0;
  input adc01_overvol_out_reg;
  input s_axi_aresetn;

  wire adc01_overvol_out_reg;
  wire adc0_done_reg;
  wire axi_RdAck_i_6;
  wire axi_RdAck_i_6_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__10_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc01_overvol_out_i_1
       (.I0(adc01_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(adc0_done_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_12
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_6),
        .I3(axi_RdAck_i_6_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__10
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__10_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__10_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_18
   (read_ack_tog_r_reg_0,
    adc0_done_reg,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    adc02_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_r_reg_0;
  output adc0_done_reg;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input adc02_overvol_out_reg;
  input s_axi_aresetn;

  wire adc02_overvol_out_reg;
  wire adc0_done_reg;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__18_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc02_overvol_out_i_1
       (.I0(adc02_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(adc0_done_reg));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    axi_RdAck_i_6
       (.I0(axi_RdAck_reg),
        .I1(axi_RdAck_reg_0),
        .I2(axi_RdAck_reg_1),
        .I3(axi_RdAck_reg_2),
        .I4(read_ack_tog_r_reg_n_0),
        .I5(read_ack_tog_reg_n_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__18
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__18_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__18_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_19
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc0_done_reg,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc03_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc0_done_reg;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc03_overvol_out_reg;
  input s_axi_aresetn;

  wire adc03_overvol_out_reg;
  wire adc0_done_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__14_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc03_overvol_out_i_1
       (.I0(adc03_overvol_out_reg),
        .I1(read_ack_tog_reg_0),
        .I2(read_ack_tog_r_reg_0),
        .I3(s_axi_aresetn),
        .O(adc0_done_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__14
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__14_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__14_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_20
   (read_ack_tog_reg_0,
    done_reg,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_RdAck_i_4,
    axi_RdAck_i_4_0,
    axi_RdAck_i_4_1,
    adc10_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output done_reg;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_i_4;
  input axi_RdAck_i_4_0;
  input axi_RdAck_i_4_1;
  input adc10_overvol_out_reg;
  input s_axi_aresetn;

  wire adc10_overvol_out_reg;
  wire axi_RdAck_i_4;
  wire axi_RdAck_i_4_0;
  wire axi_RdAck_i_4_1;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__21_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc10_overvol_out_i_1
       (.I0(adc10_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    axi_RdAck_i_8
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(axi_RdAck_i_4),
        .I3(axi_RdAck_i_4_0),
        .I4(axi_RdAck_i_4_1),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__21
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__21_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__21_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_21
   (axi_RdAck0,
    done_reg,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    axi_RdAck_reg_3,
    axi_RdAck_reg_4,
    axi_RdAck_reg_5,
    adc11_overvol_out_reg,
    s_axi_aresetn);
  output axi_RdAck0;
  output done_reg;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input axi_RdAck_reg_3;
  input axi_RdAck_reg_4;
  input axi_RdAck_reg_5;
  input adc11_overvol_out_reg;
  input s_axi_aresetn;

  wire adc11_overvol_out_reg;
  wire axi_RdAck0;
  wire axi_RdAck_i_4_n_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_RdAck_reg_3;
  wire axi_RdAck_reg_4;
  wire axi_RdAck_reg_5;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__9_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc11_overvol_out_i_1
       (.I0(adc11_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axi_RdAck_i_2
       (.I0(axi_RdAck_reg),
        .I1(axi_RdAck_i_4_n_0),
        .I2(axi_RdAck_reg_0),
        .I3(axi_RdAck_reg_1),
        .O(axi_RdAck0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    axi_RdAck_i_4
       (.I0(axi_RdAck_reg_2),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(read_ack_tog_reg_n_0),
        .I3(axi_RdAck_reg_3),
        .I4(axi_RdAck_reg_4),
        .I5(axi_RdAck_reg_5),
        .O(axi_RdAck_i_4_n_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__9
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__9_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__9_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_22
   (done_reg,
    adc12_overvol_ack,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc12_overvol_out_reg,
    s_axi_aresetn);
  output done_reg;
  output adc12_overvol_ack;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc12_overvol_out_reg;
  input s_axi_aresetn;

  wire adc12_overvol_ack;
  wire adc12_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__17_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT4 #(
    .INIT(16'h7DFF)) 
    adc12_overvol_out_i_1
       (.I0(adc12_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT2 #(
    .INIT(4'h6)) 
    axi_RdAck_i_15
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .O(adc12_overvol_ack));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__17
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__17_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__17_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_23
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    done_reg,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc13_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output done_reg;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc13_overvol_out_reg;
  input s_axi_aresetn;

  wire adc13_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__13_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc13_overvol_out_i_1
       (.I0(adc13_overvol_out_reg),
        .I1(read_ack_tog_reg_0),
        .I2(read_ack_tog_r_reg_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__13
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__13_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__13_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_24
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    done_reg,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc20_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output done_reg;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc20_overvol_out_reg;
  input s_axi_aresetn;

  wire adc20_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__20_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc20_overvol_out_i_1
       (.I0(adc20_overvol_out_reg),
        .I1(read_ack_tog_reg_0),
        .I2(read_ack_tog_r_reg_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__20
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__20_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__20_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_25
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    done_reg,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc21_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output done_reg;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc21_overvol_out_reg;
  input s_axi_aresetn;

  wire adc21_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__8_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc21_overvol_out_i_1
       (.I0(adc21_overvol_out_reg),
        .I1(read_ack_tog_reg_0),
        .I2(read_ack_tog_r_reg_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__8
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__8_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__8_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_26
   (done_reg,
    adc22_overvol_ack,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc22_overvol_out_reg,
    s_axi_aresetn);
  output done_reg;
  output adc22_overvol_ack;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc22_overvol_out_reg;
  input s_axi_aresetn;

  wire adc22_overvol_ack;
  wire adc22_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__16_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT4 #(
    .INIT(16'h7DFF)) 
    adc22_overvol_out_i_1
       (.I0(adc22_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT2 #(
    .INIT(4'h6)) 
    axi_RdAck_i_14
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .O(adc22_overvol_ack));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__16
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__16_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__16_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_27
   (read_ack_tog_reg_0,
    done_reg,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    read_ack_tog_0,
    read_ack_tog_r_1,
    adc12_overvol_ack,
    adc00_overvol_ack,
    adc23_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output done_reg;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input read_ack_tog_0;
  input read_ack_tog_r_1;
  input adc12_overvol_ack;
  input adc00_overvol_ack;
  input adc23_overvol_out_reg;
  input s_axi_aresetn;

  wire adc00_overvol_ack;
  wire adc12_overvol_ack;
  wire adc23_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__12_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_0;
  wire read_ack_tog_r_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc23_overvol_out_i_1
       (.I0(adc23_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    axi_RdAck_i_11
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(read_ack_tog_0),
        .I3(read_ack_tog_r_1),
        .I4(adc12_overvol_ack),
        .I5(adc00_overvol_ack),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__12
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__12_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__12_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_28
   (read_ack_tog_r_reg_0,
    done_reg,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_RdAck_i_8,
    axi_RdAck_i_8_0,
    adc30_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_r_reg_0;
  output done_reg;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_RdAck_i_8;
  input axi_RdAck_i_8_0;
  input adc30_overvol_out_reg;
  input s_axi_aresetn;

  wire adc30_overvol_out_reg;
  wire axi_RdAck_i_8;
  wire axi_RdAck_i_8_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__19_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc30_overvol_out_i_1
       (.I0(adc30_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_13
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_8),
        .I3(axi_RdAck_i_8_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__19
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__19_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__19_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_29
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    done_reg,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc31_overvol_out_reg,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output done_reg;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc31_overvol_out_reg;
  input s_axi_aresetn;

  wire adc31_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__7_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc31_overvol_out_i_1
       (.I0(adc31_overvol_out_reg),
        .I1(read_ack_tog_reg_0),
        .I2(read_ack_tog_r_reg_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__7
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__7_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__7_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_30
   (done_reg,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc32_overvol_out_reg,
    s_axi_aresetn);
  output done_reg;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc32_overvol_out_reg;
  input s_axi_aresetn;

  wire adc32_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__15_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc32_overvol_out_i_1
       (.I0(adc32_overvol_out_reg),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__15
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__15_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__15_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_31
   (s_axi_aresetn_0,
    read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    done_reg,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    s_axi_aresetn,
    adc33_overvol_out_reg);
  output s_axi_aresetn_0;
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output done_reg;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input s_axi_aresetn;
  input adc33_overvol_out_reg;

  wire adc33_overvol_out_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__11_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire done_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  LUT4 #(
    .INIT(16'h7DFF)) 
    adc33_overvol_out_i_1
       (.I0(adc33_overvol_out_reg),
        .I1(read_ack_tog_reg_0),
        .I2(read_ack_tog_r_reg_0),
        .I3(s_axi_aresetn),
        .O(done_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(s_axi_aresetn_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__11
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__11_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__11_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_reg_i_1
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_8
   (read_ack_tog,
    read_ack_tog_r,
    s_axi_aresetn_0,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    adc0_powerup_state_out_reg,
    s_axi_aresetn,
    adc0_powerup_state_out_reg_0);
  output read_ack_tog;
  output read_ack_tog_r;
  output s_axi_aresetn_0;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input adc0_powerup_state_out_reg;
  input s_axi_aresetn;
  input adc0_powerup_state_out_reg_0;

  wire adc0_powerup_state_out_reg;
  wire adc0_powerup_state_out_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__2_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  LUT5 #(
    .INIT(32'h08000008)) 
    adc0_powerup_state_out_i_1
       (.I0(adc0_powerup_state_out_reg),
        .I1(s_axi_aresetn),
        .I2(adc0_powerup_state_out_reg_0),
        .I3(read_ack_tog_r),
        .I4(read_ack_tog),
        .O(s_axi_aresetn_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__2
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__2_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__2_n_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_9
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__1_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__1
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_r_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_sync
   (\syncstages_ff_reg[3] ,
    adc01_irq_sync,
    adc00_irq_sync,
    \syncstages_ff_reg[4] ,
    \syncstages_ff_reg[4]_0 ,
    \syncstages_ff_reg[4]_1 ,
    \syncstages_ff_reg[4]_2 ,
    \syncstages_ff_reg[4]_3 ,
    \syncstages_ff_reg[4]_4 ,
    \syncstages_ff_reg[4]_5 ,
    adc03_irq_sync,
    \syncstages_ff_reg[4]_6 ,
    \syncstages_ff_reg[4]_7 ,
    adc10_irq_sync,
    \syncstages_ff_reg[4]_8 ,
    \syncstages_ff_reg[4]_9 ,
    adc11_irq_sync,
    \syncstages_ff_reg[4]_10 ,
    \syncstages_ff_reg[4]_11 ,
    adc12_irq_sync,
    \syncstages_ff_reg[4]_12 ,
    \syncstages_ff_reg[4]_13 ,
    adc13_irq_sync,
    \syncstages_ff_reg[4]_14 ,
    \syncstages_ff_reg[4]_15 ,
    adc20_irq_sync,
    \syncstages_ff_reg[4]_16 ,
    \syncstages_ff_reg[4]_17 ,
    adc21_irq_sync,
    \syncstages_ff_reg[4]_18 ,
    \syncstages_ff_reg[4]_19 ,
    adc22_irq_sync,
    \syncstages_ff_reg[4]_20 ,
    \syncstages_ff_reg[4]_21 ,
    adc23_irq_sync,
    \syncstages_ff_reg[4]_22 ,
    \syncstages_ff_reg[4]_23 ,
    \syncstages_ff_reg[4]_24 ,
    \syncstages_ff_reg[4]_25 ,
    \syncstages_ff_reg[4]_26 ,
    \syncstages_ff_reg[4]_27 ,
    \syncstages_ff_reg[4]_28 ,
    \syncstages_ff_reg[4]_29 ,
    \syncstages_ff_reg[4]_30 ,
    dac2_irq_en_reg,
    \adc0_slice1_irq_en_reg[3] ,
    \syncstages_ff_reg[4]_31 ,
    irq,
    adc0_powerup_state_out_reg,
    dac0_powerup_state_out_reg,
    adc10_irq_en_reg,
    adc21_irq_en_reg,
    \adc2_slice1_irq_en_reg[19] ,
    adc22_irq_en_reg,
    \adc2_slice0_irq_en_reg[15] ,
    \syncstages_ff_reg[4]_32 ,
    \syncstages_ff_reg[4]_33 ,
    \syncstages_ff_reg[4]_34 ,
    \syncstages_ff_reg[4]_35 ,
    \adc1_slice0_irq_en_reg[15] ,
    adc12_overvol_out_reg,
    \syncstages_ff_reg[4]_36 ,
    \syncstages_ff_reg[4]_37 ,
    \syncstages_ff_reg[4]_38 ,
    \syncstages_ff_reg[4]_39 ,
    \adc1_slice1_irq_en_reg[3] ,
    dac33_irq_en_reg,
    dac32_irq_en_reg,
    dac31_irq_en_reg,
    dac30_irq_en_reg,
    dac30_irq_sync,
    dac33_irq_sync,
    \syncstages_ff_reg[4]_40 ,
    dac32_irq_sync,
    dac31_irq_sync,
    \dac2_slice1_irq_en_reg[14] ,
    dac20_irq_en_reg,
    \dac2_slice3_irq_en_reg[14] ,
    dac22_irq_sync,
    dac23_irq_sync,
    dac21_irq_sync,
    \syncstages_ff_reg[4]_41 ,
    dac20_irq_sync,
    dac13_irq_en_reg,
    dac12_irq_en_reg,
    dac11_irq_en_reg,
    dac10_irq_en_reg,
    \dac1_slice3_irq_en_reg[14] ,
    dac10_irq_sync,
    dac13_irq_sync,
    dac12_irq_sync,
    \syncstages_ff_reg[4]_42 ,
    \syncstages_ff_reg[4]_43 ,
    dac01_irq_sync,
    \dac0_slice1_irq_en_reg[14] ,
    dac00_irq_sync,
    \dac0_slice0_irq_en_reg[14] ,
    dac03_irq_sync,
    \dac0_slice3_irq_en_reg[14] ,
    dac02_irq_sync,
    \dac0_slice2_irq_en_reg[14] ,
    adc03_overvol_out_reg,
    \adc0_slice2_irq_en_reg[3] ,
    \adc0_slice0_irq_en_reg[2] ,
    adc01_irq_en_reg,
    \syncstages_ff_reg[4]_44 ,
    \syncstages_ff_reg[4]_45 ,
    \syncstages_ff_reg[4]_46 ,
    adc33_irq_sync,
    \adc3_slice0_irq_en_reg[3] ,
    adc30_irq_sync,
    \adc3_slice2_irq_en_reg[15] ,
    adc32_irq_sync,
    \adc3_slice3_irq_en_reg[15] ,
    \adc3_slice0_irq_en_reg[15] ,
    \syncstages_ff_reg[4]_47 ,
    adc31_irq_sync,
    dest_out,
    wait_event_reg_i_5,
    adc00_cm_undervol_irq,
    adc00_cm_overvol_irq,
    adc01_cm_undervol_irq,
    adc01_cm_overvol_irq,
    adc02_cm_undervol_irq,
    adc02_cm_overvol_irq,
    adc03_cm_undervol_irq,
    adc03_cm_overvol_irq,
    adc10_cm_undervol_irq,
    adc10_cm_overvol_irq,
    adc11_cm_undervol_irq,
    adc11_cm_overvol_irq,
    adc12_cm_undervol_irq,
    adc12_cm_overvol_irq,
    adc13_cm_undervol_irq,
    adc13_cm_overvol_irq,
    adc20_cm_undervol_irq,
    adc20_cm_overvol_irq,
    adc21_cm_undervol_irq,
    adc21_cm_overvol_irq,
    adc22_cm_undervol_irq,
    adc22_cm_overvol_irq,
    adc23_cm_undervol_irq,
    adc23_cm_overvol_irq,
    adc30_cm_undervol_irq,
    adc30_cm_overvol_irq,
    adc31_cm_undervol_irq,
    adc31_cm_overvol_irq,
    adc32_cm_undervol_irq,
    adc32_cm_overvol_irq,
    adc33_cm_undervol_irq,
    adc33_cm_overvol_irq,
    irq_enables,
    \IP2Bus_Data[2]_i_22 ,
    Q,
    \IP2Bus_Data_reg[3]_i_54 ,
    \IP2Bus_Data[2]_i_50 ,
    \IP2Bus_Data_reg[3]_i_54_0 ,
    \IP2Bus_Data[15]_i_77 ,
    \IP2Bus_Data[2]_i_38 ,
    \IP2Bus_Data[3]_i_30 ,
    adc21_irq_en,
    adc20_irq_en,
    \IP2Bus_Data[6]_i_19 ,
    \IP2Bus_Data[6]_i_19_0 ,
    \IP2Bus_Data[15]_i_13 ,
    \IP2Bus_Data[14]_i_52 ,
    \IP2Bus_Data[1]_i_100 ,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_88 ,
    adc10_irq_en,
    adc11_irq_en,
    \IP2Bus_Data[5]_i_17 ,
    \IP2Bus_Data[5]_i_17_0 ,
    adc12_irq_en,
    irq_INST_0_i_28,
    \IP2Bus_Data[0]_i_26 ,
    irq_INST_0_i_25_0,
    irq_INST_0_i_26,
    dac33_irq_en,
    dac30_irq_en,
    \IP2Bus_Data[0]_i_130 ,
    \IP2Bus_Data[15]_i_94 ,
    dac32_irq_en,
    \IP2Bus_Data[2]_i_123 ,
    dac31_irq_en,
    \IP2Bus_Data[1]_i_60 ,
    dac21_irq_en,
    dac23_irq_en,
    dac22_irq_en,
    irq_INST_0_i_17_0,
    \IP2Bus_Data[3]_i_107 ,
    \IP2Bus_Data[1]_i_26 ,
    dac20_irq_en,
    \IP2Bus_Data[0]_i_139 ,
    adc3_master_irq0,
    irq_INST_0_i_4_0,
    dac13_irq_en,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_58 ,
    \IP2Bus_Data[3]_i_117 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_133 ,
    dac11_irq_en,
    \IP2Bus_Data[15]_i_102 ,
    dac0_powerup_state_irq,
    dac0_cmn_irq_en,
    dac01_irq_en,
    \IP2Bus_Data[1]_i_77 ,
    dac00_irq_en,
    \IP2Bus_Data[0]_i_147 ,
    dac03_irq_en,
    \IP2Bus_Data[3]_i_55 ,
    dac02_irq_en,
    \IP2Bus_Data[2]_i_53 ,
    adc0_powerup_state_irq,
    adc0_cmn_irq_en,
    adc01_irq_en,
    adc02_irq_en,
    \IP2Bus_Data[3]_i_16 ,
    adc03_irq_en,
    \IP2Bus_Data[0]_i_94 ,
    adc00_irq_en,
    \IP2Bus_Data[3]_i_33 ,
    irq_INST_0_i_70,
    adc33_irq_en,
    irq_INST_0_i_71,
    \IP2Bus_Data[0]_i_80 ,
    irq_INST_0_i_65,
    irq_INST_0_i_62,
    dac00_irq,
    s_axi_aclk,
    dac01_irq,
    dac02_irq,
    dac03_irq,
    dac10_irq,
    dac11_irq,
    dac12_irq,
    dac13_irq,
    dac20_irq,
    dac21_irq,
    dac22_irq,
    dac23_irq,
    dac30_irq,
    dac31_irq,
    dac32_irq,
    dac33_irq,
    adc00_irq,
    adc01_irq,
    adc02_irq,
    adc03_irq,
    adc10_irq,
    adc11_irq,
    adc12_irq,
    adc13_irq,
    adc20_irq,
    adc21_irq,
    adc22_irq,
    adc23_irq,
    adc30_irq,
    adc31_irq,
    adc32_irq,
    adc33_irq);
  output \syncstages_ff_reg[3] ;
  output [1:0]adc01_irq_sync;
  output [2:0]adc00_irq_sync;
  output \syncstages_ff_reg[4] ;
  output \syncstages_ff_reg[4]_0 ;
  output \syncstages_ff_reg[4]_1 ;
  output \syncstages_ff_reg[4]_2 ;
  output \syncstages_ff_reg[4]_3 ;
  output \syncstages_ff_reg[4]_4 ;
  output \syncstages_ff_reg[4]_5 ;
  output [2:0]adc03_irq_sync;
  output \syncstages_ff_reg[4]_6 ;
  output \syncstages_ff_reg[4]_7 ;
  output [1:0]adc10_irq_sync;
  output \syncstages_ff_reg[4]_8 ;
  output \syncstages_ff_reg[4]_9 ;
  output [2:0]adc11_irq_sync;
  output \syncstages_ff_reg[4]_10 ;
  output \syncstages_ff_reg[4]_11 ;
  output [1:0]adc12_irq_sync;
  output \syncstages_ff_reg[4]_12 ;
  output \syncstages_ff_reg[4]_13 ;
  output [0:0]adc13_irq_sync;
  output \syncstages_ff_reg[4]_14 ;
  output \syncstages_ff_reg[4]_15 ;
  output [0:0]adc20_irq_sync;
  output \syncstages_ff_reg[4]_16 ;
  output \syncstages_ff_reg[4]_17 ;
  output [2:0]adc21_irq_sync;
  output \syncstages_ff_reg[4]_18 ;
  output \syncstages_ff_reg[4]_19 ;
  output [2:0]adc22_irq_sync;
  output \syncstages_ff_reg[4]_20 ;
  output \syncstages_ff_reg[4]_21 ;
  output [2:0]adc23_irq_sync;
  output \syncstages_ff_reg[4]_22 ;
  output \syncstages_ff_reg[4]_23 ;
  output \syncstages_ff_reg[4]_24 ;
  output \syncstages_ff_reg[4]_25 ;
  output \syncstages_ff_reg[4]_26 ;
  output \syncstages_ff_reg[4]_27 ;
  output \syncstages_ff_reg[4]_28 ;
  output \syncstages_ff_reg[4]_29 ;
  output \syncstages_ff_reg[4]_30 ;
  output dac2_irq_en_reg;
  output \adc0_slice1_irq_en_reg[3] ;
  output \syncstages_ff_reg[4]_31 ;
  output irq;
  output adc0_powerup_state_out_reg;
  output dac0_powerup_state_out_reg;
  output adc10_irq_en_reg;
  output adc21_irq_en_reg;
  output \adc2_slice1_irq_en_reg[19] ;
  output adc22_irq_en_reg;
  output \adc2_slice0_irq_en_reg[15] ;
  output \syncstages_ff_reg[4]_32 ;
  output \syncstages_ff_reg[4]_33 ;
  output \syncstages_ff_reg[4]_34 ;
  output \syncstages_ff_reg[4]_35 ;
  output \adc1_slice0_irq_en_reg[15] ;
  output adc12_overvol_out_reg;
  output \syncstages_ff_reg[4]_36 ;
  output \syncstages_ff_reg[4]_37 ;
  output \syncstages_ff_reg[4]_38 ;
  output \syncstages_ff_reg[4]_39 ;
  output \adc1_slice1_irq_en_reg[3] ;
  output dac33_irq_en_reg;
  output dac32_irq_en_reg;
  output dac31_irq_en_reg;
  output dac30_irq_en_reg;
  output [1:0]dac30_irq_sync;
  output [1:0]dac33_irq_sync;
  output \syncstages_ff_reg[4]_40 ;
  output [1:0]dac32_irq_sync;
  output [1:0]dac31_irq_sync;
  output \dac2_slice1_irq_en_reg[14] ;
  output dac20_irq_en_reg;
  output \dac2_slice3_irq_en_reg[14] ;
  output [1:0]dac22_irq_sync;
  output [1:0]dac23_irq_sync;
  output [0:0]dac21_irq_sync;
  output \syncstages_ff_reg[4]_41 ;
  output [1:0]dac20_irq_sync;
  output dac13_irq_en_reg;
  output dac12_irq_en_reg;
  output dac11_irq_en_reg;
  output dac10_irq_en_reg;
  output \dac1_slice3_irq_en_reg[14] ;
  output [1:0]dac10_irq_sync;
  output [1:0]dac13_irq_sync;
  output [1:0]dac12_irq_sync;
  output \syncstages_ff_reg[4]_42 ;
  output \syncstages_ff_reg[4]_43 ;
  output [1:0]dac01_irq_sync;
  output \dac0_slice1_irq_en_reg[14] ;
  output [1:0]dac00_irq_sync;
  output \dac0_slice0_irq_en_reg[14] ;
  output [1:0]dac03_irq_sync;
  output \dac0_slice3_irq_en_reg[14] ;
  output [1:0]dac02_irq_sync;
  output \dac0_slice2_irq_en_reg[14] ;
  output adc03_overvol_out_reg;
  output \adc0_slice2_irq_en_reg[3] ;
  output \adc0_slice0_irq_en_reg[2] ;
  output adc01_irq_en_reg;
  output \syncstages_ff_reg[4]_44 ;
  output \syncstages_ff_reg[4]_45 ;
  output \syncstages_ff_reg[4]_46 ;
  output [2:0]adc33_irq_sync;
  output \adc3_slice0_irq_en_reg[3] ;
  output [2:0]adc30_irq_sync;
  output \adc3_slice2_irq_en_reg[15] ;
  output [2:0]adc32_irq_sync;
  output \adc3_slice3_irq_en_reg[15] ;
  output \adc3_slice0_irq_en_reg[15] ;
  output \syncstages_ff_reg[4]_47 ;
  output [2:0]adc31_irq_sync;
  input dest_out;
  input wait_event_reg_i_5;
  input adc00_cm_undervol_irq;
  input adc00_cm_overvol_irq;
  input adc01_cm_undervol_irq;
  input adc01_cm_overvol_irq;
  input adc02_cm_undervol_irq;
  input adc02_cm_overvol_irq;
  input adc03_cm_undervol_irq;
  input adc03_cm_overvol_irq;
  input adc10_cm_undervol_irq;
  input adc10_cm_overvol_irq;
  input adc11_cm_undervol_irq;
  input adc11_cm_overvol_irq;
  input adc12_cm_undervol_irq;
  input adc12_cm_overvol_irq;
  input adc13_cm_undervol_irq;
  input adc13_cm_overvol_irq;
  input adc20_cm_undervol_irq;
  input adc20_cm_overvol_irq;
  input adc21_cm_undervol_irq;
  input adc21_cm_overvol_irq;
  input adc22_cm_undervol_irq;
  input adc22_cm_overvol_irq;
  input adc23_cm_undervol_irq;
  input adc23_cm_overvol_irq;
  input adc30_cm_undervol_irq;
  input adc30_cm_overvol_irq;
  input adc31_cm_undervol_irq;
  input adc31_cm_overvol_irq;
  input adc32_cm_undervol_irq;
  input adc32_cm_overvol_irq;
  input adc33_cm_undervol_irq;
  input adc33_cm_overvol_irq;
  input [8:0]irq_enables;
  input [0:0]\IP2Bus_Data[2]_i_22 ;
  input [5:0]Q;
  input [0:0]\IP2Bus_Data_reg[3]_i_54 ;
  input [5:0]\IP2Bus_Data[2]_i_50 ;
  input \IP2Bus_Data_reg[3]_i_54_0 ;
  input [2:0]\IP2Bus_Data[15]_i_77 ;
  input [5:0]\IP2Bus_Data[2]_i_38 ;
  input [1:0]\IP2Bus_Data[3]_i_30 ;
  input adc21_irq_en;
  input adc20_irq_en;
  input \IP2Bus_Data[6]_i_19 ;
  input \IP2Bus_Data[6]_i_19_0 ;
  input [2:0]\IP2Bus_Data[15]_i_13 ;
  input [0:0]\IP2Bus_Data[14]_i_52 ;
  input [5:0]\IP2Bus_Data[1]_i_100 ;
  input adc22_irq_en;
  input [5:0]\IP2Bus_Data[2]_i_88 ;
  input adc10_irq_en;
  input adc11_irq_en;
  input \IP2Bus_Data[5]_i_17 ;
  input \IP2Bus_Data[5]_i_17_0 ;
  input adc12_irq_en;
  input irq_INST_0_i_28;
  input \IP2Bus_Data[0]_i_26 ;
  input [3:0]irq_INST_0_i_25_0;
  input [1:0]irq_INST_0_i_26;
  input dac33_irq_en;
  input dac30_irq_en;
  input [1:0]\IP2Bus_Data[0]_i_130 ;
  input [1:0]\IP2Bus_Data[15]_i_94 ;
  input dac32_irq_en;
  input [1:0]\IP2Bus_Data[2]_i_123 ;
  input dac31_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_60 ;
  input dac21_irq_en;
  input dac23_irq_en;
  input dac22_irq_en;
  input [1:0]irq_INST_0_i_17_0;
  input [1:0]\IP2Bus_Data[3]_i_107 ;
  input [1:0]\IP2Bus_Data[1]_i_26 ;
  input dac20_irq_en;
  input [1:0]\IP2Bus_Data[0]_i_139 ;
  input adc3_master_irq0;
  input irq_INST_0_i_4_0;
  input dac13_irq_en;
  input dac10_irq_en;
  input [1:0]\IP2Bus_Data[0]_i_58 ;
  input [1:0]\IP2Bus_Data[3]_i_117 ;
  input dac12_irq_en;
  input [1:0]\IP2Bus_Data[2]_i_133 ;
  input dac11_irq_en;
  input [1:0]\IP2Bus_Data[15]_i_102 ;
  input dac0_powerup_state_irq;
  input dac0_cmn_irq_en;
  input dac01_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_77 ;
  input dac00_irq_en;
  input [1:0]\IP2Bus_Data[0]_i_147 ;
  input dac03_irq_en;
  input [1:0]\IP2Bus_Data[3]_i_55 ;
  input dac02_irq_en;
  input [1:0]\IP2Bus_Data[2]_i_53 ;
  input adc0_powerup_state_irq;
  input adc0_cmn_irq_en;
  input adc01_irq_en;
  input adc02_irq_en;
  input [5:0]\IP2Bus_Data[3]_i_16 ;
  input adc03_irq_en;
  input [5:0]\IP2Bus_Data[0]_i_94 ;
  input adc00_irq_en;
  input \IP2Bus_Data[3]_i_33 ;
  input [2:0]irq_INST_0_i_70;
  input adc33_irq_en;
  input [2:0]irq_INST_0_i_71;
  input \IP2Bus_Data[0]_i_80 ;
  input [0:0]irq_INST_0_i_65;
  input [1:0]irq_INST_0_i_62;
  input [1:0]dac00_irq;
  input s_axi_aclk;
  input [1:0]dac01_irq;
  input [1:0]dac02_irq;
  input [1:0]dac03_irq;
  input [1:0]dac10_irq;
  input [1:0]dac11_irq;
  input [1:0]dac12_irq;
  input [1:0]dac13_irq;
  input [1:0]dac20_irq;
  input [1:0]dac21_irq;
  input [1:0]dac22_irq;
  input [1:0]dac23_irq;
  input [1:0]dac30_irq;
  input [1:0]dac31_irq;
  input [1:0]dac32_irq;
  input [1:0]dac33_irq;
  input [5:0]adc00_irq;
  input [5:0]adc01_irq;
  input [5:0]adc02_irq;
  input [5:0]adc03_irq;
  input [5:0]adc10_irq;
  input [5:0]adc11_irq;
  input [5:0]adc12_irq;
  input [5:0]adc13_irq;
  input [5:0]adc20_irq;
  input [5:0]adc21_irq;
  input [5:0]adc22_irq;
  input [5:0]adc23_irq;
  input [5:0]adc30_irq;
  input [5:0]adc31_irq;
  input [5:0]adc32_irq;
  input [5:0]adc33_irq;

  wire [1:0]\IP2Bus_Data[0]_i_130 ;
  wire [1:0]\IP2Bus_Data[0]_i_139 ;
  wire [1:0]\IP2Bus_Data[0]_i_147 ;
  wire \IP2Bus_Data[0]_i_26 ;
  wire [1:0]\IP2Bus_Data[0]_i_58 ;
  wire \IP2Bus_Data[0]_i_80 ;
  wire [5:0]\IP2Bus_Data[0]_i_94 ;
  wire [0:0]\IP2Bus_Data[14]_i_52 ;
  wire [1:0]\IP2Bus_Data[15]_i_102 ;
  wire [2:0]\IP2Bus_Data[15]_i_13 ;
  wire [2:0]\IP2Bus_Data[15]_i_77 ;
  wire [1:0]\IP2Bus_Data[15]_i_94 ;
  wire [5:0]\IP2Bus_Data[1]_i_100 ;
  wire [1:0]\IP2Bus_Data[1]_i_26 ;
  wire [1:0]\IP2Bus_Data[1]_i_60 ;
  wire [1:0]\IP2Bus_Data[1]_i_77 ;
  wire [1:0]\IP2Bus_Data[2]_i_123 ;
  wire [1:0]\IP2Bus_Data[2]_i_133 ;
  wire [0:0]\IP2Bus_Data[2]_i_22 ;
  wire [5:0]\IP2Bus_Data[2]_i_38 ;
  wire [5:0]\IP2Bus_Data[2]_i_50 ;
  wire [1:0]\IP2Bus_Data[2]_i_53 ;
  wire [5:0]\IP2Bus_Data[2]_i_88 ;
  wire [1:0]\IP2Bus_Data[3]_i_107 ;
  wire [1:0]\IP2Bus_Data[3]_i_117 ;
  wire [5:0]\IP2Bus_Data[3]_i_16 ;
  wire [1:0]\IP2Bus_Data[3]_i_30 ;
  wire \IP2Bus_Data[3]_i_33 ;
  wire [1:0]\IP2Bus_Data[3]_i_55 ;
  wire \IP2Bus_Data[5]_i_17 ;
  wire \IP2Bus_Data[5]_i_17_0 ;
  wire \IP2Bus_Data[6]_i_19 ;
  wire \IP2Bus_Data[6]_i_19_0 ;
  wire [0:0]\IP2Bus_Data_reg[3]_i_54 ;
  wire \IP2Bus_Data_reg[3]_i_54_0 ;
  wire [5:0]Q;
  wire adc00_cm_overvol_irq;
  wire adc00_cm_undervol_irq;
  wire [5:0]adc00_irq;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire [6:0]adc00_stat_sync;
  wire adc01_cm_overvol_irq;
  wire adc01_cm_undervol_irq;
  wire [5:0]adc01_irq;
  wire adc01_irq_en;
  wire adc01_irq_en_reg;
  wire [1:0]adc01_irq_sync;
  wire [6:0]adc01_stat_sync;
  wire adc02_cm_overvol_irq;
  wire adc02_cm_undervol_irq;
  wire [5:0]adc02_irq;
  wire adc02_irq_en;
  wire [5:0]adc02_stat_sync;
  wire adc03_cm_overvol_irq;
  wire adc03_cm_undervol_irq;
  wire [5:0]adc03_irq;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_out_reg;
  wire [5:0]adc03_stat_sync;
  wire adc0_cmn_irq_en;
  wire adc0_powerup_state_irq;
  wire adc0_powerup_state_out_reg;
  wire \adc0_slice0_irq_en_reg[2] ;
  wire \adc0_slice1_irq_en_reg[3] ;
  wire \adc0_slice2_irq_en_reg[3] ;
  wire adc10_cm_overvol_irq;
  wire adc10_cm_undervol_irq;
  wire [5:0]adc10_irq;
  wire adc10_irq_en;
  wire adc10_irq_en_reg;
  wire [1:0]adc10_irq_sync;
  wire [5:0]adc10_stat_sync;
  wire adc11_cm_overvol_irq;
  wire adc11_cm_undervol_irq;
  wire [5:0]adc11_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire [5:0]adc11_stat_sync;
  wire adc12_cm_overvol_irq;
  wire adc12_cm_undervol_irq;
  wire [5:0]adc12_irq;
  wire adc12_irq_en;
  wire [1:0]adc12_irq_sync;
  wire adc12_overvol_out_reg;
  wire [5:0]adc12_stat_sync;
  wire adc13_cm_overvol_irq;
  wire adc13_cm_undervol_irq;
  wire [5:0]adc13_irq;
  wire [0:0]adc13_irq_sync;
  wire [5:0]adc13_stat_sync;
  wire \adc1_slice0_irq_en_reg[15] ;
  wire \adc1_slice1_irq_en_reg[3] ;
  wire adc20_cm_overvol_irq;
  wire adc20_cm_undervol_irq;
  wire [5:0]adc20_irq;
  wire adc20_irq_en;
  wire [0:0]adc20_irq_sync;
  wire [5:0]adc20_stat_sync;
  wire adc21_cm_overvol_irq;
  wire adc21_cm_undervol_irq;
  wire [5:0]adc21_irq;
  wire adc21_irq_en;
  wire adc21_irq_en_reg;
  wire [2:0]adc21_irq_sync;
  wire [5:0]adc21_stat_sync;
  wire adc22_cm_overvol_irq;
  wire adc22_cm_undervol_irq;
  wire [5:0]adc22_irq;
  wire adc22_irq_en;
  wire adc22_irq_en_reg;
  wire [2:0]adc22_irq_sync;
  wire [5:0]adc22_stat_sync;
  wire adc23_cm_overvol_irq;
  wire adc23_cm_undervol_irq;
  wire [5:0]adc23_irq;
  wire [2:0]adc23_irq_sync;
  wire [5:0]adc23_stat_sync;
  wire \adc2_slice0_irq_en_reg[15] ;
  wire \adc2_slice1_irq_en_reg[19] ;
  wire adc30_cm_overvol_irq;
  wire adc30_cm_undervol_irq;
  wire [5:0]adc30_irq;
  wire [2:0]adc30_irq_sync;
  wire [5:0]adc30_stat_sync;
  wire adc31_cm_overvol_irq;
  wire adc31_cm_undervol_irq;
  wire [5:0]adc31_irq;
  wire [2:0]adc31_irq_sync;
  wire [5:0]adc31_stat_sync;
  wire adc32_cm_overvol_irq;
  wire adc32_cm_undervol_irq;
  wire [5:0]adc32_irq;
  wire [2:0]adc32_irq_sync;
  wire [5:0]adc32_stat_sync;
  wire adc33_cm_overvol_irq;
  wire adc33_cm_undervol_irq;
  wire [5:0]adc33_irq;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire [5:0]adc33_stat_sync;
  wire adc3_master_irq0;
  wire \adc3_slice0_irq_en_reg[15] ;
  wire \adc3_slice0_irq_en_reg[3] ;
  wire \adc3_slice2_irq_en_reg[15] ;
  wire \adc3_slice3_irq_en_reg[15] ;
  wire [1:0]dac00_irq;
  wire dac00_irq_en;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac01_irq;
  wire dac01_irq_en;
  wire [1:0]dac01_irq_sync;
  wire [1:0]dac02_irq;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire [1:0]dac03_irq;
  wire dac03_irq_en;
  wire [1:0]dac03_irq_sync;
  wire dac0_cmn_irq_en;
  wire dac0_powerup_state_irq;
  wire dac0_powerup_state_out_reg;
  wire \dac0_slice0_irq_en_reg[14] ;
  wire \dac0_slice1_irq_en_reg[14] ;
  wire \dac0_slice2_irq_en_reg[14] ;
  wire \dac0_slice3_irq_en_reg[14] ;
  wire [1:0]dac10_irq;
  wire dac10_irq_en;
  wire dac10_irq_en_reg;
  wire [1:0]dac10_irq_sync;
  wire [1:0]dac11_irq;
  wire dac11_irq_en;
  wire dac11_irq_en_reg;
  wire [1:0]dac11_stat_sync;
  wire [1:0]dac12_irq;
  wire dac12_irq_en;
  wire dac12_irq_en_reg;
  wire [1:0]dac12_irq_sync;
  wire [1:0]dac13_irq;
  wire dac13_irq_en;
  wire dac13_irq_en_reg;
  wire [1:0]dac13_irq_sync;
  wire \dac1_slice3_irq_en_reg[14] ;
  wire [1:0]dac20_irq;
  wire dac20_irq_en;
  wire dac20_irq_en_reg;
  wire [1:0]dac20_irq_sync;
  wire [1:0]dac21_irq;
  wire dac21_irq_en;
  wire [0:0]dac21_irq_sync;
  wire [0:0]dac21_stat_sync;
  wire [1:0]dac22_irq;
  wire dac22_irq_en;
  wire [1:0]dac22_irq_sync;
  wire [1:0]dac23_irq;
  wire dac23_irq_en;
  wire [1:0]dac23_irq_sync;
  wire dac2_irq_en_reg;
  wire \dac2_slice1_irq_en_reg[14] ;
  wire \dac2_slice3_irq_en_reg[14] ;
  wire [1:0]dac30_irq;
  wire dac30_irq_en;
  wire dac30_irq_en_reg;
  wire [1:0]dac30_irq_sync;
  wire [1:0]dac31_irq;
  wire dac31_irq_en;
  wire dac31_irq_en_reg;
  wire [1:0]dac31_irq_sync;
  wire [1:0]dac32_irq;
  wire dac32_irq_en;
  wire dac32_irq_en_reg;
  wire [1:0]dac32_irq_sync;
  wire [1:0]dac33_irq;
  wire dac33_irq_en;
  wire dac33_irq_en_reg;
  wire [1:0]dac33_irq_sync;
  wire dest_out;
  wire irq;
  wire irq_INST_0_i_11_n_0;
  wire irq_INST_0_i_12_n_0;
  wire irq_INST_0_i_13_n_0;
  wire irq_INST_0_i_14_n_0;
  wire irq_INST_0_i_15_n_0;
  wire [1:0]irq_INST_0_i_17_0;
  wire irq_INST_0_i_17_n_0;
  wire irq_INST_0_i_18_n_0;
  wire irq_INST_0_i_19_n_0;
  wire irq_INST_0_i_20_n_0;
  wire irq_INST_0_i_21_n_0;
  wire irq_INST_0_i_22_n_0;
  wire irq_INST_0_i_23_n_0;
  wire irq_INST_0_i_24_n_0;
  wire [3:0]irq_INST_0_i_25_0;
  wire [1:0]irq_INST_0_i_26;
  wire irq_INST_0_i_28;
  wire irq_INST_0_i_2_n_0;
  wire irq_INST_0_i_38_n_0;
  wire irq_INST_0_i_41_n_0;
  wire irq_INST_0_i_43_n_0;
  wire irq_INST_0_i_45_n_0;
  wire irq_INST_0_i_48_n_0;
  wire irq_INST_0_i_49_n_0;
  wire irq_INST_0_i_4_0;
  wire irq_INST_0_i_4_n_0;
  wire irq_INST_0_i_51_n_0;
  wire irq_INST_0_i_52_n_0;
  wire irq_INST_0_i_53_n_0;
  wire irq_INST_0_i_54_n_0;
  wire [1:0]irq_INST_0_i_62;
  wire [0:0]irq_INST_0_i_65;
  wire [2:0]irq_INST_0_i_70;
  wire [2:0]irq_INST_0_i_71;
  wire [8:0]irq_enables;
  wire s_axi_aclk;
  wire \syncstages_ff_reg[3] ;
  wire \syncstages_ff_reg[4] ;
  wire \syncstages_ff_reg[4]_0 ;
  wire \syncstages_ff_reg[4]_1 ;
  wire \syncstages_ff_reg[4]_10 ;
  wire \syncstages_ff_reg[4]_11 ;
  wire \syncstages_ff_reg[4]_12 ;
  wire \syncstages_ff_reg[4]_13 ;
  wire \syncstages_ff_reg[4]_14 ;
  wire \syncstages_ff_reg[4]_15 ;
  wire \syncstages_ff_reg[4]_16 ;
  wire \syncstages_ff_reg[4]_17 ;
  wire \syncstages_ff_reg[4]_18 ;
  wire \syncstages_ff_reg[4]_19 ;
  wire \syncstages_ff_reg[4]_2 ;
  wire \syncstages_ff_reg[4]_20 ;
  wire \syncstages_ff_reg[4]_21 ;
  wire \syncstages_ff_reg[4]_22 ;
  wire \syncstages_ff_reg[4]_23 ;
  wire \syncstages_ff_reg[4]_24 ;
  wire \syncstages_ff_reg[4]_25 ;
  wire \syncstages_ff_reg[4]_26 ;
  wire \syncstages_ff_reg[4]_27 ;
  wire \syncstages_ff_reg[4]_28 ;
  wire \syncstages_ff_reg[4]_29 ;
  wire \syncstages_ff_reg[4]_3 ;
  wire \syncstages_ff_reg[4]_30 ;
  wire \syncstages_ff_reg[4]_31 ;
  wire \syncstages_ff_reg[4]_32 ;
  wire \syncstages_ff_reg[4]_33 ;
  wire \syncstages_ff_reg[4]_34 ;
  wire \syncstages_ff_reg[4]_35 ;
  wire \syncstages_ff_reg[4]_36 ;
  wire \syncstages_ff_reg[4]_37 ;
  wire \syncstages_ff_reg[4]_38 ;
  wire \syncstages_ff_reg[4]_39 ;
  wire \syncstages_ff_reg[4]_4 ;
  wire \syncstages_ff_reg[4]_40 ;
  wire \syncstages_ff_reg[4]_41 ;
  wire \syncstages_ff_reg[4]_42 ;
  wire \syncstages_ff_reg[4]_43 ;
  wire \syncstages_ff_reg[4]_44 ;
  wire \syncstages_ff_reg[4]_45 ;
  wire \syncstages_ff_reg[4]_46 ;
  wire \syncstages_ff_reg[4]_47 ;
  wire \syncstages_ff_reg[4]_5 ;
  wire \syncstages_ff_reg[4]_6 ;
  wire \syncstages_ff_reg[4]_7 ;
  wire \syncstages_ff_reg[4]_8 ;
  wire \syncstages_ff_reg[4]_9 ;
  wire wait_event_reg_i_5;
  wire NLW_sync_adc02_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc03_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc10_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc11_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc12_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc13_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc20_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc21_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc22_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc23_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc30_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc31_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc32_cm_under_vol_dest_out_UNCONNECTED;
  wire NLW_sync_adc33_cm_under_vol_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \IP2Bus_Data[0]_i_155 
       (.I0(\IP2Bus_Data[0]_i_147 [0]),
        .I1(dac00_irq_sync[0]),
        .I2(\IP2Bus_Data[0]_i_147 [1]),
        .I3(dac00_irq_sync[1]),
        .O(\dac0_slice0_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_115 
       (.I0(dac11_stat_sync[0]),
        .I1(\IP2Bus_Data[15]_i_102 [0]),
        .O(\syncstages_ff_reg[4]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_118 
       (.I0(dac21_stat_sync),
        .I1(\IP2Bus_Data[1]_i_26 [0]),
        .O(\syncstages_ff_reg[4]_41 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_54 
       (.I0(adc20_stat_sync[3]),
        .I1(\IP2Bus_Data[15]_i_13 [1]),
        .O(\syncstages_ff_reg[4]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_73 
       (.I0(adc02_stat_sync[3]),
        .I1(\IP2Bus_Data[2]_i_50 [2]),
        .O(\syncstages_ff_reg[4]_44 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_82 
       (.I0(adc13_stat_sync[3]),
        .I1(\IP2Bus_Data[15]_i_77 [1]),
        .O(\syncstages_ff_reg[4]_38 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_87 
       (.I0(adc23_irq_sync[1]),
        .I1(\IP2Bus_Data[14]_i_52 ),
        .O(\syncstages_ff_reg[4]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_112 
       (.I0(adc13_stat_sync[4]),
        .I1(\IP2Bus_Data[15]_i_77 [2]),
        .O(\syncstages_ff_reg[4]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_118 
       (.I0(dac33_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_94 [1]),
        .O(\syncstages_ff_reg[4]_40 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_122 
       (.I0(dac11_stat_sync[1]),
        .I1(\IP2Bus_Data[15]_i_102 [1]),
        .O(\syncstages_ff_reg[4]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_40 
       (.I0(adc20_stat_sync[4]),
        .I1(\IP2Bus_Data[15]_i_13 [2]),
        .O(\syncstages_ff_reg[4]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_46 
       (.I0(adc02_stat_sync[4]),
        .I1(\IP2Bus_Data[2]_i_50 [3]),
        .O(\syncstages_ff_reg[4]_45 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \IP2Bus_Data[1]_i_118 
       (.I0(\IP2Bus_Data[1]_i_77 [0]),
        .I1(dac01_irq_sync[0]),
        .I2(\IP2Bus_Data[1]_i_77 [1]),
        .I3(dac01_irq_sync[1]),
        .O(\dac0_slice1_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \IP2Bus_Data[2]_i_118 
       (.I0(\IP2Bus_Data[2]_i_53 [0]),
        .I1(dac02_irq_sync[0]),
        .I2(\IP2Bus_Data[2]_i_53 [1]),
        .I3(dac02_irq_sync[1]),
        .O(\dac0_slice2_irq_en_reg[14] ));
  LUT3 #(
    .INIT(8'hD5)) 
    \IP2Bus_Data[2]_i_58 
       (.I0(irq_enables[2]),
        .I1(irq_INST_0_i_17_n_0),
        .I2(\IP2Bus_Data[2]_i_22 ),
        .O(dac2_irq_en_reg));
  LUT6 #(
    .INIT(64'h8A8A8A8ACF000000)) 
    \IP2Bus_Data[3]_i_102 
       (.I0(Q[1]),
        .I1(adc01_stat_sync[1]),
        .I2(\IP2Bus_Data_reg[3]_i_54 ),
        .I3(adc02_stat_sync[1]),
        .I4(\IP2Bus_Data[2]_i_50 [1]),
        .I5(\IP2Bus_Data_reg[3]_i_54_0 ),
        .O(\adc0_slice1_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \IP2Bus_Data[3]_i_103 
       (.I0(\IP2Bus_Data[3]_i_55 [0]),
        .I1(dac03_irq_sync[0]),
        .I2(\IP2Bus_Data[3]_i_55 [1]),
        .I3(dac03_irq_sync[1]),
        .O(\dac0_slice3_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_119 
       (.I0(adc10_stat_sync[1]),
        .I1(irq_INST_0_i_25_0[0]),
        .O(\syncstages_ff_reg[4]_39 ));
  LUT6 #(
    .INIT(64'h0F0F0F77FFFF0F77)) 
    \IP2Bus_Data[3]_i_80 
       (.I0(adc13_irq_sync),
        .I1(\IP2Bus_Data[15]_i_77 [0]),
        .I2(\IP2Bus_Data[2]_i_38 [1]),
        .I3(\IP2Bus_Data[3]_i_30 [1]),
        .I4(\IP2Bus_Data[3]_i_30 [0]),
        .I5(adc12_stat_sync[1]),
        .O(\syncstages_ff_reg[4]_31 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_91 
       (.I0(adc20_irq_sync),
        .I1(\IP2Bus_Data[15]_i_13 [0]),
        .O(\syncstages_ff_reg[4]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT2 #(
    .INIT(4'hE)) 
    adc00_cm_overvol_out_i_1
       (.I0(adc00_stat_sync[5]),
        .I1(adc00_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc00_overvol_out_i_2
       (.I0(adc00_stat_sync[0]),
        .I1(adc00_cm_undervol_irq),
        .O(\syncstages_ff_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT2 #(
    .INIT(4'hE)) 
    adc01_cm_overvol_out_i_1
       (.I0(adc01_stat_sync[5]),
        .I1(adc01_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc01_overvol_out_i_2
       (.I0(adc01_stat_sync[0]),
        .I1(adc01_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc02_cm_overvol_out_i_1
       (.I0(adc02_stat_sync[5]),
        .I1(adc02_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc02_overvol_out_i_2
       (.I0(adc02_stat_sync[0]),
        .I1(adc02_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT2 #(
    .INIT(4'hE)) 
    adc03_cm_overvol_out_i_1
       (.I0(adc03_stat_sync[5]),
        .I1(adc03_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_6 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc03_overvol_out_i_2
       (.I0(adc03_stat_sync[0]),
        .I1(adc03_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc10_cm_overvol_out_i_1
       (.I0(adc10_stat_sync[5]),
        .I1(adc10_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc10_overvol_out_i_2
       (.I0(adc10_stat_sync[0]),
        .I1(adc10_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc11_cm_overvol_out_i_1
       (.I0(adc11_stat_sync[5]),
        .I1(adc11_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_10 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc11_overvol_out_i_2
       (.I0(adc11_stat_sync[0]),
        .I1(adc11_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT2 #(
    .INIT(4'hE)) 
    adc12_cm_overvol_out_i_1
       (.I0(adc12_stat_sync[5]),
        .I1(adc12_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc12_overvol_out_i_2
       (.I0(adc12_stat_sync[0]),
        .I1(adc12_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc13_cm_overvol_out_i_1
       (.I0(adc13_stat_sync[5]),
        .I1(adc13_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_14 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc13_overvol_out_i_2
       (.I0(adc13_stat_sync[0]),
        .I1(adc13_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc20_cm_overvol_out_i_1
       (.I0(adc20_stat_sync[5]),
        .I1(adc20_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_16 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc20_overvol_out_i_2
       (.I0(adc20_stat_sync[0]),
        .I1(adc20_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT2 #(
    .INIT(4'hE)) 
    adc21_cm_overvol_out_i_1
       (.I0(adc21_stat_sync[5]),
        .I1(adc21_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_18 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc21_overvol_out_i_2
       (.I0(adc21_stat_sync[0]),
        .I1(adc21_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'hE)) 
    adc22_cm_overvol_out_i_1
       (.I0(adc22_stat_sync[5]),
        .I1(adc22_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_20 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc22_overvol_out_i_2
       (.I0(adc22_stat_sync[0]),
        .I1(adc22_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_19 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc23_cm_overvol_out_i_1
       (.I0(adc23_stat_sync[5]),
        .I1(adc23_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_22 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc23_overvol_out_i_2
       (.I0(adc23_stat_sync[0]),
        .I1(adc23_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_21 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc30_cm_overvol_out_i_1
       (.I0(adc30_stat_sync[5]),
        .I1(adc30_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_24 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc30_overvol_out_i_2
       (.I0(adc30_stat_sync[0]),
        .I1(adc30_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc31_cm_overvol_out_i_1
       (.I0(adc31_stat_sync[5]),
        .I1(adc31_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_26 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc31_overvol_out_i_2
       (.I0(adc31_stat_sync[0]),
        .I1(adc31_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_25 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc32_cm_overvol_out_i_1
       (.I0(adc32_stat_sync[5]),
        .I1(adc32_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_28 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc32_overvol_out_i_2
       (.I0(adc32_stat_sync[0]),
        .I1(adc32_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_27 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc33_cm_overvol_out_i_1
       (.I0(adc33_stat_sync[5]),
        .I1(adc33_cm_overvol_irq),
        .O(\syncstages_ff_reg[4]_30 ));
  LUT2 #(
    .INIT(4'hE)) 
    adc33_overvol_out_i_2
       (.I0(adc33_stat_sync[0]),
        .I1(adc33_cm_undervol_irq),
        .O(\syncstages_ff_reg[4]_29 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    irq_INST_0
       (.I0(adc0_powerup_state_out_reg),
        .I1(irq_enables[4]),
        .I2(irq_INST_0_i_2_n_0),
        .I3(irq_enables[0]),
        .I4(dac0_powerup_state_out_reg),
        .I5(irq_INST_0_i_4_n_0),
        .O(irq));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    irq_INST_0_i_1
       (.I0(adc03_overvol_out_reg),
        .I1(\adc0_slice2_irq_en_reg[3] ),
        .I2(\adc0_slice0_irq_en_reg[2] ),
        .I3(adc0_powerup_state_irq),
        .I4(adc0_cmn_irq_en),
        .I5(adc01_irq_en_reg),
        .O(adc0_powerup_state_out_reg));
  LUT6 #(
    .INIT(64'h0070707000000000)) 
    irq_INST_0_i_10
       (.I0(adc21_irq_en),
        .I1(\adc2_slice1_irq_en_reg[19] ),
        .I2(adc22_irq_en_reg),
        .I3(adc20_irq_en),
        .I4(\IP2Bus_Data[6]_i_19 ),
        .I5(\IP2Bus_Data[6]_i_19_0 ),
        .O(adc21_irq_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_11
       (.I0(dac03_irq_en),
        .I1(dac03_irq_sync[1]),
        .I2(\IP2Bus_Data[3]_i_55 [1]),
        .I3(dac03_irq_sync[0]),
        .I4(\IP2Bus_Data[3]_i_55 [0]),
        .O(irq_INST_0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_12
       (.I0(dac00_irq_en),
        .I1(dac00_irq_sync[1]),
        .I2(\IP2Bus_Data[0]_i_147 [1]),
        .I3(dac00_irq_sync[0]),
        .I4(\IP2Bus_Data[0]_i_147 [0]),
        .O(irq_INST_0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_13
       (.I0(dac02_irq_en),
        .I1(dac02_irq_sync[1]),
        .I2(\IP2Bus_Data[2]_i_53 [1]),
        .I3(dac02_irq_sync[0]),
        .I4(\IP2Bus_Data[2]_i_53 [0]),
        .O(irq_INST_0_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_14
       (.I0(dac01_irq_en),
        .I1(dac01_irq_sync[1]),
        .I2(\IP2Bus_Data[1]_i_77 [1]),
        .I3(dac01_irq_sync[0]),
        .I4(\IP2Bus_Data[1]_i_77 [0]),
        .O(irq_INST_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    irq_INST_0_i_15
       (.I0(dac13_irq_en_reg),
        .I1(irq_enables[1]),
        .I2(adc3_master_irq0),
        .I3(irq_enables[7]),
        .I4(irq_enables[8]),
        .I5(irq_INST_0_i_4_0),
        .O(irq_INST_0_i_15_n_0));
  LUT5 #(
    .INIT(32'h00040404)) 
    irq_INST_0_i_16
       (.I0(dac32_irq_en_reg),
        .I1(dac31_irq_en_reg),
        .I2(dac30_irq_en_reg),
        .I3(dac33_irq_en),
        .I4(irq_INST_0_i_38_n_0),
        .O(dac33_irq_en_reg));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    irq_INST_0_i_17
       (.I0(dac21_irq_en),
        .I1(\dac2_slice1_irq_en_reg[14] ),
        .I2(dac20_irq_en_reg),
        .I3(irq_INST_0_i_41_n_0),
        .I4(dac23_irq_en),
        .I5(\dac2_slice3_irq_en_reg[14] ),
        .O(irq_INST_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_18
       (.I0(\IP2Bus_Data[3]_i_16 [1]),
        .I1(adc03_irq_sync[0]),
        .I2(\IP2Bus_Data[3]_i_16 [4]),
        .I3(adc03_cm_overvol_irq),
        .O(irq_INST_0_i_18_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_19
       (.I0(\IP2Bus_Data[3]_i_16 [3]),
        .I1(adc03_irq_sync[2]),
        .I2(\IP2Bus_Data[3]_i_16 [2]),
        .I3(adc03_irq_sync[1]),
        .O(irq_INST_0_i_19_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    irq_INST_0_i_2
       (.I0(irq_enables[5]),
        .I1(adc10_irq_en_reg),
        .I2(adc21_irq_en_reg),
        .I3(irq_enables[6]),
        .O(irq_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    irq_INST_0_i_20
       (.I0(adc02_stat_sync[4]),
        .I1(\IP2Bus_Data[2]_i_50 [3]),
        .I2(adc02_cm_undervol_irq),
        .I3(\IP2Bus_Data[2]_i_50 [0]),
        .I4(irq_INST_0_i_43_n_0),
        .O(irq_INST_0_i_20_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_21
       (.I0(\IP2Bus_Data[0]_i_94 [2]),
        .I1(adc00_irq_sync[1]),
        .I2(\IP2Bus_Data[0]_i_94 [1]),
        .I3(adc00_irq_sync[0]),
        .O(irq_INST_0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_22
       (.I0(\IP2Bus_Data[0]_i_94 [3]),
        .I1(adc00_irq_sync[2]),
        .I2(\IP2Bus_Data[0]_i_94 [4]),
        .I3(adc00_cm_overvol_irq),
        .O(irq_INST_0_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_23
       (.I0(Q[3]),
        .I1(adc01_irq_sync[1]),
        .I2(Q[4]),
        .I3(adc01_cm_overvol_irq),
        .O(irq_INST_0_i_23_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_24
       (.I0(Q[1]),
        .I1(adc01_stat_sync[1]),
        .I2(Q[2]),
        .I3(adc01_irq_sync[0]),
        .O(irq_INST_0_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    irq_INST_0_i_25
       (.I0(\IP2Bus_Data[0]_i_26 ),
        .I1(irq_INST_0_i_25_0[2]),
        .I2(adc10_irq_sync[1]),
        .I3(irq_INST_0_i_25_0[1]),
        .I4(adc10_irq_sync[0]),
        .I5(irq_INST_0_i_45_n_0),
        .O(\adc1_slice0_irq_en_reg[15] ));
  LUT6 #(
    .INIT(64'h01010111FFFFFFFF)) 
    irq_INST_0_i_27
       (.I0(irq_INST_0_i_48_n_0),
        .I1(irq_INST_0_i_49_n_0),
        .I2(adc12_cm_undervol_irq),
        .I3(\IP2Bus_Data[2]_i_38 [5]),
        .I4(\IP2Bus_Data[2]_i_38 [0]),
        .I5(adc12_irq_en),
        .O(adc12_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    irq_INST_0_i_29
       (.I0(\IP2Bus_Data[1]_i_100 [5]),
        .I1(\IP2Bus_Data[1]_i_100 [0]),
        .I2(adc21_cm_undervol_irq),
        .I3(irq_INST_0_i_51_n_0),
        .I4(irq_INST_0_i_52_n_0),
        .O(\adc2_slice1_irq_en_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    irq_INST_0_i_3
       (.I0(irq_INST_0_i_11_n_0),
        .I1(irq_INST_0_i_12_n_0),
        .I2(irq_INST_0_i_13_n_0),
        .I3(dac0_powerup_state_irq),
        .I4(dac0_cmn_irq_en),
        .I5(irq_INST_0_i_14_n_0),
        .O(dac0_powerup_state_out_reg));
  LUT6 #(
    .INIT(64'h555555555555777F)) 
    irq_INST_0_i_30
       (.I0(adc22_irq_en),
        .I1(adc22_cm_undervol_irq),
        .I2(\IP2Bus_Data[2]_i_88 [0]),
        .I3(\IP2Bus_Data[2]_i_88 [5]),
        .I4(irq_INST_0_i_53_n_0),
        .I5(irq_INST_0_i_54_n_0),
        .O(adc22_irq_en_reg));
  LUT5 #(
    .INIT(32'h04040004)) 
    irq_INST_0_i_33
       (.I0(dac12_irq_en_reg),
        .I1(dac11_irq_en_reg),
        .I2(dac10_irq_en_reg),
        .I3(dac13_irq_en),
        .I4(\dac1_slice3_irq_en_reg[14] ),
        .O(dac13_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_35
       (.I0(dac32_irq_en),
        .I1(dac32_irq_sync[1]),
        .I2(\IP2Bus_Data[2]_i_123 [1]),
        .I3(dac32_irq_sync[0]),
        .I4(\IP2Bus_Data[2]_i_123 [0]),
        .O(dac32_irq_en_reg));
  LUT5 #(
    .INIT(32'h557F7F7F)) 
    irq_INST_0_i_36
       (.I0(dac31_irq_en),
        .I1(dac31_irq_sync[0]),
        .I2(\IP2Bus_Data[1]_i_60 [0]),
        .I3(dac31_irq_sync[1]),
        .I4(\IP2Bus_Data[1]_i_60 [1]),
        .O(dac31_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_37
       (.I0(dac30_irq_en),
        .I1(dac30_irq_sync[1]),
        .I2(\IP2Bus_Data[0]_i_130 [1]),
        .I3(dac30_irq_sync[0]),
        .I4(\IP2Bus_Data[0]_i_130 [0]),
        .O(dac30_irq_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_38
       (.I0(\IP2Bus_Data[15]_i_94 [1]),
        .I1(dac33_irq_sync[1]),
        .I2(\IP2Bus_Data[15]_i_94 [0]),
        .I3(dac33_irq_sync[0]),
        .O(irq_INST_0_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_39
       (.I0(\IP2Bus_Data[1]_i_26 [0]),
        .I1(dac21_stat_sync),
        .I2(\IP2Bus_Data[1]_i_26 [1]),
        .I3(dac21_irq_sync),
        .O(\dac2_slice1_irq_en_reg[14] ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    irq_INST_0_i_4
       (.I0(irq_INST_0_i_15_n_0),
        .I1(irq_enables[3]),
        .I2(dac33_irq_en_reg),
        .I3(irq_enables[2]),
        .I4(irq_INST_0_i_17_n_0),
        .O(irq_INST_0_i_4_n_0));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_40
       (.I0(dac20_irq_en),
        .I1(dac20_irq_sync[1]),
        .I2(\IP2Bus_Data[0]_i_139 [1]),
        .I3(dac20_irq_sync[0]),
        .I4(\IP2Bus_Data[0]_i_139 [0]),
        .O(dac20_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_41
       (.I0(dac22_irq_en),
        .I1(dac22_irq_sync[1]),
        .I2(irq_INST_0_i_17_0[1]),
        .I3(dac22_irq_sync[0]),
        .I4(irq_INST_0_i_17_0[0]),
        .O(irq_INST_0_i_41_n_0));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_42
       (.I0(\IP2Bus_Data[3]_i_107 [0]),
        .I1(dac23_irq_sync[0]),
        .I2(\IP2Bus_Data[3]_i_107 [1]),
        .I3(dac23_irq_sync[1]),
        .O(\dac2_slice3_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_43
       (.I0(\IP2Bus_Data[2]_i_50 [2]),
        .I1(adc02_stat_sync[3]),
        .I2(\IP2Bus_Data[2]_i_50 [4]),
        .I3(adc02_cm_overvol_irq),
        .O(irq_INST_0_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_45
       (.I0(irq_INST_0_i_25_0[0]),
        .I1(adc10_stat_sync[1]),
        .I2(irq_INST_0_i_25_0[3]),
        .I3(adc10_cm_undervol_irq),
        .O(irq_INST_0_i_45_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_47
       (.I0(irq_INST_0_i_26[0]),
        .I1(adc11_irq_sync[0]),
        .I2(irq_INST_0_i_26[1]),
        .I3(adc11_irq_sync[1]),
        .O(\adc1_slice1_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_48
       (.I0(\IP2Bus_Data[2]_i_38 [1]),
        .I1(adc12_stat_sync[1]),
        .I2(\IP2Bus_Data[2]_i_38 [4]),
        .I3(adc12_cm_overvol_irq),
        .O(irq_INST_0_i_48_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_49
       (.I0(\IP2Bus_Data[2]_i_38 [3]),
        .I1(adc12_irq_sync[1]),
        .I2(\IP2Bus_Data[2]_i_38 [2]),
        .I3(adc12_irq_sync[0]),
        .O(irq_INST_0_i_49_n_0));
  LUT6 #(
    .INIT(64'h01010111FFFFFFFF)) 
    irq_INST_0_i_5
       (.I0(irq_INST_0_i_18_n_0),
        .I1(irq_INST_0_i_19_n_0),
        .I2(adc03_cm_undervol_irq),
        .I3(\IP2Bus_Data[3]_i_16 [0]),
        .I4(\IP2Bus_Data[3]_i_16 [5]),
        .I5(adc03_irq_en),
        .O(adc03_overvol_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    irq_INST_0_i_50
       (.I0(adc13_stat_sync[4]),
        .I1(\IP2Bus_Data[15]_i_77 [2]),
        .I2(adc13_stat_sync[3]),
        .I3(\IP2Bus_Data[15]_i_77 [1]),
        .I4(irq_INST_0_i_28),
        .O(\syncstages_ff_reg[4]_36 ));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_51
       (.I0(\IP2Bus_Data[1]_i_100 [2]),
        .I1(adc21_irq_sync[1]),
        .I2(\IP2Bus_Data[1]_i_100 [1]),
        .I3(adc21_irq_sync[0]),
        .O(irq_INST_0_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_52
       (.I0(\IP2Bus_Data[1]_i_100 [3]),
        .I1(adc21_irq_sync[2]),
        .I2(\IP2Bus_Data[1]_i_100 [4]),
        .I3(adc21_cm_overvol_irq),
        .O(irq_INST_0_i_52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_53
       (.I0(\IP2Bus_Data[2]_i_88 [3]),
        .I1(adc22_irq_sync[2]),
        .I2(\IP2Bus_Data[2]_i_88 [4]),
        .I3(adc22_cm_overvol_irq),
        .O(irq_INST_0_i_53_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_54
       (.I0(\IP2Bus_Data[2]_i_88 [1]),
        .I1(adc22_irq_sync[0]),
        .I2(\IP2Bus_Data[2]_i_88 [2]),
        .I3(adc22_irq_sync[1]),
        .O(irq_INST_0_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_56
       (.I0(\IP2Bus_Data[15]_i_13 [2]),
        .I1(adc20_stat_sync[4]),
        .I2(\IP2Bus_Data[15]_i_13 [1]),
        .I3(adc20_stat_sync[3]),
        .O(\adc2_slice0_irq_en_reg[15] ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_58
       (.I0(dac12_irq_en),
        .I1(dac12_irq_sync[0]),
        .I2(\IP2Bus_Data[2]_i_133 [0]),
        .I3(dac12_irq_sync[1]),
        .I4(\IP2Bus_Data[2]_i_133 [1]),
        .O(dac12_irq_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT5 #(
    .INIT(32'h557F7F7F)) 
    irq_INST_0_i_59
       (.I0(dac11_irq_en),
        .I1(dac11_stat_sync[0]),
        .I2(\IP2Bus_Data[15]_i_102 [0]),
        .I3(dac11_stat_sync[1]),
        .I4(\IP2Bus_Data[15]_i_102 [1]),
        .O(dac11_irq_en_reg));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_6
       (.I0(irq_INST_0_i_20_n_0),
        .I1(\IP2Bus_Data[2]_i_50 [1]),
        .I2(adc02_stat_sync[1]),
        .I3(\IP2Bus_Data[2]_i_50 [5]),
        .I4(adc02_cm_undervol_irq),
        .I5(adc02_irq_en),
        .O(\adc0_slice2_irq_en_reg[3] ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_60
       (.I0(dac10_irq_en),
        .I1(dac10_irq_sync[1]),
        .I2(\IP2Bus_Data[0]_i_58 [1]),
        .I3(dac10_irq_sync[0]),
        .I4(\IP2Bus_Data[0]_i_58 [0]),
        .O(dac10_irq_en_reg));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_61
       (.I0(\IP2Bus_Data[3]_i_117 [0]),
        .I1(dac13_irq_sync[0]),
        .I2(\IP2Bus_Data[3]_i_117 [1]),
        .I3(dac13_irq_sync[1]),
        .O(\dac1_slice3_irq_en_reg[14] ));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_63
       (.I0(\IP2Bus_Data[3]_i_33 ),
        .I1(adc33_irq_sync[1]),
        .I2(irq_INST_0_i_70[1]),
        .I3(adc33_irq_sync[0]),
        .I4(irq_INST_0_i_70[0]),
        .I5(adc33_irq_en),
        .O(\syncstages_ff_reg[4]_46 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    irq_INST_0_i_64
       (.I0(irq_INST_0_i_71[0]),
        .I1(adc30_irq_sync[0]),
        .I2(irq_INST_0_i_71[1]),
        .I3(adc30_irq_sync[1]),
        .I4(\IP2Bus_Data[0]_i_80 ),
        .O(\adc3_slice0_irq_en_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_69
       (.I0(adc31_irq_sync[2]),
        .I1(irq_INST_0_i_62[1]),
        .I2(adc31_irq_sync[1]),
        .I3(irq_INST_0_i_62[0]),
        .O(\syncstages_ff_reg[4]_47 ));
  LUT6 #(
    .INIT(64'h00011111FFFFFFFF)) 
    irq_INST_0_i_7
       (.I0(irq_INST_0_i_21_n_0),
        .I1(irq_INST_0_i_22_n_0),
        .I2(\IP2Bus_Data[0]_i_94 [0]),
        .I3(\IP2Bus_Data[0]_i_94 [5]),
        .I4(adc00_cm_undervol_irq),
        .I5(adc00_irq_en),
        .O(\adc0_slice0_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    irq_INST_0_i_74
       (.I0(irq_INST_0_i_65),
        .I1(adc32_irq_sync[2]),
        .O(\adc3_slice2_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    irq_INST_0_i_75
       (.I0(irq_INST_0_i_70[2]),
        .I1(adc33_irq_sync[2]),
        .O(\adc3_slice3_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    irq_INST_0_i_76
       (.I0(irq_INST_0_i_71[2]),
        .I1(adc30_irq_sync[2]),
        .O(\adc3_slice0_irq_en_reg[15] ));
  LUT6 #(
    .INIT(64'h555555555555777F)) 
    irq_INST_0_i_8
       (.I0(adc01_irq_en),
        .I1(adc01_cm_undervol_irq),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(irq_INST_0_i_23_n_0),
        .I5(irq_INST_0_i_24_n_0),
        .O(adc01_irq_en_reg));
  LUT6 #(
    .INIT(64'h88F8FFFFFFFFFFFF)) 
    irq_INST_0_i_9
       (.I0(adc10_irq_en),
        .I1(\adc1_slice0_irq_en_reg[15] ),
        .I2(adc11_irq_en),
        .I3(\IP2Bus_Data[5]_i_17 ),
        .I4(adc12_overvol_out_reg),
        .I5(\IP2Bus_Data[5]_i_17_0 ),
        .O(adc10_irq_en_reg));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__164 sync_adc00_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc00_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__165 sync_adc00_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_stat_sync[6]),
        .src_clk(1'b0),
        .src_in(adc00_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__162 sync_adc00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc00_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__163 sync_adc00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc00_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__161 sync_adc00_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc00_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__160 sync_adc00_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc00_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__170 sync_adc01_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc01_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__171 sync_adc01_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_stat_sync[6]),
        .src_clk(1'b0),
        .src_in(adc01_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__168 sync_adc01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc01_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__169 sync_adc01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc01_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__167 sync_adc01_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc01_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__166 sync_adc01_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc01_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__176 sync_adc02_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc02_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__177 sync_adc02_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc02_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc02_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__174 sync_adc02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc02_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__175 sync_adc02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[4]),
        .src_clk(1'b0),
        .src_in(adc02_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__173 sync_adc02_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc02_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__172 sync_adc02_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc02_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__182 sync_adc03_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc03_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__183 sync_adc03_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc03_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc03_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__180 sync_adc03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc03_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__181 sync_adc03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc03_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__179 sync_adc03_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc03_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__178 sync_adc03_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc03_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__188 sync_adc10_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc10_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__189 sync_adc10_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc10_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc10_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__186 sync_adc10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc10_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__187 sync_adc10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc10_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__185 sync_adc10_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc10_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__184 sync_adc10_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc10_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__194 sync_adc11_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc11_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__195 sync_adc11_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc11_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc11_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__192 sync_adc11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc11_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__193 sync_adc11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc11_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__191 sync_adc11_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc11_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__190 sync_adc11_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc11_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__200 sync_adc12_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc12_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__201 sync_adc12_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc12_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc12_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__198 sync_adc12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc12_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__199 sync_adc12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc12_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__197 sync_adc12_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc12_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__196 sync_adc12_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc12_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__206 sync_adc13_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc13_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__207 sync_adc13_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc13_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc13_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__204 sync_adc13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc13_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__205 sync_adc13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_stat_sync[4]),
        .src_clk(1'b0),
        .src_in(adc13_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__203 sync_adc13_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync),
        .src_clk(1'b0),
        .src_in(adc13_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__202 sync_adc13_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc13_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__212 sync_adc20_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc20_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__213 sync_adc20_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc20_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc20_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__210 sync_adc20_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc20_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__211 sync_adc20_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_stat_sync[4]),
        .src_clk(1'b0),
        .src_in(adc20_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__209 sync_adc20_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync),
        .src_clk(1'b0),
        .src_in(adc20_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__208 sync_adc20_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc20_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__218 sync_adc21_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc21_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__219 sync_adc21_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc21_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc21_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__216 sync_adc21_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc21_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__217 sync_adc21_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc21_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__215 sync_adc21_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc21_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__214 sync_adc21_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc21_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__224 sync_adc22_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc22_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__225 sync_adc22_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc22_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc22_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__222 sync_adc22_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc22_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__223 sync_adc22_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc22_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__221 sync_adc22_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc22_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__220 sync_adc22_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc22_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__230 sync_adc23_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc23_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__231 sync_adc23_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc23_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc23_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__228 sync_adc23_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc23_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__229 sync_adc23_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc23_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__227 sync_adc23_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc23_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__226 sync_adc23_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc23_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__236 sync_adc30_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc30_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__237 sync_adc30_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc30_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc30_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__234 sync_adc30_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc30_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__235 sync_adc30_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc30_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__233 sync_adc30_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc30_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__232 sync_adc30_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc30_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__242 sync_adc31_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc31_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__243 sync_adc31_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc31_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc31_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__240 sync_adc31_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc31_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__241 sync_adc31_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc31_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__239 sync_adc31_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc31_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__238 sync_adc31_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc31_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__248 sync_adc32_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc32_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__249 sync_adc32_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc32_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc32_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__246 sync_adc32_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc32_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__247 sync_adc32_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc32_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__245 sync_adc32_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc32_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__244 sync_adc32_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc32_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__254 sync_adc33_cm_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_stat_sync[5]),
        .src_clk(1'b0),
        .src_in(adc33_irq[4]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0 sync_adc33_cm_under_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(NLW_sync_adc33_cm_under_vol_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(adc33_irq[5]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__252 sync_adc33_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc33_irq[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__253 sync_adc33_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc33_irq[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__251 sync_adc33_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc33_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__250 sync_adc33_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(adc33_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128 sync_dac00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac00_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129 sync_dac00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac00_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130 sync_dac01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac01_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131 sync_dac01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac01_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132 sync_dac02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac02_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133 sync_dac02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac02_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134 sync_dac03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac03_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135 sync_dac03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac03_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136 sync_dac10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac10_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137 sync_dac10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac10_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138 sync_dac11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_stat_sync[0]),
        .src_clk(1'b0),
        .src_in(dac11_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139 sync_dac11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(dac11_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140 sync_dac12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac12_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141 sync_dac12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac12_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142 sync_dac13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac13_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143 sync_dac13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac13_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144 sync_dac20_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac20_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac20_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145 sync_dac20_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac20_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac20_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146 sync_dac21_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac21_stat_sync),
        .src_clk(1'b0),
        .src_in(dac21_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147 sync_dac21_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac21_irq_sync),
        .src_clk(1'b0),
        .src_in(dac21_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148 sync_dac22_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac22_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac22_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149 sync_dac22_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac22_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac22_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150 sync_dac23_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac23_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac23_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151 sync_dac23_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac23_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac23_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152 sync_dac30_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac30_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac30_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153 sync_dac30_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac30_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac30_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154 sync_dac31_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac31_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac31_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155 sync_dac31_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac31_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac31_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156 sync_dac32_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac32_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac32_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157 sync_dac32_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac32_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac32_irq[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158 sync_dac33_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac33_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac33_irq[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__159 sync_dac33_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac33_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac33_irq[1]));
  LUT6 #(
    .INIT(64'h888888888888888B)) 
    wait_event_i_8
       (.I0(dest_out),
        .I1(wait_event_reg_i_5),
        .I2(adc01_stat_sync[5]),
        .I3(adc00_stat_sync[5]),
        .I4(adc01_stat_sync[6]),
        .I5(adc00_stat_sync[6]),
        .O(\syncstages_ff_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_overvol_irq
   (s_axi_aresetn_0,
    read_ack_tog,
    read_ack_tog_r,
    read_ack_tog_reg,
    read_ack_tog_r_reg,
    read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc00_cm_undervol_irq,
    adc00_cm_overvol_irq,
    adc01_cm_undervol_irq,
    adc01_cm_overvol_irq,
    adc02_cm_undervol_irq,
    adc02_cm_overvol_irq,
    adc03_cm_undervol_irq,
    adc03_cm_overvol_irq,
    adc10_cm_undervol_irq,
    adc10_cm_overvol_irq,
    adc11_cm_undervol_irq,
    adc11_cm_overvol_irq,
    adc12_cm_undervol_irq,
    adc12_cm_overvol_irq,
    adc13_cm_undervol_irq,
    adc13_cm_overvol_irq,
    adc20_cm_undervol_irq,
    adc20_cm_overvol_irq,
    adc21_cm_undervol_irq,
    adc21_cm_overvol_irq,
    adc22_cm_undervol_irq,
    adc22_cm_overvol_irq,
    adc23_cm_undervol_irq,
    adc23_cm_overvol_irq,
    adc30_cm_undervol_irq,
    adc30_cm_overvol_irq,
    adc31_cm_undervol_irq,
    adc31_cm_overvol_irq,
    adc32_cm_undervol_irq,
    adc32_cm_overvol_irq,
    adc33_cm_undervol_irq,
    adc33_cm_overvol_irq,
    adc01_overvol_out_reg_0,
    adc02_cm_overvol_out_reg_0,
    adc13_overvol_out_reg_0,
    axi_RdAck0,
    adc20_overvol_out_reg_0,
    adc20_cm_overvol_out_reg_0,
    adc20_overvol_out_reg_1,
    adc20_overvol_out_reg_2,
    \adc2_slice3_irq_en_reg[15] ,
    \adc1_slice3_irq_en_reg[19] ,
    \adc1_slice3_irq_en_reg[2] ,
    adc13_cm_overvol_out_reg_0,
    adc10_overvol_out_reg_0,
    \adc1_slice0_irq_en_reg[2] ,
    adc10_overvol_out_reg_1,
    \adc1_slice1_irq_en_reg[19] ,
    adc3_master_irq0,
    \adc3_slice1_irq_en_reg[2] ,
    adc32_overvol_out_reg_0,
    \adc3_slice3_irq_en_reg[2] ,
    \adc3_slice0_irq_en_reg[18] ,
    \adc3_slice3_irq_en_reg[2]_0 ,
    \adc3_slice0_irq_en_reg[2] ,
    adc22_overvol_ack,
    axi_read_req_r_reg,
    s_axi_aclk,
    axi_read_req_r_reg_0,
    axi_read_req_r_reg_1,
    axi_read_req_r_reg_2,
    adc00_overvol_out_reg_0,
    adc00_cm_overvol_out_reg_0,
    adc01_overvol_out_reg_1,
    adc01_cm_overvol_out_reg_0,
    adc02_overvol_out_reg_0,
    adc02_cm_overvol_out_reg_1,
    adc03_overvol_out_reg_0,
    adc03_cm_overvol_out_reg_0,
    adc10_overvol_out_reg_2,
    adc10_cm_overvol_out_reg_0,
    adc11_overvol_out_reg_0,
    adc11_cm_overvol_out_reg_0,
    adc12_overvol_out_reg_0,
    adc12_cm_overvol_out_reg_0,
    adc13_overvol_out_reg_1,
    adc13_cm_overvol_out_reg_1,
    adc20_overvol_out_reg_3,
    adc20_cm_overvol_out_reg_1,
    adc21_overvol_out_reg_0,
    adc21_cm_overvol_out_reg_0,
    adc22_overvol_out_reg_0,
    adc22_cm_overvol_out_reg_0,
    adc23_overvol_out_reg_0,
    adc23_cm_overvol_out_reg_0,
    adc30_overvol_out_reg_0,
    adc30_cm_overvol_out_reg_0,
    adc31_overvol_out_reg_0,
    adc31_cm_overvol_out_reg_0,
    adc32_overvol_out_reg_1,
    adc32_cm_overvol_out_reg_0,
    adc33_overvol_out_reg_0,
    adc33_cm_overvol_out_reg_0,
    axi_read_req_tog_reg,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_read_req_tog_reg_2,
    axi_read_req_tog_reg_3,
    axi_read_req_tog_reg_4,
    axi_read_req_tog_reg_5,
    axi_read_req_tog_reg_6,
    Q,
    \IP2Bus_Data[18]_i_5 ,
    \IP2Bus_Data[3]_i_77 ,
    \IP2Bus_Data[2]_i_39 ,
    \IP2Bus_Data[2]_i_39_0 ,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    axi_RdAck_reg_3,
    read_ack_tog_0,
    read_ack_tog_r_1,
    s_axi_aresetn,
    \IP2Bus_Data[19]_i_9 ,
    adc20_irq_sync,
    \IP2Bus_Data[0]_i_43 ,
    \IP2Bus_Data[3]_i_38 ,
    adc23_irq_sync,
    adc23_irq_en,
    \IP2Bus_Data[3]_i_77_0 ,
    adc13_irq_en,
    adc13_irq_sync,
    \IP2Bus_Data[19]_i_8 ,
    \IP2Bus_Data[1]_i_49 ,
    \IP2Bus_Data[1]_i_49_0 ,
    adc11_irq_sync,
    adc31_irq_en,
    \IP2Bus_Data[7]_i_21 ,
    \IP2Bus_Data[7]_i_21_0 ,
    adc30_irq_en,
    \IP2Bus_Data[2]_i_30 ,
    irq_INST_0_i_65_0,
    adc32_irq_en,
    adc32_irq_sync,
    irq_INST_0_i_63,
    irq_INST_0_i_63_0,
    irq_INST_0_i_64,
    irq_INST_0_i_64_0,
    \IP2Bus_Data[1]_i_108 ,
    \IP2Bus_Data[1]_i_108_0 ,
    adc31_irq_sync,
    adc03_overvol_out_reg_1,
    adc13_overvol_out_reg_2,
    adc23_overvol_out_reg_1,
    adc33_overvol_out_reg_1);
  output s_axi_aresetn_0;
  output read_ack_tog;
  output read_ack_tog_r;
  output read_ack_tog_reg;
  output read_ack_tog_r_reg;
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc00_cm_undervol_irq;
  output adc00_cm_overvol_irq;
  output adc01_cm_undervol_irq;
  output adc01_cm_overvol_irq;
  output adc02_cm_undervol_irq;
  output adc02_cm_overvol_irq;
  output adc03_cm_undervol_irq;
  output adc03_cm_overvol_irq;
  output adc10_cm_undervol_irq;
  output adc10_cm_overvol_irq;
  output adc11_cm_undervol_irq;
  output adc11_cm_overvol_irq;
  output adc12_cm_undervol_irq;
  output adc12_cm_overvol_irq;
  output adc13_cm_undervol_irq;
  output adc13_cm_overvol_irq;
  output adc20_cm_undervol_irq;
  output adc20_cm_overvol_irq;
  output adc21_cm_undervol_irq;
  output adc21_cm_overvol_irq;
  output adc22_cm_undervol_irq;
  output adc22_cm_overvol_irq;
  output adc23_cm_undervol_irq;
  output adc23_cm_overvol_irq;
  output adc30_cm_undervol_irq;
  output adc30_cm_overvol_irq;
  output adc31_cm_undervol_irq;
  output adc31_cm_overvol_irq;
  output adc32_cm_undervol_irq;
  output adc32_cm_overvol_irq;
  output adc33_cm_undervol_irq;
  output adc33_cm_overvol_irq;
  output adc01_overvol_out_reg_0;
  output adc02_cm_overvol_out_reg_0;
  output adc13_overvol_out_reg_0;
  output axi_RdAck0;
  output adc20_overvol_out_reg_0;
  output adc20_cm_overvol_out_reg_0;
  output adc20_overvol_out_reg_1;
  output adc20_overvol_out_reg_2;
  output \adc2_slice3_irq_en_reg[15] ;
  output \adc1_slice3_irq_en_reg[19] ;
  output \adc1_slice3_irq_en_reg[2] ;
  output adc13_cm_overvol_out_reg_0;
  output adc10_overvol_out_reg_0;
  output \adc1_slice0_irq_en_reg[2] ;
  output adc10_overvol_out_reg_1;
  output \adc1_slice1_irq_en_reg[19] ;
  output adc3_master_irq0;
  output \adc3_slice1_irq_en_reg[2] ;
  output adc32_overvol_out_reg_0;
  output \adc3_slice3_irq_en_reg[2] ;
  output \adc3_slice0_irq_en_reg[18] ;
  output \adc3_slice3_irq_en_reg[2]_0 ;
  output \adc3_slice0_irq_en_reg[2] ;
  output adc22_overvol_ack;
  input [4:0]axi_read_req_r_reg;
  input s_axi_aclk;
  input [3:0]axi_read_req_r_reg_0;
  input [3:0]axi_read_req_r_reg_1;
  input [3:0]axi_read_req_r_reg_2;
  input adc00_overvol_out_reg_0;
  input adc00_cm_overvol_out_reg_0;
  input adc01_overvol_out_reg_1;
  input adc01_cm_overvol_out_reg_0;
  input adc02_overvol_out_reg_0;
  input adc02_cm_overvol_out_reg_1;
  input adc03_overvol_out_reg_0;
  input adc03_cm_overvol_out_reg_0;
  input adc10_overvol_out_reg_2;
  input adc10_cm_overvol_out_reg_0;
  input adc11_overvol_out_reg_0;
  input adc11_cm_overvol_out_reg_0;
  input adc12_overvol_out_reg_0;
  input adc12_cm_overvol_out_reg_0;
  input adc13_overvol_out_reg_1;
  input adc13_cm_overvol_out_reg_1;
  input adc20_overvol_out_reg_3;
  input adc20_cm_overvol_out_reg_1;
  input adc21_overvol_out_reg_0;
  input adc21_cm_overvol_out_reg_0;
  input adc22_overvol_out_reg_0;
  input adc22_cm_overvol_out_reg_0;
  input adc23_overvol_out_reg_0;
  input adc23_cm_overvol_out_reg_0;
  input adc30_overvol_out_reg_0;
  input adc30_cm_overvol_out_reg_0;
  input adc31_overvol_out_reg_0;
  input adc31_cm_overvol_out_reg_0;
  input adc32_overvol_out_reg_1;
  input adc32_cm_overvol_out_reg_0;
  input adc33_overvol_out_reg_0;
  input adc33_cm_overvol_out_reg_0;
  input axi_read_req_tog_reg;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_read_req_tog_reg_2;
  input axi_read_req_tog_reg_3;
  input axi_read_req_tog_reg_4;
  input axi_read_req_tog_reg_5;
  input axi_read_req_tog_reg_6;
  input [1:0]Q;
  input [1:0]\IP2Bus_Data[18]_i_5 ;
  input [3:0]\IP2Bus_Data[3]_i_77 ;
  input \IP2Bus_Data[2]_i_39 ;
  input [0:0]\IP2Bus_Data[2]_i_39_0 ;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input axi_RdAck_reg_3;
  input read_ack_tog_0;
  input read_ack_tog_r_1;
  input s_axi_aresetn;
  input [3:0]\IP2Bus_Data[19]_i_9 ;
  input [0:0]adc20_irq_sync;
  input \IP2Bus_Data[0]_i_43 ;
  input [5:0]\IP2Bus_Data[3]_i_38 ;
  input [2:0]adc23_irq_sync;
  input adc23_irq_en;
  input \IP2Bus_Data[3]_i_77_0 ;
  input adc13_irq_en;
  input [0:0]adc13_irq_sync;
  input [2:0]\IP2Bus_Data[19]_i_8 ;
  input [3:0]\IP2Bus_Data[1]_i_49 ;
  input \IP2Bus_Data[1]_i_49_0 ;
  input [0:0]adc11_irq_sync;
  input adc31_irq_en;
  input \IP2Bus_Data[7]_i_21 ;
  input \IP2Bus_Data[7]_i_21_0 ;
  input adc30_irq_en;
  input \IP2Bus_Data[2]_i_30 ;
  input [4:0]irq_INST_0_i_65_0;
  input adc32_irq_en;
  input [1:0]adc32_irq_sync;
  input [2:0]irq_INST_0_i_63;
  input irq_INST_0_i_63_0;
  input irq_INST_0_i_64;
  input [2:0]irq_INST_0_i_64_0;
  input [3:0]\IP2Bus_Data[1]_i_108 ;
  input \IP2Bus_Data[1]_i_108_0 ;
  input [0:0]adc31_irq_sync;
  input adc03_overvol_out_reg_1;
  input adc13_overvol_out_reg_2;
  input adc23_overvol_out_reg_1;
  input adc33_overvol_out_reg_1;

  wire \IP2Bus_Data[0]_i_43 ;
  wire [1:0]\IP2Bus_Data[18]_i_5 ;
  wire [2:0]\IP2Bus_Data[19]_i_8 ;
  wire [3:0]\IP2Bus_Data[19]_i_9 ;
  wire [3:0]\IP2Bus_Data[1]_i_108 ;
  wire \IP2Bus_Data[1]_i_108_0 ;
  wire [3:0]\IP2Bus_Data[1]_i_49 ;
  wire \IP2Bus_Data[1]_i_49_0 ;
  wire \IP2Bus_Data[2]_i_30 ;
  wire \IP2Bus_Data[2]_i_39 ;
  wire [0:0]\IP2Bus_Data[2]_i_39_0 ;
  wire [5:0]\IP2Bus_Data[3]_i_38 ;
  wire [3:0]\IP2Bus_Data[3]_i_77 ;
  wire \IP2Bus_Data[3]_i_77_0 ;
  wire \IP2Bus_Data[7]_i_21 ;
  wire \IP2Bus_Data[7]_i_21_0 ;
  wire [1:0]Q;
  wire adc00_cm_overvol_irq;
  wire adc00_cm_overvol_out_reg_0;
  wire adc00_cm_undervol_irq;
  wire adc00_overvol_ack;
  wire adc00_overvol_out_reg_0;
  wire adc01_cm_overvol_irq;
  wire adc01_cm_overvol_out_reg_0;
  wire adc01_cm_undervol_irq;
  wire adc01_overvol_out_reg_0;
  wire adc01_overvol_out_reg_1;
  wire adc02_cm_overvol_irq;
  wire adc02_cm_overvol_out_reg_0;
  wire adc02_cm_overvol_out_reg_1;
  wire adc02_cm_undervol_irq;
  wire adc02_overvol_out_reg_0;
  wire adc03_cm_overvol_irq;
  wire adc03_cm_overvol_out_reg_0;
  wire adc03_cm_undervol_irq;
  wire adc03_overvol_out_reg_0;
  wire adc03_overvol_out_reg_1;
  wire adc10_cm_overvol_irq;
  wire adc10_cm_overvol_out_reg_0;
  wire adc10_cm_undervol_irq;
  wire adc10_overvol_out_reg_0;
  wire adc10_overvol_out_reg_1;
  wire adc10_overvol_out_reg_2;
  wire adc11_cm_overvol_irq;
  wire adc11_cm_overvol_out_reg_0;
  wire adc11_cm_undervol_irq;
  wire [0:0]adc11_irq_sync;
  wire adc11_overvol_out_reg_0;
  wire adc12_cm_overvol_irq;
  wire adc12_cm_overvol_out_reg_0;
  wire adc12_cm_undervol_irq;
  wire adc12_overvol_ack;
  wire adc12_overvol_out_reg_0;
  wire adc13_cm_overvol_irq;
  wire adc13_cm_overvol_out_reg_0;
  wire adc13_cm_overvol_out_reg_1;
  wire adc13_cm_undervol_irq;
  wire adc13_irq_en;
  wire [0:0]adc13_irq_sync;
  wire adc13_overvol_out_reg_0;
  wire adc13_overvol_out_reg_1;
  wire adc13_overvol_out_reg_2;
  wire \adc1_slice0_irq_en_reg[2] ;
  wire \adc1_slice1_irq_en_reg[19] ;
  wire \adc1_slice3_irq_en_reg[19] ;
  wire \adc1_slice3_irq_en_reg[2] ;
  wire adc20_cm_overvol_irq;
  wire adc20_cm_overvol_out_reg_0;
  wire adc20_cm_overvol_out_reg_1;
  wire adc20_cm_undervol_irq;
  wire [0:0]adc20_irq_sync;
  wire adc20_overvol_out_reg_0;
  wire adc20_overvol_out_reg_1;
  wire adc20_overvol_out_reg_2;
  wire adc20_overvol_out_reg_3;
  wire adc21_cm_overvol_irq;
  wire adc21_cm_overvol_out_reg_0;
  wire adc21_cm_undervol_irq;
  wire adc21_overvol_out_reg_0;
  wire adc22_cm_overvol_irq;
  wire adc22_cm_overvol_out_reg_0;
  wire adc22_cm_undervol_irq;
  wire adc22_overvol_ack;
  wire adc22_overvol_out_reg_0;
  wire adc23_cm_overvol_irq;
  wire adc23_cm_overvol_out_reg_0;
  wire adc23_cm_undervol_irq;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_out_reg_0;
  wire adc23_overvol_out_reg_1;
  wire \adc2_slice3_irq_en_reg[15] ;
  wire adc30_cm_overvol_irq;
  wire adc30_cm_overvol_out_reg_0;
  wire adc30_cm_undervol_irq;
  wire adc30_irq_en;
  wire adc30_overvol_out_reg_0;
  wire adc31_cm_overvol_irq;
  wire adc31_cm_overvol_out_reg_0;
  wire adc31_cm_undervol_irq;
  wire adc31_irq_en;
  wire [0:0]adc31_irq_sync;
  wire adc31_overvol_out_reg_0;
  wire adc32_cm_overvol_irq;
  wire adc32_cm_overvol_out_reg_0;
  wire adc32_cm_undervol_irq;
  wire adc32_irq_en;
  wire [1:0]adc32_irq_sync;
  wire adc32_overvol_out_reg_0;
  wire adc32_overvol_out_reg_1;
  wire adc33_cm_overvol_irq;
  wire adc33_cm_overvol_out_reg_0;
  wire adc33_cm_undervol_irq;
  wire adc33_overvol_out_reg_0;
  wire adc33_overvol_out_reg_1;
  wire adc3_master_irq0;
  wire \adc3_slice0_irq_en_reg[18] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2]_0 ;
  wire axi_RdAck0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_RdAck_reg_3;
  wire [4:0]axi_read_req_r_reg;
  wire [3:0]axi_read_req_r_reg_0;
  wire [3:0]axi_read_req_r_reg_1;
  wire [3:0]axi_read_req_r_reg_2;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_2;
  wire axi_read_req_tog_reg_3;
  wire axi_read_req_tog_reg_4;
  wire axi_read_req_tog_reg_5;
  wire axi_read_req_tog_reg_6;
  wire i_adc00_overvol_ack_n_2;
  wire i_adc01_overvol_ack_n_0;
  wire i_adc01_overvol_ack_n_1;
  wire i_adc02_overvol_ack_n_0;
  wire i_adc02_overvol_ack_n_1;
  wire i_adc03_overvol_ack_n_0;
  wire i_adc03_overvol_ack_n_1;
  wire i_adc03_overvol_ack_n_2;
  wire i_adc10_overvol_ack_n_0;
  wire i_adc10_overvol_ack_n_1;
  wire i_adc11_overvol_ack_n_1;
  wire i_adc12_overvol_ack_n_0;
  wire i_adc13_overvol_ack_n_2;
  wire i_adc20_overvol_ack_n_0;
  wire i_adc20_overvol_ack_n_1;
  wire i_adc20_overvol_ack_n_2;
  wire i_adc21_overvol_ack_n_0;
  wire i_adc21_overvol_ack_n_1;
  wire i_adc21_overvol_ack_n_2;
  wire i_adc22_overvol_ack_n_0;
  wire i_adc23_overvol_ack_n_0;
  wire i_adc23_overvol_ack_n_1;
  wire i_adc30_overvol_ack_n_0;
  wire i_adc30_overvol_ack_n_1;
  wire i_adc31_overvol_ack_n_2;
  wire i_adc32_overvol_ack_n_0;
  wire i_adc33_overvol_ack_n_1;
  wire i_adc33_overvol_ack_n_2;
  wire i_adc33_overvol_ack_n_3;
  wire irq_INST_0_i_46_n_0;
  wire irq_INST_0_i_55_n_0;
  wire irq_INST_0_i_57_n_0;
  wire [2:0]irq_INST_0_i_63;
  wire irq_INST_0_i_63_0;
  wire irq_INST_0_i_64;
  wire [2:0]irq_INST_0_i_64_0;
  wire [4:0]irq_INST_0_i_65_0;
  wire irq_INST_0_i_67_n_0;
  wire irq_INST_0_i_68_n_0;
  wire irq_INST_0_i_72_n_0;
  wire irq_INST_0_i_73_n_0;
  wire read_ack_tog;
  wire read_ack_tog_0;
  wire read_ack_tog_r;
  wire read_ack_tog_r_1;
  wire read_ack_tog_r_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  LUT6 #(
    .INIT(64'h00FF07F7FFFF07F7)) 
    \IP2Bus_Data[18]_i_15 
       (.I0(adc02_cm_overvol_irq),
        .I1(\IP2Bus_Data[18]_i_5 [1]),
        .I2(axi_read_req_r_reg[2]),
        .I3(Q[1]),
        .I4(axi_read_req_r_reg[1]),
        .I5(adc01_cm_overvol_irq),
        .O(adc02_cm_overvol_out_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_22 
       (.I0(adc20_cm_overvol_irq),
        .I1(\IP2Bus_Data[19]_i_9 [2]),
        .O(adc20_cm_overvol_out_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_61 
       (.I0(adc13_cm_overvol_irq),
        .I1(\IP2Bus_Data[3]_i_77 [2]),
        .O(adc13_cm_overvol_out_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[19]_i_27 
       (.I0(adc10_cm_undervol_irq),
        .I1(\IP2Bus_Data[19]_i_8 [2]),
        .O(adc10_overvol_out_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[19]_i_32 
       (.I0(adc20_cm_undervol_irq),
        .I1(\IP2Bus_Data[19]_i_9 [3]),
        .O(adc20_overvol_out_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_101 
       (.I0(adc10_cm_undervol_irq),
        .I1(\IP2Bus_Data[19]_i_8 [0]),
        .O(adc10_overvol_out_reg_1));
  LUT6 #(
    .INIT(64'h07F707F7FFFF07F7)) 
    \IP2Bus_Data[2]_i_103 
       (.I0(adc13_cm_undervol_irq),
        .I1(\IP2Bus_Data[3]_i_77 [0]),
        .I2(\IP2Bus_Data[2]_i_39 ),
        .I3(\IP2Bus_Data[2]_i_39_0 ),
        .I4(axi_read_req_r_reg_0[2]),
        .I5(adc12_cm_undervol_irq),
        .O(adc13_overvol_out_reg_0));
  LUT6 #(
    .INIT(64'h8C8F8C808C808C80)) 
    \IP2Bus_Data[2]_i_113 
       (.I0(adc01_cm_undervol_irq),
        .I1(Q[0]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[2]),
        .I4(adc02_cm_undervol_irq),
        .I5(\IP2Bus_Data[18]_i_5 [0]),
        .O(adc01_overvol_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_145 
       (.I0(adc20_cm_undervol_irq),
        .I1(\IP2Bus_Data[19]_i_9 [0]),
        .O(adc20_overvol_out_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[2]_i_76 
       (.I0(irq_INST_0_i_63[0]),
        .I1(adc33_cm_undervol_irq),
        .O(\adc3_slice3_irq_en_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_77 
       (.I0(irq_INST_0_i_64_0[0]),
        .I1(adc30_cm_undervol_irq),
        .O(\adc3_slice0_irq_en_reg[2] ));
  FDRE adc00_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc00_cm_overvol_out_reg_0),
        .Q(adc00_cm_overvol_irq),
        .R(i_adc00_overvol_ack_n_2));
  FDRE adc00_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc00_overvol_out_reg_0),
        .Q(adc00_cm_undervol_irq),
        .R(i_adc00_overvol_ack_n_2));
  FDRE adc01_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc01_cm_overvol_out_reg_0),
        .Q(adc01_cm_overvol_irq),
        .R(i_adc01_overvol_ack_n_1));
  FDRE adc01_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc01_overvol_out_reg_1),
        .Q(adc01_cm_undervol_irq),
        .R(i_adc01_overvol_ack_n_1));
  FDRE adc02_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc02_cm_overvol_out_reg_1),
        .Q(adc02_cm_overvol_irq),
        .R(i_adc02_overvol_ack_n_1));
  FDRE adc02_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc02_overvol_out_reg_0),
        .Q(adc02_cm_undervol_irq),
        .R(i_adc02_overvol_ack_n_1));
  FDRE adc03_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc03_cm_overvol_out_reg_0),
        .Q(adc03_cm_overvol_irq),
        .R(i_adc03_overvol_ack_n_2));
  FDRE adc03_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc03_overvol_out_reg_0),
        .Q(adc03_cm_undervol_irq),
        .R(i_adc03_overvol_ack_n_2));
  FDRE adc10_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc10_cm_overvol_out_reg_0),
        .Q(adc10_cm_overvol_irq),
        .R(i_adc10_overvol_ack_n_1));
  FDRE adc10_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc10_overvol_out_reg_2),
        .Q(adc10_cm_undervol_irq),
        .R(i_adc10_overvol_ack_n_1));
  FDRE adc11_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc11_cm_overvol_out_reg_0),
        .Q(adc11_cm_overvol_irq),
        .R(i_adc11_overvol_ack_n_1));
  FDRE adc11_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc11_overvol_out_reg_0),
        .Q(adc11_cm_undervol_irq),
        .R(i_adc11_overvol_ack_n_1));
  FDRE adc12_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc12_cm_overvol_out_reg_0),
        .Q(adc12_cm_overvol_irq),
        .R(i_adc12_overvol_ack_n_0));
  FDRE adc12_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc12_overvol_out_reg_0),
        .Q(adc12_cm_undervol_irq),
        .R(i_adc12_overvol_ack_n_0));
  FDRE adc13_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc13_cm_overvol_out_reg_1),
        .Q(adc13_cm_overvol_irq),
        .R(i_adc13_overvol_ack_n_2));
  FDRE adc13_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc13_overvol_out_reg_1),
        .Q(adc13_cm_undervol_irq),
        .R(i_adc13_overvol_ack_n_2));
  FDRE adc20_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc20_cm_overvol_out_reg_1),
        .Q(adc20_cm_overvol_irq),
        .R(i_adc20_overvol_ack_n_2));
  FDRE adc20_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc20_overvol_out_reg_3),
        .Q(adc20_cm_undervol_irq),
        .R(i_adc20_overvol_ack_n_2));
  FDRE adc21_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc21_cm_overvol_out_reg_0),
        .Q(adc21_cm_overvol_irq),
        .R(i_adc21_overvol_ack_n_2));
  FDRE adc21_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc21_overvol_out_reg_0),
        .Q(adc21_cm_undervol_irq),
        .R(i_adc21_overvol_ack_n_2));
  FDRE adc22_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc22_cm_overvol_out_reg_0),
        .Q(adc22_cm_overvol_irq),
        .R(i_adc22_overvol_ack_n_0));
  FDRE adc22_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc22_overvol_out_reg_0),
        .Q(adc22_cm_undervol_irq),
        .R(i_adc22_overvol_ack_n_0));
  FDRE adc23_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc23_cm_overvol_out_reg_0),
        .Q(adc23_cm_overvol_irq),
        .R(i_adc23_overvol_ack_n_1));
  FDRE adc23_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc23_overvol_out_reg_0),
        .Q(adc23_cm_undervol_irq),
        .R(i_adc23_overvol_ack_n_1));
  FDRE adc30_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc30_cm_overvol_out_reg_0),
        .Q(adc30_cm_overvol_irq),
        .R(i_adc30_overvol_ack_n_1));
  FDRE adc30_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc30_overvol_out_reg_0),
        .Q(adc30_cm_undervol_irq),
        .R(i_adc30_overvol_ack_n_1));
  FDRE adc31_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc31_cm_overvol_out_reg_0),
        .Q(adc31_cm_overvol_irq),
        .R(i_adc31_overvol_ack_n_2));
  FDRE adc31_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc31_overvol_out_reg_0),
        .Q(adc31_cm_undervol_irq),
        .R(i_adc31_overvol_ack_n_2));
  FDRE adc32_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc32_cm_overvol_out_reg_0),
        .Q(adc32_cm_overvol_irq),
        .R(i_adc32_overvol_ack_n_0));
  FDRE adc32_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc32_overvol_out_reg_1),
        .Q(adc32_cm_undervol_irq),
        .R(i_adc32_overvol_ack_n_0));
  FDRE adc33_cm_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc33_cm_overvol_out_reg_0),
        .Q(adc33_cm_overvol_irq),
        .R(i_adc33_overvol_ack_n_3));
  FDRE adc33_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc33_overvol_out_reg_0),
        .Q(adc33_cm_undervol_irq),
        .R(i_adc33_overvol_ack_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_16 i_adc00_overvol_ack
       (.adc00_overvol_ack(adc00_overvol_ack),
        .adc00_overvol_out_reg(adc03_overvol_out_reg_1),
        .adc0_done_reg(i_adc00_overvol_ack_n_2),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[0]),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_reg_0(read_ack_tog),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_17 i_adc01_overvol_ack
       (.adc01_overvol_out_reg(adc03_overvol_out_reg_1),
        .adc0_done_reg(i_adc01_overvol_ack_n_1),
        .axi_RdAck_i_6(i_adc33_overvol_ack_n_2),
        .axi_RdAck_i_6_0(i_adc33_overvol_ack_n_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[1]),
        .read_ack_tog_r_reg_0(i_adc01_overvol_ack_n_0),
        .read_ack_tog_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_18 i_adc02_overvol_ack
       (.adc02_overvol_out_reg(adc03_overvol_out_reg_1),
        .adc0_done_reg(i_adc02_overvol_ack_n_1),
        .axi_RdAck_reg(i_adc23_overvol_ack_n_0),
        .axi_RdAck_reg_0(i_adc01_overvol_ack_n_0),
        .axi_RdAck_reg_1(axi_RdAck_reg_2),
        .axi_RdAck_reg_2(axi_RdAck_reg_3),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[3]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_5),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_4),
        .read_ack_tog_r_reg_0(i_adc02_overvol_ack_n_0),
        .read_ack_tog_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_19 i_adc03_overvol_ack
       (.adc03_overvol_out_reg(adc03_overvol_out_reg_1),
        .adc0_done_reg(i_adc03_overvol_ack_n_2),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[4]),
        .read_ack_tog_r_reg_0(i_adc03_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc03_overvol_ack_n_0),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_20 i_adc10_overvol_ack
       (.adc10_overvol_out_reg(adc13_overvol_out_reg_2),
        .axi_RdAck_i_4(i_adc20_overvol_ack_n_0),
        .axi_RdAck_i_4_0(i_adc20_overvol_ack_n_1),
        .axi_RdAck_i_4_1(i_adc30_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[0]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_6),
        .done_reg(i_adc10_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc10_overvol_ack_n_0),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_21 i_adc11_overvol_ack
       (.adc11_overvol_out_reg(adc13_overvol_out_reg_2),
        .axi_RdAck0(axi_RdAck0),
        .axi_RdAck_reg(axi_RdAck_reg),
        .axi_RdAck_reg_0(axi_RdAck_reg_0),
        .axi_RdAck_reg_1(i_adc02_overvol_ack_n_0),
        .axi_RdAck_reg_2(axi_RdAck_reg_1),
        .axi_RdAck_reg_3(i_adc21_overvol_ack_n_1),
        .axi_RdAck_reg_4(i_adc21_overvol_ack_n_0),
        .axi_RdAck_reg_5(i_adc10_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[1]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .done_reg(i_adc11_overvol_ack_n_1),
        .read_ack_tog_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_22 i_adc12_overvol_ack
       (.adc12_overvol_ack(adc12_overvol_ack),
        .adc12_overvol_out_reg(adc13_overvol_out_reg_2),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[2]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_4),
        .done_reg(i_adc12_overvol_ack_n_0),
        .read_ack_tog_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_23 i_adc13_overvol_ack
       (.adc13_overvol_out_reg(adc13_overvol_out_reg_2),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[3]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_3),
        .done_reg(i_adc13_overvol_ack_n_2),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg),
        .read_ack_tog_reg_0(read_ack_tog_reg),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_24 i_adc20_overvol_ack
       (.adc20_overvol_out_reg(adc23_overvol_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[0]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_6),
        .done_reg(i_adc20_overvol_ack_n_2),
        .read_ack_tog_r_reg_0(i_adc20_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc20_overvol_ack_n_0),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_25 i_adc21_overvol_ack
       (.adc21_overvol_out_reg(adc23_overvol_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[1]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .done_reg(i_adc21_overvol_ack_n_2),
        .read_ack_tog_r_reg_0(i_adc21_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc21_overvol_ack_n_0),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_26 i_adc22_overvol_ack
       (.adc22_overvol_ack(adc22_overvol_ack),
        .adc22_overvol_out_reg(adc23_overvol_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[2]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_4),
        .done_reg(i_adc22_overvol_ack_n_0),
        .read_ack_tog_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_27 i_adc23_overvol_ack
       (.adc00_overvol_ack(adc00_overvol_ack),
        .adc12_overvol_ack(adc12_overvol_ack),
        .adc23_overvol_out_reg(adc23_overvol_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[3]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_3),
        .done_reg(i_adc23_overvol_ack_n_1),
        .read_ack_tog_0(read_ack_tog_0),
        .read_ack_tog_r_1(read_ack_tog_r_1),
        .read_ack_tog_reg_0(i_adc23_overvol_ack_n_0),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_28 i_adc30_overvol_ack
       (.adc30_overvol_out_reg(adc33_overvol_out_reg_1),
        .axi_RdAck_i_8(i_adc03_overvol_ack_n_1),
        .axi_RdAck_i_8_0(i_adc03_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[0]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_6),
        .done_reg(i_adc30_overvol_ack_n_1),
        .read_ack_tog_r_reg_0(i_adc30_overvol_ack_n_0),
        .read_ack_tog_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_29 i_adc31_overvol_ack
       (.adc31_overvol_out_reg(adc33_overvol_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[1]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .done_reg(i_adc31_overvol_ack_n_2),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_0),
        .read_ack_tog_reg_0(read_ack_tog_reg_0),
        .read_ack_tog_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_30 i_adc32_overvol_ack
       (.adc32_overvol_out_reg(adc33_overvol_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[2]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_4),
        .done_reg(i_adc32_overvol_ack_n_0),
        .read_ack_tog_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_31 i_adc33_overvol_ack
       (.adc33_overvol_out_reg(adc33_overvol_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[3]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_3),
        .done_reg(i_adc33_overvol_ack_n_3),
        .read_ack_tog_r_reg_0(i_adc33_overvol_ack_n_2),
        .read_ack_tog_reg_0(i_adc33_overvol_ack_n_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h0000001F)) 
    irq_INST_0_i_26
       (.I0(\IP2Bus_Data[1]_i_49 [3]),
        .I1(\IP2Bus_Data[1]_i_49 [0]),
        .I2(adc11_cm_undervol_irq),
        .I3(irq_INST_0_i_46_n_0),
        .I4(\IP2Bus_Data[1]_i_49_0 ),
        .O(\adc1_slice1_irq_en_reg[19] ));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_28
       (.I0(\IP2Bus_Data[3]_i_77_0 ),
        .I1(\IP2Bus_Data[3]_i_77 [3]),
        .I2(adc13_cm_undervol_irq),
        .I3(\IP2Bus_Data[3]_i_77 [2]),
        .I4(adc13_cm_overvol_irq),
        .I5(adc13_irq_en),
        .O(\adc1_slice3_irq_en_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    irq_INST_0_i_31
       (.I0(adc20_cm_undervol_irq),
        .I1(\IP2Bus_Data[19]_i_9 [3]),
        .I2(adc20_irq_sync),
        .I3(\IP2Bus_Data[19]_i_9 [1]),
        .I4(irq_INST_0_i_55_n_0),
        .I5(\IP2Bus_Data[0]_i_43 ),
        .O(adc20_overvol_out_reg_0));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_32
       (.I0(irq_INST_0_i_57_n_0),
        .I1(\IP2Bus_Data[3]_i_38 [3]),
        .I2(adc23_irq_sync[2]),
        .I3(adc23_cm_undervol_irq),
        .I4(\IP2Bus_Data[3]_i_38 [5]),
        .I5(adc23_irq_en),
        .O(\adc2_slice3_irq_en_reg[15] ));
  LUT6 #(
    .INIT(64'h4FFF4F4FFFFFFFFF)) 
    irq_INST_0_i_34
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(adc31_irq_en),
        .I2(\IP2Bus_Data[7]_i_21 ),
        .I3(\IP2Bus_Data[7]_i_21_0 ),
        .I4(adc30_irq_en),
        .I5(adc32_overvol_out_reg_0),
        .O(adc3_master_irq0));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_44
       (.I0(\IP2Bus_Data[19]_i_8 [0]),
        .I1(adc10_cm_undervol_irq),
        .I2(\IP2Bus_Data[19]_i_8 [1]),
        .I3(adc10_cm_overvol_irq),
        .O(\adc1_slice0_irq_en_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_46
       (.I0(\IP2Bus_Data[1]_i_49 [2]),
        .I1(adc11_cm_overvol_irq),
        .I2(\IP2Bus_Data[1]_i_49 [1]),
        .I3(adc11_irq_sync),
        .O(irq_INST_0_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_55
       (.I0(\IP2Bus_Data[19]_i_9 [0]),
        .I1(adc20_cm_undervol_irq),
        .I2(\IP2Bus_Data[19]_i_9 [2]),
        .I3(adc20_cm_overvol_irq),
        .O(irq_INST_0_i_55_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    irq_INST_0_i_57
       (.I0(adc23_cm_overvol_irq),
        .I1(\IP2Bus_Data[3]_i_38 [4]),
        .I2(adc23_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_38 [1]),
        .I4(irq_INST_0_i_67_n_0),
        .O(irq_INST_0_i_57_n_0));
  LUT5 #(
    .INIT(32'h0000001F)) 
    irq_INST_0_i_62
       (.I0(\IP2Bus_Data[1]_i_108 [0]),
        .I1(\IP2Bus_Data[1]_i_108 [3]),
        .I2(adc31_cm_undervol_irq),
        .I3(irq_INST_0_i_68_n_0),
        .I4(\IP2Bus_Data[1]_i_108_0 ),
        .O(\adc3_slice1_irq_en_reg[2] ));
  LUT6 #(
    .INIT(64'h00101010FFFFFFFF)) 
    irq_INST_0_i_65
       (.I0(irq_INST_0_i_72_n_0),
        .I1(irq_INST_0_i_73_n_0),
        .I2(\IP2Bus_Data[2]_i_30 ),
        .I3(adc32_cm_undervol_irq),
        .I4(irq_INST_0_i_65_0[0]),
        .I5(adc32_irq_en),
        .O(adc32_overvol_out_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_66
       (.I0(\IP2Bus_Data[3]_i_77 [0]),
        .I1(adc13_cm_undervol_irq),
        .I2(\IP2Bus_Data[3]_i_77 [1]),
        .I3(adc13_irq_sync),
        .O(\adc1_slice3_irq_en_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_67
       (.I0(\IP2Bus_Data[3]_i_38 [0]),
        .I1(adc23_cm_undervol_irq),
        .I2(\IP2Bus_Data[3]_i_38 [2]),
        .I3(adc23_irq_sync[1]),
        .O(irq_INST_0_i_67_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_68
       (.I0(adc31_cm_overvol_irq),
        .I1(\IP2Bus_Data[1]_i_108 [2]),
        .I2(adc31_irq_sync),
        .I3(\IP2Bus_Data[1]_i_108 [1]),
        .O(irq_INST_0_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFC0FFEAFFC0)) 
    irq_INST_0_i_70
       (.I0(irq_INST_0_i_63[0]),
        .I1(irq_INST_0_i_63[1]),
        .I2(adc33_cm_overvol_irq),
        .I3(irq_INST_0_i_63_0),
        .I4(adc33_cm_undervol_irq),
        .I5(irq_INST_0_i_63[2]),
        .O(\adc3_slice3_irq_en_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFEAEAFFEAEAEA)) 
    irq_INST_0_i_71
       (.I0(irq_INST_0_i_64),
        .I1(irq_INST_0_i_64_0[1]),
        .I2(adc30_cm_overvol_irq),
        .I3(irq_INST_0_i_64_0[0]),
        .I4(adc30_cm_undervol_irq),
        .I5(irq_INST_0_i_64_0[2]),
        .O(\adc3_slice0_irq_en_reg[18] ));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_72
       (.I0(irq_INST_0_i_65_0[4]),
        .I1(adc32_cm_undervol_irq),
        .I2(adc32_irq_sync[0]),
        .I3(irq_INST_0_i_65_0[1]),
        .O(irq_INST_0_i_72_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_73
       (.I0(adc32_cm_overvol_irq),
        .I1(irq_INST_0_i_65_0[3]),
        .I2(adc32_irq_sync[1]),
        .I3(irq_INST_0_i_65_0[2]),
        .O(irq_INST_0_i_73_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm
   (adc0_reset_i,
    adc0_drpen_por,
    adc0_drpwe_por,
    adc0_sm_reset_i_0,
    adc0_done_i,
    adc0_drpen_status,
    adc0_status_req,
    por_req_reg_0,
    bgt_sm_start_adc,
    adc0_cal_start,
    \mem_data_adc0_reg[16] ,
    \mem_data_adc0_reg[22] ,
    \mem_data_adc0_reg[32] ,
    Q,
    cleared_reg_0,
    \mem_data_adc0_reg[21] ,
    \mem_data_adc0_reg[21]_0 ,
    \mem_data_adc0_reg[22]_0 ,
    \mem_data_adc0_reg[30] ,
    \mem_data_adc0_reg[30]_0 ,
    adc0_drpdi_por,
    \mem_data_adc0_reg[29] ,
    \adc0_sim_level_reg[2] ,
    \mem_data_adc0_reg[32]_0 ,
    \mem_data_adc0_reg[31] ,
    \mem_data_adc0_reg[30]_1 ,
    \mem_data_adc0_reg[29]_0 ,
    cleared_r_reg_0,
    \mem_data_adc0_reg[29]_1 ,
    \mem_data_adc0_reg[21]_1 ,
    \mem_addr_reg[7]_0 ,
    \adc0_clk_detect_reg[0] ,
    \mem_data_adc0_reg[17] ,
    \mem_data_adc0_reg[3] ,
    \mem_data_adc0_reg[4] ,
    por_req_reg_1,
    por_req_reg_2,
    \FSM_sequential_fsm_cs_reg[0] ,
    \pll_state_machine.status_req_reg_0 ,
    CONTROL_COMMON,
    \syncstages_ff_reg[3] ,
    CONTROL_ADC1,
    \mem_data_adc0_reg[30]_2 ,
    sm_reset_pulse0,
    \const_operation_reg[4]_0 ,
    \const_operation_reg[5]_0 ,
    \const_operation_reg[4]_1 ,
    \adc0_pll_refdiv_reg[6] ,
    adc0_bgt_reset_i,
    E,
    \drp_addr_reg[1] ,
    \drp_addr_reg[3] ,
    adc0_sm_reset_i,
    \const_operation_reg[5]_1 ,
    \const_operation_reg[9]_0 ,
    \pll_state_machine.drpaddr_status_reg[10]_0 ,
    \drpaddr_por_reg[10]_0 ,
    src_in,
    s_axi_aclk,
    \syncstages_ff_reg[0] ,
    \syncstages_ff_reg[0]_0 ,
    \syncstages_ff_reg[0]_1 ,
    adc0_por_gnt,
    adc0_drprdy_por,
    dest_out,
    adc0_clk_ok,
    adc0_status_gnt,
    power_ok_r_reg_0,
    adc0_cal_done,
    adc0_drprdy_status,
    D,
    mem_data_adc0,
    pll_ok_r_reg_0,
    \drpdi_por_i_reg[10]_0 ,
    \drpdi_por_i_reg[9]_0 ,
    \drpdi_por_i_reg[7]_0 ,
    \drpdi_por_i_reg[6]_0 ,
    \drpdi_por_i_reg[5]_0 ,
    trim_code,
    \drpdi_por_i_reg[0]_0 ,
    \drpdi_por_i_reg[8]_0 ,
    rx0_u_adc,
    rx0_u_adc_i_118_0,
    rx0_u_adc_i_131_0,
    clocks_ok_r_i_5,
    rx0_u_adc_i_118_1,
    rx0_u_adc_i_118_2,
    rx0_u_adc_i_111_0,
    bgt_sm_done_adc,
    p_0_in,
    \FSM_sequential_por_sm_state_reg[0]_0 ,
    wait_event_i_3_0,
    \por_timer_start_val_reg[15]_0 ,
    \por_timer_start_val_reg[31]_0 ,
    rx0_u_adc_0,
    adc0_pll_refdiv,
    \drpdi_por_i[1]_i_2_0 ,
    rx0_u_adc_i_140_0,
    rx0_u_adc_i_128_0,
    rx0_u_adc_i_131_1,
    rx0_u_adc_i_111_1,
    rx0_u_adc_i_122_0,
    adc0_tile_config_done,
    \FSM_sequential_por_sm_state[2]_i_2_0 ,
    \FSM_sequential_por_sm_state[1]_i_4_0 ,
    \por_timer_start_val[26]_i_3_0 ,
    \por_timer_start_val_reg[25]_0 ,
    \por_timer_start_val[26]_i_3_1 ,
    \por_timer_start_val[26]_i_3_2 ,
    \por_timer_start_val[26]_i_3_3 ,
    \drpdi_por_i_reg[4]_0 ,
    adc_bgt_req,
    adc0_drp_req,
    \FSM_sequential_fsm_cs_reg[2] ,
    bank10_write,
    \FSM_sequential_fsm_cs[0]_i_2 ,
    bank10_read,
    \FSM_sequential_fsm_cs[1]_i_2 ,
    \FSM_sequential_fsm_cs[1]_i_2_0 ,
    drp_req_adc0,
    dummy_read_req,
    p_1_out,
    adc0_powerup_state_irq,
    adc00_cal_freeze_reg,
    read_ack_tog_r,
    read_ack_tog,
    rx0_u_adc_1,
    rx0_u_adc_i_101_0,
    rx0_u_adc_i_101_1,
    sm_reset_r,
    \data_stop_adc0_reg[3] ,
    \drpdi_por_i_reg[3]_0 ,
    \adc0_pll_refdiv_reg[6]_0 ,
    \adc0_pll_refdiv_reg[6]_1 ,
    p_47_in,
    \const_operation_reg[0]_0 ,
    \const_operation_reg[0]_1 ,
    \adc0_clk_network_ctrl1_reg[2] ,
    \adc0_clk_network_ctrl1_reg[2]_0 ,
    \adc0_pll_refdiv_reg[6]_2 ,
    \por_timer_start_val[26]_i_2_0 );
  output adc0_reset_i;
  output adc0_drpen_por;
  output adc0_drpwe_por;
  output adc0_sm_reset_i_0;
  output adc0_done_i;
  output adc0_drpen_status;
  output adc0_status_req;
  output por_req_reg_0;
  output bgt_sm_start_adc;
  output adc0_cal_start;
  output \mem_data_adc0_reg[16] ;
  output \mem_data_adc0_reg[22] ;
  output \mem_data_adc0_reg[32] ;
  output [1:0]Q;
  output cleared_reg_0;
  output \mem_data_adc0_reg[21] ;
  output \mem_data_adc0_reg[21]_0 ;
  output \mem_data_adc0_reg[22]_0 ;
  output \mem_data_adc0_reg[30] ;
  output \mem_data_adc0_reg[30]_0 ;
  output [14:0]adc0_drpdi_por;
  output \mem_data_adc0_reg[29] ;
  output \adc0_sim_level_reg[2] ;
  output \mem_data_adc0_reg[32]_0 ;
  output \mem_data_adc0_reg[31] ;
  output \mem_data_adc0_reg[30]_1 ;
  output \mem_data_adc0_reg[29]_0 ;
  output cleared_r_reg_0;
  output \mem_data_adc0_reg[29]_1 ;
  output \mem_data_adc0_reg[21]_1 ;
  output [7:0]\mem_addr_reg[7]_0 ;
  output \adc0_clk_detect_reg[0] ;
  output \mem_data_adc0_reg[17] ;
  output \mem_data_adc0_reg[3] ;
  output \mem_data_adc0_reg[4] ;
  output por_req_reg_1;
  output por_req_reg_2;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \pll_state_machine.status_req_reg_0 ;
  output [0:0]CONTROL_COMMON;
  output \syncstages_ff_reg[3] ;
  output [1:0]CONTROL_ADC1;
  output \mem_data_adc0_reg[30]_2 ;
  output sm_reset_pulse0;
  output [3:0]\const_operation_reg[4]_0 ;
  output [1:0]\const_operation_reg[5]_0 ;
  output [3:0]\const_operation_reg[4]_1 ;
  output \adc0_pll_refdiv_reg[6] ;
  output adc0_bgt_reset_i;
  output [0:0]E;
  output [0:0]\drp_addr_reg[1] ;
  output [0:0]\drp_addr_reg[3] ;
  output adc0_sm_reset_i;
  output \const_operation_reg[5]_1 ;
  output [2:0]\const_operation_reg[9]_0 ;
  output [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  output [9:0]\drpaddr_por_reg[10]_0 ;
  input src_in;
  input s_axi_aclk;
  input \syncstages_ff_reg[0] ;
  input \syncstages_ff_reg[0]_0 ;
  input \syncstages_ff_reg[0]_1 ;
  input adc0_por_gnt;
  input adc0_drprdy_por;
  input dest_out;
  input adc0_clk_ok;
  input adc0_status_gnt;
  input power_ok_r_reg_0;
  input adc0_cal_done;
  input adc0_drprdy_status;
  input [15:0]D;
  input [31:0]mem_data_adc0;
  input pll_ok_r_reg_0;
  input \drpdi_por_i_reg[10]_0 ;
  input \drpdi_por_i_reg[9]_0 ;
  input \drpdi_por_i_reg[7]_0 ;
  input \drpdi_por_i_reg[6]_0 ;
  input \drpdi_por_i_reg[5]_0 ;
  input [2:0]trim_code;
  input \drpdi_por_i_reg[0]_0 ;
  input \drpdi_por_i_reg[8]_0 ;
  input [2:0]rx0_u_adc;
  input [12:0]rx0_u_adc_i_118_0;
  input rx0_u_adc_i_131_0;
  input [0:0]clocks_ok_r_i_5;
  input [15:0]rx0_u_adc_i_118_1;
  input [15:0]rx0_u_adc_i_118_2;
  input rx0_u_adc_i_111_0;
  input bgt_sm_done_adc;
  input p_0_in;
  input [0:0]\FSM_sequential_por_sm_state_reg[0]_0 ;
  input wait_event_i_3_0;
  input [15:0]\por_timer_start_val_reg[15]_0 ;
  input [29:0]\por_timer_start_val_reg[31]_0 ;
  input [3:0]rx0_u_adc_0;
  input [0:0]adc0_pll_refdiv;
  input \drpdi_por_i[1]_i_2_0 ;
  input rx0_u_adc_i_140_0;
  input rx0_u_adc_i_128_0;
  input rx0_u_adc_i_131_1;
  input rx0_u_adc_i_111_1;
  input rx0_u_adc_i_122_0;
  input adc0_tile_config_done;
  input [3:0]\FSM_sequential_por_sm_state[2]_i_2_0 ;
  input \FSM_sequential_por_sm_state[1]_i_4_0 ;
  input [2:0]\por_timer_start_val[26]_i_3_0 ;
  input [2:0]\por_timer_start_val_reg[25]_0 ;
  input [2:0]\por_timer_start_val[26]_i_3_1 ;
  input [2:0]\por_timer_start_val[26]_i_3_2 ;
  input [2:0]\por_timer_start_val[26]_i_3_3 ;
  input \drpdi_por_i_reg[4]_0 ;
  input adc_bgt_req;
  input adc0_drp_req;
  input \FSM_sequential_fsm_cs_reg[2] ;
  input bank10_write;
  input [2:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  input bank10_read;
  input [1:0]\FSM_sequential_fsm_cs[1]_i_2 ;
  input \FSM_sequential_fsm_cs[1]_i_2_0 ;
  input drp_req_adc0;
  input dummy_read_req;
  input [0:0]p_1_out;
  input adc0_powerup_state_irq;
  input adc00_cal_freeze_reg;
  input read_ack_tog_r;
  input read_ack_tog;
  input rx0_u_adc_1;
  input rx0_u_adc_i_101_0;
  input rx0_u_adc_i_101_1;
  input sm_reset_r;
  input [1:0]\data_stop_adc0_reg[3] ;
  input \drpdi_por_i_reg[3]_0 ;
  input \adc0_pll_refdiv_reg[6]_0 ;
  input [0:0]\adc0_pll_refdiv_reg[6]_1 ;
  input [1:0]p_47_in;
  input [0:0]\const_operation_reg[0]_0 ;
  input \const_operation_reg[0]_1 ;
  input [8:0]\adc0_clk_network_ctrl1_reg[2] ;
  input \adc0_clk_network_ctrl1_reg[2]_0 ;
  input \adc0_pll_refdiv_reg[6]_2 ;
  input [23:0]\por_timer_start_val[26]_i_2_0 ;

  wire [1:0]CONTROL_ADC1;
  wire [0:0]CONTROL_COMMON;
  wire [15:0]D;
  wire [0:0]E;
  wire [2:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  wire [1:0]\FSM_sequential_fsm_cs[1]_i_2 ;
  wire \FSM_sequential_fsm_cs[1]_i_2_0 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ;
  wire \FSM_sequential_por_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_5_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_6_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_7_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_10_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_4_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_5__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_6_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_7_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_8_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_9_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_10_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_1_n_0 ;
  wire [3:0]\FSM_sequential_por_sm_state[2]_i_2_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_9_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_2_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_4__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_5_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_6_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_7__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_8_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_por_sm_state_reg[0]_0 ;
  wire [1:0]Q;
  wire adc00_cal_freeze_reg;
  wire adc0_bgt_reset_i;
  wire adc0_cal_done;
  wire adc0_cal_start;
  wire [26:26]adc0_calibration_timer0;
  wire [26:26]adc0_calibration_timer1;
  wire [26:26]adc0_calibration_timer2;
  wire [26:26]adc0_calibration_timer3;
  wire [20:16]adc0_calibration_timer4;
  wire \adc0_clk_detect_reg[0] ;
  wire \adc0_clk_network_ctrl1[15]_i_2_n_0 ;
  wire [8:0]\adc0_clk_network_ctrl1_reg[2] ;
  wire \adc0_clk_network_ctrl1_reg[2]_0 ;
  wire adc0_clk_ok;
  wire adc0_done_i;
  wire adc0_drp_req;
  wire [14:0]adc0_drpdi_por;
  wire adc0_drpen_por;
  wire adc0_drpen_status;
  wire adc0_drprdy_por;
  wire adc0_drprdy_status;
  wire adc0_drpwe_por;
  wire [9:0]adc0_operation;
  wire [0:0]adc0_pll_refdiv;
  wire \adc0_pll_refdiv[6]_i_3_n_0 ;
  wire \adc0_pll_refdiv_reg[6] ;
  wire \adc0_pll_refdiv_reg[6]_0 ;
  wire [0:0]\adc0_pll_refdiv_reg[6]_1 ;
  wire \adc0_pll_refdiv_reg[6]_2 ;
  wire adc0_por_gnt;
  wire adc0_powerup_state_irq;
  wire adc0_reset_i;
  wire \adc0_sim_level_reg[2] ;
  wire adc0_sm_reset_i;
  wire adc0_sm_reset_i_0;
  wire adc0_status_0_falling_edge_seen_i_1_n_0;
  wire adc0_status_0_falling_edge_seen_reg_n_0;
  wire adc0_status_0_r;
  wire adc0_status_0_r_reg_n_0;
  wire adc0_status_gnt;
  wire adc0_status_req;
  wire adc0_status_sync;
  wire [2:2]adc0_supply_timer;
  wire adc0_tile_config_done;
  wire adc1_status_0_falling_edge_seen_i_1_n_0;
  wire adc1_status_0_falling_edge_seen_i_2_n_0;
  wire adc1_status_0_falling_edge_seen_reg_n_0;
  wire adc1_status_0_r;
  wire adc1_status_0_r_reg_n_0;
  wire adc1_status_sync;
  wire adc2_status_0_falling_edge_seen_i_1_n_0;
  wire adc2_status_0_falling_edge_seen_reg_n_0;
  wire adc2_status_0_r;
  wire adc2_status_0_r_reg_n_0;
  wire adc2_status_sync;
  wire adc3_status_0_falling_edge_seen_i_1_n_0;
  wire adc3_status_0_falling_edge_seen_reg_n_0;
  wire adc3_status_0_r;
  wire adc3_status_0_r_reg_n_0;
  wire adc3_status_sync;
  wire adc_bgt_req;
  wire bank10_read;
  wire bank10_write;
  wire bg_cal_en;
  wire bg_cal_en_reg_n_0;
  wire bgt_sm_done_adc;
  wire bgt_sm_start_adc;
  wire bgt_sm_start_i_1_n_0;
  wire cal_const_done_r;
  wire cal_const_start_i_1_n_0;
  wire cal_const_start_i_2_n_0;
  wire [3:0]cal_enables;
  wire \cal_enables[3]_i_1_n_0 ;
  wire \cal_enables[3]_i_3_n_0 ;
  wire \cal_enables[3]_i_4_n_0 ;
  wire \cal_enables[3]_i_5_n_0 ;
  wire \cal_enables_reg_n_0_[0] ;
  wire \cal_enables_reg_n_0_[1] ;
  wire \cal_enables_reg_n_0_[2] ;
  wire \cal_enables_reg_n_0_[3] ;
  wire clear_interrupt;
  wire clear_interrupt_i_1_n_0;
  wire clear_interrupt_i_2_n_0;
  wire clear_interrupt_i_3_n_0;
  wire clear_interrupt_reg_n_0;
  wire cleared_i_1_n_0;
  wire cleared_r;
  wire cleared_r_reg_0;
  wire cleared_reg_0;
  wire cleared_reg_n_0;
  wire \clock_en_count[5]_i_1_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1_n_0;
  wire clock_en_i_2_n_0;
  wire clock_en_reg_n_0;
  wire clocks_ok_r;
  wire [0:0]clocks_ok_r_i_5;
  wire \const_operation[0]_i_1_n_0 ;
  wire \const_operation[1]_i_1_n_0 ;
  wire \const_operation[2]_i_1_n_0 ;
  wire \const_operation[3]_i_1_n_0 ;
  wire \const_operation[4]_i_1_n_0 ;
  wire \const_operation[5]_i_1_n_0 ;
  wire \const_operation[7]_i_1_n_0 ;
  wire \const_operation[8]_i_1_n_0 ;
  wire \const_operation[9]_i_1_n_0 ;
  wire \const_operation[9]_i_2_n_0 ;
  wire \const_operation[9]_i_3_n_0 ;
  wire \const_operation[9]_i_4_n_0 ;
  wire [0:0]\const_operation_reg[0]_0 ;
  wire \const_operation_reg[0]_1 ;
  wire [3:0]\const_operation_reg[4]_0 ;
  wire [3:0]\const_operation_reg[4]_1 ;
  wire [1:0]\const_operation_reg[5]_0 ;
  wire \const_operation_reg[5]_1 ;
  wire [2:0]\const_operation_reg[9]_0 ;
  wire [1:0]\data_stop_adc0_reg[3] ;
  wire dest_out;
  wire done_i_1__0_n_0;
  wire done_i_2_n_0;
  wire [0:0]\drp_addr_reg[1] ;
  wire [0:0]\drp_addr_reg[3] ;
  wire drp_req_adc0;
  wire [10:0]drpaddr_por0_in;
  wire \drpaddr_por[10]_i_1_n_0 ;
  wire [9:0]\drpaddr_por_reg[10]_0 ;
  wire [15:2]drpdi_por_i0_in;
  wire \drpdi_por_i[0]_i_1__0_n_0 ;
  wire \drpdi_por_i[0]_i_2_n_0 ;
  wire \drpdi_por_i[0]_i_3_n_0 ;
  wire \drpdi_por_i[0]_i_4_n_0 ;
  wire \drpdi_por_i[0]_i_5_n_0 ;
  wire \drpdi_por_i[0]_i_9_n_0 ;
  wire \drpdi_por_i[10]_i_2__0_n_0 ;
  wire \drpdi_por_i[10]_i_3_n_0 ;
  wire \drpdi_por_i[11]_i_2_n_0 ;
  wire \drpdi_por_i[15]_i_10_n_0 ;
  wire \drpdi_por_i[15]_i_1_n_0 ;
  wire \drpdi_por_i[15]_i_3_n_0 ;
  wire \drpdi_por_i[15]_i_4_n_0 ;
  wire \drpdi_por_i[15]_i_6_n_0 ;
  wire \drpdi_por_i[15]_i_7_n_0 ;
  wire \drpdi_por_i[15]_i_8_n_0 ;
  wire \drpdi_por_i[1]_i_1__0_n_0 ;
  wire \drpdi_por_i[1]_i_2_0 ;
  wire \drpdi_por_i[1]_i_2_n_0 ;
  wire \drpdi_por_i[1]_i_3_n_0 ;
  wire \drpdi_por_i[1]_i_4_n_0 ;
  wire \drpdi_por_i[1]_i_5_n_0 ;
  wire \drpdi_por_i[1]_i_6_n_0 ;
  wire \drpdi_por_i[1]_i_9_n_0 ;
  wire \drpdi_por_i[2]_i_2_n_0 ;
  wire \drpdi_por_i[2]_i_3_n_0 ;
  wire \drpdi_por_i[2]_i_4_n_0 ;
  wire \drpdi_por_i[2]_i_5_n_0 ;
  wire \drpdi_por_i[3]_i_2_n_0 ;
  wire \drpdi_por_i[4]_i_2_n_0 ;
  wire \drpdi_por_i[4]_i_9_n_0 ;
  wire \drpdi_por_i[5]_i_3_n_0 ;
  wire \drpdi_por_i[6]_i_4_n_0 ;
  wire \drpdi_por_i[7]_i_3_n_0 ;
  wire \drpdi_por_i[7]_i_4_n_0 ;
  wire \drpdi_por_i[8]_i_2_n_0 ;
  wire \drpdi_por_i[9]_i_2_n_0 ;
  wire \drpdi_por_i[9]_i_3_n_0 ;
  wire \drpdi_por_i_reg[0]_0 ;
  wire \drpdi_por_i_reg[10]_0 ;
  wire \drpdi_por_i_reg[3]_0 ;
  wire \drpdi_por_i_reg[4]_0 ;
  wire \drpdi_por_i_reg[5]_0 ;
  wire \drpdi_por_i_reg[6]_0 ;
  wire \drpdi_por_i_reg[7]_0 ;
  wire \drpdi_por_i_reg[8]_0 ;
  wire \drpdi_por_i_reg[9]_0 ;
  wire \drpdi_por_i_reg_n_0_[0] ;
  wire \drpdi_por_i_reg_n_0_[10] ;
  wire \drpdi_por_i_reg_n_0_[11] ;
  wire \drpdi_por_i_reg_n_0_[12] ;
  wire \drpdi_por_i_reg_n_0_[1] ;
  wire \drpdi_por_i_reg_n_0_[2] ;
  wire \drpdi_por_i_reg_n_0_[3] ;
  wire \drpdi_por_i_reg_n_0_[5] ;
  wire \drpdi_por_i_reg_n_0_[6] ;
  wire \drpdi_por_i_reg_n_0_[7] ;
  wire \drpdi_por_i_reg_n_0_[8] ;
  wire \drpdi_por_i_reg_n_0_[9] ;
  wire drpen_por_i;
  wire drpen_por_i_i_1_n_0;
  wire drprdy_por_r;
  wire drpwe_por_i;
  wire dummy_read_req;
  wire enable_clock_en_i_1_n_0;
  wire enable_clock_en_i_2_n_0;
  wire enable_clock_en_i_3_n_0;
  wire enable_clock_en_reg_n_0;
  wire fg_cal_en_i_1_n_0;
  wire fg_cal_en_i_2__0_n_0;
  wire fg_cal_en_i_3__0_n_0;
  wire fg_cal_en_reg_n_0;
  wire interrupt0;
  wire interrupt_i_1_n_0;
  wire interrupt_i_3_n_0;
  wire interrupt_i_4_n_0;
  wire interrupt_i_5__0_n_0;
  wire \mem_addr[0]_i_1_n_0 ;
  wire \mem_addr[1]_i_1_n_0 ;
  wire \mem_addr[1]_i_2__0_n_0 ;
  wire \mem_addr[1]_i_3_n_0 ;
  wire \mem_addr[1]_i_4_n_0 ;
  wire \mem_addr[2]_i_1_n_0 ;
  wire \mem_addr[2]_i_2_n_0 ;
  wire \mem_addr[3]_i_1_n_0 ;
  wire \mem_addr[3]_i_2_n_0 ;
  wire \mem_addr[3]_i_3_n_0 ;
  wire \mem_addr[4]_i_2_n_0 ;
  wire \mem_addr[4]_i_3_n_0 ;
  wire \mem_addr[4]_i_4_n_0 ;
  wire \mem_addr[4]_i_5_n_0 ;
  wire \mem_addr[5]_i_2_n_0 ;
  wire \mem_addr[5]_i_3_n_0 ;
  wire \mem_addr[5]_i_4_n_0 ;
  wire \mem_addr[5]_i_5_n_0 ;
  wire \mem_addr[5]_i_6_n_0 ;
  wire \mem_addr[6]_i_1_n_0 ;
  wire \mem_addr[6]_i_2_n_0 ;
  wire \mem_addr[6]_i_3_n_0 ;
  wire \mem_addr[6]_i_4_n_0 ;
  wire \mem_addr[7]_i_10_n_0 ;
  wire \mem_addr[7]_i_1_n_0 ;
  wire \mem_addr[7]_i_3_n_0 ;
  wire \mem_addr[7]_i_4_n_0 ;
  wire \mem_addr[7]_i_5_n_0 ;
  wire \mem_addr[7]_i_6_n_0 ;
  wire \mem_addr[7]_i_7_n_0 ;
  wire \mem_addr[7]_i_8_n_0 ;
  wire \mem_addr[7]_i_9_n_0 ;
  wire \mem_addr_reg[4]_i_1_n_0 ;
  wire \mem_addr_reg[5]_i_1_n_0 ;
  wire [7:0]\mem_addr_reg[7]_0 ;
  wire \mem_addr_reg[7]_i_2_n_0 ;
  wire [31:0]mem_data_adc0;
  wire \mem_data_adc0_reg[16] ;
  wire \mem_data_adc0_reg[17] ;
  wire \mem_data_adc0_reg[21] ;
  wire \mem_data_adc0_reg[21]_0 ;
  wire \mem_data_adc0_reg[21]_1 ;
  wire \mem_data_adc0_reg[22] ;
  wire \mem_data_adc0_reg[22]_0 ;
  wire \mem_data_adc0_reg[29] ;
  wire \mem_data_adc0_reg[29]_0 ;
  wire \mem_data_adc0_reg[29]_1 ;
  wire \mem_data_adc0_reg[30] ;
  wire \mem_data_adc0_reg[30]_0 ;
  wire \mem_data_adc0_reg[30]_1 ;
  wire \mem_data_adc0_reg[30]_2 ;
  wire \mem_data_adc0_reg[31] ;
  wire \mem_data_adc0_reg[32] ;
  wire \mem_data_adc0_reg[32]_0 ;
  wire \mem_data_adc0_reg[3] ;
  wire \mem_data_adc0_reg[4] ;
  wire no_pll_restart_i_1_n_0;
  wire no_pll_restart_i_2_n_0;
  wire no_pll_restart_i_3_n_0;
  wire no_pll_restart_i_4_n_0;
  wire no_pll_restart_i_5_n_0;
  wire no_pll_restart_i_6_n_0;
  wire no_pll_restart_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in_0;
  wire [1:1]p_0_in__0;
  wire [24:2]p_0_out;
  wire [7:0]p_1_in;
  wire [0:0]p_1_out;
  wire [3:0]p_2_in;
  wire [2:0]p_2_in__0;
  wire p_33_in;
  wire p_3_in;
  wire [1:0]p_47_in;
  wire pll_ok;
  wire pll_ok_r;
  wire pll_ok_r_reg_0;
  wire pll_on34_out;
  wire \pll_state_machine.drpaddr_status[10]_i_1_n_0 ;
  wire \pll_state_machine.drpaddr_status[3]_i_1_n_0 ;
  wire [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  wire \pll_state_machine.drpen_status_i_1_n_0 ;
  wire \pll_state_machine.pll_bypass_on_reg_n_0 ;
  wire \pll_state_machine.pll_on_i_1_n_0 ;
  wire \pll_state_machine.pll_on_reg_n_0 ;
  wire \pll_state_machine.status_req_i_1_n_0 ;
  wire \pll_state_machine.status_req_reg_0 ;
  wire \pll_state_machine.status_timer_start_i_1_n_0 ;
  wire \pll_state_machine.status_timer_start_reg_n_0 ;
  wire [1:0]pll_temperature;
  wire \pll_temperature[1]_i_1_n_0 ;
  wire \pll_temperature[1]_i_3_n_0 ;
  wire \pll_temperature[1]_i_4_n_0 ;
  wire \pll_temperature[1]_i_5_n_0 ;
  wire \pll_temperature[1]_i_6_n_0 ;
  wire \pll_temperature_reg_n_0_[0] ;
  wire \pll_temperature_reg_n_0_[1] ;
  wire por_gnt_r;
  wire por_req_i_1_n_0;
  wire por_req_reg_0;
  wire por_req_reg_1;
  wire por_req_reg_2;
  wire por_sm_state;
  wire [3:0]por_sm_state__0;
  wire \por_timer_count[0]_i_10_n_0 ;
  wire \por_timer_count[0]_i_11_n_0 ;
  wire \por_timer_count[0]_i_12_n_0 ;
  wire \por_timer_count[0]_i_13_n_0 ;
  wire \por_timer_count[0]_i_14_n_0 ;
  wire \por_timer_count[0]_i_15_n_0 ;
  wire \por_timer_count[0]_i_16_n_0 ;
  wire \por_timer_count[0]_i_17_n_0 ;
  wire \por_timer_count[0]_i_18_n_0 ;
  wire \por_timer_count[0]_i_19_n_0 ;
  wire \por_timer_count[0]_i_1_n_0 ;
  wire \por_timer_count[0]_i_20_n_0 ;
  wire \por_timer_count[0]_i_21_n_0 ;
  wire \por_timer_count[0]_i_22_n_0 ;
  wire \por_timer_count[0]_i_23_n_0 ;
  wire \por_timer_count[0]_i_24_n_0 ;
  wire \por_timer_count[0]_i_25_n_0 ;
  wire \por_timer_count[0]_i_26_n_0 ;
  wire \por_timer_count[0]_i_3_n_0 ;
  wire \por_timer_count[0]_i_4_n_0 ;
  wire \por_timer_count[0]_i_5_n_0 ;
  wire \por_timer_count[0]_i_6_n_0 ;
  wire \por_timer_count[0]_i_7_n_0 ;
  wire \por_timer_count[0]_i_8_n_0 ;
  wire \por_timer_count[0]_i_9_n_0 ;
  wire \por_timer_count[16]_i_10_n_0 ;
  wire \por_timer_count[16]_i_11_n_0 ;
  wire \por_timer_count[16]_i_12_n_0 ;
  wire \por_timer_count[16]_i_13_n_0 ;
  wire \por_timer_count[16]_i_14_n_0 ;
  wire \por_timer_count[16]_i_15_n_0 ;
  wire \por_timer_count[16]_i_16_n_0 ;
  wire \por_timer_count[16]_i_17_n_0 ;
  wire \por_timer_count[16]_i_2_n_0 ;
  wire \por_timer_count[16]_i_3_n_0 ;
  wire \por_timer_count[16]_i_4_n_0 ;
  wire \por_timer_count[16]_i_5_n_0 ;
  wire \por_timer_count[16]_i_6_n_0 ;
  wire \por_timer_count[16]_i_7_n_0 ;
  wire \por_timer_count[16]_i_8_n_0 ;
  wire \por_timer_count[16]_i_9_n_0 ;
  wire \por_timer_count[24]_i_10_n_0 ;
  wire \por_timer_count[24]_i_11_n_0 ;
  wire \por_timer_count[24]_i_12_n_0 ;
  wire \por_timer_count[24]_i_13_n_0 ;
  wire \por_timer_count[24]_i_14_n_0 ;
  wire \por_timer_count[24]_i_15_n_0 ;
  wire \por_timer_count[24]_i_16_n_0 ;
  wire \por_timer_count[24]_i_2_n_0 ;
  wire \por_timer_count[24]_i_3_n_0 ;
  wire \por_timer_count[24]_i_4_n_0 ;
  wire \por_timer_count[24]_i_5_n_0 ;
  wire \por_timer_count[24]_i_6_n_0 ;
  wire \por_timer_count[24]_i_7_n_0 ;
  wire \por_timer_count[24]_i_8_n_0 ;
  wire \por_timer_count[24]_i_9_n_0 ;
  wire \por_timer_count[8]_i_10_n_0 ;
  wire \por_timer_count[8]_i_11_n_0 ;
  wire \por_timer_count[8]_i_12_n_0 ;
  wire \por_timer_count[8]_i_13_n_0 ;
  wire \por_timer_count[8]_i_14_n_0 ;
  wire \por_timer_count[8]_i_15_n_0 ;
  wire \por_timer_count[8]_i_16_n_0 ;
  wire \por_timer_count[8]_i_17_n_0 ;
  wire \por_timer_count[8]_i_2_n_0 ;
  wire \por_timer_count[8]_i_3_n_0 ;
  wire \por_timer_count[8]_i_4_n_0 ;
  wire \por_timer_count[8]_i_5_n_0 ;
  wire \por_timer_count[8]_i_6_n_0 ;
  wire \por_timer_count[8]_i_7_n_0 ;
  wire \por_timer_count[8]_i_8_n_0 ;
  wire \por_timer_count[8]_i_9_n_0 ;
  wire [31:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2_n_0 ;
  wire \por_timer_count_reg[0]_i_2_n_1 ;
  wire \por_timer_count_reg[0]_i_2_n_10 ;
  wire \por_timer_count_reg[0]_i_2_n_11 ;
  wire \por_timer_count_reg[0]_i_2_n_12 ;
  wire \por_timer_count_reg[0]_i_2_n_13 ;
  wire \por_timer_count_reg[0]_i_2_n_14 ;
  wire \por_timer_count_reg[0]_i_2_n_15 ;
  wire \por_timer_count_reg[0]_i_2_n_2 ;
  wire \por_timer_count_reg[0]_i_2_n_3 ;
  wire \por_timer_count_reg[0]_i_2_n_4 ;
  wire \por_timer_count_reg[0]_i_2_n_5 ;
  wire \por_timer_count_reg[0]_i_2_n_6 ;
  wire \por_timer_count_reg[0]_i_2_n_7 ;
  wire \por_timer_count_reg[0]_i_2_n_8 ;
  wire \por_timer_count_reg[0]_i_2_n_9 ;
  wire \por_timer_count_reg[16]_i_1_n_0 ;
  wire \por_timer_count_reg[16]_i_1_n_1 ;
  wire \por_timer_count_reg[16]_i_1_n_10 ;
  wire \por_timer_count_reg[16]_i_1_n_11 ;
  wire \por_timer_count_reg[16]_i_1_n_12 ;
  wire \por_timer_count_reg[16]_i_1_n_13 ;
  wire \por_timer_count_reg[16]_i_1_n_14 ;
  wire \por_timer_count_reg[16]_i_1_n_15 ;
  wire \por_timer_count_reg[16]_i_1_n_2 ;
  wire \por_timer_count_reg[16]_i_1_n_3 ;
  wire \por_timer_count_reg[16]_i_1_n_4 ;
  wire \por_timer_count_reg[16]_i_1_n_5 ;
  wire \por_timer_count_reg[16]_i_1_n_6 ;
  wire \por_timer_count_reg[16]_i_1_n_7 ;
  wire \por_timer_count_reg[16]_i_1_n_8 ;
  wire \por_timer_count_reg[16]_i_1_n_9 ;
  wire \por_timer_count_reg[24]_i_1_n_1 ;
  wire \por_timer_count_reg[24]_i_1_n_10 ;
  wire \por_timer_count_reg[24]_i_1_n_11 ;
  wire \por_timer_count_reg[24]_i_1_n_12 ;
  wire \por_timer_count_reg[24]_i_1_n_13 ;
  wire \por_timer_count_reg[24]_i_1_n_14 ;
  wire \por_timer_count_reg[24]_i_1_n_15 ;
  wire \por_timer_count_reg[24]_i_1_n_2 ;
  wire \por_timer_count_reg[24]_i_1_n_3 ;
  wire \por_timer_count_reg[24]_i_1_n_4 ;
  wire \por_timer_count_reg[24]_i_1_n_5 ;
  wire \por_timer_count_reg[24]_i_1_n_6 ;
  wire \por_timer_count_reg[24]_i_1_n_7 ;
  wire \por_timer_count_reg[24]_i_1_n_8 ;
  wire \por_timer_count_reg[24]_i_1_n_9 ;
  wire \por_timer_count_reg[8]_i_1_n_0 ;
  wire \por_timer_count_reg[8]_i_1_n_1 ;
  wire \por_timer_count_reg[8]_i_1_n_10 ;
  wire \por_timer_count_reg[8]_i_1_n_11 ;
  wire \por_timer_count_reg[8]_i_1_n_12 ;
  wire \por_timer_count_reg[8]_i_1_n_13 ;
  wire \por_timer_count_reg[8]_i_1_n_14 ;
  wire \por_timer_count_reg[8]_i_1_n_15 ;
  wire \por_timer_count_reg[8]_i_1_n_2 ;
  wire \por_timer_count_reg[8]_i_1_n_3 ;
  wire \por_timer_count_reg[8]_i_1_n_4 ;
  wire \por_timer_count_reg[8]_i_1_n_5 ;
  wire \por_timer_count_reg[8]_i_1_n_6 ;
  wire \por_timer_count_reg[8]_i_1_n_7 ;
  wire \por_timer_count_reg[8]_i_1_n_8 ;
  wire \por_timer_count_reg[8]_i_1_n_9 ;
  wire por_timer_start_i_1_n_0;
  wire por_timer_start_reg_n_0;
  wire [31:0]por_timer_start_val;
  wire \por_timer_start_val[0]_i_1_n_0 ;
  wire \por_timer_start_val[10]_i_10_n_0 ;
  wire \por_timer_start_val[10]_i_1_n_0 ;
  wire \por_timer_start_val[10]_i_2_n_0 ;
  wire \por_timer_start_val[10]_i_3_n_0 ;
  wire \por_timer_start_val[10]_i_4_n_0 ;
  wire \por_timer_start_val[10]_i_5_n_0 ;
  wire \por_timer_start_val[10]_i_6_n_0 ;
  wire \por_timer_start_val[10]_i_7_n_0 ;
  wire \por_timer_start_val[10]_i_8_n_0 ;
  wire \por_timer_start_val[10]_i_9_n_0 ;
  wire \por_timer_start_val[11]_i_10_n_0 ;
  wire \por_timer_start_val[11]_i_11_n_0 ;
  wire \por_timer_start_val[11]_i_12_n_0 ;
  wire \por_timer_start_val[11]_i_13_n_0 ;
  wire \por_timer_start_val[11]_i_14_n_0 ;
  wire \por_timer_start_val[11]_i_1_n_0 ;
  wire \por_timer_start_val[11]_i_2_n_0 ;
  wire \por_timer_start_val[11]_i_3_n_0 ;
  wire \por_timer_start_val[11]_i_4_n_0 ;
  wire \por_timer_start_val[11]_i_5_n_0 ;
  wire \por_timer_start_val[11]_i_6_n_0 ;
  wire \por_timer_start_val[11]_i_7_n_0 ;
  wire \por_timer_start_val[11]_i_8_n_0 ;
  wire \por_timer_start_val[11]_i_9_n_0 ;
  wire \por_timer_start_val[12]_i_1_n_0 ;
  wire \por_timer_start_val[12]_i_2_n_0 ;
  wire \por_timer_start_val[12]_i_3_n_0 ;
  wire \por_timer_start_val[12]_i_4_n_0 ;
  wire \por_timer_start_val[12]_i_5_n_0 ;
  wire \por_timer_start_val[12]_i_6_n_0 ;
  wire \por_timer_start_val[12]_i_7_n_0 ;
  wire \por_timer_start_val[12]_i_8_n_0 ;
  wire \por_timer_start_val[12]_i_9_n_0 ;
  wire \por_timer_start_val[13]_i_10_n_0 ;
  wire \por_timer_start_val[13]_i_11_n_0 ;
  wire \por_timer_start_val[13]_i_12_n_0 ;
  wire \por_timer_start_val[13]_i_13_n_0 ;
  wire \por_timer_start_val[13]_i_1__0_n_0 ;
  wire \por_timer_start_val[13]_i_2_n_0 ;
  wire \por_timer_start_val[13]_i_3_n_0 ;
  wire \por_timer_start_val[13]_i_4_n_0 ;
  wire \por_timer_start_val[13]_i_5_n_0 ;
  wire \por_timer_start_val[13]_i_6_n_0 ;
  wire \por_timer_start_val[13]_i_7_n_0 ;
  wire \por_timer_start_val[13]_i_8_n_0 ;
  wire \por_timer_start_val[13]_i_9_n_0 ;
  wire \por_timer_start_val[14]_i_10_n_0 ;
  wire \por_timer_start_val[14]_i_11_n_0 ;
  wire \por_timer_start_val[14]_i_12_n_0 ;
  wire \por_timer_start_val[14]_i_13_n_0 ;
  wire \por_timer_start_val[14]_i_14_n_0 ;
  wire \por_timer_start_val[14]_i_1__0_n_0 ;
  wire \por_timer_start_val[14]_i_2_n_0 ;
  wire \por_timer_start_val[14]_i_3_n_0 ;
  wire \por_timer_start_val[14]_i_4_n_0 ;
  wire \por_timer_start_val[14]_i_5_n_0 ;
  wire \por_timer_start_val[14]_i_6_n_0 ;
  wire \por_timer_start_val[14]_i_7_n_0 ;
  wire \por_timer_start_val[14]_i_8_n_0 ;
  wire \por_timer_start_val[14]_i_9_n_0 ;
  wire \por_timer_start_val[15]_i_10_n_0 ;
  wire \por_timer_start_val[15]_i_11_n_0 ;
  wire \por_timer_start_val[15]_i_12_n_0 ;
  wire \por_timer_start_val[15]_i_13_n_0 ;
  wire \por_timer_start_val[15]_i_14_n_0 ;
  wire \por_timer_start_val[15]_i_15_n_0 ;
  wire \por_timer_start_val[15]_i_16_n_0 ;
  wire \por_timer_start_val[15]_i_1_n_0 ;
  wire \por_timer_start_val[15]_i_3_n_0 ;
  wire \por_timer_start_val[15]_i_4_n_0 ;
  wire \por_timer_start_val[15]_i_5_n_0 ;
  wire \por_timer_start_val[15]_i_6_n_0 ;
  wire \por_timer_start_val[15]_i_7_n_0 ;
  wire \por_timer_start_val[15]_i_8_n_0 ;
  wire \por_timer_start_val[15]_i_9_n_0 ;
  wire \por_timer_start_val[16]_i_10_n_0 ;
  wire \por_timer_start_val[16]_i_11_n_0 ;
  wire \por_timer_start_val[16]_i_12_n_0 ;
  wire \por_timer_start_val[16]_i_1__0_n_0 ;
  wire \por_timer_start_val[16]_i_2_n_0 ;
  wire \por_timer_start_val[16]_i_4_n_0 ;
  wire \por_timer_start_val[16]_i_5_n_0 ;
  wire \por_timer_start_val[16]_i_6_n_0 ;
  wire \por_timer_start_val[16]_i_7_n_0 ;
  wire \por_timer_start_val[16]_i_8_n_0 ;
  wire \por_timer_start_val[16]_i_9_n_0 ;
  wire \por_timer_start_val[17]_i_10_n_0 ;
  wire \por_timer_start_val[17]_i_11_n_0 ;
  wire \por_timer_start_val[17]_i_12_n_0 ;
  wire \por_timer_start_val[17]_i_13_n_0 ;
  wire \por_timer_start_val[17]_i_14_n_0 ;
  wire \por_timer_start_val[17]_i_15_n_0 ;
  wire \por_timer_start_val[17]_i_16_n_0 ;
  wire \por_timer_start_val[17]_i_1__0_n_0 ;
  wire \por_timer_start_val[17]_i_2_n_0 ;
  wire \por_timer_start_val[17]_i_4_n_0 ;
  wire \por_timer_start_val[17]_i_5_n_0 ;
  wire \por_timer_start_val[17]_i_6_n_0 ;
  wire \por_timer_start_val[17]_i_7_n_0 ;
  wire \por_timer_start_val[17]_i_8_n_0 ;
  wire \por_timer_start_val[17]_i_9_n_0 ;
  wire \por_timer_start_val[18]_i_10_n_0 ;
  wire \por_timer_start_val[18]_i_11_n_0 ;
  wire \por_timer_start_val[18]_i_12_n_0 ;
  wire \por_timer_start_val[18]_i_13_n_0 ;
  wire \por_timer_start_val[18]_i_14_n_0 ;
  wire \por_timer_start_val[18]_i_15_n_0 ;
  wire \por_timer_start_val[18]_i_16_n_0 ;
  wire \por_timer_start_val[18]_i_1__0_n_0 ;
  wire \por_timer_start_val[18]_i_2_n_0 ;
  wire \por_timer_start_val[18]_i_4_n_0 ;
  wire \por_timer_start_val[18]_i_5_n_0 ;
  wire \por_timer_start_val[18]_i_6_n_0 ;
  wire \por_timer_start_val[18]_i_7_n_0 ;
  wire \por_timer_start_val[18]_i_8_n_0 ;
  wire \por_timer_start_val[18]_i_9_n_0 ;
  wire \por_timer_start_val[19]_i_10__0_n_0 ;
  wire \por_timer_start_val[19]_i_11__0_n_0 ;
  wire \por_timer_start_val[19]_i_12__0_n_0 ;
  wire \por_timer_start_val[19]_i_1__0_n_0 ;
  wire \por_timer_start_val[19]_i_2_n_0 ;
  wire \por_timer_start_val[19]_i_4_n_0 ;
  wire \por_timer_start_val[19]_i_5_n_0 ;
  wire \por_timer_start_val[19]_i_6_n_0 ;
  wire \por_timer_start_val[19]_i_7_n_0 ;
  wire \por_timer_start_val[19]_i_8__0_n_0 ;
  wire \por_timer_start_val[19]_i_9__0_n_0 ;
  wire \por_timer_start_val[1]_i_1_n_0 ;
  wire \por_timer_start_val[20]_i_10_n_0 ;
  wire \por_timer_start_val[20]_i_11_n_0 ;
  wire \por_timer_start_val[20]_i_12_n_0 ;
  wire \por_timer_start_val[20]_i_13_n_0 ;
  wire \por_timer_start_val[20]_i_14_n_0 ;
  wire \por_timer_start_val[20]_i_15_n_0 ;
  wire \por_timer_start_val[20]_i_1_n_0 ;
  wire \por_timer_start_val[20]_i_2_n_0 ;
  wire \por_timer_start_val[20]_i_4_n_0 ;
  wire \por_timer_start_val[20]_i_5_n_0 ;
  wire \por_timer_start_val[20]_i_6_n_0 ;
  wire \por_timer_start_val[20]_i_7_n_0 ;
  wire \por_timer_start_val[20]_i_8_n_0 ;
  wire \por_timer_start_val[20]_i_9_n_0 ;
  wire \por_timer_start_val[21]_i_10_n_0 ;
  wire \por_timer_start_val[21]_i_1_n_0 ;
  wire \por_timer_start_val[21]_i_2_n_0 ;
  wire \por_timer_start_val[21]_i_3_n_0 ;
  wire \por_timer_start_val[21]_i_4_n_0 ;
  wire \por_timer_start_val[21]_i_5_n_0 ;
  wire \por_timer_start_val[21]_i_6_n_0 ;
  wire \por_timer_start_val[21]_i_7_n_0 ;
  wire \por_timer_start_val[21]_i_9_n_0 ;
  wire \por_timer_start_val[22]_i_10_n_0 ;
  wire \por_timer_start_val[22]_i_11_n_0 ;
  wire \por_timer_start_val[22]_i_1__0_n_0 ;
  wire \por_timer_start_val[22]_i_2_n_0 ;
  wire \por_timer_start_val[22]_i_3_n_0 ;
  wire \por_timer_start_val[22]_i_4_n_0 ;
  wire \por_timer_start_val[22]_i_5_n_0 ;
  wire \por_timer_start_val[22]_i_6_n_0 ;
  wire \por_timer_start_val[22]_i_7_n_0 ;
  wire \por_timer_start_val[22]_i_8_n_0 ;
  wire \por_timer_start_val[22]_i_9_n_0 ;
  wire \por_timer_start_val[23]_i_10_n_0 ;
  wire \por_timer_start_val[23]_i_11_n_0 ;
  wire \por_timer_start_val[23]_i_12_n_0 ;
  wire \por_timer_start_val[23]_i_1_n_0 ;
  wire \por_timer_start_val[23]_i_2_n_0 ;
  wire \por_timer_start_val[23]_i_3_n_0 ;
  wire \por_timer_start_val[23]_i_4_n_0 ;
  wire \por_timer_start_val[23]_i_5_n_0 ;
  wire \por_timer_start_val[23]_i_6_n_0 ;
  wire \por_timer_start_val[23]_i_7_n_0 ;
  wire \por_timer_start_val[23]_i_8_n_0 ;
  wire \por_timer_start_val[23]_i_9_n_0 ;
  wire \por_timer_start_val[24]_i_10_n_0 ;
  wire \por_timer_start_val[24]_i_11_n_0 ;
  wire \por_timer_start_val[24]_i_1_n_0 ;
  wire \por_timer_start_val[24]_i_2_n_0 ;
  wire \por_timer_start_val[24]_i_3_n_0 ;
  wire \por_timer_start_val[24]_i_4_n_0 ;
  wire \por_timer_start_val[24]_i_6_n_0 ;
  wire \por_timer_start_val[24]_i_7_n_0 ;
  wire \por_timer_start_val[24]_i_8_n_0 ;
  wire \por_timer_start_val[24]_i_9_n_0 ;
  wire \por_timer_start_val[25]_i_1_n_0 ;
  wire \por_timer_start_val[25]_i_2_n_0 ;
  wire \por_timer_start_val[25]_i_3_n_0 ;
  wire \por_timer_start_val[25]_i_4_n_0 ;
  wire \por_timer_start_val[25]_i_5_n_0 ;
  wire \por_timer_start_val[25]_i_6_n_0 ;
  wire \por_timer_start_val[25]_i_7_n_0 ;
  wire \por_timer_start_val[25]_i_8_n_0 ;
  wire \por_timer_start_val[25]_i_9_n_0 ;
  wire \por_timer_start_val[26]_i_1_n_0 ;
  wire [23:0]\por_timer_start_val[26]_i_2_0 ;
  wire \por_timer_start_val[26]_i_2_n_0 ;
  wire [2:0]\por_timer_start_val[26]_i_3_0 ;
  wire [2:0]\por_timer_start_val[26]_i_3_1 ;
  wire [2:0]\por_timer_start_val[26]_i_3_2 ;
  wire [2:0]\por_timer_start_val[26]_i_3_3 ;
  wire \por_timer_start_val[26]_i_3_n_0 ;
  wire \por_timer_start_val[26]_i_4_n_0 ;
  wire \por_timer_start_val[27]_i_1_n_0 ;
  wire \por_timer_start_val[28]_i_1_n_0 ;
  wire \por_timer_start_val[29]_i_1_n_0 ;
  wire \por_timer_start_val[2]_i_10_n_0 ;
  wire \por_timer_start_val[2]_i_11_n_0 ;
  wire \por_timer_start_val[2]_i_12_n_0 ;
  wire \por_timer_start_val[2]_i_13_n_0 ;
  wire \por_timer_start_val[2]_i_14_n_0 ;
  wire \por_timer_start_val[2]_i_15_n_0 ;
  wire \por_timer_start_val[2]_i_16_n_0 ;
  wire \por_timer_start_val[2]_i_1_n_0 ;
  wire \por_timer_start_val[2]_i_2_n_0 ;
  wire \por_timer_start_val[2]_i_3_n_0 ;
  wire \por_timer_start_val[2]_i_4_n_0 ;
  wire \por_timer_start_val[2]_i_5_n_0 ;
  wire \por_timer_start_val[2]_i_6_n_0 ;
  wire \por_timer_start_val[2]_i_7_n_0 ;
  wire \por_timer_start_val[2]_i_8_n_0 ;
  wire \por_timer_start_val[30]_i_1_n_0 ;
  wire \por_timer_start_val[30]_i_2_n_0 ;
  wire \por_timer_start_val[30]_i_3_n_0 ;
  wire \por_timer_start_val[30]_i_4_n_0 ;
  wire \por_timer_start_val[31]_i_1_n_0 ;
  wire \por_timer_start_val[31]_i_2_n_0 ;
  wire \por_timer_start_val[3]_i_10_n_0 ;
  wire \por_timer_start_val[3]_i_11_n_0 ;
  wire \por_timer_start_val[3]_i_12_n_0 ;
  wire \por_timer_start_val[3]_i_13_n_0 ;
  wire \por_timer_start_val[3]_i_14_n_0 ;
  wire \por_timer_start_val[3]_i_15_n_0 ;
  wire \por_timer_start_val[3]_i_16_n_0 ;
  wire \por_timer_start_val[3]_i_17_n_0 ;
  wire \por_timer_start_val[3]_i_18_n_0 ;
  wire \por_timer_start_val[3]_i_1_n_0 ;
  wire \por_timer_start_val[3]_i_2_n_0 ;
  wire \por_timer_start_val[3]_i_3_n_0 ;
  wire \por_timer_start_val[3]_i_4_n_0 ;
  wire \por_timer_start_val[3]_i_5_n_0 ;
  wire \por_timer_start_val[3]_i_6_n_0 ;
  wire \por_timer_start_val[3]_i_7_n_0 ;
  wire \por_timer_start_val[3]_i_8_n_0 ;
  wire \por_timer_start_val[3]_i_9_n_0 ;
  wire \por_timer_start_val[4]_i_10_n_0 ;
  wire \por_timer_start_val[4]_i_11_n_0 ;
  wire \por_timer_start_val[4]_i_12_n_0 ;
  wire \por_timer_start_val[4]_i_13_n_0 ;
  wire \por_timer_start_val[4]_i_14_n_0 ;
  wire \por_timer_start_val[4]_i_15_n_0 ;
  wire \por_timer_start_val[4]_i_16_n_0 ;
  wire \por_timer_start_val[4]_i_17_n_0 ;
  wire \por_timer_start_val[4]_i_18_n_0 ;
  wire \por_timer_start_val[4]_i_19_n_0 ;
  wire \por_timer_start_val[4]_i_1_n_0 ;
  wire \por_timer_start_val[4]_i_20_n_0 ;
  wire \por_timer_start_val[4]_i_21_n_0 ;
  wire \por_timer_start_val[4]_i_22_n_0 ;
  wire \por_timer_start_val[4]_i_23_n_0 ;
  wire \por_timer_start_val[4]_i_24_n_0 ;
  wire \por_timer_start_val[4]_i_25_n_0 ;
  wire \por_timer_start_val[4]_i_26_n_0 ;
  wire \por_timer_start_val[4]_i_27_n_0 ;
  wire \por_timer_start_val[4]_i_28_n_0 ;
  wire \por_timer_start_val[4]_i_2_n_0 ;
  wire \por_timer_start_val[4]_i_3_n_0 ;
  wire \por_timer_start_val[4]_i_4_n_0 ;
  wire \por_timer_start_val[4]_i_5_n_0 ;
  wire \por_timer_start_val[4]_i_6_n_0 ;
  wire \por_timer_start_val[4]_i_7_n_0 ;
  wire \por_timer_start_val[4]_i_8_n_0 ;
  wire \por_timer_start_val[4]_i_9_n_0 ;
  wire \por_timer_start_val[5]_i_10_n_0 ;
  wire \por_timer_start_val[5]_i_11_n_0 ;
  wire \por_timer_start_val[5]_i_12_n_0 ;
  wire \por_timer_start_val[5]_i_13_n_0 ;
  wire \por_timer_start_val[5]_i_14_n_0 ;
  wire \por_timer_start_val[5]_i_1_n_0 ;
  wire \por_timer_start_val[5]_i_2_n_0 ;
  wire \por_timer_start_val[5]_i_3_n_0 ;
  wire \por_timer_start_val[5]_i_4_n_0 ;
  wire \por_timer_start_val[5]_i_5_n_0 ;
  wire \por_timer_start_val[5]_i_6_n_0 ;
  wire \por_timer_start_val[5]_i_7_n_0 ;
  wire \por_timer_start_val[5]_i_8_n_0 ;
  wire \por_timer_start_val[5]_i_9_n_0 ;
  wire \por_timer_start_val[6]_i_10_n_0 ;
  wire \por_timer_start_val[6]_i_11_n_0 ;
  wire \por_timer_start_val[6]_i_12_n_0 ;
  wire \por_timer_start_val[6]_i_13_n_0 ;
  wire \por_timer_start_val[6]_i_14_n_0 ;
  wire \por_timer_start_val[6]_i_15_n_0 ;
  wire \por_timer_start_val[6]_i_16_n_0 ;
  wire \por_timer_start_val[6]_i_17_n_0 ;
  wire \por_timer_start_val[6]_i_18_n_0 ;
  wire \por_timer_start_val[6]_i_1__0_n_0 ;
  wire \por_timer_start_val[6]_i_2_n_0 ;
  wire \por_timer_start_val[6]_i_3_n_0 ;
  wire \por_timer_start_val[6]_i_4_n_0 ;
  wire \por_timer_start_val[6]_i_5_n_0 ;
  wire \por_timer_start_val[6]_i_6_n_0 ;
  wire \por_timer_start_val[6]_i_7_n_0 ;
  wire \por_timer_start_val[6]_i_8_n_0 ;
  wire \por_timer_start_val[6]_i_9_n_0 ;
  wire \por_timer_start_val[7]_i_1_n_0 ;
  wire \por_timer_start_val[7]_i_2_n_0 ;
  wire \por_timer_start_val[7]_i_3_n_0 ;
  wire \por_timer_start_val[7]_i_4_n_0 ;
  wire \por_timer_start_val[7]_i_5_n_0 ;
  wire \por_timer_start_val[7]_i_6_n_0 ;
  wire \por_timer_start_val[7]_i_7_n_0 ;
  wire \por_timer_start_val[7]_i_8_n_0 ;
  wire \por_timer_start_val[7]_i_9_n_0 ;
  wire \por_timer_start_val[8]_i_10_n_0 ;
  wire \por_timer_start_val[8]_i_11_n_0 ;
  wire \por_timer_start_val[8]_i_12_n_0 ;
  wire \por_timer_start_val[8]_i_13_n_0 ;
  wire \por_timer_start_val[8]_i_1_n_0 ;
  wire \por_timer_start_val[8]_i_2_n_0 ;
  wire \por_timer_start_val[8]_i_3_n_0 ;
  wire \por_timer_start_val[8]_i_4_n_0 ;
  wire \por_timer_start_val[8]_i_5_n_0 ;
  wire \por_timer_start_val[8]_i_6_n_0 ;
  wire \por_timer_start_val[8]_i_7_n_0 ;
  wire \por_timer_start_val[8]_i_8_n_0 ;
  wire \por_timer_start_val[8]_i_9_n_0 ;
  wire \por_timer_start_val[9]_i_10_n_0 ;
  wire \por_timer_start_val[9]_i_11_n_0 ;
  wire \por_timer_start_val[9]_i_12_n_0 ;
  wire \por_timer_start_val[9]_i_13_n_0 ;
  wire \por_timer_start_val[9]_i_1__0_n_0 ;
  wire \por_timer_start_val[9]_i_2_n_0 ;
  wire \por_timer_start_val[9]_i_3_n_0 ;
  wire \por_timer_start_val[9]_i_4_n_0 ;
  wire \por_timer_start_val[9]_i_5_n_0 ;
  wire \por_timer_start_val[9]_i_6_n_0 ;
  wire \por_timer_start_val[9]_i_7_n_0 ;
  wire \por_timer_start_val[9]_i_8_n_0 ;
  wire \por_timer_start_val[9]_i_9_n_0 ;
  wire [15:0]\por_timer_start_val_reg[15]_0 ;
  wire [2:0]\por_timer_start_val_reg[25]_0 ;
  wire [29:0]\por_timer_start_val_reg[31]_0 ;
  wire power_ok_r;
  wire power_ok_r_reg_0;
  wire powerup_state_r;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[4] ;
  wire \rdata_reg_n_0_[5] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[7] ;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire \restart_fg[0]_i_1_n_0 ;
  wire \restart_fg[0]_i_2_n_0 ;
  wire \restart_fg[1]_i_1_n_0 ;
  wire \restart_fg[1]_i_2_n_0 ;
  wire \restart_fg[2]_i_1_n_0 ;
  wire \restart_fg[2]_i_2_n_0 ;
  wire \restart_fg[3]_i_1_n_0 ;
  wire \restart_fg[3]_i_2_n_0 ;
  wire \restart_fg[4]_i_1_n_0 ;
  wire \restart_fg[4]_i_2_n_0 ;
  wire \restart_fg[5]_i_1_n_0 ;
  wire \restart_fg[5]_i_2_n_0 ;
  wire \restart_fg[6]_i_1_n_0 ;
  wire \restart_fg[6]_i_2_n_0 ;
  wire \restart_fg[7]_i_1_n_0 ;
  wire \restart_fg[7]_i_2_n_0 ;
  wire \restart_fg[7]_i_3_n_0 ;
  wire \restart_fg[7]_i_4_n_0 ;
  wire \restart_fg[7]_i_5_n_0 ;
  wire \restart_fg[7]_i_6_n_0 ;
  wire \restart_fg[7]_i_7_n_0 ;
  wire \restart_fg[7]_i_8_n_0 ;
  wire \restart_fg[7]_i_9_n_0 ;
  wire \restart_fg_reg_n_0_[4] ;
  wire \restart_fg_reg_n_0_[5] ;
  wire \restart_fg_reg_n_0_[6] ;
  wire \restart_fg_reg_n_0_[7] ;
  wire [2:0]rx0_u_adc;
  wire [3:0]rx0_u_adc_0;
  wire rx0_u_adc_1;
  wire rx0_u_adc_i_101_0;
  wire rx0_u_adc_i_101_1;
  wire rx0_u_adc_i_108_n_0;
  wire rx0_u_adc_i_109_n_0;
  wire rx0_u_adc_i_110_n_0;
  wire rx0_u_adc_i_111_0;
  wire rx0_u_adc_i_111_1;
  wire rx0_u_adc_i_111_n_0;
  wire rx0_u_adc_i_116_n_0;
  wire rx0_u_adc_i_117_n_0;
  wire [12:0]rx0_u_adc_i_118_0;
  wire [15:0]rx0_u_adc_i_118_1;
  wire [15:0]rx0_u_adc_i_118_2;
  wire rx0_u_adc_i_118_n_0;
  wire rx0_u_adc_i_119_n_0;
  wire rx0_u_adc_i_120_n_0;
  wire rx0_u_adc_i_121_n_0;
  wire rx0_u_adc_i_122_0;
  wire rx0_u_adc_i_122_n_0;
  wire rx0_u_adc_i_123_n_0;
  wire rx0_u_adc_i_124_n_0;
  wire rx0_u_adc_i_125_n_0;
  wire rx0_u_adc_i_126_n_0;
  wire rx0_u_adc_i_127_n_0;
  wire rx0_u_adc_i_128_0;
  wire rx0_u_adc_i_128_n_0;
  wire rx0_u_adc_i_129_n_0;
  wire rx0_u_adc_i_130_n_0;
  wire rx0_u_adc_i_131_0;
  wire rx0_u_adc_i_131_1;
  wire rx0_u_adc_i_131_n_0;
  wire rx0_u_adc_i_132_n_0;
  wire rx0_u_adc_i_133_n_0;
  wire rx0_u_adc_i_134_n_0;
  wire rx0_u_adc_i_135_n_0;
  wire rx0_u_adc_i_136_n_0;
  wire rx0_u_adc_i_137_n_0;
  wire rx0_u_adc_i_138_n_0;
  wire rx0_u_adc_i_139_n_0;
  wire rx0_u_adc_i_140_0;
  wire rx0_u_adc_i_140_n_0;
  wire rx0_u_adc_i_141_n_0;
  wire rx0_u_adc_i_142_n_0;
  wire rx0_u_adc_i_143_n_0;
  wire rx0_u_adc_i_144_n_0;
  wire rx0_u_adc_i_145_n_0;
  wire rx0_u_adc_i_146_n_0;
  wire rx0_u_adc_i_147_n_0;
  wire rx0_u_adc_i_148_n_0;
  wire rx0_u_adc_i_149_n_0;
  wire rx0_u_adc_i_152_n_0;
  wire rx0_u_adc_i_153_n_0;
  wire rx0_u_adc_i_154_n_0;
  wire rx0_u_adc_i_155_n_0;
  wire rx0_u_adc_i_157_n_0;
  wire rx0_u_adc_i_158_n_0;
  wire rx0_u_adc_i_159_n_0;
  wire rx0_u_adc_i_160_n_0;
  wire rx0_u_adc_i_161_n_0;
  wire rx0_u_adc_i_162_n_0;
  wire rx0_u_adc_i_164_n_0;
  wire rx0_u_adc_i_165_n_0;
  wire rx0_u_adc_i_166_n_0;
  wire rx0_u_adc_i_168_n_0;
  wire rx0_u_adc_i_169_n_0;
  wire rx0_u_adc_i_170_n_0;
  wire rx0_u_adc_i_171_n_0;
  wire rx0_u_adc_i_172_n_0;
  wire rx0_u_adc_i_173_n_0;
  wire rx0_u_adc_i_174_n_0;
  wire rx0_u_adc_i_175_n_0;
  wire rx0_u_adc_i_176_n_0;
  wire rx0_u_adc_i_177_n_0;
  wire rx0_u_adc_i_178_n_0;
  wire rx0_u_adc_i_180_n_0;
  wire rx0_u_adc_i_183_n_0;
  wire rx0_u_adc_i_185_n_0;
  wire rx0_u_adc_i_57_n_0;
  wire s_axi_aclk;
  wire sm_reset_pulse0;
  wire sm_reset_r;
  wire src_in;
  wire status_gnt_r;
  wire status_sm_state;
  wire [2:1]status_sm_state__0;
  wire [2:0]status_sm_state__1;
  wire \status_timer_count[0]_i_10_n_0 ;
  wire \status_timer_count[0]_i_11_n_0 ;
  wire \status_timer_count[0]_i_12_n_0 ;
  wire \status_timer_count[0]_i_13_n_0 ;
  wire \status_timer_count[0]_i_14_n_0 ;
  wire \status_timer_count[0]_i_15_n_0 ;
  wire \status_timer_count[0]_i_16_n_0 ;
  wire \status_timer_count[0]_i_17_n_0 ;
  wire \status_timer_count[0]_i_18_n_0 ;
  wire \status_timer_count[0]_i_19_n_0 ;
  wire \status_timer_count[0]_i_1_n_0 ;
  wire \status_timer_count[0]_i_20_n_0 ;
  wire \status_timer_count[0]_i_21_n_0 ;
  wire \status_timer_count[0]_i_22_n_0 ;
  wire \status_timer_count[0]_i_23_n_0 ;
  wire \status_timer_count[0]_i_3_n_0 ;
  wire \status_timer_count[0]_i_4_n_0 ;
  wire \status_timer_count[0]_i_5_n_0 ;
  wire \status_timer_count[0]_i_6_n_0 ;
  wire \status_timer_count[0]_i_7_n_0 ;
  wire \status_timer_count[0]_i_8_n_0 ;
  wire \status_timer_count[0]_i_9_n_0 ;
  wire \status_timer_count[16]_i_10_n_0 ;
  wire \status_timer_count[16]_i_11_n_0 ;
  wire \status_timer_count[16]_i_12_n_0 ;
  wire \status_timer_count[16]_i_13_n_0 ;
  wire \status_timer_count[16]_i_14_n_0 ;
  wire \status_timer_count[16]_i_15_n_0 ;
  wire \status_timer_count[16]_i_16_n_0 ;
  wire \status_timer_count[16]_i_2_n_0 ;
  wire \status_timer_count[16]_i_3_n_0 ;
  wire \status_timer_count[16]_i_4_n_0 ;
  wire \status_timer_count[16]_i_5_n_0 ;
  wire \status_timer_count[16]_i_6_n_0 ;
  wire \status_timer_count[16]_i_7_n_0 ;
  wire \status_timer_count[16]_i_8_n_0 ;
  wire \status_timer_count[16]_i_9_n_0 ;
  wire \status_timer_count[8]_i_10_n_0 ;
  wire \status_timer_count[8]_i_11_n_0 ;
  wire \status_timer_count[8]_i_12_n_0 ;
  wire \status_timer_count[8]_i_13_n_0 ;
  wire \status_timer_count[8]_i_14_n_0 ;
  wire \status_timer_count[8]_i_15_n_0 ;
  wire \status_timer_count[8]_i_16_n_0 ;
  wire \status_timer_count[8]_i_17_n_0 ;
  wire \status_timer_count[8]_i_2_n_0 ;
  wire \status_timer_count[8]_i_3_n_0 ;
  wire \status_timer_count[8]_i_4_n_0 ;
  wire \status_timer_count[8]_i_5_n_0 ;
  wire \status_timer_count[8]_i_6_n_0 ;
  wire \status_timer_count[8]_i_7_n_0 ;
  wire \status_timer_count[8]_i_8_n_0 ;
  wire \status_timer_count[8]_i_9_n_0 ;
  wire [23:0]status_timer_count_reg;
  wire \status_timer_count_reg[0]_i_2_n_0 ;
  wire \status_timer_count_reg[0]_i_2_n_1 ;
  wire \status_timer_count_reg[0]_i_2_n_10 ;
  wire \status_timer_count_reg[0]_i_2_n_11 ;
  wire \status_timer_count_reg[0]_i_2_n_12 ;
  wire \status_timer_count_reg[0]_i_2_n_13 ;
  wire \status_timer_count_reg[0]_i_2_n_14 ;
  wire \status_timer_count_reg[0]_i_2_n_15 ;
  wire \status_timer_count_reg[0]_i_2_n_2 ;
  wire \status_timer_count_reg[0]_i_2_n_3 ;
  wire \status_timer_count_reg[0]_i_2_n_4 ;
  wire \status_timer_count_reg[0]_i_2_n_5 ;
  wire \status_timer_count_reg[0]_i_2_n_6 ;
  wire \status_timer_count_reg[0]_i_2_n_7 ;
  wire \status_timer_count_reg[0]_i_2_n_8 ;
  wire \status_timer_count_reg[0]_i_2_n_9 ;
  wire \status_timer_count_reg[16]_i_1_n_1 ;
  wire \status_timer_count_reg[16]_i_1_n_10 ;
  wire \status_timer_count_reg[16]_i_1_n_11 ;
  wire \status_timer_count_reg[16]_i_1_n_12 ;
  wire \status_timer_count_reg[16]_i_1_n_13 ;
  wire \status_timer_count_reg[16]_i_1_n_14 ;
  wire \status_timer_count_reg[16]_i_1_n_15 ;
  wire \status_timer_count_reg[16]_i_1_n_2 ;
  wire \status_timer_count_reg[16]_i_1_n_3 ;
  wire \status_timer_count_reg[16]_i_1_n_4 ;
  wire \status_timer_count_reg[16]_i_1_n_5 ;
  wire \status_timer_count_reg[16]_i_1_n_6 ;
  wire \status_timer_count_reg[16]_i_1_n_7 ;
  wire \status_timer_count_reg[16]_i_1_n_8 ;
  wire \status_timer_count_reg[16]_i_1_n_9 ;
  wire \status_timer_count_reg[8]_i_1_n_0 ;
  wire \status_timer_count_reg[8]_i_1_n_1 ;
  wire \status_timer_count_reg[8]_i_1_n_10 ;
  wire \status_timer_count_reg[8]_i_1_n_11 ;
  wire \status_timer_count_reg[8]_i_1_n_12 ;
  wire \status_timer_count_reg[8]_i_1_n_13 ;
  wire \status_timer_count_reg[8]_i_1_n_14 ;
  wire \status_timer_count_reg[8]_i_1_n_15 ;
  wire \status_timer_count_reg[8]_i_1_n_2 ;
  wire \status_timer_count_reg[8]_i_1_n_3 ;
  wire \status_timer_count_reg[8]_i_1_n_4 ;
  wire \status_timer_count_reg[8]_i_1_n_5 ;
  wire \status_timer_count_reg[8]_i_1_n_6 ;
  wire \status_timer_count_reg[8]_i_1_n_7 ;
  wire \status_timer_count_reg[8]_i_1_n_8 ;
  wire \status_timer_count_reg[8]_i_1_n_9 ;
  wire \syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[0]_0 ;
  wire \syncstages_ff_reg[0]_1 ;
  wire \syncstages_ff_reg[3] ;
  wire [2:0]trim_code;
  wire wait_event_i_10_n_0;
  wire wait_event_i_1_n_0;
  wire wait_event_i_2_n_0;
  wire wait_event_i_3_0;
  wire wait_event_i_3_n_0;
  wire wait_event_i_4_n_0;
  wire wait_event_i_6_n_0;
  wire wait_event_i_7_n_0;
  wire wait_event_i_9_n_0;
  wire wait_event_reg_i_5_n_0;
  wire wait_event_reg_n_0;
  wire [7:7]\NLW_por_timer_count_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \FSM_sequential_bgt_sm_state[4]_i_1 
       (.I0(p_47_in[0]),
        .I1(p_47_in[1]),
        .I2(adc0_reset_i),
        .I3(power_ok_r_reg_0),
        .I4(adc0_sm_reset_i_0),
        .O(adc0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h5544444455454545)) 
    \FSM_sequential_fsm_cs[0]_i_3 
       (.I0(por_req_reg_0),
        .I1(adc_bgt_req),
        .I2(bank10_write),
        .I3(\FSM_sequential_fsm_cs[0]_i_2 [1]),
        .I4(\FSM_sequential_fsm_cs[0]_i_2 [2]),
        .I5(bank10_read),
        .O(por_req_reg_2));
  LUT6 #(
    .INIT(64'hFF00FF000000FFF1)) 
    \FSM_sequential_fsm_cs[1]_i_4 
       (.I0(adc0_status_req),
        .I1(por_req_reg_0),
        .I2(\FSM_sequential_fsm_cs[1]_i_2_0 ),
        .I3(drp_req_adc0),
        .I4(dummy_read_req),
        .I5(\FSM_sequential_fsm_cs[1]_i_2 [1]),
        .O(\pll_state_machine.status_req_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \FSM_sequential_fsm_cs[2]_i_3 
       (.I0(por_req_reg_0),
        .I1(adc_bgt_req),
        .I2(adc0_status_req),
        .I3(adc0_drp_req),
        .I4(\FSM_sequential_fsm_cs_reg[2] ),
        .O(por_req_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(status_sm_state__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(status_sm_state__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_1 
       (.I0(\const_operation_reg[0]_0 ),
        .I1(\const_operation_reg[0]_1 ),
        .O(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F004C00)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_2 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(status_sm_state__0[1]),
        .I3(status_sm_state__0[2]),
        .I4(adc0_drprdy_status),
        .I5(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0 ),
        .O(status_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(status_sm_state__0[2]),
        .O(status_sm_state__1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4 
       (.I0(\status_timer_count[0]_i_3_n_0 ),
        .I1(status_timer_count_reg[0]),
        .I2(status_timer_count_reg[10]),
        .I3(status_timer_count_reg[9]),
        .I4(status_timer_count_reg[11]),
        .I5(status_timer_count_reg[8]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4FF04F)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5 
       (.I0(status_gnt_r),
        .I1(adc0_status_gnt),
        .I2(status_sm_state__0[1]),
        .I3(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I4(adc0_tile_config_done),
        .I5(status_sm_state__0[2]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[0]),
        .Q(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[1]),
        .Q(status_sm_state__0[1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[2]),
        .Q(status_sm_state__0[2]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFEFEFEFEFE00FEFE)) 
    \FSM_sequential_por_sm_state[0]_i_1 
       (.I0(\FSM_sequential_por_sm_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_por_sm_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_por_sm_state[0]_i_4_n_0 ),
        .I3(\FSM_sequential_por_sm_state[2]_i_4_n_0 ),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_por_sm_state[0]_i_2 
       (.I0(por_sm_state__0[0]),
        .I1(clear_interrupt_i_2_n_0),
        .I2(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0A300F0F0F000)) 
    \FSM_sequential_por_sm_state[0]_i_3 
       (.I0(\FSM_sequential_por_sm_state[0]_i_5_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000004F44FFFF)) 
    \FSM_sequential_por_sm_state[0]_i_4 
       (.I0(\FSM_sequential_por_sm_state[2]_i_6_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(mem_data_adc0[26]),
        .I3(mem_data_adc0[27]),
        .I4(por_sm_state__0[0]),
        .I5(\FSM_sequential_por_sm_state[0]_i_6_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \FSM_sequential_por_sm_state[0]_i_5 
       (.I0(\FSM_sequential_por_sm_state[0]_i_7_n_0 ),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[21]),
        .I3(mem_data_adc0[16]),
        .I4(\pll_temperature[1]_i_4_n_0 ),
        .I5(mem_data_adc0[25]),
        .O(\FSM_sequential_por_sm_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_por_sm_state[0]_i_6 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_por_sm_state[0]_i_7 
       (.I0(mem_data_adc0[19]),
        .I1(mem_data_adc0[17]),
        .I2(mem_data_adc0[22]),
        .I3(mem_data_adc0[20]),
        .O(\FSM_sequential_por_sm_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040404)) 
    \FSM_sequential_por_sm_state[1]_i_1 
       (.I0(clear_interrupt),
        .I1(por_sm_state__0[1]),
        .I2(\FSM_sequential_por_sm_state[1]_i_3_n_0 ),
        .I3(\FSM_sequential_por_sm_state[1]_i_4_n_0 ),
        .I4(\FSM_sequential_por_sm_state[1]_i_5__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_por_sm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFFFF)) 
    \FSM_sequential_por_sm_state[1]_i_10 
       (.I0(\FSM_sequential_por_sm_state[3]_i_8_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(cleared_reg_n_0),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[1]),
        .O(\FSM_sequential_por_sm_state[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_por_sm_state[1]_i_2 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(clear_interrupt_i_2_n_0),
        .O(clear_interrupt));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_por_sm_state[1]_i_3 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_sequential_por_sm_state[1]_i_4 
       (.I0(\mem_data_adc0_reg[31] ),
        .I1(\mem_data_adc0_reg[30]_1 ),
        .I2(\FSM_sequential_por_sm_state[1]_i_7_n_0 ),
        .I3(\mem_data_adc0_reg[29]_0 ),
        .I4(\mem_data_adc0_reg[32]_0 ),
        .O(\FSM_sequential_por_sm_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_por_sm_state[1]_i_5__0 
       (.I0(por_sm_state__0[2]),
        .I1(cleared_reg_n_0),
        .I2(adc0_sm_reset_i_0),
        .O(\FSM_sequential_por_sm_state[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F070F0F0F000F)) 
    \FSM_sequential_por_sm_state[1]_i_6 
       (.I0(por_sm_state__0[0]),
        .I1(\FSM_sequential_por_sm_state[2]_i_6_n_0 ),
        .I2(\FSM_sequential_por_sm_state[1]_i_8_n_0 ),
        .I3(\FSM_sequential_por_sm_state[1]_i_9_n_0 ),
        .I4(por_sm_state__0[2]),
        .I5(cleared_reg_n_0),
        .O(\FSM_sequential_por_sm_state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \FSM_sequential_por_sm_state[1]_i_7 
       (.I0(\FSM_sequential_por_sm_state[2]_i_2_0 [0]),
        .I1(\FSM_sequential_por_sm_state[2]_i_2_0 [2]),
        .I2(\FSM_sequential_por_sm_state[1]_i_4_0 ),
        .I3(\FSM_sequential_por_sm_state[2]_i_2_0 [1]),
        .I4(\FSM_sequential_por_sm_state[2]_i_2_0 [3]),
        .O(\FSM_sequential_por_sm_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A8AAAAA8A)) 
    \FSM_sequential_por_sm_state[1]_i_8 
       (.I0(\FSM_sequential_por_sm_state[1]_i_10_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[2]),
        .I5(adc0_sm_reset_i_0),
        .O(\FSM_sequential_por_sm_state[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_por_sm_state[1]_i_9 
       (.I0(mem_data_adc0[26]),
        .I1(mem_data_adc0[27]),
        .O(\FSM_sequential_por_sm_state[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \FSM_sequential_por_sm_state[2]_i_1 
       (.I0(\FSM_sequential_por_sm_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_por_sm_state[2]_i_3_n_0 ),
        .I2(\FSM_sequential_por_sm_state[2]_i_4_n_0 ),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_por_sm_state[2]_i_10 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \FSM_sequential_por_sm_state[2]_i_2 
       (.I0(\FSM_sequential_por_sm_state[2]_i_5_n_0 ),
        .I1(\FSM_sequential_por_sm_state[2]_i_6_n_0 ),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(adc0_sm_reset_i_0),
        .I5(\FSM_sequential_por_sm_state[3]_i_3_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CC7FCC4F)) 
    \FSM_sequential_por_sm_state[2]_i_3 
       (.I0(\FSM_sequential_por_sm_state[3]_i_6_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .I4(clear_interrupt_i_2_n_0),
        .I5(\FSM_sequential_por_sm_state[2]_i_7_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \FSM_sequential_por_sm_state[2]_i_4 
       (.I0(\cal_enables[3]_i_4_n_0 ),
        .I1(por_sm_state__0[1]),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[24]),
        .I4(mem_data_adc0[25]),
        .O(\FSM_sequential_por_sm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \FSM_sequential_por_sm_state[2]_i_5 
       (.I0(\restart_fg[7]_i_3_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(mem_data_adc0[26]),
        .I3(mem_data_adc0[27]),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FF0F)) 
    \FSM_sequential_por_sm_state[2]_i_6 
       (.I0(mem_data_adc0[30]),
        .I1(\FSM_sequential_por_sm_state[2]_i_2_0 [2]),
        .I2(mem_data_adc0[31]),
        .I3(\FSM_sequential_por_sm_state[2]_i_2_0 [3]),
        .I4(\FSM_sequential_por_sm_state[2]_i_8_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFD0FFD0FF)) 
    \FSM_sequential_por_sm_state[2]_i_7 
       (.I0(\mem_data_adc0_reg[22] ),
        .I1(\FSM_sequential_por_sm_state[2]_i_9_n_0 ),
        .I2(\FSM_sequential_por_sm_state[1]_i_3_n_0 ),
        .I3(por_sm_state__0[1]),
        .I4(\FSM_sequential_por_sm_state[2]_i_10_n_0 ),
        .I5(\FSM_sequential_por_sm_state[1]_i_5__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB0FBB0FBFFFFB0FB)) 
    \FSM_sequential_por_sm_state[2]_i_8 
       (.I0(mem_data_adc0[28]),
        .I1(\FSM_sequential_por_sm_state[2]_i_2_0 [0]),
        .I2(mem_data_adc0[29]),
        .I3(\FSM_sequential_por_sm_state[2]_i_2_0 [1]),
        .I4(mem_data_adc0[30]),
        .I5(\FSM_sequential_por_sm_state[2]_i_2_0 [2]),
        .O(\FSM_sequential_por_sm_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \FSM_sequential_por_sm_state[2]_i_9 
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[20]),
        .I2(mem_data_adc0[21]),
        .I3(mem_data_adc0[17]),
        .I4(mem_data_adc0[18]),
        .I5(mem_data_adc0[19]),
        .O(\FSM_sequential_por_sm_state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54550000)) 
    \FSM_sequential_por_sm_state[3]_i_1 
       (.I0(por_sm_state__0[3]),
        .I1(wait_event_reg_n_0),
        .I2(adc0_sm_reset_i_0),
        .I3(\FSM_sequential_por_sm_state[3]_i_3_n_0 ),
        .I4(\FSM_sequential_por_sm_state[3]_i_4__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[3]_i_5_n_0 ),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h3FF0800C)) 
    \FSM_sequential_por_sm_state[3]_i_2 
       (.I0(\FSM_sequential_por_sm_state[3]_i_6_n_0 ),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_por_sm_state[3]_i_3 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[1]),
        .O(\FSM_sequential_por_sm_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF02FFF2FFFFFFFF)) 
    \FSM_sequential_por_sm_state[3]_i_4__0 
       (.I0(adc0_por_gnt),
        .I1(por_gnt_r),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[2]),
        .I4(done_i_2_n_0),
        .I5(por_sm_state__0[1]),
        .O(\FSM_sequential_por_sm_state[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \FSM_sequential_por_sm_state[3]_i_5 
       (.I0(\FSM_sequential_por_sm_state[3]_i_7__0_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(p_0_in),
        .I3(\FSM_sequential_por_sm_state_reg[0]_0 ),
        .I4(\FSM_sequential_por_sm_state[3]_i_8_n_0 ),
        .I5(\FSM_sequential_por_sm_state[3]_i_9_n_0 ),
        .O(\FSM_sequential_por_sm_state[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_por_sm_state[3]_i_6 
       (.I0(rx0_u_adc_0[3]),
        .I1(rx0_u_adc_0[0]),
        .I2(rx0_u_adc_0[2]),
        .I3(rx0_u_adc_0[1]),
        .O(\FSM_sequential_por_sm_state[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_por_sm_state[3]_i_7__0 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[1]),
        .O(\FSM_sequential_por_sm_state[3]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_por_sm_state[3]_i_8 
       (.I0(\FSM_sequential_por_sm_state[2]_i_2_0 [0]),
        .I1(\FSM_sequential_por_sm_state[2]_i_2_0 [2]),
        .I2(\FSM_sequential_por_sm_state[2]_i_2_0 [1]),
        .I3(\FSM_sequential_por_sm_state[2]_i_2_0 [3]),
        .O(\FSM_sequential_por_sm_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000888FFFFFF00AA)) 
    \FSM_sequential_por_sm_state[3]_i_9 
       (.I0(adc0_drprdy_por),
        .I1(por_sm_state__0[3]),
        .I2(drprdy_por_r),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "memory_delay:0000,op_decode:0001,find_start_stage:0110,wait_for_event:0101,wait_for_write_rdy:1000,decode_event:0100,write_drp:1001,wait_for_config:1010,idle:0111,wait_for_dummy_read_rdy:1101,wait_for_read_rdy:1011,read_drp:1110,dummy_read_drp:1100,finish:0011,request_drp:0010" *) 
  FDSE \FSM_sequential_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[0]_i_1_n_0 ),
        .Q(por_sm_state__0[0]),
        .S(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0000,op_decode:0001,find_start_stage:0110,wait_for_event:0101,wait_for_write_rdy:1000,decode_event:0100,write_drp:1001,wait_for_config:1010,idle:0111,wait_for_dummy_read_rdy:1101,wait_for_read_rdy:1011,read_drp:1110,dummy_read_drp:1100,finish:0011,request_drp:0010" *) 
  FDSE \FSM_sequential_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[1]_i_1_n_0 ),
        .Q(por_sm_state__0[1]),
        .S(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0000,op_decode:0001,find_start_stage:0110,wait_for_event:0101,wait_for_write_rdy:1000,decode_event:0100,write_drp:1001,wait_for_config:1010,idle:0111,wait_for_dummy_read_rdy:1101,wait_for_read_rdy:1011,read_drp:1110,dummy_read_drp:1100,finish:0011,request_drp:0010" *) 
  FDSE \FSM_sequential_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[2]_i_1_n_0 ),
        .Q(por_sm_state__0[2]),
        .S(adc0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0000,op_decode:0001,find_start_stage:0110,wait_for_event:0101,wait_for_write_rdy:1000,decode_event:0100,write_drp:1001,wait_for_config:1010,idle:0111,wait_for_dummy_read_rdy:1101,wait_for_read_rdy:1011,read_drp:1110,dummy_read_drp:1100,finish:0011,request_drp:0010" *) 
  FDRE \FSM_sequential_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[3]_i_2_n_0 ),
        .Q(por_sm_state__0[3]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \adc0_clk_distr_ctrl[15]_i_1 
       (.I0(\adc0_clk_network_ctrl1[15]_i_2_n_0 ),
        .I1(\adc0_clk_network_ctrl1_reg[2] [1]),
        .I2(\adc0_clk_network_ctrl1_reg[2] [4]),
        .I3(\adc0_clk_network_ctrl1_reg[2] [5]),
        .I4(\adc0_clk_network_ctrl1_reg[2] [3]),
        .I5(\adc0_clk_network_ctrl1_reg[2] [2]),
        .O(\drp_addr_reg[1] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \adc0_clk_network_ctrl1[15]_i_1 
       (.I0(\adc0_clk_network_ctrl1[15]_i_2_n_0 ),
        .I1(\adc0_clk_network_ctrl1_reg[2] [3]),
        .I2(\adc0_clk_network_ctrl1_reg[2] [1]),
        .I3(\adc0_clk_network_ctrl1_reg[2] [5]),
        .I4(\adc0_clk_network_ctrl1_reg[2] [4]),
        .I5(\adc0_clk_network_ctrl1_reg[2] [2]),
        .O(\drp_addr_reg[3] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \adc0_clk_network_ctrl1[15]_i_2 
       (.I0(\adc0_clk_network_ctrl1_reg[2] [8]),
        .I1(\adc0_clk_network_ctrl1_reg[2] [6]),
        .I2(\adc0_clk_network_ctrl1_reg[2]_0 ),
        .I3(\adc0_clk_network_ctrl1_reg[2] [7]),
        .I4(\adc0_clk_network_ctrl1_reg[2] [0]),
        .I5(\adc0_pll_refdiv[6]_i_3_n_0 ),
        .O(\adc0_clk_network_ctrl1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \adc0_pll_divider0[15]_i_1 
       (.I0(\adc0_clk_network_ctrl1[15]_i_2_n_0 ),
        .I1(\adc0_clk_network_ctrl1_reg[2] [5]),
        .I2(\adc0_clk_network_ctrl1_reg[2] [1]),
        .I3(\adc0_clk_network_ctrl1_reg[2] [3]),
        .I4(\adc0_clk_network_ctrl1_reg[2] [4]),
        .I5(\adc0_clk_network_ctrl1_reg[2] [2]),
        .O(E));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \adc0_pll_refdiv[6]_i_1 
       (.I0(adc0_pll_refdiv),
        .I1(\adc0_pll_refdiv_reg[6]_0 ),
        .I2(\adc0_pll_refdiv[6]_i_3_n_0 ),
        .I3(\adc0_pll_refdiv_reg[6]_1 ),
        .I4(p_0_in),
        .O(\adc0_pll_refdiv_reg[6] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \adc0_pll_refdiv[6]_i_3 
       (.I0(\adc0_pll_refdiv_reg[6]_2 ),
        .I1(\mem_data_adc0_reg[31] ),
        .I2(\FSM_sequential_fsm_cs[0]_i_2 [0]),
        .I3(\mem_data_adc0_reg[29]_0 ),
        .I4(bank10_write),
        .O(\adc0_pll_refdiv[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    adc0_powerup_state_out_i_2
       (.I0(\mem_data_adc0_reg[32]_0 ),
        .I1(\mem_data_adc0_reg[31] ),
        .I2(dest_out),
        .I3(\mem_data_adc0_reg[30]_1 ),
        .I4(\mem_data_adc0_reg[29]_0 ),
        .I5(adc0_powerup_state_irq),
        .O(\syncstages_ff_reg[3] ));
  LUT4 #(
    .INIT(16'hF040)) 
    adc0_status_0_falling_edge_seen_i_1
       (.I0(adc0_status_sync),
        .I1(adc0_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2_n_0),
        .I3(adc0_status_0_falling_edge_seen_reg_n_0),
        .O(adc0_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc0_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc0_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    adc0_status_0_r_i_1
       (.I0(adc0_status_sync),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .O(adc0_status_0_r));
  FDRE adc0_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_r),
        .Q(adc0_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc1_status_0_falling_edge_seen_i_1
       (.I0(adc1_status_sync),
        .I1(adc1_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2_n_0),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .O(adc1_status_0_falling_edge_seen_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    adc1_status_0_falling_edge_seen_i_2
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[2]),
        .O(adc1_status_0_falling_edge_seen_i_2_n_0));
  FDRE adc1_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc1_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    adc1_status_0_r_i_1
       (.I0(adc1_status_sync),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .O(adc1_status_0_r));
  FDRE adc1_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_r),
        .Q(adc1_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc2_status_0_falling_edge_seen_i_1
       (.I0(adc2_status_sync),
        .I1(adc2_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2_n_0),
        .I3(adc2_status_0_falling_edge_seen_reg_n_0),
        .O(adc2_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc2_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc2_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    adc2_status_0_r_i_1
       (.I0(adc2_status_sync),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .O(adc2_status_0_r));
  FDRE adc2_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_r),
        .Q(adc2_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc3_status_0_falling_edge_seen_i_1
       (.I0(adc3_status_sync),
        .I1(adc3_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2_n_0),
        .I3(adc3_status_0_falling_edge_seen_reg_n_0),
        .O(adc3_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc3_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc3_status_0_falling_edge_seen_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    adc3_status_0_r_i_1
       (.I0(adc3_status_sync),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .O(adc3_status_0_r));
  FDRE adc3_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_r),
        .Q(adc3_status_0_r_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bg_cal_en_i_1
       (.I0(mem_data_adc0[4]),
        .I1(mem_data_adc0[5]),
        .I2(por_sm_state__0[0]),
        .O(bg_cal_en));
  FDRE bg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1_n_0),
        .D(bg_cal_en),
        .Q(bg_cal_en_reg_n_0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h5555FFFF00000020)) 
    bgt_sm_start_i_1
       (.I0(\cal_enables[3]_i_3_n_0 ),
        .I1(mem_data_adc0[24]),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[25]),
        .I4(por_sm_state__0[0]),
        .I5(bgt_sm_start_adc),
        .O(bgt_sm_start_i_1_n_0));
  FDRE bgt_sm_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_sm_start_i_1_n_0),
        .Q(bgt_sm_start_adc),
        .R(adc0_reset_i));
  FDRE cal_const_done_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_cal_done),
        .Q(cal_const_done_r),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFF45FF00004500)) 
    cal_const_start_i_1
       (.I0(por_sm_state__0[0]),
        .I1(mem_data_adc0[23]),
        .I2(\cal_enables[3]_i_4_n_0 ),
        .I3(\cal_enables[3]_i_3_n_0 ),
        .I4(cal_const_start_i_2_n_0),
        .I5(adc0_cal_start),
        .O(cal_const_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h1F10101F1F1F1F1F)) 
    cal_const_start_i_2
       (.I0(adc0_sm_reset_i_0),
        .I1(wait_event_reg_n_0),
        .I2(por_sm_state__0[0]),
        .I3(mem_data_adc0[24]),
        .I4(mem_data_adc0[23]),
        .I5(mem_data_adc0[25]),
        .O(cal_const_start_i_2_n_0));
  FDRE cal_const_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cal_const_start_i_1_n_0),
        .Q(adc0_cal_start),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'h00E2)) 
    \cal_enables[0]_i_1 
       (.I0(mem_data_adc0[0]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[0]),
        .I3(por_sm_state__0[3]),
        .O(cal_enables[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \cal_enables[1]_i_1 
       (.I0(mem_data_adc0[1]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[1]),
        .I3(por_sm_state__0[3]),
        .O(cal_enables[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \cal_enables[2]_i_1 
       (.I0(mem_data_adc0[2]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[2]),
        .I3(por_sm_state__0[3]),
        .O(cal_enables[2]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \cal_enables[3]_i_1 
       (.I0(\cal_enables[3]_i_3_n_0 ),
        .I1(mem_data_adc0[25]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(por_sm_state__0[0]),
        .I5(\cal_enables[3]_i_4_n_0 ),
        .O(\cal_enables[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \cal_enables[3]_i_2 
       (.I0(mem_data_adc0[3]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[3]),
        .I3(por_sm_state__0[3]),
        .O(cal_enables[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cal_enables[3]_i_3 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .O(\cal_enables[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cal_enables[3]_i_4 
       (.I0(p_2_in[1]),
        .I1(\restart_fg_reg_n_0_[6] ),
        .I2(p_2_in[3]),
        .I3(\cal_enables[3]_i_5_n_0 ),
        .O(\cal_enables[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cal_enables[3]_i_5 
       (.I0(mem_data_adc0[6]),
        .I1(p_2_in[0]),
        .I2(p_2_in[2]),
        .I3(\restart_fg_reg_n_0_[7] ),
        .I4(\restart_fg_reg_n_0_[5] ),
        .I5(\restart_fg_reg_n_0_[4] ),
        .O(\cal_enables[3]_i_5_n_0 ));
  FDRE \cal_enables_reg[0] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[0]),
        .Q(\cal_enables_reg_n_0_[0] ),
        .R(adc0_reset_i));
  FDRE \cal_enables_reg[1] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[1]),
        .Q(\cal_enables_reg_n_0_[1] ),
        .R(adc0_reset_i));
  FDRE \cal_enables_reg[2] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[2]),
        .Q(\cal_enables_reg_n_0_[2] ),
        .R(adc0_reset_i));
  FDRE \cal_enables_reg[3] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[3]),
        .Q(\cal_enables_reg_n_0_[3] ),
        .R(adc0_reset_i));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30 cdc_adc0_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_status_sync),
        .src_clk(1'b0),
        .src_in(src_in));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31 cdc_adc1_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_status_sync),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32 cdc_adc2_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_status_sync),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_0 ));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33 cdc_adc3_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_status_sync),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFC01000000)) 
    clear_interrupt_i_1
       (.I0(clear_interrupt_i_2_n_0),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[1]),
        .I5(clear_interrupt_reg_n_0),
        .O(clear_interrupt_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000F4FF00F4)) 
    clear_interrupt_i_2
       (.I0(mem_data_adc0[30]),
        .I1(rx0_u_adc_0[2]),
        .I2(clear_interrupt_i_3_n_0),
        .I3(mem_data_adc0[31]),
        .I4(rx0_u_adc_0[3]),
        .I5(adc0_sm_reset_i_0),
        .O(clear_interrupt_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F022F0200002F02)) 
    clear_interrupt_i_3
       (.I0(rx0_u_adc_0[0]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[29]),
        .I3(rx0_u_adc_0[1]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_0[2]),
        .O(clear_interrupt_i_3_n_0));
  FDRE clear_interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clear_interrupt_i_1_n_0),
        .Q(clear_interrupt_reg_n_0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hAAAA92BAAAAAAAAA)) 
    cleared_i_1
       (.I0(cleared_reg_n_0),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[1]),
        .I3(adc0_sm_reset_i_0),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[0]),
        .O(cleared_i_1_n_0));
  FDRE cleared_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_reg_n_0),
        .Q(cleared_r),
        .R(adc0_reset_i));
  FDRE cleared_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_i_1_n_0),
        .Q(cleared_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clock_en_count[2]_i_1 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in_0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \clock_en_count[5]_i_1 
       (.I0(adc0_reset_i),
        .I1(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in_0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    clock_en_i_1
       (.I0(enable_clock_en_reg_n_0),
        .I1(adc0_reset_i),
        .I2(clock_en_i_2_n_0),
        .I3(clock_en_count_reg[5]),
        .O(clock_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    clock_en_i_2
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(clock_en_i_2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    clocks_ok_r_i_10
       (.I0(\mem_data_adc0_reg[31] ),
        .I1(\mem_data_adc0_reg[30]_1 ),
        .I2(clocks_ok_r_i_5),
        .I3(rx0_u_adc[2]),
        .I4(\mem_data_adc0_reg[29]_0 ),
        .O(\adc0_clk_detect_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFA08888FFA0)) 
    clocks_ok_r_i_11
       (.I0(\mem_data_adc0_reg[31] ),
        .I1(mem_data_adc0[29]),
        .I2(rx0_u_adc_0[1]),
        .I3(rx0_u_adc_0[3]),
        .I4(cleared_r_reg_0),
        .I5(mem_data_adc0[31]),
        .O(\mem_data_adc0_reg[30]_2 ));
  LUT6 #(
    .INIT(64'hABABBFBBABABABAB)) 
    clocks_ok_r_i_8
       (.I0(\mem_data_adc0_reg[32]_0 ),
        .I1(rx0_u_adc[2]),
        .I2(\mem_data_adc0_reg[31] ),
        .I3(clocks_ok_r_i_5),
        .I4(\mem_data_adc0_reg[30]_1 ),
        .I5(\mem_data_adc0_reg[29]_0 ),
        .O(\adc0_sim_level_reg[2] ));
  FDRE clocks_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_clk_ok),
        .Q(clocks_ok_r),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \const_operation[0]_i_1 
       (.I0(mem_data_adc0[0]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[0]),
        .I3(mem_data_adc0[24]),
        .I4(por_sm_state__0[0]),
        .O(\const_operation[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \const_operation[1]_i_1 
       (.I0(mem_data_adc0[1]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[1]),
        .I3(mem_data_adc0[24]),
        .I4(por_sm_state__0[0]),
        .O(\const_operation[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \const_operation[2]_i_1 
       (.I0(mem_data_adc0[2]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[2]),
        .I3(mem_data_adc0[24]),
        .I4(por_sm_state__0[0]),
        .O(\const_operation[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \const_operation[3]_i_1 
       (.I0(mem_data_adc0[3]),
        .I1(mem_data_adc0[6]),
        .I2(p_2_in[3]),
        .I3(mem_data_adc0[24]),
        .I4(por_sm_state__0[0]),
        .O(\const_operation[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \const_operation[4]_i_1 
       (.I0(mem_data_adc0[4]),
        .I1(mem_data_adc0[6]),
        .I2(mem_data_adc0[24]),
        .I3(por_sm_state__0[0]),
        .O(\const_operation[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \const_operation[5]_i_1 
       (.I0(mem_data_adc0[5]),
        .I1(por_sm_state__0[0]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[6]),
        .O(\const_operation[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \const_operation[7]_i_1 
       (.I0(mem_data_adc0[7]),
        .I1(por_sm_state__0[0]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[6]),
        .O(\const_operation[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \const_operation[8]_i_1 
       (.I0(mem_data_adc0[8]),
        .I1(por_sm_state__0[0]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[6]),
        .O(\const_operation[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA800AAAAAAAA)) 
    \const_operation[9]_i_1 
       (.I0(\cal_enables[3]_i_3_n_0 ),
        .I1(wait_event_reg_n_0),
        .I2(adc0_sm_reset_i_0),
        .I3(por_sm_state__0[0]),
        .I4(\const_operation[9]_i_3_n_0 ),
        .I5(\const_operation[9]_i_4_n_0 ),
        .O(\const_operation[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \const_operation[9]_i_2 
       (.I0(mem_data_adc0[9]),
        .I1(por_sm_state__0[0]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[6]),
        .O(\const_operation[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \const_operation[9]_i_3 
       (.I0(mem_data_adc0[25]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .I3(por_sm_state__0[0]),
        .O(\const_operation[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \const_operation[9]_i_4 
       (.I0(\cal_enables[3]_i_4_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[24]),
        .I4(mem_data_adc0[25]),
        .O(\const_operation[9]_i_4_n_0 ));
  FDRE \const_operation_reg[0] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[0]_i_1_n_0 ),
        .Q(adc0_operation[0]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[1] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[1]_i_1_n_0 ),
        .Q(adc0_operation[1]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[2] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[2]_i_1_n_0 ),
        .Q(adc0_operation[2]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[3] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[3]_i_1_n_0 ),
        .Q(adc0_operation[3]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[4] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[4]_i_1_n_0 ),
        .Q(\const_operation_reg[5]_0 [0]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[5] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[5]_i_1_n_0 ),
        .Q(\const_operation_reg[5]_0 [1]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[7] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[7]_i_1_n_0 ),
        .Q(adc0_operation[7]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[8] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[8]_i_1_n_0 ),
        .Q(adc0_operation[8]),
        .R(adc0_reset_i));
  FDRE \const_operation_reg[9] 
       (.C(s_axi_aclk),
        .CE(\const_operation[9]_i_1_n_0 ),
        .D(\const_operation[9]_i_2_n_0 ),
        .Q(adc0_operation[9]),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data_index_adc0[5]_i_2 
       (.I0(\const_operation_reg[5]_0 [1]),
        .I1(\const_operation_reg[5]_0 [0]),
        .O(\const_operation_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data_stop_adc0[0]_i_1 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[4]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data_stop_adc0[2]_i_1 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[4]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \data_stop_adc0[3]_i_1 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\data_stop_adc0_reg[3] [0]),
        .I3(\data_stop_adc0_reg[3] [1]),
        .O(\const_operation_reg[4]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_stop_adc0[4]_i_2 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[4]_1 [3]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    done_i_1__0
       (.I0(done_i_2_n_0),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .I5(adc0_done_i),
        .O(done_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h02)) 
    done_i_2
       (.I0(cleared_reg_n_0),
        .I1(adc0_sm_reset_i_0),
        .I2(\FSM_sequential_por_sm_state[1]_i_4_n_0 ),
        .O(done_i_2_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__0_n_0),
        .Q(adc0_done_i),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[0]_i_1 
       (.I0(mem_data_adc0[16]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[0]));
  LUT4 #(
    .INIT(16'h0828)) 
    \drpaddr_por[10]_i_1 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .O(\drpaddr_por[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[10]_i_2 
       (.I0(mem_data_adc0[25]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[1]_i_1 
       (.I0(mem_data_adc0[17]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[2]_i_1 
       (.I0(mem_data_adc0[18]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[3]_i_1 
       (.I0(mem_data_adc0[19]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[4]_i_1 
       (.I0(mem_data_adc0[20]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[5]_i_1 
       (.I0(mem_data_adc0[21]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[6]_i_1 
       (.I0(mem_data_adc0[22]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[8]_i_1 
       (.I0(mem_data_adc0[23]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h202A)) 
    \drpaddr_por[9]_i_1 
       (.I0(mem_data_adc0[24]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[9]));
  FDRE \drpaddr_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[0]),
        .Q(\drpaddr_por_reg[10]_0 [0]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[10]),
        .Q(\drpaddr_por_reg[10]_0 [9]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[1]),
        .Q(\drpaddr_por_reg[10]_0 [1]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[2]),
        .Q(\drpaddr_por_reg[10]_0 [2]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[3]),
        .Q(\drpaddr_por_reg[10]_0 [3]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[4]),
        .Q(\drpaddr_por_reg[10]_0 [4]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[5]),
        .Q(\drpaddr_por_reg[10]_0 [5]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[6]),
        .Q(\drpaddr_por_reg[10]_0 [6]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[8]),
        .Q(\drpaddr_por_reg[10]_0 [7]),
        .R(adc0_reset_i));
  FDRE \drpaddr_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1_n_0 ),
        .D(drpaddr_por0_in[9]),
        .Q(\drpaddr_por_reg[10]_0 [8]),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hAAAAEFFE)) 
    \drpdi_por_i[0]_i_1__0 
       (.I0(\drpdi_por_i[0]_i_2_n_0 ),
        .I1(\drpdi_por_i[0]_i_3_n_0 ),
        .I2(\rdata_reg_n_0_[0] ),
        .I3(mem_data_adc0[0]),
        .I4(\drpdi_por_i[0]_i_4_n_0 ),
        .O(\drpdi_por_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000700)) 
    \drpdi_por_i[0]_i_2 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(mem_data_adc0[0]),
        .I2(cleared_reg_0),
        .I3(\rdata_reg_n_0_[0] ),
        .I4(\drpdi_por_i[15]_i_4_n_0 ),
        .O(\drpdi_por_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110111011101010)) 
    \drpdi_por_i[0]_i_3 
       (.I0(\mem_data_adc0_reg[32] ),
        .I1(\mem_data_adc0_reg[21]_0 ),
        .I2(\drpdi_por_i[0]_i_5_n_0 ),
        .I3(\mem_data_adc0_reg[22]_0 ),
        .I4(trim_code[2]),
        .I5(mem_data_adc0[16]),
        .O(\drpdi_por_i[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \drpdi_por_i[0]_i_4 
       (.I0(\drpdi_por_i[15]_i_6_n_0 ),
        .I1(\drpdi_por_i_reg[0]_0 ),
        .I2(\mem_data_adc0_reg[30] ),
        .I3(\mem_data_adc0_reg[21]_0 ),
        .I4(\drpdi_por_i[0]_i_5_n_0 ),
        .O(\drpdi_por_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \drpdi_por_i[0]_i_5 
       (.I0(\mem_data_adc0_reg[22] ),
        .I1(\mem_data_adc0_reg[16] ),
        .I2(clocks_ok_r_i_5),
        .I3(adc0_pll_refdiv),
        .I4(\pll_state_machine.pll_on_reg_n_0 ),
        .I5(\mem_data_adc0_reg[29]_1 ),
        .O(\drpdi_por_i[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \drpdi_por_i[0]_i_6 
       (.I0(\drpdi_por_i[0]_i_9_n_0 ),
        .I1(mem_data_adc0[22]),
        .I2(mem_data_adc0[17]),
        .I3(mem_data_adc0[18]),
        .O(\mem_data_adc0_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \drpdi_por_i[0]_i_8 
       (.I0(\FSM_sequential_por_sm_state[0]_i_5_n_0 ),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[28]),
        .I5(clocks_ok_r_i_5),
        .O(\mem_data_adc0_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \drpdi_por_i[0]_i_9 
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[19]),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[21]),
        .O(\drpdi_por_i[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h08800880AA80AAAA)) 
    \drpdi_por_i[10]_i_1 
       (.I0(\drpdi_por_i[10]_i_2__0_n_0 ),
        .I1(\drpdi_por_i[10]_i_3_n_0 ),
        .I2(mem_data_adc0[10]),
        .I3(p_1_in[2]),
        .I4(\mem_data_adc0_reg[16] ),
        .I5(\drpdi_por_i_reg[10]_0 ),
        .O(drpdi_por_i0_in[10]));
  LUT6 #(
    .INIT(64'h0F010F0F0F000F00)) 
    \drpdi_por_i[10]_i_2__0 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(por_sm_state__0[2]),
        .I3(cleared_reg_0),
        .I4(mem_data_adc0[10]),
        .I5(p_1_in[2]),
        .O(\drpdi_por_i[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \drpdi_por_i[10]_i_3 
       (.I0(\pll_state_machine.pll_on_reg_n_0 ),
        .I1(\mem_data_adc0_reg[32] ),
        .I2(\mem_data_adc0_reg[21]_0 ),
        .O(\drpdi_por_i[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000040)) 
    \drpdi_por_i[10]_i_4 
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[19]),
        .I4(mem_data_adc0[21]),
        .I5(mem_data_adc0[17]),
        .O(\mem_data_adc0_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFF1F0000001F00)) 
    \drpdi_por_i[11]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(mem_data_adc0[11]),
        .I3(p_1_in[3]),
        .I4(cleared_reg_0),
        .I5(\drpdi_por_i[11]_i_2_n_0 ),
        .O(drpdi_por_i0_in[11]));
  LUT6 #(
    .INIT(64'h380B0B0BB0B0B0B0)) 
    \drpdi_por_i[11]_i_2 
       (.I0(\pll_state_machine.pll_on_reg_n_0 ),
        .I1(\mem_data_adc0_reg[32] ),
        .I2(p_1_in[3]),
        .I3(\mem_data_adc0_reg[16] ),
        .I4(\mem_data_adc0_reg[21]_0 ),
        .I5(mem_data_adc0[11]),
        .O(\drpdi_por_i[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF100FF0000FFFF00)) 
    \drpdi_por_i[12]_i_1 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(cleared_reg_0),
        .I3(p_1_in[4]),
        .I4(mem_data_adc0[12]),
        .I5(\drpdi_por_i[15]_i_6_n_0 ),
        .O(drpdi_por_i0_in[12]));
  LUT6 #(
    .INIT(64'hF100FF0000FFFF00)) 
    \drpdi_por_i[13]_i_1 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(cleared_reg_0),
        .I3(p_1_in[5]),
        .I4(mem_data_adc0[13]),
        .I5(\drpdi_por_i[15]_i_6_n_0 ),
        .O(drpdi_por_i0_in[13]));
  LUT6 #(
    .INIT(64'hF100FF0000FFFF00)) 
    \drpdi_por_i[14]_i_1 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(cleared_reg_0),
        .I3(p_1_in[6]),
        .I4(mem_data_adc0[14]),
        .I5(\drpdi_por_i[15]_i_6_n_0 ),
        .O(drpdi_por_i0_in[14]));
  LUT4 #(
    .INIT(16'h0400)) 
    \drpdi_por_i[15]_i_1 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(\drpdi_por_i[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drpdi_por_i[15]_i_10 
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[19]),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[21]),
        .O(\drpdi_por_i[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF100FF0000FFFF00)) 
    \drpdi_por_i[15]_i_2__0 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(cleared_reg_0),
        .I3(p_1_in[7]),
        .I4(mem_data_adc0[15]),
        .I5(\drpdi_por_i[15]_i_6_n_0 ),
        .O(drpdi_por_i0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h0EFFFFFF)) 
    \drpdi_por_i[15]_i_3 
       (.I0(\drpdi_por_i[15]_i_7_n_0 ),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[30]),
        .O(\drpdi_por_i[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \drpdi_por_i[15]_i_4 
       (.I0(mem_data_adc0[20]),
        .I1(mem_data_adc0[22]),
        .I2(mem_data_adc0[17]),
        .I3(mem_data_adc0[19]),
        .I4(\drpdi_por_i[15]_i_8_n_0 ),
        .O(\drpdi_por_i[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \drpdi_por_i[15]_i_5 
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[26]),
        .I2(mem_data_adc0[27]),
        .O(cleared_reg_0));
  LUT6 #(
    .INIT(64'h8F8F8F8FFF8F8F8F)) 
    \drpdi_por_i[15]_i_6 
       (.I0(mem_data_adc0[27]),
        .I1(mem_data_adc0[26]),
        .I2(cleared_reg_n_0),
        .I3(\mem_data_adc0_reg[16] ),
        .I4(\mem_data_adc0_reg[21]_0 ),
        .I5(\mem_data_adc0_reg[32] ),
        .O(\drpdi_por_i[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drpdi_por_i[15]_i_7 
       (.I0(\drpdi_por_i[15]_i_10_n_0 ),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[17]),
        .I3(mem_data_adc0[22]),
        .O(\drpdi_por_i[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \drpdi_por_i[15]_i_8 
       (.I0(mem_data_adc0[25]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[21]),
        .I4(mem_data_adc0[18]),
        .I5(mem_data_adc0[16]),
        .O(\drpdi_por_i[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \drpdi_por_i[15]_i_9 
       (.I0(\mem_data_adc0_reg[22] ),
        .I1(mem_data_adc0[21]),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[16]),
        .I4(mem_data_adc0[18]),
        .I5(mem_data_adc0[17]),
        .O(\mem_data_adc0_reg[21]_0 ));
  LUT5 #(
    .INIT(32'h22222FFF)) 
    \drpdi_por_i[1]_i_1__0 
       (.I0(cleared_reg_0),
        .I1(\drpdi_por_i[1]_i_2_n_0 ),
        .I2(\drpdi_por_i[15]_i_3_n_0 ),
        .I3(mem_data_adc0[1]),
        .I4(\drpdi_por_i[1]_i_3_n_0 ),
        .O(\drpdi_por_i[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF407F407F)) 
    \drpdi_por_i[1]_i_2 
       (.I0(\drpdi_por_i[1]_i_4_n_0 ),
        .I1(\mem_data_adc0_reg[16] ),
        .I2(\mem_data_adc0_reg[22] ),
        .I3(\drpdi_por_i[1]_i_5_n_0 ),
        .I4(\drpdi_por_i[1]_i_6_n_0 ),
        .I5(\mem_data_adc0_reg[32] ),
        .O(\drpdi_por_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \drpdi_por_i[1]_i_3 
       (.I0(\drpdi_por_i[15]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(cleared_reg_n_0),
        .I3(mem_data_adc0[26]),
        .I4(mem_data_adc0[27]),
        .O(\drpdi_por_i[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \drpdi_por_i[1]_i_4 
       (.I0(trim_code[0]),
        .I1(\mem_data_adc0_reg[17] ),
        .I2(\pll_temperature_reg_n_0_[1] ),
        .I3(\pll_temperature_reg_n_0_[0] ),
        .O(\drpdi_por_i[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8AFF8A008AFF8AFF)) 
    \drpdi_por_i[1]_i_5 
       (.I0(clocks_ok_r_i_5),
        .I1(adc0_pll_refdiv),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(\mem_data_adc0_reg[29]_1 ),
        .I4(\mem_data_adc0_reg[30] ),
        .I5(\drpdi_por_i[1]_i_2_0 ),
        .O(\drpdi_por_i[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drpdi_por_i[1]_i_6 
       (.I0(Q[0]),
        .I1(mem_data_adc0[1]),
        .O(\drpdi_por_i[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \drpdi_por_i[1]_i_7 
       (.I0(mem_data_adc0[28]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[29]),
        .I4(\drpdi_por_i[1]_i_9_n_0 ),
        .O(\mem_data_adc0_reg[29]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \drpdi_por_i[1]_i_9 
       (.I0(mem_data_adc0[20]),
        .I1(mem_data_adc0[22]),
        .I2(mem_data_adc0[17]),
        .I3(mem_data_adc0[19]),
        .I4(\drpdi_por_i[15]_i_8_n_0 ),
        .O(\drpdi_por_i[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \drpdi_por_i[2]_i_1 
       (.I0(\drpdi_por_i[2]_i_2_n_0 ),
        .I1(mem_data_adc0[27]),
        .I2(mem_data_adc0[26]),
        .I3(cleared_reg_n_0),
        .I4(\drpdi_por_i[2]_i_3_n_0 ),
        .O(drpdi_por_i0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \drpdi_por_i[2]_i_2 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(mem_data_adc0[2]),
        .I2(p_0_in__0),
        .I3(\drpdi_por_i[15]_i_4_n_0 ),
        .O(\drpdi_por_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFFF45554000)) 
    \drpdi_por_i[2]_i_3 
       (.I0(\mem_data_adc0_reg[32] ),
        .I1(\drpdi_por_i[2]_i_4_n_0 ),
        .I2(\mem_data_adc0_reg[16] ),
        .I3(\mem_data_adc0_reg[22] ),
        .I4(\mem_data_adc0_reg[30]_0 ),
        .I5(\drpdi_por_i[2]_i_5_n_0 ),
        .O(\drpdi_por_i[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \drpdi_por_i[2]_i_4 
       (.I0(trim_code[1]),
        .I1(\mem_data_adc0_reg[17] ),
        .I2(\pll_temperature_reg_n_0_[1] ),
        .I3(\pll_temperature_reg_n_0_[0] ),
        .O(\drpdi_por_i[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drpdi_por_i[2]_i_5 
       (.I0(p_0_in__0),
        .I1(mem_data_adc0[2]),
        .O(\drpdi_por_i[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66F066F0FFF000F0)) 
    \drpdi_por_i[3]_i_1__0 
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(mem_data_adc0[3]),
        .I2(\drpdi_por_i[3]_i_2_n_0 ),
        .I3(cleared_reg_0),
        .I4(\drpdi_por_i_reg[3]_0 ),
        .I5(\mem_data_adc0_reg[32] ),
        .O(drpdi_por_i0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \drpdi_por_i[3]_i_2 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(mem_data_adc0[3]),
        .I2(\rdata_reg_n_0_[3] ),
        .I3(\drpdi_por_i[15]_i_4_n_0 ),
        .O(\drpdi_por_i[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \drpdi_por_i[3]_i_4 
       (.I0(\mem_data_adc0_reg[30]_0 ),
        .I1(mem_data_adc0[3]),
        .I2(\rdata_reg_n_0_[3] ),
        .O(\mem_data_adc0_reg[3] ));
  LUT5 #(
    .INIT(32'h22E2EEE2)) 
    \drpdi_por_i[4]_i_1 
       (.I0(\drpdi_por_i[4]_i_2_n_0 ),
        .I1(cleared_reg_0),
        .I2(\drpdi_por_i_reg[4]_0 ),
        .I3(\mem_data_adc0_reg[32] ),
        .I4(\mem_data_adc0_reg[4] ),
        .O(drpdi_por_i0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \drpdi_por_i[4]_i_10 
       (.I0(mem_data_adc0[21]),
        .I1(mem_data_adc0[22]),
        .I2(mem_data_adc0[17]),
        .O(\mem_data_adc0_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \drpdi_por_i[4]_i_2 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(mem_data_adc0[4]),
        .I2(\rdata_reg_n_0_[4] ),
        .I3(\drpdi_por_i[15]_i_4_n_0 ),
        .O(\drpdi_por_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00404040)) 
    \drpdi_por_i[4]_i_4 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[29]),
        .I4(\FSM_sequential_por_sm_state[0]_i_5_n_0 ),
        .O(\mem_data_adc0_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \drpdi_por_i[4]_i_5 
       (.I0(mem_data_adc0[4]),
        .I1(\rdata_reg_n_0_[4] ),
        .O(\mem_data_adc0_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \drpdi_por_i[4]_i_6 
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[16]),
        .I3(mem_data_adc0[20]),
        .I4(mem_data_adc0[21]),
        .O(\mem_data_adc0_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \drpdi_por_i[4]_i_7 
       (.I0(mem_data_adc0[22]),
        .I1(mem_data_adc0[25]),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[24]),
        .O(\mem_data_adc0_reg[22] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \drpdi_por_i[4]_i_8 
       (.I0(mem_data_adc0[29]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .I4(\drpdi_por_i[4]_i_9_n_0 ),
        .I5(\mem_data_adc0_reg[21]_1 ),
        .O(\mem_data_adc0_reg[30]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \drpdi_por_i[4]_i_9 
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[19]),
        .I2(mem_data_adc0[20]),
        .I3(mem_data_adc0[18]),
        .O(\drpdi_por_i[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BEFF14FF)) 
    \drpdi_por_i[5]_i_1 
       (.I0(\mem_data_adc0_reg[21] ),
        .I1(mem_data_adc0[5]),
        .I2(\rdata_reg_n_0_[5] ),
        .I3(cleared_reg_0),
        .I4(\drpdi_por_i_reg[5]_0 ),
        .I5(\drpdi_por_i[5]_i_3_n_0 ),
        .O(drpdi_por_i0_in[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFEAFF)) 
    \drpdi_por_i[5]_i_3 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[15]_i_3_n_0 ),
        .I2(mem_data_adc0[5]),
        .I3(\rdata_reg_n_0_[5] ),
        .I4(\drpdi_por_i[15]_i_4_n_0 ),
        .I5(cleared_reg_0),
        .O(\drpdi_por_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000004F7F7F4F)) 
    \drpdi_por_i[6]_i_1 
       (.I0(\drpdi_por_i_reg[6]_0 ),
        .I1(\mem_data_adc0_reg[21] ),
        .I2(cleared_reg_0),
        .I3(\rdata_reg_n_0_[6] ),
        .I4(mem_data_adc0[6]),
        .I5(\drpdi_por_i[6]_i_4_n_0 ),
        .O(drpdi_por_i0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_por_i[6]_i_3__0 
       (.I0(\mem_data_adc0_reg[21]_0 ),
        .I1(\mem_data_adc0_reg[32] ),
        .O(\mem_data_adc0_reg[21] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFEAFF)) 
    \drpdi_por_i[6]_i_4 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[15]_i_3_n_0 ),
        .I2(mem_data_adc0[6]),
        .I3(\rdata_reg_n_0_[6] ),
        .I4(\drpdi_por_i[15]_i_4_n_0 ),
        .I5(cleared_reg_0),
        .O(\drpdi_por_i[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEFEFEEE)) 
    \drpdi_por_i[7]_i_1 
       (.I0(\drpdi_por_i_reg[7]_0 ),
        .I1(\drpdi_por_i[7]_i_3_n_0 ),
        .I2(\drpdi_por_i[10]_i_3_n_0 ),
        .I3(mem_data_adc0[7]),
        .I4(\rdata_reg_n_0_[7] ),
        .I5(\drpdi_por_i[7]_i_4_n_0 ),
        .O(drpdi_por_i0_in[7]));
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \drpdi_por_i[7]_i_3 
       (.I0(\FSM_sequential_por_sm_state[0]_i_5_n_0 ),
        .I1(\pll_state_machine.pll_bypass_on_reg_n_0 ),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(\mem_data_adc0_reg[32] ),
        .I4(cleared_reg_0),
        .O(\drpdi_por_i[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFEAFF)) 
    \drpdi_por_i[7]_i_4 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[15]_i_3_n_0 ),
        .I2(mem_data_adc0[7]),
        .I3(\rdata_reg_n_0_[7] ),
        .I4(\drpdi_por_i[15]_i_4_n_0 ),
        .I5(cleared_reg_0),
        .O(\drpdi_por_i[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1F0000001F00)) 
    \drpdi_por_i[8]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(mem_data_adc0[8]),
        .I3(p_1_in[0]),
        .I4(cleared_reg_0),
        .I5(\drpdi_por_i[8]_i_2_n_0 ),
        .O(drpdi_por_i0_in[8]));
  LUT6 #(
    .INIT(64'h3030B8BBB8BB3030)) 
    \drpdi_por_i[8]_i_2 
       (.I0(\pll_state_machine.pll_on_reg_n_0 ),
        .I1(\mem_data_adc0_reg[32] ),
        .I2(\drpdi_por_i_reg[8]_0 ),
        .I3(\mem_data_adc0_reg[21]_0 ),
        .I4(p_1_in[0]),
        .I5(mem_data_adc0[8]),
        .O(\drpdi_por_i[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF010F0F0F000F000)) 
    \drpdi_por_i[9]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(\drpdi_por_i[9]_i_2_n_0 ),
        .I3(cleared_reg_0),
        .I4(mem_data_adc0[9]),
        .I5(Q[1]),
        .O(drpdi_por_i0_in[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0EE0FFFF)) 
    \drpdi_por_i[9]_i_2 
       (.I0(\mem_data_adc0_reg[32] ),
        .I1(\drpdi_por_i[9]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(mem_data_adc0[9]),
        .I4(cleared_reg_0),
        .I5(\drpdi_por_i_reg[9]_0 ),
        .O(\drpdi_por_i[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drpdi_por_i[9]_i_3 
       (.I0(\mem_data_adc0_reg[21]_0 ),
        .I1(\mem_data_adc0_reg[30] ),
        .O(\drpdi_por_i[9]_i_3_n_0 ));
  FDRE \drpdi_por_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[0]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg_n_0_[0] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[10]),
        .Q(\drpdi_por_i_reg_n_0_[10] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[11]),
        .Q(\drpdi_por_i_reg_n_0_[11] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[12]),
        .Q(\drpdi_por_i_reg_n_0_[12] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[13]),
        .Q(p_2_in__0[0]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[14]),
        .Q(p_2_in__0[1]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[15]),
        .Q(p_2_in__0[2]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[1]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg_n_0_[1] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[2]),
        .Q(\drpdi_por_i_reg_n_0_[2] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[3]),
        .Q(\drpdi_por_i_reg_n_0_[3] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[4]),
        .Q(p_3_in),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[5]),
        .Q(\drpdi_por_i_reg_n_0_[5] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[6]),
        .Q(\drpdi_por_i_reg_n_0_[6] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[7]),
        .Q(\drpdi_por_i_reg_n_0_[7] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[8]),
        .Q(\drpdi_por_i_reg_n_0_[8] ),
        .R(adc0_reset_i));
  FDRE \drpdi_por_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[9]),
        .Q(\drpdi_por_i_reg_n_0_[9] ),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'h28AA)) 
    drpen_por_i_i_1
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .O(drpen_por_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h26)) 
    drpen_por_i_i_2
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .O(drpen_por_i));
  FDRE drpen_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1_n_0),
        .D(drpen_por_i),
        .Q(adc0_drpen_por),
        .R(adc0_reset_i));
  FDRE drprdy_por_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_drprdy_por),
        .Q(drprdy_por_r),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drpwe_por_i_i_1
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .O(drpwe_por_i));
  FDRE drpwe_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1_n_0),
        .D(drpwe_por_i),
        .Q(adc0_drpwe_por),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    enable_clock_en_i_1
       (.I0(enable_clock_en_i_2_n_0),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .I3(\por_timer_start_val[30]_i_3_n_0 ),
        .I4(enable_clock_en_i_3_n_0),
        .I5(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4442)) 
    enable_clock_en_i_2
       (.I0(mem_data_adc0[29]),
        .I1(mem_data_adc0[30]),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[31]),
        .O(enable_clock_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00200300)) 
    enable_clock_en_i_3
       (.I0(done_i_2_n_0),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .O(enable_clock_en_i_3_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h4440444044400040)) 
    fg_cal_en_i_1
       (.I0(por_sm_state__0[3]),
        .I1(\FSM_sequential_por_sm_state[3]_i_3_n_0 ),
        .I2(fg_cal_en_i_3__0_n_0),
        .I3(por_sm_state__0[0]),
        .I4(adc0_sm_reset_i_0),
        .I5(wait_event_reg_n_0),
        .O(fg_cal_en_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    fg_cal_en_i_2__0
       (.I0(mem_data_adc0[4]),
        .I1(mem_data_adc0[5]),
        .I2(por_sm_state__0[0]),
        .O(fg_cal_en_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h40)) 
    fg_cal_en_i_3__0
       (.I0(mem_data_adc0[23]),
        .I1(mem_data_adc0[24]),
        .I2(mem_data_adc0[25]),
        .O(fg_cal_en_i_3__0_n_0));
  FDRE fg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1_n_0),
        .D(fg_cal_en_i_2__0_n_0),
        .Q(fg_cal_en_reg_n_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    interrupt_i_1
       (.I0(clear_interrupt_reg_n_0),
        .I1(interrupt0),
        .I2(adc0_sm_reset_i_0),
        .O(interrupt_i_1_n_0));
  LUT6 #(
    .INIT(64'hDDCCDDCCFFFCDDCC)) 
    interrupt_i_2
       (.I0(interrupt_i_3_n_0),
        .I1(interrupt_i_4_n_0),
        .I2(interrupt_i_5__0_n_0),
        .I3(mem_data_adc0[31]),
        .I4(clocks_ok_r),
        .I5(adc0_clk_ok),
        .O(interrupt0));
  LUT6 #(
    .INIT(64'hDF00DFDFDFDFDFDF)) 
    interrupt_i_3
       (.I0(pll_ok_r),
        .I1(pll_ok_r_reg_0),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(dest_out),
        .I4(powerup_state_r),
        .I5(interrupt_i_5__0_n_0),
        .O(interrupt_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FEEE0000)) 
    interrupt_i_4
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[29]),
        .I4(power_ok_r),
        .I5(power_ok_r_reg_0),
        .O(interrupt_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h80)) 
    interrupt_i_5__0
       (.I0(mem_data_adc0[29]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[30]),
        .O(interrupt_i_5__0_n_0));
  FDRE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_i_1_n_0),
        .Q(adc0_sm_reset_i_0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h00000000555575FF)) 
    \mem_addr[0]_i_1 
       (.I0(\mem_addr[1]_i_2__0_n_0 ),
        .I1(adc0_sm_reset_i_0),
        .I2(cleared_reg_n_0),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[2]),
        .I5(\mem_addr_reg[7]_0 [0]),
        .O(\mem_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0057570030575730)) 
    \mem_addr[1]_i_1 
       (.I0(\mem_addr[1]_i_2__0_n_0 ),
        .I1(\mem_addr[1]_i_3_n_0 ),
        .I2(por_sm_state__0[1]),
        .I3(\mem_addr_reg[7]_0 [0]),
        .I4(\mem_addr_reg[7]_0 [1]),
        .I5(\mem_addr[1]_i_4_n_0 ),
        .O(\mem_addr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h04005555)) 
    \mem_addr[1]_i_2__0 
       (.I0(por_sm_state__0[3]),
        .I1(adc0_sm_reset_i_0),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[2]),
        .O(\mem_addr[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[1]_i_3 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .O(\mem_addr[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr[1]_i_4 
       (.I0(adc0_sm_reset_i_0),
        .I1(cleared_reg_n_0),
        .O(\mem_addr[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h82222888AAAAAAAA)) 
    \mem_addr[2]_i_1 
       (.I0(\mem_addr[2]_i_2_n_0 ),
        .I1(no_pll_restart_reg_n_0),
        .I2(\mem_addr_reg[7]_0 [0]),
        .I3(\mem_addr_reg[7]_0 [1]),
        .I4(\mem_addr_reg[7]_0 [2]),
        .I5(por_sm_state__0[3]),
        .O(\mem_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCEEAA00C)) 
    \mem_addr[2]_i_2 
       (.I0(\mem_addr[7]_i_8_n_0 ),
        .I1(\mem_addr[7]_i_10_n_0 ),
        .I2(\mem_addr_reg[7]_0 [0]),
        .I3(\mem_addr_reg[7]_0 [1]),
        .I4(\mem_addr_reg[7]_0 [2]),
        .I5(por_sm_state__0[3]),
        .O(\mem_addr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \mem_addr[3]_i_1 
       (.I0(\mem_addr[3]_i_2_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(\mem_addr[3]_i_3_n_0 ),
        .O(\mem_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF955555569555)) 
    \mem_addr[3]_i_2 
       (.I0(\mem_addr_reg[7]_0 [3]),
        .I1(\mem_addr_reg[7]_0 [2]),
        .I2(\mem_addr_reg[7]_0 [0]),
        .I3(\mem_addr_reg[7]_0 [1]),
        .I4(por_sm_state__0[1]),
        .I5(\mem_addr[1]_i_4_n_0 ),
        .O(\mem_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00088880077FF880)) 
    \mem_addr[3]_i_3 
       (.I0(no_pll_restart_reg_n_0),
        .I1(por_sm_state__0[3]),
        .I2(\mem_addr[5]_i_6_n_0 ),
        .I3(\mem_addr_reg[7]_0 [2]),
        .I4(\mem_addr_reg[7]_0 [3]),
        .I5(\mem_addr[1]_i_2__0_n_0 ),
        .O(\mem_addr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \mem_addr[4]_i_2 
       (.I0(\mem_addr_reg[7]_0 [4]),
        .I1(\mem_addr[4]_i_4_n_0 ),
        .I2(\mem_addr[7]_i_10_n_0 ),
        .I3(\mem_addr[4]_i_5_n_0 ),
        .I4(\mem_addr[7]_i_8_n_0 ),
        .O(\mem_addr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3C6C6C6C6CCCCCCC)) 
    \mem_addr[4]_i_3 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\mem_addr_reg[7]_0 [4]),
        .I2(\mem_addr_reg[7]_0 [3]),
        .I3(\mem_addr_reg[7]_0 [1]),
        .I4(\mem_addr_reg[7]_0 [0]),
        .I5(\mem_addr_reg[7]_0 [2]),
        .O(\mem_addr[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_addr[4]_i_4 
       (.I0(\mem_addr_reg[7]_0 [2]),
        .I1(\mem_addr_reg[7]_0 [0]),
        .I2(\mem_addr_reg[7]_0 [1]),
        .I3(\mem_addr_reg[7]_0 [3]),
        .O(\mem_addr[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mem_addr[4]_i_5 
       (.I0(\mem_addr_reg[7]_0 [4]),
        .I1(\mem_addr_reg[7]_0 [3]),
        .I2(\mem_addr_reg[7]_0 [1]),
        .I3(\mem_addr_reg[7]_0 [0]),
        .I4(\mem_addr_reg[7]_0 [2]),
        .O(\mem_addr[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \mem_addr[5]_i_2 
       (.I0(\mem_addr_reg[7]_0 [5]),
        .I1(\mem_addr[5]_i_4_n_0 ),
        .I2(\mem_addr[7]_i_10_n_0 ),
        .I3(\mem_addr[5]_i_5_n_0 ),
        .I4(\mem_addr[7]_i_8_n_0 ),
        .O(\mem_addr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3C6C6CCCCCCCCCCC)) 
    \mem_addr[5]_i_3 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\mem_addr_reg[7]_0 [5]),
        .I2(\mem_addr_reg[7]_0 [4]),
        .I3(\mem_addr_reg[7]_0 [2]),
        .I4(\mem_addr[5]_i_6_n_0 ),
        .I5(\mem_addr_reg[7]_0 [3]),
        .O(\mem_addr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \mem_addr[5]_i_4 
       (.I0(\mem_addr_reg[7]_0 [3]),
        .I1(\mem_addr_reg[7]_0 [1]),
        .I2(\mem_addr_reg[7]_0 [0]),
        .I3(\mem_addr_reg[7]_0 [2]),
        .I4(\mem_addr_reg[7]_0 [4]),
        .O(\mem_addr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mem_addr[5]_i_5 
       (.I0(\mem_addr_reg[7]_0 [5]),
        .I1(\mem_addr_reg[7]_0 [4]),
        .I2(\mem_addr_reg[7]_0 [2]),
        .I3(\mem_addr_reg[7]_0 [0]),
        .I4(\mem_addr_reg[7]_0 [1]),
        .I5(\mem_addr_reg[7]_0 [3]),
        .O(\mem_addr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[5]_i_6 
       (.I0(\mem_addr_reg[7]_0 [0]),
        .I1(\mem_addr_reg[7]_0 [1]),
        .O(\mem_addr[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4B78FFFF4B780000)) 
    \mem_addr[6]_i_1 
       (.I0(\mem_addr[6]_i_2_n_0 ),
        .I1(no_pll_restart_reg_n_0),
        .I2(\mem_addr_reg[7]_0 [6]),
        .I3(\mem_addr[6]_i_3_n_0 ),
        .I4(por_sm_state__0[3]),
        .I5(\mem_addr[6]_i_4_n_0 ),
        .O(\mem_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888800000000000)) 
    \mem_addr[6]_i_2 
       (.I0(\mem_addr_reg[7]_0 [4]),
        .I1(\mem_addr_reg[7]_0 [3]),
        .I2(\mem_addr_reg[7]_0 [0]),
        .I3(\mem_addr_reg[7]_0 [1]),
        .I4(\mem_addr_reg[7]_0 [2]),
        .I5(\mem_addr_reg[7]_0 [5]),
        .O(\mem_addr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem_addr[6]_i_3 
       (.I0(\mem_addr_reg[7]_0 [4]),
        .I1(\mem_addr_reg[7]_0 [2]),
        .I2(\mem_addr_reg[7]_0 [0]),
        .I3(\mem_addr_reg[7]_0 [1]),
        .I4(\mem_addr_reg[7]_0 [3]),
        .I5(\mem_addr_reg[7]_0 [5]),
        .O(\mem_addr[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \mem_addr[6]_i_4 
       (.I0(\mem_addr[7]_i_9_n_0 ),
        .I1(\mem_addr[7]_i_10_n_0 ),
        .I2(\mem_addr_reg[7]_0 [6]),
        .I3(\mem_addr[6]_i_3_n_0 ),
        .I4(\mem_addr[7]_i_8_n_0 ),
        .O(\mem_addr[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3111300031113F0F)) 
    \mem_addr[7]_i_1 
       (.I0(\mem_addr[7]_i_3_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[1]),
        .I3(\FSM_sequential_por_sm_state[0]_i_2_n_0 ),
        .I4(por_sm_state__0[0]),
        .I5(\mem_addr[7]_i_4_n_0 ),
        .O(\mem_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_addr[7]_i_10 
       (.I0(adc0_sm_reset_i_0),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(\mem_addr[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCF8B8B8B8B)) 
    \mem_addr[7]_i_3 
       (.I0(done_i_2_n_0),
        .I1(por_sm_state__0[1]),
        .I2(\mem_addr[7]_i_7_n_0 ),
        .I3(wait_event_reg_n_0),
        .I4(adc0_sm_reset_i_0),
        .I5(por_sm_state__0[2]),
        .O(\mem_addr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hC7F7F7F7)) 
    \mem_addr[7]_i_4 
       (.I0(adc0_drprdy_por),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(fg_cal_en_i_3__0_n_0),
        .I4(\cal_enables[3]_i_4_n_0 ),
        .O(\mem_addr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8AFF02828A0A0)) 
    \mem_addr[7]_i_5 
       (.I0(\mem_addr[7]_i_8_n_0 ),
        .I1(\mem_addr[6]_i_3_n_0 ),
        .I2(\mem_addr_reg[7]_0 [7]),
        .I3(\mem_addr[7]_i_9_n_0 ),
        .I4(\mem_addr_reg[7]_0 [6]),
        .I5(\mem_addr[7]_i_10_n_0 ),
        .O(\mem_addr[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4BF078F0)) 
    \mem_addr[7]_i_6 
       (.I0(\mem_addr[6]_i_2_n_0 ),
        .I1(no_pll_restart_reg_n_0),
        .I2(\mem_addr_reg[7]_0 [7]),
        .I3(\mem_addr_reg[7]_0 [6]),
        .I4(\mem_addr[6]_i_3_n_0 ),
        .O(\mem_addr[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_addr[7]_i_7 
       (.I0(mem_data_adc0[27]),
        .I1(mem_data_adc0[26]),
        .I2(por_sm_state__0[2]),
        .I3(cleared_reg_n_0),
        .O(\mem_addr[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hF70F)) 
    \mem_addr[7]_i_8 
       (.I0(adc0_sm_reset_i_0),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .O(\mem_addr[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mem_addr[7]_i_9 
       (.I0(\mem_addr_reg[7]_0 [4]),
        .I1(\mem_addr_reg[7]_0 [2]),
        .I2(\mem_addr_reg[7]_0 [0]),
        .I3(\mem_addr_reg[7]_0 [1]),
        .I4(\mem_addr_reg[7]_0 [3]),
        .I5(\mem_addr_reg[7]_0 [5]),
        .O(\mem_addr[7]_i_9_n_0 ));
  FDRE \mem_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr[0]_i_1_n_0 ),
        .Q(\mem_addr_reg[7]_0 [0]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr[1]_i_1_n_0 ),
        .Q(\mem_addr_reg[7]_0 [1]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1_n_0 ),
        .Q(\mem_addr_reg[7]_0 [2]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr[3]_i_1_n_0 ),
        .Q(\mem_addr_reg[7]_0 [3]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr_reg[4]_i_1_n_0 ),
        .Q(\mem_addr_reg[7]_0 [4]),
        .R(adc0_reset_i));
  MUXF7 \mem_addr_reg[4]_i_1 
       (.I0(\mem_addr[4]_i_2_n_0 ),
        .I1(\mem_addr[4]_i_3_n_0 ),
        .O(\mem_addr_reg[4]_i_1_n_0 ),
        .S(por_sm_state__0[3]));
  FDRE \mem_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr_reg[5]_i_1_n_0 ),
        .Q(\mem_addr_reg[7]_0 [5]),
        .R(adc0_reset_i));
  MUXF7 \mem_addr_reg[5]_i_1 
       (.I0(\mem_addr[5]_i_2_n_0 ),
        .I1(\mem_addr[5]_i_3_n_0 ),
        .O(\mem_addr_reg[5]_i_1_n_0 ),
        .S(por_sm_state__0[3]));
  FDRE \mem_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr[6]_i_1_n_0 ),
        .Q(\mem_addr_reg[7]_0 [6]),
        .R(adc0_reset_i));
  FDRE \mem_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[7]_i_1_n_0 ),
        .D(\mem_addr_reg[7]_i_2_n_0 ),
        .Q(\mem_addr_reg[7]_0 [7]),
        .R(adc0_reset_i));
  MUXF7 \mem_addr_reg[7]_i_2 
       (.I0(\mem_addr[7]_i_5_n_0 ),
        .I1(\mem_addr[7]_i_6_n_0 ),
        .O(\mem_addr_reg[7]_i_2_n_0 ),
        .S(por_sm_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mu_adc0[1]_i_1 
       (.I0(adc0_operation[7]),
        .I1(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mu_adc0[2]_i_1 
       (.I0(adc0_operation[8]),
        .I1(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mu_adc0[3]_i_2 
       (.I0(adc0_operation[9]),
        .I1(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    no_pll_restart_i_1
       (.I0(no_pll_restart_i_2_n_0),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(cleared_reg_n_0),
        .I4(no_pll_restart_i_3_n_0),
        .I5(no_pll_restart_reg_n_0),
        .O(no_pll_restart_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    no_pll_restart_i_2
       (.I0(p_0_in__0),
        .I1(\rdata_reg_n_0_[4] ),
        .I2(Q[0]),
        .I3(\rdata_reg_n_0_[3] ),
        .I4(\rdata_reg_n_0_[0] ),
        .O(no_pll_restart_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000EBEAEAEA)) 
    no_pll_restart_i_3
       (.I0(no_pll_restart_i_4_n_0),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(adc0_drprdy_por),
        .I4(no_pll_restart_reg_n_0),
        .I5(no_pll_restart_i_5_n_0),
        .O(no_pll_restart_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    no_pll_restart_i_4
       (.I0(no_pll_restart_i_6_n_0),
        .I1(mem_data_adc0[22]),
        .I2(mem_data_adc0[17]),
        .I3(mem_data_adc0[18]),
        .I4(por_sm_state__0[0]),
        .I5(\drpdi_por_i[15]_i_10_n_0 ),
        .O(no_pll_restart_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hEBEBEBFB)) 
    no_pll_restart_i_5
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(adc0_sm_reset_i_0),
        .I4(wait_event_reg_n_0),
        .O(no_pll_restart_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    no_pll_restart_i_6
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[25]),
        .O(no_pll_restart_i_6_n_0));
  FDRE no_pll_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_pll_restart_i_1_n_0),
        .Q(no_pll_restart_reg_n_0),
        .R(adc0_reset_i));
  LUT2 #(
    .INIT(4'hB)) 
    pll_ok_r_i_1
       (.I0(pll_ok_r_reg_0),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .O(pll_ok));
  FDRE pll_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pll_ok),
        .Q(pll_ok_r),
        .R(adc0_reset_i));
  LUT3 #(
    .INIT(8'h60)) 
    \pll_state_machine.drpaddr_status[10]_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pll_state_machine.drpaddr_status[3]_i_1 
       (.I0(status_sm_state__0[2]),
        .O(\pll_state_machine.drpaddr_status[3]_i_1_n_0 ));
  FDRE \pll_state_machine.drpaddr_status_reg[10] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(1'b1),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [2]),
        .R(adc0_reset_i));
  FDRE \pll_state_machine.drpaddr_status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(\pll_state_machine.drpaddr_status[3]_i_1_n_0 ),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [0]),
        .R(adc0_reset_i));
  FDRE \pll_state_machine.drpaddr_status_reg[6] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(status_sm_state__0[2]),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [1]),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hF260)) 
    \pll_state_machine.drpen_status_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I3(adc0_drpen_status),
        .O(\pll_state_machine.drpen_status_i_1_n_0 ));
  FDRE \pll_state_machine.drpen_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.drpen_status_i_1_n_0 ),
        .Q(adc0_drpen_status),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pll_state_machine.pll_bypass_on_i_1 
       (.I0(D[7]),
        .I1(D[6]),
        .I2(D[10]),
        .O(p_33_in));
  FDRE \pll_state_machine.pll_bypass_on_reg 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.pll_on_i_1_n_0 ),
        .D(p_33_in),
        .Q(\pll_state_machine.pll_bypass_on_reg_n_0 ),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'h0040)) 
    \pll_state_machine.pll_on_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(adc0_drprdy_status),
        .I2(status_sm_state__0[2]),
        .I3(status_sm_state__0[1]),
        .O(\pll_state_machine.pll_on_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \pll_state_machine.pll_on_i_2 
       (.I0(D[11]),
        .I1(D[7]),
        .I2(D[6]),
        .I3(D[10]),
        .O(pll_on34_out));
  FDRE \pll_state_machine.pll_on_reg 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.pll_on_i_1_n_0 ),
        .D(pll_on34_out),
        .Q(\pll_state_machine.pll_on_reg_n_0 ),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hBFEE0044)) 
    \pll_state_machine.status_req_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(status_sm_state__0[1]),
        .I2(adc0_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(adc0_status_req),
        .O(\pll_state_machine.status_req_i_1_n_0 ));
  FDRE \pll_state_machine.status_req_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_req_i_1_n_0 ),
        .Q(adc0_status_req),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'h77FF2000)) 
    \pll_state_machine.status_timer_start_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(adc0_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\pll_state_machine.status_timer_start_i_1_n_0 ));
  FDRE \pll_state_machine.status_timer_start_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_timer_start_i_1_n_0 ),
        .Q(\pll_state_machine.status_timer_start_reg_n_0 ),
        .R(adc0_reset_i));
  LUT2 #(
    .INIT(4'h2)) 
    \pll_temperature[0]_i_1 
       (.I0(Q[0]),
        .I1(por_sm_state__0[2]),
        .O(pll_temperature[0]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pll_temperature[1]_i_1 
       (.I0(\pll_temperature[1]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_1_n_0 ),
        .I2(mem_data_adc0[22]),
        .I3(mem_data_adc0[25]),
        .I4(\pll_temperature[1]_i_4_n_0 ),
        .I5(\pll_temperature[1]_i_5_n_0 ),
        .O(\pll_temperature[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pll_temperature[1]_i_2 
       (.I0(p_0_in__0),
        .I1(por_sm_state__0[2]),
        .O(pll_temperature[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \pll_temperature[1]_i_3 
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[19]),
        .I3(mem_data_adc0[16]),
        .I4(mem_data_adc0[17]),
        .I5(\pll_temperature[1]_i_6_n_0 ),
        .O(\pll_temperature[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \pll_temperature[1]_i_4 
       (.I0(mem_data_adc0[23]),
        .I1(mem_data_adc0[24]),
        .O(\pll_temperature[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \pll_temperature[1]_i_5 
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[18]),
        .I2(mem_data_adc0[21]),
        .I3(mem_data_adc0[20]),
        .I4(mem_data_adc0[19]),
        .I5(mem_data_adc0[16]),
        .O(\pll_temperature[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pll_temperature[1]_i_6 
       (.I0(mem_data_adc0[21]),
        .I1(mem_data_adc0[20]),
        .O(\pll_temperature[1]_i_6_n_0 ));
  FDRE \pll_temperature_reg[0] 
       (.C(s_axi_aclk),
        .CE(\pll_temperature[1]_i_1_n_0 ),
        .D(pll_temperature[0]),
        .Q(\pll_temperature_reg_n_0_[0] ),
        .R(adc0_reset_i));
  FDRE \pll_temperature_reg[1] 
       (.C(s_axi_aclk),
        .CE(\pll_temperature[1]_i_1_n_0 ),
        .D(pll_temperature[1]),
        .Q(\pll_temperature_reg_n_0_[1] ),
        .R(adc0_reset_i));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_por_gnt),
        .Q(por_gnt_r),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000044)) 
    por_req_i_1
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[1]),
        .I2(adc0_drprdy_por),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[2]),
        .I5(por_req_reg_0),
        .O(por_req_i_1_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1_n_0),
        .Q(por_req_reg_0),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \por_timer_count[0]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3_n_0 ),
        .I2(\por_timer_count[0]_i_4_n_0 ),
        .I3(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_10 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_11 
       (.I0(por_timer_start_val[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_12 
       (.I0(por_timer_start_val[0]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_13 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_val[7]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_14 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_15 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_val[5]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_16 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_val[4]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_17 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_val[3]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_18 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_19 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_val[1]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_20 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_val[0]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_21 
       (.I0(\por_timer_count[0]_i_24_n_0 ),
        .I1(por_timer_count_reg[18]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[19]),
        .I4(por_timer_count_reg[16]),
        .I5(\por_timer_count[0]_i_25_n_0 ),
        .O(\por_timer_count[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_22 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_count_reg[14]),
        .O(\por_timer_count[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_count_reg[4]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_25 
       (.I0(por_timer_count_reg[25]),
        .I1(por_timer_count_reg[26]),
        .I2(por_timer_count_reg[24]),
        .I3(por_timer_count_reg[27]),
        .I4(\por_timer_count[0]_i_26_n_0 ),
        .O(\por_timer_count[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_26 
       (.I0(por_timer_count_reg[29]),
        .I1(por_timer_count_reg[28]),
        .I2(por_timer_count_reg[31]),
        .I3(por_timer_count_reg[30]),
        .O(\por_timer_count[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \por_timer_count[0]_i_3 
       (.I0(\por_timer_count[0]_i_21_n_0 ),
        .I1(\por_timer_count[0]_i_22_n_0 ),
        .I2(por_timer_count_reg[10]),
        .I3(por_timer_count_reg[9]),
        .I4(por_timer_count_reg[11]),
        .I5(por_timer_count_reg[8]),
        .O(\por_timer_count[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_4 
       (.I0(\por_timer_count[0]_i_23_n_0 ),
        .I1(por_timer_count_reg[0]),
        .I2(por_timer_count_reg[1]),
        .I3(por_timer_count_reg[2]),
        .I4(por_timer_count_reg[3]),
        .O(\por_timer_count[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_5 
       (.I0(por_timer_start_val[7]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_6 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_7 
       (.I0(por_timer_start_val[5]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_8 
       (.I0(por_timer_start_val[4]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_9 
       (.I0(por_timer_start_val[3]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[3]),
        .O(\por_timer_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_10 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_val[23]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_11 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_val[22]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_12 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_13 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_val[20]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_14 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_15 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_val[18]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_16 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_val[17]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_17 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_val[16]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_2 
       (.I0(por_timer_start_val[23]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_3 
       (.I0(por_timer_start_val[22]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[22]),
        .O(\por_timer_count[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_4 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[21]),
        .O(\por_timer_count[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_5 
       (.I0(por_timer_start_val[20]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[20]),
        .O(\por_timer_count[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_6 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[19]),
        .O(\por_timer_count[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_7 
       (.I0(por_timer_start_val[18]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[18]),
        .O(\por_timer_count[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_8 
       (.I0(por_timer_start_val[17]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[17]),
        .O(\por_timer_count[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_9 
       (.I0(por_timer_start_val[16]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[16]),
        .O(\por_timer_count[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[24]_i_10 
       (.I0(por_timer_count_reg[30]),
        .I1(por_timer_start_val[30]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[24]_i_11 
       (.I0(por_timer_count_reg[29]),
        .I1(por_timer_start_val[29]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[24]_i_12 
       (.I0(por_timer_count_reg[28]),
        .I1(por_timer_start_val[28]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[24]_i_13 
       (.I0(por_timer_count_reg[27]),
        .I1(por_timer_start_val[27]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[24]_i_14 
       (.I0(por_timer_count_reg[26]),
        .I1(por_timer_start_val[26]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[24]_i_15 
       (.I0(por_timer_count_reg[25]),
        .I1(por_timer_start_val[25]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[24]_i_16 
       (.I0(por_timer_count_reg[24]),
        .I1(por_timer_start_val[24]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[24]_i_2 
       (.I0(por_timer_start_val[30]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[30]),
        .O(\por_timer_count[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[24]_i_3 
       (.I0(por_timer_start_val[29]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[29]),
        .O(\por_timer_count[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[24]_i_4 
       (.I0(por_timer_start_val[28]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[28]),
        .O(\por_timer_count[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[24]_i_5 
       (.I0(por_timer_start_val[27]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[27]),
        .O(\por_timer_count[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[24]_i_6 
       (.I0(por_timer_start_val[26]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[26]),
        .O(\por_timer_count[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[24]_i_7 
       (.I0(por_timer_start_val[25]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[25]),
        .O(\por_timer_count[24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[24]_i_8 
       (.I0(por_timer_start_val[24]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[24]),
        .O(\por_timer_count[24]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hA3)) 
    \por_timer_count[24]_i_9 
       (.I0(por_timer_start_val[31]),
        .I1(por_timer_count_reg[31]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_10 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_val[15]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_11 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_val[14]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_12 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_val[13]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_13 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_val[12]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_14 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_val[11]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_15 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_val[10]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_16 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_val[9]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_17 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_val[8]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_2 
       (.I0(por_timer_start_val[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_3 
       (.I0(por_timer_start_val[14]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[14]),
        .O(\por_timer_count[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_4 
       (.I0(por_timer_start_val[13]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[13]),
        .O(\por_timer_count[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_5 
       (.I0(por_timer_start_val[12]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_6 
       (.I0(por_timer_start_val[11]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_7 
       (.I0(por_timer_start_val[10]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[10]),
        .O(\por_timer_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_8 
       (.I0(por_timer_start_val[9]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[9]),
        .O(\por_timer_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_9 
       (.I0(por_timer_start_val[8]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[8]),
        .O(\por_timer_count[8]_i_9_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2_n_0 ,\por_timer_count_reg[0]_i_2_n_1 ,\por_timer_count_reg[0]_i_2_n_2 ,\por_timer_count_reg[0]_i_2_n_3 ,\por_timer_count_reg[0]_i_2_n_4 ,\por_timer_count_reg[0]_i_2_n_5 ,\por_timer_count_reg[0]_i_2_n_6 ,\por_timer_count_reg[0]_i_2_n_7 }),
        .DI({\por_timer_count[0]_i_5_n_0 ,\por_timer_count[0]_i_6_n_0 ,\por_timer_count[0]_i_7_n_0 ,\por_timer_count[0]_i_8_n_0 ,\por_timer_count[0]_i_9_n_0 ,\por_timer_count[0]_i_10_n_0 ,\por_timer_count[0]_i_11_n_0 ,\por_timer_count[0]_i_12_n_0 }),
        .O({\por_timer_count_reg[0]_i_2_n_8 ,\por_timer_count_reg[0]_i_2_n_9 ,\por_timer_count_reg[0]_i_2_n_10 ,\por_timer_count_reg[0]_i_2_n_11 ,\por_timer_count_reg[0]_i_2_n_12 ,\por_timer_count_reg[0]_i_2_n_13 ,\por_timer_count_reg[0]_i_2_n_14 ,\por_timer_count_reg[0]_i_2_n_15 }),
        .S({\por_timer_count[0]_i_13_n_0 ,\por_timer_count[0]_i_14_n_0 ,\por_timer_count[0]_i_15_n_0 ,\por_timer_count[0]_i_16_n_0 ,\por_timer_count[0]_i_17_n_0 ,\por_timer_count[0]_i_18_n_0 ,\por_timer_count[0]_i_19_n_0 ,\por_timer_count[0]_i_20_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1 
       (.CI(\por_timer_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1_n_0 ,\por_timer_count_reg[16]_i_1_n_1 ,\por_timer_count_reg[16]_i_1_n_2 ,\por_timer_count_reg[16]_i_1_n_3 ,\por_timer_count_reg[16]_i_1_n_4 ,\por_timer_count_reg[16]_i_1_n_5 ,\por_timer_count_reg[16]_i_1_n_6 ,\por_timer_count_reg[16]_i_1_n_7 }),
        .DI({\por_timer_count[16]_i_2_n_0 ,\por_timer_count[16]_i_3_n_0 ,\por_timer_count[16]_i_4_n_0 ,\por_timer_count[16]_i_5_n_0 ,\por_timer_count[16]_i_6_n_0 ,\por_timer_count[16]_i_7_n_0 ,\por_timer_count[16]_i_8_n_0 ,\por_timer_count[16]_i_9_n_0 }),
        .O({\por_timer_count_reg[16]_i_1_n_8 ,\por_timer_count_reg[16]_i_1_n_9 ,\por_timer_count_reg[16]_i_1_n_10 ,\por_timer_count_reg[16]_i_1_n_11 ,\por_timer_count_reg[16]_i_1_n_12 ,\por_timer_count_reg[16]_i_1_n_13 ,\por_timer_count_reg[16]_i_1_n_14 ,\por_timer_count_reg[16]_i_1_n_15 }),
        .S({\por_timer_count[16]_i_10_n_0 ,\por_timer_count[16]_i_11_n_0 ,\por_timer_count[16]_i_12_n_0 ,\por_timer_count[16]_i_13_n_0 ,\por_timer_count[16]_i_14_n_0 ,\por_timer_count[16]_i_15_n_0 ,\por_timer_count[16]_i_16_n_0 ,\por_timer_count[16]_i_17_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[24] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_15 ),
        .Q(por_timer_count_reg[24]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[24]_i_1 
       (.CI(\por_timer_count_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[24]_i_1_CO_UNCONNECTED [7],\por_timer_count_reg[24]_i_1_n_1 ,\por_timer_count_reg[24]_i_1_n_2 ,\por_timer_count_reg[24]_i_1_n_3 ,\por_timer_count_reg[24]_i_1_n_4 ,\por_timer_count_reg[24]_i_1_n_5 ,\por_timer_count_reg[24]_i_1_n_6 ,\por_timer_count_reg[24]_i_1_n_7 }),
        .DI({1'b0,\por_timer_count[24]_i_2_n_0 ,\por_timer_count[24]_i_3_n_0 ,\por_timer_count[24]_i_4_n_0 ,\por_timer_count[24]_i_5_n_0 ,\por_timer_count[24]_i_6_n_0 ,\por_timer_count[24]_i_7_n_0 ,\por_timer_count[24]_i_8_n_0 }),
        .O({\por_timer_count_reg[24]_i_1_n_8 ,\por_timer_count_reg[24]_i_1_n_9 ,\por_timer_count_reg[24]_i_1_n_10 ,\por_timer_count_reg[24]_i_1_n_11 ,\por_timer_count_reg[24]_i_1_n_12 ,\por_timer_count_reg[24]_i_1_n_13 ,\por_timer_count_reg[24]_i_1_n_14 ,\por_timer_count_reg[24]_i_1_n_15 }),
        .S({\por_timer_count[24]_i_9_n_0 ,\por_timer_count[24]_i_10_n_0 ,\por_timer_count[24]_i_11_n_0 ,\por_timer_count[24]_i_12_n_0 ,\por_timer_count[24]_i_13_n_0 ,\por_timer_count[24]_i_14_n_0 ,\por_timer_count[24]_i_15_n_0 ,\por_timer_count[24]_i_16_n_0 }));
  FDRE \por_timer_count_reg[25] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_14 ),
        .Q(por_timer_count_reg[25]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[26] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_13 ),
        .Q(por_timer_count_reg[26]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[27] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_12 ),
        .Q(por_timer_count_reg[27]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[28] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_11 ),
        .Q(por_timer_count_reg[28]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[29] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_10 ),
        .Q(por_timer_count_reg[29]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[30] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_9 ),
        .Q(por_timer_count_reg[30]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[31] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[24]_i_1_n_8 ),
        .Q(por_timer_count_reg[31]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1 
       (.CI(\por_timer_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1_n_0 ,\por_timer_count_reg[8]_i_1_n_1 ,\por_timer_count_reg[8]_i_1_n_2 ,\por_timer_count_reg[8]_i_1_n_3 ,\por_timer_count_reg[8]_i_1_n_4 ,\por_timer_count_reg[8]_i_1_n_5 ,\por_timer_count_reg[8]_i_1_n_6 ,\por_timer_count_reg[8]_i_1_n_7 }),
        .DI({\por_timer_count[8]_i_2_n_0 ,\por_timer_count[8]_i_3_n_0 ,\por_timer_count[8]_i_4_n_0 ,\por_timer_count[8]_i_5_n_0 ,\por_timer_count[8]_i_6_n_0 ,\por_timer_count[8]_i_7_n_0 ,\por_timer_count[8]_i_8_n_0 ,\por_timer_count[8]_i_9_n_0 }),
        .O({\por_timer_count_reg[8]_i_1_n_8 ,\por_timer_count_reg[8]_i_1_n_9 ,\por_timer_count_reg[8]_i_1_n_10 ,\por_timer_count_reg[8]_i_1_n_11 ,\por_timer_count_reg[8]_i_1_n_12 ,\por_timer_count_reg[8]_i_1_n_13 ,\por_timer_count_reg[8]_i_1_n_14 ,\por_timer_count_reg[8]_i_1_n_15 }),
        .S({\por_timer_count[8]_i_10_n_0 ,\por_timer_count[8]_i_11_n_0 ,\por_timer_count[8]_i_12_n_0 ,\por_timer_count[8]_i_13_n_0 ,\por_timer_count[8]_i_14_n_0 ,\por_timer_count[8]_i_15_n_0 ,\por_timer_count[8]_i_16_n_0 ,\por_timer_count[8]_i_17_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h5555FFFF00000002)) 
    por_timer_start_i_1
       (.I0(\cal_enables[3]_i_3_n_0 ),
        .I1(mem_data_adc0[24]),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[25]),
        .I4(por_sm_state__0[0]),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hFFFF77F7)) 
    \por_timer_start_val[0]_i_1 
       (.I0(\por_timer_start_val[4]_i_3_n_0 ),
        .I1(\por_timer_start_val[30]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[15]_0 [0]),
        .I3(\por_timer_start_val[4]_i_2_n_0 ),
        .I4(mem_data_adc0[0]),
        .O(\por_timer_start_val[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFBCF)) 
    \por_timer_start_val[10]_i_1 
       (.I0(adc0_supply_timer),
        .I1(mem_data_adc0[30]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[31]),
        .I5(\por_timer_start_val[10]_i_2_n_0 ),
        .O(\por_timer_start_val[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[10]_i_10 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[14]_i_14_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[6]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \por_timer_start_val[10]_i_2 
       (.I0(\por_timer_start_val[10]_i_3_n_0 ),
        .I1(\por_timer_start_val[4]_i_6_n_0 ),
        .I2(\por_timer_start_val[10]_i_4_n_0 ),
        .I3(\por_timer_start_val[4]_i_2_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [10]),
        .I5(\por_timer_start_val[10]_i_5_n_0 ),
        .O(\por_timer_start_val[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[10]_i_3 
       (.I0(\por_timer_start_val[10]_i_6_n_0 ),
        .I1(\por_timer_start_val[10]_i_7_n_0 ),
        .I2(\por_timer_start_val[10]_i_8_n_0 ),
        .I3(\por_timer_start_val[10]_i_9_n_0 ),
        .I4(\por_timer_start_val[10]_i_10_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \por_timer_start_val[10]_i_4 
       (.I0(mem_data_adc0[29]),
        .I1(mem_data_adc0[30]),
        .I2(mem_data_adc0[28]),
        .I3(rx0_u_adc[0]),
        .I4(rx0_u_adc[1]),
        .I5(mem_data_adc0[31]),
        .O(\por_timer_start_val[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[10]_i_5 
       (.I0(mem_data_adc0[10]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [8]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [24]),
        .O(\por_timer_start_val[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[10]_i_6 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[14]_i_10_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[6]_i_9_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[10]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[14]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[6]_i_17_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[10]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[14]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[6]_i_15_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[10]_i_9 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[14]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[6]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h3333333A3A333333)) 
    \por_timer_start_val[11]_i_1 
       (.I0(adc0_supply_timer),
        .I1(\por_timer_start_val[11]_i_2_n_0 ),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[30]),
        .I5(mem_data_adc0[29]),
        .O(\por_timer_start_val[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[11]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [8]),
        .I1(\por_timer_start_val[26]_i_2_0 [9]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [10]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [11]),
        .O(\por_timer_start_val[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[11]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [8]),
        .I1(\por_timer_start_val[26]_i_2_0 [9]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [10]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [11]),
        .O(\por_timer_start_val[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[11]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [8]),
        .I1(\por_timer_start_val[26]_i_2_0 [9]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [10]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [11]),
        .O(\por_timer_start_val[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[11]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [8]),
        .I1(\por_timer_start_val[26]_i_2_0 [9]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [10]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [11]),
        .O(\por_timer_start_val[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[11]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [8]),
        .I1(\por_timer_start_val[26]_i_2_0 [9]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [10]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [11]),
        .O(\por_timer_start_val[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEF00EF)) 
    \por_timer_start_val[11]_i_2 
       (.I0(\por_timer_start_val[11]_i_3_n_0 ),
        .I1(\por_timer_start_val[30]_i_4_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(\por_timer_start_val_reg[15]_0 [11]),
        .I4(\por_timer_start_val[4]_i_2_n_0 ),
        .I5(\por_timer_start_val[11]_i_4_n_0 ),
        .O(\por_timer_start_val[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000020)) 
    \por_timer_start_val[11]_i_3 
       (.I0(\por_timer_start_val[11]_i_5_n_0 ),
        .I1(\por_timer_start_val[11]_i_6_n_0 ),
        .I2(\por_timer_start_val[11]_i_7_n_0 ),
        .I3(\por_timer_start_val[11]_i_8_n_0 ),
        .I4(\por_timer_start_val[11]_i_9_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[11]_i_4 
       (.I0(mem_data_adc0[11]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [9]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [25]),
        .O(\por_timer_start_val[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFFFDF)) 
    \por_timer_start_val[11]_i_5 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[15]_i_16_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[11]_i_10_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[11]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[15]_i_14_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[11]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \por_timer_start_val[11]_i_7 
       (.I0(\por_timer_start_val[4]_i_22_n_0 ),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[15]_i_13_n_0 ),
        .I3(\por_timer_start_val[26]_i_3_3 [2]),
        .I4(\por_timer_start_val[11]_i_12_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[11]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[15]_i_15_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[11]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[11]_i_9 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[15]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[11]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFCFFB)) 
    \por_timer_start_val[12]_i_1 
       (.I0(adc0_supply_timer),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[31]),
        .I5(\por_timer_start_val[12]_i_2_n_0 ),
        .O(\por_timer_start_val[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \por_timer_start_val[12]_i_2 
       (.I0(\por_timer_start_val[12]_i_3_n_0 ),
        .I1(\por_timer_start_val[4]_i_6_n_0 ),
        .I2(\por_timer_start_val[15]_i_6_n_0 ),
        .I3(\por_timer_start_val[4]_i_2_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [12]),
        .I5(\por_timer_start_val[12]_i_4_n_0 ),
        .O(\por_timer_start_val[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[12]_i_3 
       (.I0(\por_timer_start_val[12]_i_5_n_0 ),
        .I1(\por_timer_start_val[12]_i_6_n_0 ),
        .I2(\por_timer_start_val[12]_i_7_n_0 ),
        .I3(\por_timer_start_val[12]_i_8_n_0 ),
        .I4(\por_timer_start_val[12]_i_9_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[12]_i_4 
       (.I0(mem_data_adc0[12]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [10]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [26]),
        .O(\por_timer_start_val[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[12]_i_5 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[16]_i_8_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[8]_i_9_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[12]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[16]_i_9_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[8]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[12]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[16]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[8]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[12]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[16]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[8]_i_10_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[12]_i_9 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[16]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[8]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[13]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [10]),
        .I1(\por_timer_start_val[26]_i_2_0 [11]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [12]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [13]),
        .O(\por_timer_start_val[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[13]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [10]),
        .I1(\por_timer_start_val[26]_i_2_0 [11]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [12]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [13]),
        .O(\por_timer_start_val[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[13]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [10]),
        .I1(\por_timer_start_val[26]_i_2_0 [11]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [12]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [13]),
        .O(\por_timer_start_val[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[13]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [10]),
        .I1(\por_timer_start_val[26]_i_2_0 [11]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [12]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [13]),
        .O(\por_timer_start_val[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2FFF2F2F2F2)) 
    \por_timer_start_val[13]_i_1__0 
       (.I0(\por_timer_start_val_reg[15]_0 [13]),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(\por_timer_start_val[13]_i_2_n_0 ),
        .I3(\por_timer_start_val[13]_i_3_n_0 ),
        .I4(\por_timer_start_val[30]_i_4_n_0 ),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[13]_i_2 
       (.I0(mem_data_adc0[13]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [11]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [27]),
        .O(\por_timer_start_val[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[13]_i_3 
       (.I0(\por_timer_start_val[13]_i_4_n_0 ),
        .I1(\por_timer_start_val[13]_i_5_n_0 ),
        .I2(\por_timer_start_val[13]_i_6_n_0 ),
        .I3(\por_timer_start_val[13]_i_7_n_0 ),
        .I4(\por_timer_start_val[13]_i_8_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[13]_i_4 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[17]_i_8_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[13]_i_9_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[13]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[13]_i_10_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[13]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[13]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[13]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_16_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[13]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[13]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_14_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[13]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[13]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [10]),
        .I1(\por_timer_start_val[26]_i_2_0 [11]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [12]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [13]),
        .O(\por_timer_start_val[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[14]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [11]),
        .I1(\por_timer_start_val[26]_i_2_0 [12]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [13]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [14]),
        .O(\por_timer_start_val[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[14]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [11]),
        .I1(\por_timer_start_val[26]_i_2_0 [12]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [13]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [14]),
        .O(\por_timer_start_val[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[14]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [11]),
        .I1(\por_timer_start_val[26]_i_2_0 [12]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [13]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [14]),
        .O(\por_timer_start_val[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[14]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [11]),
        .I1(\por_timer_start_val[26]_i_2_0 [12]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [13]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [14]),
        .O(\por_timer_start_val[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[14]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [11]),
        .I1(\por_timer_start_val[26]_i_2_0 [12]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [13]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [14]),
        .O(\por_timer_start_val[14]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00002008)) 
    \por_timer_start_val[14]_i_1__0 
       (.I0(\por_timer_start_val[30]_i_1_n_0 ),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[31]),
        .O(\por_timer_start_val[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2FFF2F2F2F2)) 
    \por_timer_start_val[14]_i_2 
       (.I0(\por_timer_start_val_reg[15]_0 [14]),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(\por_timer_start_val[14]_i_3_n_0 ),
        .I3(\por_timer_start_val[14]_i_4_n_0 ),
        .I4(\por_timer_start_val[30]_i_4_n_0 ),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[14]_i_3 
       (.I0(mem_data_adc0[14]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [12]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [28]),
        .O(\por_timer_start_val[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[14]_i_4 
       (.I0(\por_timer_start_val[14]_i_5_n_0 ),
        .I1(\por_timer_start_val[14]_i_6_n_0 ),
        .I2(\por_timer_start_val[14]_i_7_n_0 ),
        .I3(\por_timer_start_val[14]_i_8_n_0 ),
        .I4(\por_timer_start_val[14]_i_9_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[14]_i_5 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[18]_i_8_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[14]_i_10_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[14]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[14]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[14]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[14]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[14]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_14_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[14]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[14]_i_9 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_16_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[14]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFCFFB)) 
    \por_timer_start_val[15]_i_1 
       (.I0(adc0_supply_timer),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[31]),
        .I5(\por_timer_start_val[15]_i_3_n_0 ),
        .O(\por_timer_start_val[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[15]_i_10 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[19]_i_11__0_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[15]_i_15_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[15]_i_11 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[19]_i_8__0_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[15]_i_16_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[15]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [12]),
        .I1(\por_timer_start_val[26]_i_2_0 [13]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [14]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [15]),
        .O(\por_timer_start_val[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[15]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [12]),
        .I1(\por_timer_start_val[26]_i_2_0 [13]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [14]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [15]),
        .O(\por_timer_start_val[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[15]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [12]),
        .I1(\por_timer_start_val[26]_i_2_0 [13]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [14]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [15]),
        .O(\por_timer_start_val[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[15]_i_15 
       (.I0(\por_timer_start_val[26]_i_2_0 [12]),
        .I1(\por_timer_start_val[26]_i_2_0 [13]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [14]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [15]),
        .O(\por_timer_start_val[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[15]_i_16 
       (.I0(\por_timer_start_val[26]_i_2_0 [12]),
        .I1(\por_timer_start_val[26]_i_2_0 [13]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [14]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [15]),
        .O(\por_timer_start_val[15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_start_val[15]_i_2__0 
       (.I0(rx0_u_adc[0]),
        .I1(rx0_u_adc[1]),
        .O(adc0_supply_timer));
  LUT6 #(
    .INIT(64'h000E000E0000000E)) 
    \por_timer_start_val[15]_i_3 
       (.I0(\por_timer_start_val[15]_i_4_n_0 ),
        .I1(\por_timer_start_val[4]_i_6_n_0 ),
        .I2(\por_timer_start_val[15]_i_5_n_0 ),
        .I3(\por_timer_start_val[15]_i_6_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [15]),
        .I5(\por_timer_start_val[4]_i_2_n_0 ),
        .O(\por_timer_start_val[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \por_timer_start_val[15]_i_4 
       (.I0(\por_timer_start_val[15]_i_7_n_0 ),
        .I1(\por_timer_start_val[15]_i_8_n_0 ),
        .I2(\por_timer_start_val[15]_i_9_n_0 ),
        .I3(\por_timer_start_val[15]_i_10_n_0 ),
        .I4(mem_data_adc0[2]),
        .I5(\por_timer_start_val[15]_i_11_n_0 ),
        .O(\por_timer_start_val[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[15]_i_5 
       (.I0(mem_data_adc0[15]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [13]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [29]),
        .O(\por_timer_start_val[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \por_timer_start_val[15]_i_6 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[28]),
        .I2(rx0_u_adc[0]),
        .I3(rx0_u_adc[1]),
        .I4(mem_data_adc0[30]),
        .I5(mem_data_adc0[29]),
        .O(\por_timer_start_val[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[15]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[19]_i_9__0_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[15]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[15]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[19]_i_10__0_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[15]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[15]_i_9 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[19]_i_12__0_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[15]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[16]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [13]),
        .I1(\por_timer_start_val[26]_i_2_0 [14]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [15]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [16]),
        .O(\por_timer_start_val[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[16]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [13]),
        .I1(\por_timer_start_val[26]_i_2_0 [14]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [15]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [16]),
        .O(\por_timer_start_val[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[16]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [13]),
        .I1(\por_timer_start_val[26]_i_2_0 [14]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [15]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [16]),
        .O(\por_timer_start_val[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \por_timer_start_val[16]_i_1__0 
       (.I0(mem_data_adc0[16]),
        .I1(\por_timer_start_val[16]_i_2_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(adc0_supply_timer),
        .I4(\por_timer_start_val_reg[31]_0 [14]),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \por_timer_start_val[16]_i_2 
       (.I0(adc0_calibration_timer4[16]),
        .I1(mem_data_adc0[2]),
        .I2(\por_timer_start_val[16]_i_4_n_0 ),
        .I3(\por_timer_start_val[16]_i_5_n_0 ),
        .I4(\por_timer_start_val[16]_i_6_n_0 ),
        .I5(\por_timer_start_val[16]_i_7_n_0 ),
        .O(\por_timer_start_val[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00004540)) 
    \por_timer_start_val[16]_i_3 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[16]_i_8_n_0 ),
        .I2(\por_timer_start_val_reg[25]_0 [2]),
        .I3(\por_timer_start_val[20]_i_8_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(adc0_calibration_timer4[16]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[16]_i_4 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[20]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[16]_i_9_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[16]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[20]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[16]_i_10_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[16]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[20]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[16]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[16]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[20]_i_15_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[16]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[16]_i_8 
       (.I0(\por_timer_start_val[26]_i_2_0 [13]),
        .I1(\por_timer_start_val[26]_i_2_0 [14]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [15]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [16]),
        .O(\por_timer_start_val[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[16]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [13]),
        .I1(\por_timer_start_val[26]_i_2_0 [14]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [15]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [16]),
        .O(\por_timer_start_val[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [14]),
        .I1(\por_timer_start_val[26]_i_2_0 [15]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [16]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [17]),
        .O(\por_timer_start_val[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [18]),
        .I1(\por_timer_start_val[26]_i_2_0 [19]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [20]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(\por_timer_start_val[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [14]),
        .I1(\por_timer_start_val[26]_i_2_0 [15]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [16]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [17]),
        .O(\por_timer_start_val[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [18]),
        .I1(\por_timer_start_val[26]_i_2_0 [19]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [20]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(\por_timer_start_val[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [14]),
        .I1(\por_timer_start_val[26]_i_2_0 [15]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [16]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [17]),
        .O(\por_timer_start_val[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_15 
       (.I0(\por_timer_start_val[26]_i_2_0 [18]),
        .I1(\por_timer_start_val[26]_i_2_0 [19]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [20]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(\por_timer_start_val[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_16 
       (.I0(\por_timer_start_val[26]_i_2_0 [14]),
        .I1(\por_timer_start_val[26]_i_2_0 [15]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [16]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [17]),
        .O(\por_timer_start_val[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \por_timer_start_val[17]_i_1__0 
       (.I0(mem_data_adc0[17]),
        .I1(\por_timer_start_val[17]_i_2_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(adc0_supply_timer),
        .I4(\por_timer_start_val_reg[31]_0 [15]),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \por_timer_start_val[17]_i_2 
       (.I0(adc0_calibration_timer4[17]),
        .I1(mem_data_adc0[2]),
        .I2(\por_timer_start_val[17]_i_4_n_0 ),
        .I3(\por_timer_start_val[17]_i_5_n_0 ),
        .I4(\por_timer_start_val[17]_i_6_n_0 ),
        .I5(\por_timer_start_val[17]_i_7_n_0 ),
        .O(\por_timer_start_val[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \por_timer_start_val[17]_i_3 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[17]_i_8_n_0 ),
        .I2(\por_timer_start_val_reg[25]_0 [2]),
        .I3(\por_timer_start_val[21]_i_6_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(adc0_calibration_timer4[17]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[17]_i_4 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_9_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[17]_i_10_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[17]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[17]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[17]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[17]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[17]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[17]_i_15_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[17]_i_16_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_8 
       (.I0(\por_timer_start_val[26]_i_2_0 [14]),
        .I1(\por_timer_start_val[26]_i_2_0 [15]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [16]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [17]),
        .O(\por_timer_start_val[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[17]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [18]),
        .I1(\por_timer_start_val[26]_i_2_0 [19]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [20]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(\por_timer_start_val[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [15]),
        .I1(\por_timer_start_val[26]_i_2_0 [16]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [17]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [18]),
        .O(\por_timer_start_val[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [19]),
        .I1(\por_timer_start_val[26]_i_2_0 [20]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [21]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [15]),
        .I1(\por_timer_start_val[26]_i_2_0 [16]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [17]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [18]),
        .O(\por_timer_start_val[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [19]),
        .I1(\por_timer_start_val[26]_i_2_0 [20]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [21]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [15]),
        .I1(\por_timer_start_val[26]_i_2_0 [16]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [17]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [18]),
        .O(\por_timer_start_val[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_15 
       (.I0(\por_timer_start_val[26]_i_2_0 [19]),
        .I1(\por_timer_start_val[26]_i_2_0 [20]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [21]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_16 
       (.I0(\por_timer_start_val[26]_i_2_0 [15]),
        .I1(\por_timer_start_val[26]_i_2_0 [16]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [17]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [18]),
        .O(\por_timer_start_val[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \por_timer_start_val[18]_i_1__0 
       (.I0(mem_data_adc0[18]),
        .I1(\por_timer_start_val[18]_i_2_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(\por_timer_start_val_reg[31]_0 [16]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \por_timer_start_val[18]_i_2 
       (.I0(adc0_calibration_timer4[18]),
        .I1(mem_data_adc0[2]),
        .I2(\por_timer_start_val[18]_i_4_n_0 ),
        .I3(\por_timer_start_val[18]_i_5_n_0 ),
        .I4(\por_timer_start_val[18]_i_6_n_0 ),
        .I5(\por_timer_start_val[18]_i_7_n_0 ),
        .O(\por_timer_start_val[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \por_timer_start_val[18]_i_3 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[18]_i_8_n_0 ),
        .I2(\por_timer_start_val_reg[25]_0 [2]),
        .I3(\por_timer_start_val[22]_i_7_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(adc0_calibration_timer4[18]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[18]_i_4 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_9_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[18]_i_10_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[18]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[18]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[18]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[18]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[18]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[18]_i_15_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[18]_i_16_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_8 
       (.I0(\por_timer_start_val[26]_i_2_0 [15]),
        .I1(\por_timer_start_val[26]_i_2_0 [16]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [17]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [18]),
        .O(\por_timer_start_val[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[18]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [19]),
        .I1(\por_timer_start_val[26]_i_2_0 [20]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [21]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[19]_i_10__0 
       (.I0(\por_timer_start_val[26]_i_2_0 [16]),
        .I1(\por_timer_start_val[26]_i_2_0 [17]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [18]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [19]),
        .O(\por_timer_start_val[19]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[19]_i_11__0 
       (.I0(\por_timer_start_val[26]_i_2_0 [16]),
        .I1(\por_timer_start_val[26]_i_2_0 [17]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [18]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [19]),
        .O(\por_timer_start_val[19]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[19]_i_12__0 
       (.I0(\por_timer_start_val[26]_i_2_0 [16]),
        .I1(\por_timer_start_val[26]_i_2_0 [17]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [18]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [19]),
        .O(\por_timer_start_val[19]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \por_timer_start_val[19]_i_1__0 
       (.I0(mem_data_adc0[19]),
        .I1(\por_timer_start_val[19]_i_2_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(adc0_supply_timer),
        .I4(\por_timer_start_val_reg[31]_0 [17]),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \por_timer_start_val[19]_i_2 
       (.I0(adc0_calibration_timer4[19]),
        .I1(mem_data_adc0[2]),
        .I2(\por_timer_start_val[19]_i_4_n_0 ),
        .I3(\por_timer_start_val[19]_i_5_n_0 ),
        .I4(\por_timer_start_val[19]_i_6_n_0 ),
        .I5(\por_timer_start_val[19]_i_7_n_0 ),
        .O(\por_timer_start_val[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \por_timer_start_val[19]_i_3__0 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[19]_i_8__0_n_0 ),
        .I2(\por_timer_start_val_reg[25]_0 [2]),
        .I3(\por_timer_start_val[23]_i_12_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(adc0_calibration_timer4[19]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[19]_i_4 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[23]_i_8_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[19]_i_9__0_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[19]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[23]_i_9_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[19]_i_10__0_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[19]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[23]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[19]_i_11__0_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[19]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[23]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[19]_i_12__0_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[19]_i_8__0 
       (.I0(\por_timer_start_val[26]_i_2_0 [16]),
        .I1(\por_timer_start_val[26]_i_2_0 [17]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [18]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [19]),
        .O(\por_timer_start_val[19]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[19]_i_9__0 
       (.I0(\por_timer_start_val[26]_i_2_0 [16]),
        .I1(\por_timer_start_val[26]_i_2_0 [17]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [18]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [19]),
        .O(\por_timer_start_val[19]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF77F7)) 
    \por_timer_start_val[1]_i_1 
       (.I0(\por_timer_start_val[4]_i_3_n_0 ),
        .I1(\por_timer_start_val[30]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[15]_0 [1]),
        .I3(\por_timer_start_val[4]_i_2_n_0 ),
        .I4(mem_data_adc0[1]),
        .O(\por_timer_start_val[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \por_timer_start_val[20]_i_1 
       (.I0(mem_data_adc0[20]),
        .I1(\por_timer_start_val[20]_i_2_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(\por_timer_start_val_reg[31]_0 [18]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[20]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [17]),
        .I1(\por_timer_start_val[26]_i_2_0 [18]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [19]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [20]),
        .O(\por_timer_start_val[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[20]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [17]),
        .I1(\por_timer_start_val[26]_i_2_0 [18]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [19]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [20]),
        .O(\por_timer_start_val[20]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \por_timer_start_val[20]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [21]),
        .I1(\por_timer_start_val[26]_i_2_0 [22]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_3_0 [0]),
        .I4(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[20]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [17]),
        .I1(\por_timer_start_val[26]_i_2_0 [18]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [19]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [20]),
        .O(\por_timer_start_val[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \por_timer_start_val[20]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [21]),
        .I1(\por_timer_start_val[26]_i_2_0 [22]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_3_2 [0]),
        .I4(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[20]_i_15 
       (.I0(\por_timer_start_val[26]_i_2_0 [17]),
        .I1(\por_timer_start_val[26]_i_2_0 [18]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [19]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [20]),
        .O(\por_timer_start_val[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \por_timer_start_val[20]_i_2 
       (.I0(adc0_calibration_timer4[20]),
        .I1(mem_data_adc0[2]),
        .I2(\por_timer_start_val[20]_i_4_n_0 ),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .I4(\por_timer_start_val[20]_i_6_n_0 ),
        .I5(\por_timer_start_val[20]_i_7_n_0 ),
        .O(\por_timer_start_val[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \por_timer_start_val[20]_i_3 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[20]_i_8_n_0 ),
        .I2(\por_timer_start_val_reg[25]_0 [2]),
        .I3(\por_timer_start_val[24]_i_4_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(adc0_calibration_timer4[20]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[20]_i_4 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[20]_i_9_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[20]_i_10_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[20]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[24]_i_9_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[20]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[20]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[20]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[20]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[20]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[20]_i_14_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[20]_i_15_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[20]_i_8 
       (.I0(\por_timer_start_val[26]_i_2_0 [17]),
        .I1(\por_timer_start_val[26]_i_2_0 [18]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [19]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [20]),
        .O(\por_timer_start_val[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \por_timer_start_val[20]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [21]),
        .I1(\por_timer_start_val[26]_i_2_0 [22]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_3_1 [0]),
        .I4(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \por_timer_start_val[21]_i_1 
       (.I0(mem_data_adc0[21]),
        .I1(\por_timer_start_val[21]_i_2_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(\por_timer_start_val_reg[31]_0 [19]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \por_timer_start_val[21]_i_10 
       (.I0(\por_timer_start_val[17]_i_13_n_0 ),
        .I1(\por_timer_start_val[26]_i_3_0 [2]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h04FF04FF04FF0400)) 
    \por_timer_start_val[21]_i_2 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[21]_i_3_n_0 ),
        .I2(rx0_u_adc[1]),
        .I3(mem_data_adc0[2]),
        .I4(\por_timer_start_val[21]_i_4_n_0 ),
        .I5(\por_timer_start_val[21]_i_5_n_0 ),
        .O(\por_timer_start_val[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \por_timer_start_val[21]_i_3 
       (.I0(\por_timer_start_val[21]_i_6_n_0 ),
        .I1(\por_timer_start_val_reg[25]_0 [2]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000230020)) 
    \por_timer_start_val[21]_i_4 
       (.I0(\por_timer_start_val[21]_i_7_n_0 ),
        .I1(mem_data_adc0[1]),
        .I2(mem_data_adc0[0]),
        .I3(rx0_u_adc[0]),
        .I4(p_0_out[21]),
        .I5(rx0_u_adc[1]),
        .O(\por_timer_start_val[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000B00080)) 
    \por_timer_start_val[21]_i_5 
       (.I0(\por_timer_start_val[21]_i_9_n_0 ),
        .I1(mem_data_adc0[0]),
        .I2(mem_data_adc0[1]),
        .I3(rx0_u_adc[0]),
        .I4(\por_timer_start_val[21]_i_10_n_0 ),
        .I5(rx0_u_adc[1]),
        .O(\por_timer_start_val[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[21]_i_6 
       (.I0(\por_timer_start_val[26]_i_2_0 [18]),
        .I1(\por_timer_start_val[26]_i_2_0 [19]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [20]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(\por_timer_start_val[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \por_timer_start_val[21]_i_7 
       (.I0(\por_timer_start_val[17]_i_11_n_0 ),
        .I1(\por_timer_start_val[26]_i_3_3 [2]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \por_timer_start_val[21]_i_8 
       (.I0(\por_timer_start_val[17]_i_9_n_0 ),
        .I1(\por_timer_start_val[26]_i_3_1 [2]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \por_timer_start_val[21]_i_9 
       (.I0(\por_timer_start_val[17]_i_15_n_0 ),
        .I1(\por_timer_start_val[26]_i_3_2 [2]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \por_timer_start_val[22]_i_10 
       (.I0(\por_timer_start_val[26]_i_3_2 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_3_2 [2]),
        .I4(\por_timer_start_val[18]_i_15_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \por_timer_start_val[22]_i_11 
       (.I0(\por_timer_start_val[26]_i_3_0 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_3_0 [2]),
        .I4(\por_timer_start_val[18]_i_13_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2222222A2A222222)) 
    \por_timer_start_val[22]_i_1__0 
       (.I0(\por_timer_start_val[30]_i_1_n_0 ),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[30]),
        .I5(mem_data_adc0[29]),
        .O(\por_timer_start_val[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \por_timer_start_val[22]_i_2 
       (.I0(mem_data_adc0[22]),
        .I1(\por_timer_start_val[30]_i_4_n_0 ),
        .I2(\por_timer_start_val[22]_i_3_n_0 ),
        .I3(mem_data_adc0[28]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [20]),
        .O(\por_timer_start_val[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \por_timer_start_val[22]_i_3 
       (.I0(\por_timer_start_val[22]_i_4_n_0 ),
        .I1(rx0_u_adc[1]),
        .I2(mem_data_adc0[2]),
        .I3(\por_timer_start_val[22]_i_5_n_0 ),
        .I4(\por_timer_start_val[22]_i_6_n_0 ),
        .O(\por_timer_start_val[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \por_timer_start_val[22]_i_4 
       (.I0(\por_timer_start_val_reg[25]_0 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[22]_i_7_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00002320)) 
    \por_timer_start_val[22]_i_5 
       (.I0(\por_timer_start_val[22]_i_8_n_0 ),
        .I1(mem_data_adc0[1]),
        .I2(mem_data_adc0[0]),
        .I3(\por_timer_start_val[22]_i_9_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(\por_timer_start_val[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h0000B080)) 
    \por_timer_start_val[22]_i_6 
       (.I0(\por_timer_start_val[22]_i_10_n_0 ),
        .I1(mem_data_adc0[0]),
        .I2(mem_data_adc0[1]),
        .I3(\por_timer_start_val[22]_i_11_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(\por_timer_start_val[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[22]_i_7 
       (.I0(\por_timer_start_val[26]_i_2_0 [19]),
        .I1(\por_timer_start_val[26]_i_2_0 [20]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [21]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \por_timer_start_val[22]_i_8 
       (.I0(\por_timer_start_val[26]_i_3_3 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_3_3 [2]),
        .I4(\por_timer_start_val[18]_i_11_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \por_timer_start_val[22]_i_9 
       (.I0(\por_timer_start_val[26]_i_3_1 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_3_1 [2]),
        .I4(\por_timer_start_val[18]_i_9_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF02)) 
    \por_timer_start_val[23]_i_1 
       (.I0(\por_timer_start_val_reg[31]_0 [21]),
        .I1(rx0_u_adc[1]),
        .I2(rx0_u_adc[0]),
        .I3(mem_data_adc0[28]),
        .I4(\por_timer_start_val[23]_i_2_n_0 ),
        .O(\por_timer_start_val[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[23]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [20]),
        .I1(\por_timer_start_val[26]_i_2_0 [21]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[23]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [20]),
        .I1(\por_timer_start_val[26]_i_2_0 [21]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[23]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [20]),
        .I1(\por_timer_start_val[26]_i_2_0 [21]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0004)) 
    \por_timer_start_val[23]_i_2 
       (.I0(\por_timer_start_val[23]_i_3_n_0 ),
        .I1(\por_timer_start_val[23]_i_4_n_0 ),
        .I2(\por_timer_start_val[23]_i_5_n_0 ),
        .I3(\por_timer_start_val[23]_i_6_n_0 ),
        .I4(mem_data_adc0[2]),
        .I5(\por_timer_start_val[23]_i_7_n_0 ),
        .O(\por_timer_start_val[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \por_timer_start_val[23]_i_3 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[23]_i_8_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(rx0_u_adc[0]),
        .I4(mem_data_adc0[0]),
        .I5(mem_data_adc0[1]),
        .O(\por_timer_start_val[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \por_timer_start_val[23]_i_4 
       (.I0(mem_data_adc0[0]),
        .I1(mem_data_adc0[1]),
        .I2(rx0_u_adc[1]),
        .I3(\por_timer_start_val[23]_i_9_n_0 ),
        .I4(\por_timer_start_val[26]_i_3_3 [2]),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \por_timer_start_val[23]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[23]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(rx0_u_adc[0]),
        .I4(mem_data_adc0[0]),
        .I5(mem_data_adc0[1]),
        .O(\por_timer_start_val[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \por_timer_start_val[23]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[23]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(rx0_u_adc[0]),
        .I4(mem_data_adc0[1]),
        .I5(mem_data_adc0[0]),
        .O(\por_timer_start_val[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \por_timer_start_val[23]_i_7 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val_reg[25]_0 [2]),
        .I2(\por_timer_start_val[23]_i_12_n_0 ),
        .I3(rx0_u_adc[1]),
        .I4(mem_data_adc0[2]),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[23]_i_8 
       (.I0(\por_timer_start_val[26]_i_2_0 [20]),
        .I1(\por_timer_start_val[26]_i_2_0 [21]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[23]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [20]),
        .I1(\por_timer_start_val[26]_i_2_0 [21]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF800F800F800F8F8)) 
    \por_timer_start_val[24]_i_1 
       (.I0(adc0_supply_timer),
        .I1(\por_timer_start_val_reg[31]_0 [22]),
        .I2(mem_data_adc0[28]),
        .I3(\por_timer_start_val[24]_i_2_n_0 ),
        .I4(mem_data_adc0[2]),
        .I5(\por_timer_start_val[24]_i_3_n_0 ),
        .O(\por_timer_start_val[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \por_timer_start_val[24]_i_10 
       (.I0(\por_timer_start_val[26]_i_3_0 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_0 [0]),
        .I3(\por_timer_start_val[26]_i_3_0 [1]),
        .I4(\por_timer_start_val[26]_i_2_0 [22]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(\por_timer_start_val[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \por_timer_start_val[24]_i_11 
       (.I0(\por_timer_start_val[26]_i_3_2 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_2 [0]),
        .I3(\por_timer_start_val[26]_i_3_2 [1]),
        .I4(\por_timer_start_val[26]_i_2_0 [22]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(\por_timer_start_val[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \por_timer_start_val[24]_i_2 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val_reg[25]_0 [2]),
        .I2(\por_timer_start_val[24]_i_4_n_0 ),
        .I3(rx0_u_adc[1]),
        .I4(mem_data_adc0[2]),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \por_timer_start_val[24]_i_3 
       (.I0(rx0_u_adc[1]),
        .I1(p_0_out[24]),
        .I2(rx0_u_adc[0]),
        .I3(\por_timer_start_val[24]_i_6_n_0 ),
        .I4(\por_timer_start_val[24]_i_7_n_0 ),
        .I5(\por_timer_start_val[24]_i_8_n_0 ),
        .O(\por_timer_start_val[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \por_timer_start_val[24]_i_4 
       (.I0(\por_timer_start_val[26]_i_2_0 [21]),
        .I1(\por_timer_start_val[26]_i_2_0 [22]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val_reg[25]_0 [0]),
        .I4(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \por_timer_start_val[24]_i_5 
       (.I0(\por_timer_start_val[26]_i_3_1 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_1 [0]),
        .I3(\por_timer_start_val[26]_i_3_1 [1]),
        .I4(\por_timer_start_val[26]_i_2_0 [22]),
        .I5(\por_timer_start_val[26]_i_2_0 [21]),
        .O(p_0_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_start_val[24]_i_6 
       (.I0(mem_data_adc0[1]),
        .I1(mem_data_adc0[0]),
        .O(\por_timer_start_val[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \por_timer_start_val[24]_i_7 
       (.I0(mem_data_adc0[0]),
        .I1(mem_data_adc0[1]),
        .I2(rx0_u_adc[1]),
        .I3(\por_timer_start_val[24]_i_9_n_0 ),
        .I4(\por_timer_start_val[26]_i_3_3 [2]),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000C80008)) 
    \por_timer_start_val[24]_i_8 
       (.I0(\por_timer_start_val[24]_i_10_n_0 ),
        .I1(mem_data_adc0[1]),
        .I2(mem_data_adc0[0]),
        .I3(rx0_u_adc[0]),
        .I4(\por_timer_start_val[24]_i_11_n_0 ),
        .I5(rx0_u_adc[1]),
        .O(\por_timer_start_val[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \por_timer_start_val[24]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [21]),
        .I1(\por_timer_start_val[26]_i_2_0 [22]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_3_3 [0]),
        .I4(\por_timer_start_val[26]_i_2_0 [23]),
        .O(\por_timer_start_val[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF020002)) 
    \por_timer_start_val[25]_i_1 
       (.I0(\por_timer_start_val_reg[31]_0 [23]),
        .I1(rx0_u_adc[0]),
        .I2(rx0_u_adc[1]),
        .I3(mem_data_adc0[28]),
        .I4(\por_timer_start_val[25]_i_2_n_0 ),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000300055555555)) 
    \por_timer_start_val[25]_i_2 
       (.I0(\por_timer_start_val[25]_i_3_n_0 ),
        .I1(rx0_u_adc[0]),
        .I2(\por_timer_start_val_reg[25]_0 [2]),
        .I3(\por_timer_start_val[25]_i_4_n_0 ),
        .I4(rx0_u_adc[1]),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFABFFFB)) 
    \por_timer_start_val[25]_i_3 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[25]_i_5_n_0 ),
        .I2(mem_data_adc0[0]),
        .I3(mem_data_adc0[1]),
        .I4(\por_timer_start_val[25]_i_6_n_0 ),
        .I5(\por_timer_start_val[25]_i_7_n_0 ),
        .O(\por_timer_start_val[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \por_timer_start_val[25]_i_4 
       (.I0(\por_timer_start_val_reg[25]_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val_reg[25]_0 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .O(\por_timer_start_val[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \por_timer_start_val[25]_i_5 
       (.I0(\por_timer_start_val[26]_i_3_1 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_1 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_1 [2]),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \por_timer_start_val[25]_i_6 
       (.I0(\por_timer_start_val[26]_i_3_3 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_3 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_3 [2]),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h0000C808)) 
    \por_timer_start_val[25]_i_7 
       (.I0(\por_timer_start_val[25]_i_8_n_0 ),
        .I1(mem_data_adc0[1]),
        .I2(mem_data_adc0[0]),
        .I3(\por_timer_start_val[25]_i_9_n_0 ),
        .I4(rx0_u_adc[1]),
        .O(\por_timer_start_val[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \por_timer_start_val[25]_i_8 
       (.I0(\por_timer_start_val[26]_i_3_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_0 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_0 [2]),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \por_timer_start_val[25]_i_9 
       (.I0(\por_timer_start_val[26]_i_3_2 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val[26]_i_3_2 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [22]),
        .I4(\por_timer_start_val[26]_i_3_2 [2]),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF020002)) 
    \por_timer_start_val[26]_i_1 
       (.I0(\por_timer_start_val_reg[31]_0 [24]),
        .I1(rx0_u_adc[0]),
        .I2(rx0_u_adc[1]),
        .I3(mem_data_adc0[28]),
        .I4(\por_timer_start_val[26]_i_2_n_0 ),
        .I5(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000300055555555)) 
    \por_timer_start_val[26]_i_2 
       (.I0(\por_timer_start_val[26]_i_3_n_0 ),
        .I1(rx0_u_adc[0]),
        .I2(\por_timer_start_val_reg[25]_0 [2]),
        .I3(\por_timer_start_val[26]_i_4_n_0 ),
        .I4(rx0_u_adc[1]),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \por_timer_start_val[26]_i_3 
       (.I0(adc0_calibration_timer3),
        .I1(adc0_calibration_timer1),
        .I2(adc0_calibration_timer2),
        .I3(mem_data_adc0[1]),
        .I4(mem_data_adc0[0]),
        .I5(adc0_calibration_timer0),
        .O(\por_timer_start_val[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \por_timer_start_val[26]_i_4 
       (.I0(\por_timer_start_val_reg[25]_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [23]),
        .I2(\por_timer_start_val_reg[25]_0 [0]),
        .O(\por_timer_start_val[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \por_timer_start_val[26]_i_5 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[26]_i_3_2 [2]),
        .I2(\por_timer_start_val[26]_i_3_2 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_2 [1]),
        .I5(rx0_u_adc[1]),
        .O(adc0_calibration_timer3));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \por_timer_start_val[26]_i_6 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[26]_i_3_3 [2]),
        .I2(\por_timer_start_val[26]_i_3_3 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_3 [1]),
        .I5(rx0_u_adc[1]),
        .O(adc0_calibration_timer1));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \por_timer_start_val[26]_i_7 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[26]_i_3_0 [2]),
        .I2(\por_timer_start_val[26]_i_3_0 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_0 [1]),
        .I5(rx0_u_adc[1]),
        .O(adc0_calibration_timer2));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \por_timer_start_val[26]_i_8 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[26]_i_3_1 [2]),
        .I2(\por_timer_start_val[26]_i_3_1 [0]),
        .I3(\por_timer_start_val[26]_i_2_0 [23]),
        .I4(\por_timer_start_val[26]_i_3_1 [1]),
        .I5(rx0_u_adc[1]),
        .O(adc0_calibration_timer0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_start_val[27]_i_1 
       (.I0(\por_timer_start_val_reg[31]_0 [25]),
        .I1(rx0_u_adc[1]),
        .I2(rx0_u_adc[0]),
        .I3(mem_data_adc0[28]),
        .O(\por_timer_start_val[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_start_val[28]_i_1 
       (.I0(\por_timer_start_val_reg[31]_0 [26]),
        .I1(rx0_u_adc[1]),
        .I2(rx0_u_adc[0]),
        .I3(mem_data_adc0[28]),
        .O(\por_timer_start_val[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_start_val[29]_i_1 
       (.I0(\por_timer_start_val_reg[31]_0 [27]),
        .I1(rx0_u_adc[1]),
        .I2(rx0_u_adc[0]),
        .I3(mem_data_adc0[28]),
        .O(\por_timer_start_val[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3333333A3A333333)) 
    \por_timer_start_val[2]_i_1 
       (.I0(adc0_supply_timer),
        .I1(\por_timer_start_val[2]_i_2_n_0 ),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[30]),
        .I5(mem_data_adc0[29]),
        .O(\por_timer_start_val[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \por_timer_start_val[2]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_3_2 [0]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[2]_i_14_n_0 ),
        .I4(\por_timer_start_val[26]_i_3_2 [2]),
        .I5(\por_timer_start_val[6]_i_12_n_0 ),
        .O(\por_timer_start_val[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \por_timer_start_val[2]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_3_3 [0]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[2]_i_15_n_0 ),
        .I4(\por_timer_start_val[26]_i_3_3 [2]),
        .I5(\por_timer_start_val[6]_i_18_n_0 ),
        .O(\por_timer_start_val[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \por_timer_start_val[2]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_3_0 [0]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[2]_i_16_n_0 ),
        .I4(\por_timer_start_val[26]_i_3_0 [2]),
        .I5(\por_timer_start_val[6]_i_14_n_0 ),
        .O(\por_timer_start_val[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_start_val[2]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_3_1 [0]),
        .I2(\por_timer_start_val[26]_i_2_0 [2]),
        .O(\por_timer_start_val[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_start_val[2]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_3_2 [0]),
        .I2(\por_timer_start_val[26]_i_2_0 [2]),
        .O(\por_timer_start_val[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_start_val[2]_i_15 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_3_3 [0]),
        .I2(\por_timer_start_val[26]_i_2_0 [2]),
        .O(\por_timer_start_val[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_start_val[2]_i_16 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_3_0 [0]),
        .I2(\por_timer_start_val[26]_i_2_0 [2]),
        .O(\por_timer_start_val[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEF00EF)) 
    \por_timer_start_val[2]_i_2 
       (.I0(\por_timer_start_val[2]_i_3_n_0 ),
        .I1(\por_timer_start_val[30]_i_4_n_0 ),
        .I2(mem_data_adc0[28]),
        .I3(\por_timer_start_val_reg[15]_0 [2]),
        .I4(\por_timer_start_val[4]_i_2_n_0 ),
        .I5(\por_timer_start_val[2]_i_4_n_0 ),
        .O(\por_timer_start_val[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB0000FF00)) 
    \por_timer_start_val[2]_i_3 
       (.I0(rx0_u_adc[0]),
        .I1(\por_timer_start_val[2]_i_5_n_0 ),
        .I2(rx0_u_adc[1]),
        .I3(\por_timer_start_val[2]_i_6_n_0 ),
        .I4(\por_timer_start_val[2]_i_7_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[2]_i_4 
       (.I0(mem_data_adc0[2]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [0]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [16]),
        .O(\por_timer_start_val[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \por_timer_start_val[2]_i_5 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val_reg[25]_0 [0]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[2]_i_8_n_0 ),
        .I4(\por_timer_start_val_reg[25]_0 [2]),
        .I5(\por_timer_start_val[6]_i_10_n_0 ),
        .O(\por_timer_start_val[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF3DFFFD)) 
    \por_timer_start_val[2]_i_6 
       (.I0(p_0_out[2]),
        .I1(mem_data_adc0[1]),
        .I2(mem_data_adc0[0]),
        .I3(rx0_u_adc[0]),
        .I4(\por_timer_start_val[2]_i_10_n_0 ),
        .I5(rx0_u_adc[1]),
        .O(\por_timer_start_val[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000380008)) 
    \por_timer_start_val[2]_i_7 
       (.I0(\por_timer_start_val[2]_i_11_n_0 ),
        .I1(mem_data_adc0[0]),
        .I2(mem_data_adc0[1]),
        .I3(rx0_u_adc[0]),
        .I4(\por_timer_start_val[2]_i_12_n_0 ),
        .I5(rx0_u_adc[1]),
        .O(\por_timer_start_val[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_start_val[2]_i_8 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val_reg[25]_0 [0]),
        .I2(\por_timer_start_val[26]_i_2_0 [2]),
        .O(\por_timer_start_val[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \por_timer_start_val[2]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_3_1 [0]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[2]_i_13_n_0 ),
        .I4(\por_timer_start_val[26]_i_3_1 [2]),
        .I5(\por_timer_start_val[6]_i_16_n_0 ),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \por_timer_start_val[30]_i_1 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[1]),
        .I4(\por_timer_start_val[30]_i_3_n_0 ),
        .I5(adc0_reset_i),
        .O(\por_timer_start_val[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \por_timer_start_val[30]_i_2 
       (.I0(mem_data_adc0[28]),
        .I1(\por_timer_start_val_reg[31]_0 [28]),
        .I2(rx0_u_adc[1]),
        .I3(rx0_u_adc[0]),
        .I4(\por_timer_start_val[30]_i_4_n_0 ),
        .O(\por_timer_start_val[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \por_timer_start_val[30]_i_3 
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[25]),
        .O(\por_timer_start_val[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \por_timer_start_val[30]_i_4 
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .O(\por_timer_start_val[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \por_timer_start_val[31]_i_1 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[30]),
        .I3(\por_timer_start_val[30]_i_1_n_0 ),
        .O(\por_timer_start_val[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_start_val[31]_i_2 
       (.I0(\por_timer_start_val_reg[31]_0 [29]),
        .I1(rx0_u_adc[1]),
        .I2(rx0_u_adc[0]),
        .I3(mem_data_adc0[28]),
        .O(\por_timer_start_val[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2FFF2F2F2F2)) 
    \por_timer_start_val[3]_i_1 
       (.I0(\por_timer_start_val_reg[15]_0 [3]),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(\por_timer_start_val[3]_i_2_n_0 ),
        .I3(\por_timer_start_val[3]_i_3_n_0 ),
        .I4(\por_timer_start_val[30]_i_4_n_0 ),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [1]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [2]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [3]),
        .O(\por_timer_start_val[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [4]),
        .I1(\por_timer_start_val[26]_i_2_0 [5]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [6]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [7]),
        .O(\por_timer_start_val[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [1]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [2]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [3]),
        .O(\por_timer_start_val[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [4]),
        .I1(\por_timer_start_val[26]_i_2_0 [5]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [6]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [7]),
        .O(\por_timer_start_val[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [1]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [2]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [3]),
        .O(\por_timer_start_val[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_15 
       (.I0(\por_timer_start_val[26]_i_2_0 [4]),
        .I1(\por_timer_start_val[26]_i_2_0 [5]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [6]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [7]),
        .O(\por_timer_start_val[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_16 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [1]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [2]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [3]),
        .O(\por_timer_start_val[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_17 
       (.I0(\por_timer_start_val[26]_i_2_0 [4]),
        .I1(\por_timer_start_val[26]_i_2_0 [5]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [6]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [7]),
        .O(\por_timer_start_val[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_18 
       (.I0(\por_timer_start_val[26]_i_2_0 [0]),
        .I1(\por_timer_start_val[26]_i_2_0 [1]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [2]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [3]),
        .O(\por_timer_start_val[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[3]_i_2 
       (.I0(mem_data_adc0[3]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [1]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [17]),
        .O(\por_timer_start_val[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[3]_i_3 
       (.I0(\por_timer_start_val[3]_i_4_n_0 ),
        .I1(\por_timer_start_val[3]_i_5_n_0 ),
        .I2(\por_timer_start_val[3]_i_6_n_0 ),
        .I3(\por_timer_start_val[3]_i_7_n_0 ),
        .I4(\por_timer_start_val[3]_i_8_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[3]_i_4 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[3]_i_9_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[3]_i_10_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[3]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[3]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[3]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[3]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[3]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[3]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[3]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[3]_i_15_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[3]_i_16_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[3]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[3]_i_17_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[3]_i_18_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[3]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [4]),
        .I1(\por_timer_start_val[26]_i_2_0 [5]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [6]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [7]),
        .O(\por_timer_start_val[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF2FFF2FFF2FFFFF)) 
    \por_timer_start_val[4]_i_1 
       (.I0(\por_timer_start_val_reg[15]_0 [4]),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(\por_timer_start_val[4]_i_3_n_0 ),
        .I3(\por_timer_start_val[4]_i_4_n_0 ),
        .I4(\por_timer_start_val[4]_i_5_n_0 ),
        .I5(\por_timer_start_val[4]_i_6_n_0 ),
        .O(\por_timer_start_val[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[4]_i_10 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[4]_i_18_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[4]_i_19_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[4]_i_11 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[4]_i_20_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[4]_i_21_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[4]_i_12 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[4]_i_23_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[4]_i_24_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[4]_i_13 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[4]_i_26_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[4]_i_27_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_start_val[4]_i_14 
       (.I0(mem_data_adc0[15]),
        .I1(mem_data_adc0[30]),
        .I2(mem_data_adc0[7]),
        .I3(mem_data_adc0[8]),
        .O(\por_timer_start_val[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \por_timer_start_val[4]_i_15 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[0]),
        .I3(mem_data_adc0[1]),
        .O(\por_timer_start_val[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_16 
       (.I0(\por_timer_start_val[26]_i_2_0 [5]),
        .I1(\por_timer_start_val[26]_i_2_0 [6]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [7]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [8]),
        .O(\por_timer_start_val[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_17 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [2]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [3]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [4]),
        .O(\por_timer_start_val[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_18 
       (.I0(\por_timer_start_val[26]_i_2_0 [5]),
        .I1(\por_timer_start_val[26]_i_2_0 [6]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [7]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [8]),
        .O(\por_timer_start_val[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_19 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [2]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [3]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [4]),
        .O(\por_timer_start_val[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_start_val[4]_i_2 
       (.I0(\por_timer_start_val[4]_i_7_n_0 ),
        .I1(mem_data_adc0[10]),
        .I2(mem_data_adc0[14]),
        .I3(mem_data_adc0[12]),
        .I4(mem_data_adc0[5]),
        .I5(\por_timer_start_val[4]_i_8_n_0 ),
        .O(\por_timer_start_val[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_20 
       (.I0(\por_timer_start_val[26]_i_2_0 [5]),
        .I1(\por_timer_start_val[26]_i_2_0 [6]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [7]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [8]),
        .O(\por_timer_start_val[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_21 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [2]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [3]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [4]),
        .O(\por_timer_start_val[4]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \por_timer_start_val[4]_i_22 
       (.I0(mem_data_adc0[1]),
        .I1(mem_data_adc0[0]),
        .O(\por_timer_start_val[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_23 
       (.I0(\por_timer_start_val[26]_i_2_0 [5]),
        .I1(\por_timer_start_val[26]_i_2_0 [6]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [7]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [8]),
        .O(\por_timer_start_val[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_24 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [2]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [3]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [4]),
        .O(\por_timer_start_val[4]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \por_timer_start_val[4]_i_25 
       (.I0(mem_data_adc0[1]),
        .I1(mem_data_adc0[0]),
        .O(\por_timer_start_val[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_26 
       (.I0(\por_timer_start_val[26]_i_2_0 [5]),
        .I1(\por_timer_start_val[26]_i_2_0 [6]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [7]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [8]),
        .O(\por_timer_start_val[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[4]_i_27 
       (.I0(\por_timer_start_val[26]_i_2_0 [1]),
        .I1(\por_timer_start_val[26]_i_2_0 [2]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [3]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [4]),
        .O(\por_timer_start_val[4]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \por_timer_start_val[4]_i_28 
       (.I0(mem_data_adc0[0]),
        .I1(mem_data_adc0[1]),
        .O(\por_timer_start_val[4]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFEBF)) 
    \por_timer_start_val[4]_i_3 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[29]),
        .O(\por_timer_start_val[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[4]_i_4 
       (.I0(mem_data_adc0[4]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [2]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [18]),
        .O(\por_timer_start_val[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[4]_i_5 
       (.I0(\por_timer_start_val[4]_i_9_n_0 ),
        .I1(\por_timer_start_val[4]_i_10_n_0 ),
        .I2(\por_timer_start_val[4]_i_11_n_0 ),
        .I3(\por_timer_start_val[4]_i_12_n_0 ),
        .I4(\por_timer_start_val[4]_i_13_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \por_timer_start_val[4]_i_6 
       (.I0(mem_data_adc0[31]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .O(\por_timer_start_val[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_start_val[4]_i_7 
       (.I0(mem_data_adc0[28]),
        .I1(mem_data_adc0[3]),
        .I2(mem_data_adc0[11]),
        .I3(mem_data_adc0[9]),
        .I4(\por_timer_start_val[4]_i_14_n_0 ),
        .O(\por_timer_start_val[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_start_val[4]_i_8 
       (.I0(\drpdi_por_i[15]_i_7_n_0 ),
        .I1(\por_timer_start_val[4]_i_15_n_0 ),
        .I2(mem_data_adc0[4]),
        .I3(mem_data_adc0[6]),
        .I4(mem_data_adc0[2]),
        .I5(mem_data_adc0[13]),
        .O(\por_timer_start_val[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[4]_i_9 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[4]_i_16_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[4]_i_17_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFBCF)) 
    \por_timer_start_val[5]_i_1 
       (.I0(adc0_supply_timer),
        .I1(mem_data_adc0[30]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[31]),
        .I5(\por_timer_start_val[5]_i_2_n_0 ),
        .O(\por_timer_start_val[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[5]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [3]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [4]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [5]),
        .O(\por_timer_start_val[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[5]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [3]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [4]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [5]),
        .O(\por_timer_start_val[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[5]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [3]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [4]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [5]),
        .O(\por_timer_start_val[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[5]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [3]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [4]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [5]),
        .O(\por_timer_start_val[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[5]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [2]),
        .I1(\por_timer_start_val[26]_i_2_0 [3]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [4]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [5]),
        .O(\por_timer_start_val[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \por_timer_start_val[5]_i_2 
       (.I0(\por_timer_start_val[5]_i_3_n_0 ),
        .I1(\por_timer_start_val[4]_i_6_n_0 ),
        .I2(\por_timer_start_val[10]_i_4_n_0 ),
        .I3(\por_timer_start_val[4]_i_2_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [5]),
        .I5(\por_timer_start_val[5]_i_4_n_0 ),
        .O(\por_timer_start_val[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[5]_i_3 
       (.I0(\por_timer_start_val[5]_i_5_n_0 ),
        .I1(\por_timer_start_val[5]_i_6_n_0 ),
        .I2(\por_timer_start_val[5]_i_7_n_0 ),
        .I3(\por_timer_start_val[5]_i_8_n_0 ),
        .I4(\por_timer_start_val[5]_i_9_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[5]_i_4 
       (.I0(mem_data_adc0[5]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [3]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [19]),
        .O(\por_timer_start_val[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[5]_i_5 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[9]_i_9_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[5]_i_10_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[5]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[9]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[5]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[5]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[9]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[5]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[5]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[9]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[5]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[5]_i_9 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[9]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[5]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [3]),
        .I1(\por_timer_start_val[26]_i_2_0 [4]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [5]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [6]),
        .O(\por_timer_start_val[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [7]),
        .I1(\por_timer_start_val[26]_i_2_0 [8]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [9]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [10]),
        .O(\por_timer_start_val[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [3]),
        .I1(\por_timer_start_val[26]_i_2_0 [4]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [5]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [6]),
        .O(\por_timer_start_val[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [7]),
        .I1(\por_timer_start_val[26]_i_2_0 [8]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [9]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [10]),
        .O(\por_timer_start_val[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_14 
       (.I0(\por_timer_start_val[26]_i_2_0 [3]),
        .I1(\por_timer_start_val[26]_i_2_0 [4]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [5]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [6]),
        .O(\por_timer_start_val[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_15 
       (.I0(\por_timer_start_val[26]_i_2_0 [7]),
        .I1(\por_timer_start_val[26]_i_2_0 [8]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [9]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [10]),
        .O(\por_timer_start_val[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_16 
       (.I0(\por_timer_start_val[26]_i_2_0 [3]),
        .I1(\por_timer_start_val[26]_i_2_0 [4]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [5]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [6]),
        .O(\por_timer_start_val[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_17 
       (.I0(\por_timer_start_val[26]_i_2_0 [7]),
        .I1(\por_timer_start_val[26]_i_2_0 [8]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [9]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [10]),
        .O(\por_timer_start_val[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_18 
       (.I0(\por_timer_start_val[26]_i_2_0 [3]),
        .I1(\por_timer_start_val[26]_i_2_0 [4]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [5]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [6]),
        .O(\por_timer_start_val[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2FFF2F2F2F2)) 
    \por_timer_start_val[6]_i_1__0 
       (.I0(\por_timer_start_val_reg[15]_0 [6]),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(\por_timer_start_val[6]_i_2_n_0 ),
        .I3(\por_timer_start_val[6]_i_3_n_0 ),
        .I4(\por_timer_start_val[30]_i_4_n_0 ),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[6]_i_2 
       (.I0(mem_data_adc0[6]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [4]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [20]),
        .O(\por_timer_start_val[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[6]_i_3 
       (.I0(\por_timer_start_val[6]_i_4_n_0 ),
        .I1(\por_timer_start_val[6]_i_5_n_0 ),
        .I2(\por_timer_start_val[6]_i_6_n_0 ),
        .I3(\por_timer_start_val[6]_i_7_n_0 ),
        .I4(\por_timer_start_val[6]_i_8_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[6]_i_4 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[6]_i_9_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[6]_i_10_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[6]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[6]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[6]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[6]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[6]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[6]_i_14_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[6]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[6]_i_15_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[6]_i_16_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[6]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[6]_i_17_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[6]_i_18_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[6]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [7]),
        .I1(\por_timer_start_val[26]_i_2_0 [8]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [9]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [10]),
        .O(\por_timer_start_val[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFCFFB)) 
    \por_timer_start_val[7]_i_1 
       (.I0(adc0_supply_timer),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[30]),
        .I3(mem_data_adc0[28]),
        .I4(mem_data_adc0[31]),
        .I5(\por_timer_start_val[7]_i_2_n_0 ),
        .O(\por_timer_start_val[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \por_timer_start_val[7]_i_2 
       (.I0(\por_timer_start_val[7]_i_3_n_0 ),
        .I1(\por_timer_start_val[4]_i_6_n_0 ),
        .I2(\por_timer_start_val[15]_i_6_n_0 ),
        .I3(\por_timer_start_val[4]_i_2_n_0 ),
        .I4(\por_timer_start_val_reg[15]_0 [7]),
        .I5(\por_timer_start_val[7]_i_4_n_0 ),
        .O(\por_timer_start_val[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[7]_i_3 
       (.I0(\por_timer_start_val[7]_i_5_n_0 ),
        .I1(\por_timer_start_val[7]_i_6_n_0 ),
        .I2(\por_timer_start_val[7]_i_7_n_0 ),
        .I3(\por_timer_start_val[7]_i_8_n_0 ),
        .I4(\por_timer_start_val[7]_i_9_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[7]_i_4 
       (.I0(mem_data_adc0[7]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [5]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [21]),
        .O(\por_timer_start_val[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[7]_i_5 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[11]_i_10_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[3]_i_9_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[7]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[11]_i_14_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[3]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[7]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[11]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[3]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[7]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[11]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[3]_i_15_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[7]_i_9 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[11]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[3]_i_17_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2FFF2F2F2F2)) 
    \por_timer_start_val[8]_i_1 
       (.I0(\por_timer_start_val_reg[15]_0 [8]),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(\por_timer_start_val[8]_i_2_n_0 ),
        .I3(\por_timer_start_val[8]_i_3_n_0 ),
        .I4(\por_timer_start_val[30]_i_4_n_0 ),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[8]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [9]),
        .I1(\por_timer_start_val[26]_i_2_0 [10]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [11]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [12]),
        .O(\por_timer_start_val[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[8]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [9]),
        .I1(\por_timer_start_val[26]_i_2_0 [10]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [11]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [12]),
        .O(\por_timer_start_val[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[8]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [9]),
        .I1(\por_timer_start_val[26]_i_2_0 [10]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [11]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [12]),
        .O(\por_timer_start_val[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[8]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [9]),
        .I1(\por_timer_start_val[26]_i_2_0 [10]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [11]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [12]),
        .O(\por_timer_start_val[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[8]_i_2 
       (.I0(mem_data_adc0[8]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [6]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [22]),
        .O(\por_timer_start_val[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[8]_i_3 
       (.I0(\por_timer_start_val[8]_i_4_n_0 ),
        .I1(\por_timer_start_val[8]_i_5_n_0 ),
        .I2(\por_timer_start_val[8]_i_6_n_0 ),
        .I3(\por_timer_start_val[8]_i_7_n_0 ),
        .I4(\por_timer_start_val[8]_i_8_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[8]_i_4 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[8]_i_9_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[4]_i_16_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[8]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[8]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[4]_i_26_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[8]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[8]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[4]_i_23_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[8]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[8]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[4]_i_18_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[8]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[8]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[4]_i_20_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[8]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [9]),
        .I1(\por_timer_start_val[26]_i_2_0 [10]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [11]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [12]),
        .O(\por_timer_start_val[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[9]_i_10 
       (.I0(\por_timer_start_val[26]_i_2_0 [6]),
        .I1(\por_timer_start_val[26]_i_2_0 [7]),
        .I2(\por_timer_start_val[26]_i_3_1 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [8]),
        .I4(\por_timer_start_val[26]_i_3_1 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [9]),
        .O(\por_timer_start_val[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[9]_i_11 
       (.I0(\por_timer_start_val[26]_i_2_0 [6]),
        .I1(\por_timer_start_val[26]_i_2_0 [7]),
        .I2(\por_timer_start_val[26]_i_3_3 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [8]),
        .I4(\por_timer_start_val[26]_i_3_3 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [9]),
        .O(\por_timer_start_val[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[9]_i_12 
       (.I0(\por_timer_start_val[26]_i_2_0 [6]),
        .I1(\por_timer_start_val[26]_i_2_0 [7]),
        .I2(\por_timer_start_val[26]_i_3_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [8]),
        .I4(\por_timer_start_val[26]_i_3_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [9]),
        .O(\por_timer_start_val[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[9]_i_13 
       (.I0(\por_timer_start_val[26]_i_2_0 [6]),
        .I1(\por_timer_start_val[26]_i_2_0 [7]),
        .I2(\por_timer_start_val[26]_i_3_2 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [8]),
        .I4(\por_timer_start_val[26]_i_3_2 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [9]),
        .O(\por_timer_start_val[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2FFF2F2F2F2)) 
    \por_timer_start_val[9]_i_1__0 
       (.I0(\por_timer_start_val_reg[15]_0 [9]),
        .I1(\por_timer_start_val[4]_i_2_n_0 ),
        .I2(\por_timer_start_val[9]_i_2_n_0 ),
        .I3(\por_timer_start_val[9]_i_3_n_0 ),
        .I4(\por_timer_start_val[30]_i_4_n_0 ),
        .I5(mem_data_adc0[28]),
        .O(\por_timer_start_val[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A3A0A0A0)) 
    \por_timer_start_val[9]_i_2 
       (.I0(mem_data_adc0[9]),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(\por_timer_start_val_reg[31]_0 [7]),
        .I4(adc0_supply_timer),
        .I5(\por_timer_start_val_reg[31]_0 [23]),
        .O(\por_timer_start_val[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \por_timer_start_val[9]_i_3 
       (.I0(\por_timer_start_val[9]_i_4_n_0 ),
        .I1(\por_timer_start_val[9]_i_5_n_0 ),
        .I2(\por_timer_start_val[9]_i_6_n_0 ),
        .I3(\por_timer_start_val[9]_i_7_n_0 ),
        .I4(\por_timer_start_val[9]_i_8_n_0 ),
        .I5(mem_data_adc0[2]),
        .O(\por_timer_start_val[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAA8A)) 
    \por_timer_start_val[9]_i_4 
       (.I0(mem_data_adc0[2]),
        .I1(rx0_u_adc[1]),
        .I2(\por_timer_start_val[13]_i_9_n_0 ),
        .I3(\por_timer_start_val_reg[25]_0 [2]),
        .I4(\por_timer_start_val[9]_i_9_n_0 ),
        .I5(rx0_u_adc[0]),
        .O(\por_timer_start_val[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[9]_i_5 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[13]_i_10_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_1 [2]),
        .I3(\por_timer_start_val[9]_i_10_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[24]_i_6_n_0 ),
        .O(\por_timer_start_val[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[9]_i_6 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[13]_i_11_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_3 [2]),
        .I3(\por_timer_start_val[9]_i_11_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_22_n_0 ),
        .O(\por_timer_start_val[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[9]_i_7 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[13]_i_13_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_0 [2]),
        .I3(\por_timer_start_val[9]_i_12_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_28_n_0 ),
        .O(\por_timer_start_val[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \por_timer_start_val[9]_i_8 
       (.I0(rx0_u_adc[1]),
        .I1(\por_timer_start_val[13]_i_12_n_0 ),
        .I2(\por_timer_start_val[26]_i_3_2 [2]),
        .I3(\por_timer_start_val[9]_i_13_n_0 ),
        .I4(rx0_u_adc[0]),
        .I5(\por_timer_start_val[4]_i_25_n_0 ),
        .O(\por_timer_start_val[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \por_timer_start_val[9]_i_9 
       (.I0(\por_timer_start_val[26]_i_2_0 [6]),
        .I1(\por_timer_start_val[26]_i_2_0 [7]),
        .I2(\por_timer_start_val_reg[25]_0 [1]),
        .I3(\por_timer_start_val[26]_i_2_0 [8]),
        .I4(\por_timer_start_val_reg[25]_0 [0]),
        .I5(\por_timer_start_val[26]_i_2_0 [9]),
        .O(\por_timer_start_val[9]_i_9_n_0 ));
  FDRE \por_timer_start_val_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[0]_i_1_n_0 ),
        .Q(por_timer_start_val[0]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[10]_i_1_n_0 ),
        .Q(por_timer_start_val[10]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[11]_i_1_n_0 ),
        .Q(por_timer_start_val[11]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[12]_i_1_n_0 ),
        .Q(por_timer_start_val[12]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[13]_i_1__0_n_0 ),
        .Q(por_timer_start_val[13]),
        .R(\por_timer_start_val[14]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[14]_i_2_n_0 ),
        .Q(por_timer_start_val[14]),
        .R(\por_timer_start_val[14]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[15]_i_1_n_0 ),
        .Q(por_timer_start_val[15]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[16]_i_1__0_n_0 ),
        .Q(por_timer_start_val[16]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[17]_i_1__0_n_0 ),
        .Q(por_timer_start_val[17]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[18]_i_1__0_n_0 ),
        .Q(por_timer_start_val[18]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[19]_i_1__0_n_0 ),
        .Q(por_timer_start_val[19]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[1]_i_1_n_0 ),
        .Q(por_timer_start_val[1]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[20]_i_1_n_0 ),
        .Q(por_timer_start_val[20]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[21]_i_1_n_0 ),
        .Q(por_timer_start_val[21]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[22]_i_2_n_0 ),
        .Q(por_timer_start_val[22]),
        .R(\por_timer_start_val[22]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[23]_i_1_n_0 ),
        .Q(por_timer_start_val[23]),
        .R(\por_timer_start_val[31]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[24] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[24]_i_1_n_0 ),
        .Q(por_timer_start_val[24]),
        .R(\por_timer_start_val[31]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[25] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[25]_i_1_n_0 ),
        .Q(por_timer_start_val[25]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[26] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[26]_i_1_n_0 ),
        .Q(por_timer_start_val[26]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[27] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[27]_i_1_n_0 ),
        .Q(por_timer_start_val[27]),
        .R(\por_timer_start_val[31]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[28] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[28]_i_1_n_0 ),
        .Q(por_timer_start_val[28]),
        .R(\por_timer_start_val[31]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[29] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[29]_i_1_n_0 ),
        .Q(por_timer_start_val[29]),
        .R(\por_timer_start_val[31]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[2]_i_1_n_0 ),
        .Q(por_timer_start_val[2]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[30] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[30]_i_2_n_0 ),
        .Q(por_timer_start_val[30]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[31] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[31]_i_2_n_0 ),
        .Q(por_timer_start_val[31]),
        .R(\por_timer_start_val[31]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[3]_i_1_n_0 ),
        .Q(por_timer_start_val[3]),
        .R(\por_timer_start_val[14]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[4]_i_1_n_0 ),
        .Q(por_timer_start_val[4]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[5]_i_1_n_0 ),
        .Q(por_timer_start_val[5]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[6]_i_1__0_n_0 ),
        .Q(por_timer_start_val[6]),
        .R(\por_timer_start_val[14]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[7]_i_1_n_0 ),
        .Q(por_timer_start_val[7]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[8]_i_1_n_0 ),
        .Q(por_timer_start_val[8]),
        .R(\por_timer_start_val[14]_i_1__0_n_0 ));
  FDRE \por_timer_start_val_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[30]_i_1_n_0 ),
        .D(\por_timer_start_val[9]_i_1__0_n_0 ),
        .Q(por_timer_start_val[9]),
        .R(\por_timer_start_val[14]_i_1__0_n_0 ));
  FDRE power_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(power_ok_r_reg_0),
        .Q(power_ok_r),
        .R(adc0_reset_i));
  FDRE powerup_state_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(powerup_state_r),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rdata[15]_i_1 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(adc0_drprdy_por),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .O(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[10]),
        .Q(p_1_in[2]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[11]),
        .Q(p_1_in[3]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[12]),
        .Q(p_1_in[4]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[13]),
        .Q(p_1_in[5]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[14]),
        .Q(p_1_in[6]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[15]),
        .Q(p_1_in[7]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[0]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(p_0_in__0),
        .R(adc0_reset_i));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[4]),
        .Q(\rdata_reg_n_0_[4] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[5]),
        .Q(\rdata_reg_n_0_[5] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[8]),
        .Q(p_1_in[0]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(D[9]),
        .Q(Q[1]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \restart_fg[0]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(\restart_fg[0]_i_2_n_0 ),
        .I3(\restart_fg[3]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(p_2_in[0]),
        .O(\restart_fg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \restart_fg[0]_i_2 
       (.I0(mem_data_adc0[23]),
        .I1(mem_data_adc0[24]),
        .O(\restart_fg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \restart_fg[1]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(\restart_fg[1]_i_2_n_0 ),
        .I3(\restart_fg[3]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(p_2_in[1]),
        .O(\restart_fg[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \restart_fg[1]_i_2 
       (.I0(mem_data_adc0[23]),
        .I1(mem_data_adc0[24]),
        .O(\restart_fg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \restart_fg[2]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(\restart_fg[2]_i_2_n_0 ),
        .I3(\restart_fg[3]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(p_2_in[2]),
        .O(\restart_fg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \restart_fg[2]_i_2 
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[23]),
        .O(\restart_fg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFFB88880008)) 
    \restart_fg[3]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(\pll_temperature[1]_i_4_n_0 ),
        .I3(\restart_fg[3]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(p_2_in[3]),
        .O(\restart_fg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \restart_fg[3]_i_2 
       (.I0(\pll_temperature[1]_i_5_n_0 ),
        .I1(mem_data_adc0[22]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .I4(mem_data_adc0[25]),
        .O(\restart_fg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \restart_fg[4]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(\pll_temperature[1]_i_5_n_0 ),
        .I3(\restart_fg[4]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(\restart_fg_reg_n_0_[4] ),
        .O(\restart_fg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \restart_fg[4]_i_2 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(mem_data_adc0[22]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[24]),
        .I5(mem_data_adc0[25]),
        .O(\restart_fg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \restart_fg[5]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(\restart_fg[5]_i_2_n_0 ),
        .I3(\restart_fg[6]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(\restart_fg_reg_n_0_[5] ),
        .O(\restart_fg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \restart_fg[5]_i_2 
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[25]),
        .O(\restart_fg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \restart_fg[6]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(fg_cal_en_i_3__0_n_0),
        .I3(\restart_fg[6]_i_2_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(\restart_fg_reg_n_0_[6] ),
        .O(\restart_fg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \restart_fg[6]_i_2 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(mem_data_adc0[22]),
        .I3(\pll_temperature[1]_i_5_n_0 ),
        .O(\restart_fg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \restart_fg[7]_i_1 
       (.I0(\restart_fg[7]_i_2_n_0 ),
        .I1(\restart_fg[7]_i_3_n_0 ),
        .I2(\pll_temperature[1]_i_5_n_0 ),
        .I3(\restart_fg[7]_i_4_n_0 ),
        .I4(\restart_fg[7]_i_5_n_0 ),
        .I5(\restart_fg_reg_n_0_[7] ),
        .O(\restart_fg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \restart_fg[7]_i_2 
       (.I0(por_sm_state__0[2]),
        .I1(\restart_fg[7]_i_6_n_0 ),
        .I2(\restart_fg[7]_i_7_n_0 ),
        .I3(\restart_fg[7]_i_8_n_0 ),
        .I4(\restart_fg[7]_i_9_n_0 ),
        .O(\restart_fg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \restart_fg[7]_i_3 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[1]),
        .O(\restart_fg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \restart_fg[7]_i_4 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(mem_data_adc0[24]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[25]),
        .I5(mem_data_adc0[22]),
        .O(\restart_fg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \restart_fg[7]_i_5 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(adc0_sm_reset_i_0),
        .I3(wait_event_reg_n_0),
        .O(\restart_fg[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \restart_fg[7]_i_6 
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(\rdata_reg_n_0_[5] ),
        .I2(\rdata_reg_n_0_[4] ),
        .I3(p_1_in[7]),
        .O(\restart_fg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \restart_fg[7]_i_7 
       (.I0(p_1_in[3]),
        .I1(p_1_in[5]),
        .I2(\rdata_reg_n_0_[0] ),
        .I3(p_1_in[4]),
        .O(\restart_fg[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \restart_fg[7]_i_8 
       (.I0(Q[0]),
        .I1(p_1_in[6]),
        .I2(\rdata_reg_n_0_[6] ),
        .I3(p_1_in[2]),
        .O(\restart_fg[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \restart_fg[7]_i_9 
       (.I0(p_1_in[0]),
        .I1(Q[1]),
        .I2(p_0_in__0),
        .I3(\rdata_reg_n_0_[7] ),
        .O(\restart_fg[7]_i_9_n_0 ));
  FDRE \restart_fg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[0]_i_1_n_0 ),
        .Q(p_2_in[0]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[1]_i_1_n_0 ),
        .Q(p_2_in[1]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[2]_i_1_n_0 ),
        .Q(p_2_in[2]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[3]_i_1_n_0 ),
        .Q(p_2_in[3]),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[4]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[4] ),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[5]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[5] ),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[6]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[6] ),
        .R(adc0_reset_i));
  FDRE \restart_fg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\restart_fg[7]_i_1_n_0 ),
        .Q(\restart_fg_reg_n_0_[7] ),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hF0FFDDDDF000CCCC)) 
    rx0_u_adc_i_100
       (.I0(rx0_u_adc_i_117_n_0),
        .I1(rx0_u_adc_i_120_n_0),
        .I2(mem_data_adc0[13]),
        .I3(rx0_u_adc_i_116_n_0),
        .I4(rx0_u_adc[2]),
        .I5(p_2_in__0[0]),
        .O(adc0_drpdi_por[12]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    rx0_u_adc_i_101
       (.I0(rx0_u_adc_i_121_n_0),
        .I1(rx0_u_adc[2]),
        .I2(rx0_u_adc_i_122_n_0),
        .I3(rx0_u_adc_i_123_n_0),
        .I4(\drpdi_por_i_reg_n_0_[12] ),
        .I5(rx0_u_adc_i_124_n_0),
        .O(adc0_drpdi_por[11]));
  LUT6 #(
    .INIT(64'hFF0FCCCCF0008888)) 
    rx0_u_adc_i_102
       (.I0(rx0_u_adc_i_125_n_0),
        .I1(rx0_u_adc_i_126_n_0),
        .I2(rx0_u_adc_i_116_n_0),
        .I3(mem_data_adc0[11]),
        .I4(rx0_u_adc[2]),
        .I5(\drpdi_por_i_reg_n_0_[11] ),
        .O(adc0_drpdi_por[10]));
  LUT6 #(
    .INIT(64'hFF0FBBBBF000AAAA)) 
    rx0_u_adc_i_103
       (.I0(rx0_u_adc_i_127_n_0),
        .I1(rx0_u_adc_i_128_n_0),
        .I2(rx0_u_adc_i_116_n_0),
        .I3(mem_data_adc0[10]),
        .I4(rx0_u_adc[2]),
        .I5(\drpdi_por_i_reg_n_0_[10] ),
        .O(adc0_drpdi_por[9]));
  LUT6 #(
    .INIT(64'hFF0FDDDDF000CCCC)) 
    rx0_u_adc_i_104
       (.I0(rx0_u_adc_i_117_n_0),
        .I1(rx0_u_adc_i_129_n_0),
        .I2(rx0_u_adc_i_116_n_0),
        .I3(mem_data_adc0[9]),
        .I4(rx0_u_adc[2]),
        .I5(\drpdi_por_i_reg_n_0_[9] ),
        .O(adc0_drpdi_por[8]));
  LUT6 #(
    .INIT(64'hFF0FDDDDF000CCCC)) 
    rx0_u_adc_i_105
       (.I0(rx0_u_adc_i_117_n_0),
        .I1(rx0_u_adc_i_130_n_0),
        .I2(rx0_u_adc_i_116_n_0),
        .I3(mem_data_adc0[8]),
        .I4(rx0_u_adc[2]),
        .I5(\drpdi_por_i_reg_n_0_[8] ),
        .O(adc0_drpdi_por[7]));
  LUT6 #(
    .INIT(64'hAAAA88A8000088A8)) 
    rx0_u_adc_i_106
       (.I0(\FSM_sequential_fsm_cs[1]_i_2 [0]),
        .I1(rx0_u_adc_i_131_n_0),
        .I2(\drpdi_por_i_reg_n_0_[7] ),
        .I3(rx0_u_adc_i_128_n_0),
        .I4(rx0_u_adc[2]),
        .I5(rx0_u_adc_i_132_n_0),
        .O(\FSM_sequential_fsm_cs_reg[0] ));
  LUT6 #(
    .INIT(64'hFF0FCCCCF0004444)) 
    rx0_u_adc_i_107
       (.I0(rx0_u_adc_i_133_n_0),
        .I1(rx0_u_adc_i_134_n_0),
        .I2(rx0_u_adc_i_116_n_0),
        .I3(mem_data_adc0[6]),
        .I4(rx0_u_adc[2]),
        .I5(\drpdi_por_i_reg_n_0_[6] ),
        .O(adc0_drpdi_por[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    rx0_u_adc_i_108
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[28]),
        .I4(cleared_reg_n_0),
        .O(rx0_u_adc_i_108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    rx0_u_adc_i_109
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[1]),
        .I3(\drpdi_por_i[15]_i_7_n_0 ),
        .O(rx0_u_adc_i_109_n_0));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    rx0_u_adc_i_110
       (.I0(rx0_u_adc_i_135_n_0),
        .I1(rx0_u_adc_i_123_n_0),
        .I2(rx0_u_adc_i_136_n_0),
        .I3(clocks_ok_r_i_5),
        .I4(rx0_u_adc_i_137_n_0),
        .O(rx0_u_adc_i_110_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8BB8888)) 
    rx0_u_adc_i_111
       (.I0(rx0_u_adc_i_138_n_0),
        .I1(rx0_u_adc_i_123_n_0),
        .I2(p_3_in),
        .I3(clocks_ok_r_i_5),
        .I4(rx0_u_adc_i_124_n_0),
        .I5(rx0_u_adc_i_139_n_0),
        .O(rx0_u_adc_i_111_n_0));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    rx0_u_adc_i_112
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(mem_data_adc0[3]),
        .I2(rx0_u_adc_i_109_n_0),
        .I3(\drpdi_por_i_reg_n_0_[3] ),
        .I4(rx0_u_adc[2]),
        .I5(rx0_u_adc_i_140_n_0),
        .O(adc0_drpdi_por[3]));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    rx0_u_adc_i_113
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(mem_data_adc0[2]),
        .I2(rx0_u_adc_i_109_n_0),
        .I3(\drpdi_por_i_reg_n_0_[2] ),
        .I4(rx0_u_adc[2]),
        .I5(rx0_u_adc_i_141_n_0),
        .O(adc0_drpdi_por[2]));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    rx0_u_adc_i_114
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(mem_data_adc0[1]),
        .I2(rx0_u_adc_i_109_n_0),
        .I3(\drpdi_por_i_reg_n_0_[1] ),
        .I4(rx0_u_adc[2]),
        .I5(rx0_u_adc_i_142_n_0),
        .O(adc0_drpdi_por[1]));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    rx0_u_adc_i_115
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(mem_data_adc0[0]),
        .I2(rx0_u_adc_i_109_n_0),
        .I3(\drpdi_por_i_reg_n_0_[0] ),
        .I4(rx0_u_adc[2]),
        .I5(rx0_u_adc_i_143_n_0),
        .O(adc0_drpdi_por[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    rx0_u_adc_i_116
       (.I0(rx0_u_adc_i_109_n_0),
        .I1(cleared_reg_n_0),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[29]),
        .I5(mem_data_adc0[30]),
        .O(rx0_u_adc_i_116_n_0));
  LUT5 #(
    .INIT(32'h02020200)) 
    rx0_u_adc_i_117
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(\por_timer_start_val[30]_i_4_n_0 ),
        .I3(rx0_u_adc_i_144_n_0),
        .I4(rx0_u_adc_i_137_n_0),
        .O(rx0_u_adc_i_117_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    rx0_u_adc_i_118
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_i_145_n_0),
        .O(rx0_u_adc_i_118_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    rx0_u_adc_i_119
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_i_146_n_0),
        .O(rx0_u_adc_i_119_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    rx0_u_adc_i_120
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_i_147_n_0),
        .O(rx0_u_adc_i_120_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    rx0_u_adc_i_121
       (.I0(\por_timer_start_val[30]_i_4_n_0 ),
        .I1(mem_data_adc0[28]),
        .I2(cleared_reg_n_0),
        .I3(mem_data_adc0[12]),
        .I4(rx0_u_adc_i_109_n_0),
        .I5(\drpdi_por_i_reg_n_0_[12] ),
        .O(rx0_u_adc_i_121_n_0));
  LUT6 #(
    .INIT(64'hEFFF4055EFEA4040)) 
    rx0_u_adc_i_122
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(rx0_u_adc_i_118_2[12]),
        .I2(rx0_u_adc_i_124_n_0),
        .I3(rx0_u_adc_i_148_n_0),
        .I4(\drpdi_por_i_reg_n_0_[12] ),
        .I5(rx0_u_adc_i_118_1[12]),
        .O(rx0_u_adc_i_122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFEB7FFFF)) 
    rx0_u_adc_i_123
       (.I0(mem_data_adc0[30]),
        .I1(mem_data_adc0[29]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[28]),
        .I4(cleared_reg_n_0),
        .O(rx0_u_adc_i_123_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rx0_u_adc_i_124
       (.I0(rx0_u_adc_i_149_n_0),
        .I1(rx0_u_adc_i_101_0),
        .I2(mem_data_adc0[19]),
        .I3(mem_data_adc0[22]),
        .I4(mem_data_adc0[18]),
        .I5(rx0_u_adc_i_101_1),
        .O(rx0_u_adc_i_124_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFF111)) 
    rx0_u_adc_i_125
       (.I0(rx0_u_adc_i_118_1[6]),
        .I1(rx0_u_adc_i_118_1[7]),
        .I2(rx0_u_adc_i_118_1[10]),
        .I3(rx0_u_adc_i_118_1[11]),
        .I4(rx0_u_adc_i_123_n_0),
        .I5(rx0_u_adc_i_152_n_0),
        .O(rx0_u_adc_i_125_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444FFFF)) 
    rx0_u_adc_i_126
       (.I0(rx0_u_adc_i_117_n_0),
        .I1(\drpdi_por_i_reg_n_0_[11] ),
        .I2(rx0_u_adc_i_153_n_0),
        .I3(rx0_u_adc_i_118_0[9]),
        .I4(rx0_u_adc_i_123_n_0),
        .I5(rx0_u_adc_i_154_n_0),
        .O(rx0_u_adc_i_126_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    rx0_u_adc_i_127
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_i_155_n_0),
        .O(rx0_u_adc_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hF101)) 
    rx0_u_adc_i_128
       (.I0(rx0_u_adc_i_152_n_0),
        .I1(rx0_u_adc_i_131_0),
        .I2(rx0_u_adc_i_123_n_0),
        .I3(rx0_u_adc_i_117_n_0),
        .O(rx0_u_adc_i_128_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    rx0_u_adc_i_129
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_i_157_n_0),
        .O(rx0_u_adc_i_129_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    rx0_u_adc_i_130
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_i_158_n_0),
        .O(rx0_u_adc_i_130_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40454040)) 
    rx0_u_adc_i_131
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(rx0_u_adc_i_118_0[5]),
        .I2(rx0_u_adc_i_137_n_0),
        .I3(rx0_u_adc_i_159_n_0),
        .I4(rx0_u_adc_i_118_2[7]),
        .I5(rx0_u_adc_i_160_n_0),
        .O(rx0_u_adc_i_131_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    rx0_u_adc_i_132
       (.I0(\por_timer_start_val[30]_i_4_n_0 ),
        .I1(mem_data_adc0[28]),
        .I2(cleared_reg_n_0),
        .I3(mem_data_adc0[7]),
        .I4(rx0_u_adc_i_109_n_0),
        .I5(\drpdi_por_i_reg_n_0_[7] ),
        .O(rx0_u_adc_i_132_n_0));
  LUT6 #(
    .INIT(64'h0008000008000080)) 
    rx0_u_adc_i_133
       (.I0(rx0_u_adc_i_152_n_0),
        .I1(cleared_reg_n_0),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[29]),
        .I5(mem_data_adc0[30]),
        .O(rx0_u_adc_i_133_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444FFFF)) 
    rx0_u_adc_i_134
       (.I0(rx0_u_adc_i_117_n_0),
        .I1(\drpdi_por_i_reg_n_0_[6] ),
        .I2(rx0_u_adc_i_153_n_0),
        .I3(rx0_u_adc_i_118_0[4]),
        .I4(rx0_u_adc_i_123_n_0),
        .I5(rx0_u_adc_i_161_n_0),
        .O(rx0_u_adc_i_134_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    rx0_u_adc_i_135
       (.I0(\drpdi_por_i_reg_n_0_[5] ),
        .I1(rx0_u_adc_i_108_n_0),
        .I2(rx0_u_adc_i_118_0[3]),
        .I3(rx0_u_adc_i_137_n_0),
        .I4(rx0_u_adc_i_162_n_0),
        .O(rx0_u_adc_i_135_n_0));
  LUT6 #(
    .INIT(64'hFFF2F2F2F2F2F2F2)) 
    rx0_u_adc_i_136
       (.I0(rx0_u_adc_i_111_0),
        .I1(rx0_u_adc_i_164_n_0),
        .I2(rx0_u_adc_i_165_n_0),
        .I3(clocks_ok_r_i_5),
        .I4(\drpdi_por_i_reg_n_0_[5] ),
        .I5(rx0_u_adc_i_124_n_0),
        .O(rx0_u_adc_i_136_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rx0_u_adc_i_137
       (.I0(rx0_u_adc_i_149_n_0),
        .I1(\drpdi_por_i[15]_i_8_n_0 ),
        .I2(mem_data_adc0[19]),
        .I3(mem_data_adc0[17]),
        .I4(mem_data_adc0[22]),
        .I5(mem_data_adc0[20]),
        .O(rx0_u_adc_i_137_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    rx0_u_adc_i_138
       (.I0(p_3_in),
        .I1(rx0_u_adc_i_108_n_0),
        .I2(rx0_u_adc_i_118_0[2]),
        .I3(rx0_u_adc_i_137_n_0),
        .I4(rx0_u_adc_i_166_n_0),
        .O(rx0_u_adc_i_138_n_0));
  LUT5 #(
    .INIT(32'hFF820082)) 
    rx0_u_adc_i_139
       (.I0(rx0_u_adc_i_111_0),
        .I1(rx0_u_adc_i_111_1),
        .I2(rx0_u_adc_i_118_1[3]),
        .I3(rx0_u_adc_i_148_n_0),
        .I4(p_3_in),
        .O(rx0_u_adc_i_139_n_0));
  LUT5 #(
    .INIT(32'h6F666666)) 
    rx0_u_adc_i_14
       (.I0(read_ack_tog_r),
        .I1(read_ack_tog),
        .I2(rx0_u_adc_1),
        .I3(\mem_data_adc0_reg[29]_0 ),
        .I4(rx0_u_adc_i_57_n_0),
        .O(CONTROL_ADC1[1]));
  LUT6 #(
    .INIT(64'h1F11FFFF1F110000)) 
    rx0_u_adc_i_140
       (.I0(rx0_u_adc_i_168_n_0),
        .I1(rx0_u_adc_i_108_n_0),
        .I2(rx0_u_adc_i_117_n_0),
        .I3(\drpdi_por_i_reg_n_0_[3] ),
        .I4(rx0_u_adc_i_123_n_0),
        .I5(rx0_u_adc_i_169_n_0),
        .O(rx0_u_adc_i_140_n_0));
  LUT6 #(
    .INIT(64'h1F11FFFF1F110000)) 
    rx0_u_adc_i_141
       (.I0(rx0_u_adc_i_170_n_0),
        .I1(rx0_u_adc_i_108_n_0),
        .I2(rx0_u_adc_i_117_n_0),
        .I3(\drpdi_por_i_reg_n_0_[2] ),
        .I4(rx0_u_adc_i_123_n_0),
        .I5(rx0_u_adc_i_171_n_0),
        .O(rx0_u_adc_i_141_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5C0000)) 
    rx0_u_adc_i_142
       (.I0(rx0_u_adc_i_117_n_0),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_123_n_0),
        .I3(rx0_u_adc_i_153_n_0),
        .I4(\drpdi_por_i_reg_n_0_[1] ),
        .I5(rx0_u_adc_i_172_n_0),
        .O(rx0_u_adc_i_142_n_0));
  LUT6 #(
    .INIT(64'hF705FFFFF7050000)) 
    rx0_u_adc_i_143
       (.I0(rx0_u_adc_i_173_n_0),
        .I1(rx0_u_adc_i_144_n_0),
        .I2(rx0_u_adc_i_174_n_0),
        .I3(\drpdi_por_i_reg_n_0_[0] ),
        .I4(rx0_u_adc_i_123_n_0),
        .I5(rx0_u_adc_i_175_n_0),
        .O(rx0_u_adc_i_143_n_0));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    rx0_u_adc_i_144
       (.I0(mem_data_adc0[22]),
        .I1(mem_data_adc0[17]),
        .I2(mem_data_adc0[18]),
        .I3(rx0_u_adc_i_176_n_0),
        .I4(rx0_u_adc_i_177_n_0),
        .O(rx0_u_adc_i_144_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    rx0_u_adc_i_145
       (.I0(rx0_u_adc_i_118_1[15]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_159_n_0),
        .I3(rx0_u_adc_i_118_2[15]),
        .I4(rx0_u_adc_i_137_n_0),
        .I5(rx0_u_adc_i_118_0[12]),
        .O(rx0_u_adc_i_145_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    rx0_u_adc_i_146
       (.I0(rx0_u_adc_i_118_1[14]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_159_n_0),
        .I3(rx0_u_adc_i_118_2[14]),
        .I4(rx0_u_adc_i_137_n_0),
        .I5(rx0_u_adc_i_118_0[11]),
        .O(rx0_u_adc_i_146_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    rx0_u_adc_i_147
       (.I0(rx0_u_adc_i_118_1[13]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_159_n_0),
        .I3(rx0_u_adc_i_118_2[13]),
        .I4(rx0_u_adc_i_137_n_0),
        .I5(rx0_u_adc_i_118_0[10]),
        .O(rx0_u_adc_i_147_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    rx0_u_adc_i_148
       (.I0(por_sm_state__0[3]),
        .I1(rx0_u_adc_i_178_n_0),
        .I2(rx0_u_adc_i_122_0),
        .I3(mem_data_adc0[16]),
        .I4(mem_data_adc0[25]),
        .I5(mem_data_adc0[20]),
        .O(rx0_u_adc_i_148_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    rx0_u_adc_i_149
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .O(rx0_u_adc_i_149_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    rx0_u_adc_i_15
       (.I0(adc00_cal_freeze_reg),
        .I1(\mem_data_adc0_reg[32]_0 ),
        .I2(\mem_data_adc0_reg[30]_1 ),
        .I3(\mem_data_adc0_reg[31] ),
        .O(CONTROL_ADC1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    rx0_u_adc_i_152
       (.I0(rx0_u_adc_i_180_n_0),
        .I1(rx0_u_adc_i_128_0),
        .I2(mem_data_adc0[18]),
        .I3(mem_data_adc0[19]),
        .I4(mem_data_adc0[21]),
        .I5(\pll_temperature[1]_i_4_n_0 ),
        .O(rx0_u_adc_i_152_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    rx0_u_adc_i_153
       (.I0(rx0_u_adc_i_137_n_0),
        .I1(cleared_reg_n_0),
        .I2(mem_data_adc0[28]),
        .I3(mem_data_adc0[31]),
        .I4(mem_data_adc0[29]),
        .I5(mem_data_adc0[30]),
        .O(rx0_u_adc_i_153_n_0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    rx0_u_adc_i_154
       (.I0(rx0_u_adc_i_137_n_0),
        .I1(rx0_u_adc_i_108_n_0),
        .I2(rx0_u_adc_i_118_1[11]),
        .I3(rx0_u_adc_i_152_n_0),
        .I4(rx0_u_adc_i_159_n_0),
        .I5(rx0_u_adc_i_118_2[11]),
        .O(rx0_u_adc_i_154_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    rx0_u_adc_i_155
       (.I0(rx0_u_adc_i_118_1[10]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_159_n_0),
        .I3(rx0_u_adc_i_118_2[10]),
        .I4(rx0_u_adc_i_137_n_0),
        .I5(rx0_u_adc_i_118_0[8]),
        .O(rx0_u_adc_i_155_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    rx0_u_adc_i_157
       (.I0(rx0_u_adc_i_118_1[9]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_159_n_0),
        .I3(rx0_u_adc_i_118_2[9]),
        .I4(rx0_u_adc_i_137_n_0),
        .I5(rx0_u_adc_i_118_0[7]),
        .O(rx0_u_adc_i_157_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    rx0_u_adc_i_158
       (.I0(rx0_u_adc_i_118_1[8]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_159_n_0),
        .I3(rx0_u_adc_i_118_2[8]),
        .I4(rx0_u_adc_i_137_n_0),
        .I5(rx0_u_adc_i_118_0[6]),
        .O(rx0_u_adc_i_158_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    rx0_u_adc_i_159
       (.I0(\pll_temperature[1]_i_4_n_0 ),
        .I1(rx0_u_adc_i_131_1),
        .I2(mem_data_adc0[19]),
        .I3(mem_data_adc0[21]),
        .I4(mem_data_adc0[22]),
        .I5(rx0_u_adc_i_180_n_0),
        .O(rx0_u_adc_i_159_n_0));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    rx0_u_adc_i_16
       (.I0(\mem_data_adc0_reg[29]_0 ),
        .I1(\mem_data_adc0_reg[32]_0 ),
        .I2(\mem_data_adc0_reg[30]_1 ),
        .I3(\mem_data_adc0_reg[31] ),
        .I4(p_1_out),
        .O(CONTROL_COMMON));
  LUT5 #(
    .INIT(32'h04550404)) 
    rx0_u_adc_i_160
       (.I0(rx0_u_adc_i_152_n_0),
        .I1(rx0_u_adc_i_118_1[7]),
        .I2(rx0_u_adc_i_108_n_0),
        .I3(rx0_u_adc_i_123_n_0),
        .I4(rx0_u_adc_i_131_0),
        .O(rx0_u_adc_i_160_n_0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    rx0_u_adc_i_161
       (.I0(rx0_u_adc_i_137_n_0),
        .I1(rx0_u_adc_i_108_n_0),
        .I2(rx0_u_adc_i_118_1[6]),
        .I3(rx0_u_adc_i_152_n_0),
        .I4(rx0_u_adc_i_159_n_0),
        .I5(rx0_u_adc_i_118_2[6]),
        .O(rx0_u_adc_i_161_n_0));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    rx0_u_adc_i_162
       (.I0(rx0_u_adc_i_124_n_0),
        .I1(rx0_u_adc_i_118_2[5]),
        .I2(rx0_u_adc_i_118_1[5]),
        .I3(rx0_u_adc_i_148_n_0),
        .I4(rx0_u_adc_i_165_n_0),
        .O(rx0_u_adc_i_162_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAABFFFFFFF)) 
    rx0_u_adc_i_164
       (.I0(rx0_u_adc_i_177_n_0),
        .I1(rx0_u_adc_i_118_1[2]),
        .I2(rx0_u_adc_i_118_1[0]),
        .I3(rx0_u_adc_i_118_1[1]),
        .I4(rx0_u_adc_i_118_1[3]),
        .I5(rx0_u_adc_i_118_1[4]),
        .O(rx0_u_adc_i_164_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    rx0_u_adc_i_165
       (.I0(\drpdi_por_i_reg_n_0_[5] ),
        .I1(rx0_u_adc_i_159_n_0),
        .I2(rx0_u_adc_i_152_n_0),
        .O(rx0_u_adc_i_165_n_0));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    rx0_u_adc_i_166
       (.I0(rx0_u_adc_i_118_1[4]),
        .I1(rx0_u_adc_i_148_n_0),
        .I2(p_3_in),
        .I3(rx0_u_adc_i_183_n_0),
        .I4(rx0_u_adc_i_124_n_0),
        .I5(rx0_u_adc_i_118_2[4]),
        .O(rx0_u_adc_i_166_n_0));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    rx0_u_adc_i_168
       (.I0(rx0_u_adc_i_118_1[3]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_118_2[3]),
        .I3(rx0_u_adc_i_159_n_0),
        .I4(rx0_u_adc_i_118_0[1]),
        .I5(rx0_u_adc_i_137_n_0),
        .O(rx0_u_adc_i_168_n_0));
  LUT6 #(
    .INIT(64'h00000000FF900090)) 
    rx0_u_adc_i_169
       (.I0(rx0_u_adc_i_118_1[2]),
        .I1(rx0_u_adc_i_140_0),
        .I2(rx0_u_adc_i_111_0),
        .I3(rx0_u_adc_i_148_n_0),
        .I4(\drpdi_por_i_reg_n_0_[3] ),
        .I5(rx0_u_adc_i_137_n_0),
        .O(rx0_u_adc_i_169_n_0));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    rx0_u_adc_i_170
       (.I0(rx0_u_adc_i_118_1[2]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_118_2[2]),
        .I3(rx0_u_adc_i_159_n_0),
        .I4(rx0_u_adc_i_118_0[0]),
        .I5(rx0_u_adc_i_137_n_0),
        .O(rx0_u_adc_i_170_n_0));
  LUT6 #(
    .INIT(64'h00000000FF600060)) 
    rx0_u_adc_i_171
       (.I0(rx0_u_adc_i_118_1[0]),
        .I1(rx0_u_adc_i_118_1[1]),
        .I2(rx0_u_adc_i_111_0),
        .I3(rx0_u_adc_i_148_n_0),
        .I4(\drpdi_por_i_reg_n_0_[2] ),
        .I5(rx0_u_adc_i_137_n_0),
        .O(rx0_u_adc_i_171_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    rx0_u_adc_i_172
       (.I0(rx0_u_adc_i_185_n_0),
        .I1(rx0_u_adc_i_123_n_0),
        .I2(rx0_u_adc_i_137_n_0),
        .I3(rx0_u_adc_i_111_0),
        .I4(rx0_u_adc_i_118_1[0]),
        .I5(rx0_u_adc_i_152_n_0),
        .O(rx0_u_adc_i_172_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    rx0_u_adc_i_173
       (.I0(rx0_u_adc_i_118_1[0]),
        .I1(rx0_u_adc_i_152_n_0),
        .I2(rx0_u_adc_i_159_n_0),
        .I3(rx0_u_adc_i_118_2[0]),
        .O(rx0_u_adc_i_173_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    rx0_u_adc_i_174
       (.I0(cleared_reg_n_0),
        .I1(mem_data_adc0[28]),
        .I2(mem_data_adc0[31]),
        .I3(mem_data_adc0[29]),
        .I4(mem_data_adc0[30]),
        .I5(rx0_u_adc_i_137_n_0),
        .O(rx0_u_adc_i_174_n_0));
  LUT6 #(
    .INIT(64'h888888888BBB8888)) 
    rx0_u_adc_i_175
       (.I0(\drpdi_por_i_reg_n_0_[0] ),
        .I1(rx0_u_adc_i_148_n_0),
        .I2(rx0_u_adc_i_118_1[11]),
        .I3(rx0_u_adc_i_118_1[10]),
        .I4(rx0_u_adc_i_118_1[7]),
        .I5(rx0_u_adc_i_118_1[6]),
        .O(rx0_u_adc_i_175_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    rx0_u_adc_i_176
       (.I0(rx0_u_adc_i_180_n_0),
        .I1(mem_data_adc0[19]),
        .I2(mem_data_adc0[21]),
        .I3(mem_data_adc0[23]),
        .I4(mem_data_adc0[24]),
        .O(rx0_u_adc_i_176_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    rx0_u_adc_i_177
       (.I0(\mem_data_adc0_reg[21]_1 ),
        .I1(mem_data_adc0[23]),
        .I2(mem_data_adc0[24]),
        .I3(rx0_u_adc_i_180_n_0),
        .I4(mem_data_adc0[18]),
        .I5(mem_data_adc0[19]),
        .O(rx0_u_adc_i_177_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rx0_u_adc_i_178
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[1]),
        .O(rx0_u_adc_i_178_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    rx0_u_adc_i_180
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[1]),
        .I3(mem_data_adc0[20]),
        .I4(mem_data_adc0[25]),
        .I5(mem_data_adc0[16]),
        .O(rx0_u_adc_i_180_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h7)) 
    rx0_u_adc_i_183
       (.I0(rx0_u_adc_i_152_n_0),
        .I1(rx0_u_adc_i_159_n_0),
        .O(rx0_u_adc_i_183_n_0));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    rx0_u_adc_i_185
       (.I0(rx0_u_adc_i_137_n_0),
        .I1(rx0_u_adc_i_108_n_0),
        .I2(rx0_u_adc_i_118_2[1]),
        .I3(rx0_u_adc_i_159_n_0),
        .I4(rx0_u_adc_i_152_n_0),
        .I5(rx0_u_adc_i_118_1[1]),
        .O(rx0_u_adc_i_185_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h47)) 
    rx0_u_adc_i_56
       (.I0(mem_data_adc0[28]),
        .I1(cleared_r_reg_0),
        .I2(rx0_u_adc_0[0]),
        .O(\mem_data_adc0_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    rx0_u_adc_i_57
       (.I0(\mem_data_adc0_reg[31] ),
        .I1(mem_data_adc0[29]),
        .I2(cleared_r_reg_0),
        .I3(rx0_u_adc_0[1]),
        .I4(mem_data_adc0[31]),
        .I5(rx0_u_adc_0[3]),
        .O(rx0_u_adc_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h47)) 
    rx0_u_adc_i_58
       (.I0(mem_data_adc0[31]),
        .I1(cleared_r_reg_0),
        .I2(rx0_u_adc_0[3]),
        .O(\mem_data_adc0_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rx0_u_adc_i_59
       (.I0(mem_data_adc0[29]),
        .I1(cleared_r_reg_0),
        .I2(rx0_u_adc_0[1]),
        .O(\mem_data_adc0_reg[30]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rx0_u_adc_i_60
       (.I0(mem_data_adc0[30]),
        .I1(cleared_r_reg_0),
        .I2(rx0_u_adc_0[2]),
        .O(\mem_data_adc0_reg[31] ));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    rx0_u_adc_i_82
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(mem_data_adc0[5]),
        .I2(rx0_u_adc_i_109_n_0),
        .I3(\drpdi_por_i_reg_n_0_[5] ),
        .I4(rx0_u_adc[2]),
        .I5(rx0_u_adc_i_110_n_0),
        .O(adc0_drpdi_por[5]));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    rx0_u_adc_i_85
       (.I0(rx0_u_adc_i_108_n_0),
        .I1(mem_data_adc0[4]),
        .I2(rx0_u_adc_i_109_n_0),
        .I3(p_3_in),
        .I4(rx0_u_adc[2]),
        .I5(rx0_u_adc_i_111_n_0),
        .O(adc0_drpdi_por[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hA822AAAA)) 
    rx0_u_adc_i_96
       (.I0(cleared_r),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .O(cleared_r_reg_0));
  LUT6 #(
    .INIT(64'hD0DF8080DFDF8F8F)) 
    rx0_u_adc_i_98
       (.I0(rx0_u_adc_i_116_n_0),
        .I1(mem_data_adc0[15]),
        .I2(rx0_u_adc[2]),
        .I3(rx0_u_adc_i_117_n_0),
        .I4(p_2_in__0[2]),
        .I5(rx0_u_adc_i_118_n_0),
        .O(adc0_drpdi_por[14]));
  LUT6 #(
    .INIT(64'hF0FFDDDDF000CCCC)) 
    rx0_u_adc_i_99
       (.I0(rx0_u_adc_i_117_n_0),
        .I1(rx0_u_adc_i_119_n_0),
        .I2(mem_data_adc0[14]),
        .I3(rx0_u_adc_i_116_n_0),
        .I4(rx0_u_adc[2]),
        .I5(p_2_in__0[1]),
        .O(adc0_drpdi_por[13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \slice_enables_adc0[0]_i_1 
       (.I0(\data_stop_adc0_reg[3] [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\const_operation_reg[5]_0 [0]),
        .I3(adc0_operation[0]),
        .O(\const_operation_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \slice_enables_adc0[1]_i_1 
       (.I0(\data_stop_adc0_reg[3] [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(\const_operation_reg[5]_0 [0]),
        .I3(adc0_operation[1]),
        .O(\const_operation_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \slice_enables_adc0[2]_i_1 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(adc0_operation[2]),
        .I3(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \slice_enables_adc0[3]_i_2 
       (.I0(\const_operation_reg[5]_0 [0]),
        .I1(\const_operation_reg[5]_0 [1]),
        .I2(adc0_operation[3]),
        .I3(\data_stop_adc0_reg[3] [0]),
        .O(\const_operation_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    sm_reset_pulse_i_1
       (.I0(rx0_u_adc_1),
        .I1(adc0_sm_reset_i_0),
        .I2(power_ok_r_reg_0),
        .I3(sm_reset_r),
        .O(sm_reset_pulse0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    sm_reset_r_i_1
       (.I0(power_ok_r_reg_0),
        .I1(adc0_sm_reset_i_0),
        .I2(rx0_u_adc_1),
        .O(adc0_sm_reset_i));
  FDRE status_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_gnt),
        .Q(status_gnt_r),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_1 
       (.I0(\status_timer_count[0]_i_3_n_0 ),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I2(status_timer_count_reg[0]),
        .I3(\status_timer_count[0]_i_4_n_0 ),
        .O(\status_timer_count[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_10 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_11 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_12 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_13 
       (.I0(status_timer_count_reg[7]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_14 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_15 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_16 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_17 
       (.I0(status_timer_count_reg[3]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_18 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_19 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_20 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status_timer_count[0]_i_21 
       (.I0(status_timer_count_reg[14]),
        .I1(status_timer_count_reg[15]),
        .I2(status_timer_count_reg[12]),
        .I3(status_timer_count_reg[13]),
        .I4(status_timer_count_reg[22]),
        .I5(status_timer_count_reg[21]),
        .O(\status_timer_count[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status_timer_count[0]_i_22 
       (.I0(status_timer_count_reg[16]),
        .I1(status_timer_count_reg[17]),
        .I2(status_timer_count_reg[18]),
        .I3(status_timer_count_reg[19]),
        .I4(status_timer_count_reg[23]),
        .I5(status_timer_count_reg[20]),
        .O(\status_timer_count[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_23 
       (.I0(status_timer_count_reg[4]),
        .I1(status_timer_count_reg[3]),
        .I2(status_timer_count_reg[5]),
        .I3(status_timer_count_reg[2]),
        .O(\status_timer_count[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status_timer_count[0]_i_3 
       (.I0(\status_timer_count[0]_i_21_n_0 ),
        .I1(\status_timer_count[0]_i_22_n_0 ),
        .I2(status_timer_count_reg[1]),
        .I3(status_timer_count_reg[7]),
        .I4(status_timer_count_reg[6]),
        .I5(\status_timer_count[0]_i_23_n_0 ),
        .O(\status_timer_count[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_4 
       (.I0(status_timer_count_reg[10]),
        .I1(status_timer_count_reg[9]),
        .I2(status_timer_count_reg[11]),
        .I3(status_timer_count_reg[8]),
        .O(\status_timer_count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_5 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[7]),
        .O(\status_timer_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_6 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_7 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_8 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_9 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[3]),
        .O(\status_timer_count[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_10 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_11 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_12 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_13 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_14 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_15 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_16 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_2 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_3 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_4 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_5 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_6 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_7 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_8 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_9 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[23]),
        .O(\status_timer_count[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_10 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_11 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_12 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_13 
       (.I0(status_timer_count_reg[12]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_14 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_15 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_16 
       (.I0(status_timer_count_reg[9]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_17 
       (.I0(status_timer_count_reg[8]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_2 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_3 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_4 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_5 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[12]),
        .O(\status_timer_count[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_6 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_7 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_8 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[9]),
        .O(\status_timer_count[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_9 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[8]),
        .O(\status_timer_count[8]_i_9_n_0 ));
  FDRE \status_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_15 ),
        .Q(status_timer_count_reg[0]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[0]_i_2_n_0 ,\status_timer_count_reg[0]_i_2_n_1 ,\status_timer_count_reg[0]_i_2_n_2 ,\status_timer_count_reg[0]_i_2_n_3 ,\status_timer_count_reg[0]_i_2_n_4 ,\status_timer_count_reg[0]_i_2_n_5 ,\status_timer_count_reg[0]_i_2_n_6 ,\status_timer_count_reg[0]_i_2_n_7 }),
        .DI({\status_timer_count[0]_i_5_n_0 ,\status_timer_count[0]_i_6_n_0 ,\status_timer_count[0]_i_7_n_0 ,\status_timer_count[0]_i_8_n_0 ,\status_timer_count[0]_i_9_n_0 ,\status_timer_count[0]_i_10_n_0 ,\status_timer_count[0]_i_11_n_0 ,\status_timer_count[0]_i_12_n_0 }),
        .O({\status_timer_count_reg[0]_i_2_n_8 ,\status_timer_count_reg[0]_i_2_n_9 ,\status_timer_count_reg[0]_i_2_n_10 ,\status_timer_count_reg[0]_i_2_n_11 ,\status_timer_count_reg[0]_i_2_n_12 ,\status_timer_count_reg[0]_i_2_n_13 ,\status_timer_count_reg[0]_i_2_n_14 ,\status_timer_count_reg[0]_i_2_n_15 }),
        .S({\status_timer_count[0]_i_13_n_0 ,\status_timer_count[0]_i_14_n_0 ,\status_timer_count[0]_i_15_n_0 ,\status_timer_count[0]_i_16_n_0 ,\status_timer_count[0]_i_17_n_0 ,\status_timer_count[0]_i_18_n_0 ,\status_timer_count[0]_i_19_n_0 ,\status_timer_count[0]_i_20_n_0 }));
  FDRE \status_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_13 ),
        .Q(status_timer_count_reg[10]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_12 ),
        .Q(status_timer_count_reg[11]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_11 ),
        .Q(status_timer_count_reg[12]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_10 ),
        .Q(status_timer_count_reg[13]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_9 ),
        .Q(status_timer_count_reg[14]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_8 ),
        .Q(status_timer_count_reg[15]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_15 ),
        .Q(status_timer_count_reg[16]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[16]_i_1 
       (.CI(\status_timer_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED [7],\status_timer_count_reg[16]_i_1_n_1 ,\status_timer_count_reg[16]_i_1_n_2 ,\status_timer_count_reg[16]_i_1_n_3 ,\status_timer_count_reg[16]_i_1_n_4 ,\status_timer_count_reg[16]_i_1_n_5 ,\status_timer_count_reg[16]_i_1_n_6 ,\status_timer_count_reg[16]_i_1_n_7 }),
        .DI({1'b0,\status_timer_count[16]_i_2_n_0 ,\status_timer_count[16]_i_3_n_0 ,\status_timer_count[16]_i_4_n_0 ,\status_timer_count[16]_i_5_n_0 ,\status_timer_count[16]_i_6_n_0 ,\status_timer_count[16]_i_7_n_0 ,\status_timer_count[16]_i_8_n_0 }),
        .O({\status_timer_count_reg[16]_i_1_n_8 ,\status_timer_count_reg[16]_i_1_n_9 ,\status_timer_count_reg[16]_i_1_n_10 ,\status_timer_count_reg[16]_i_1_n_11 ,\status_timer_count_reg[16]_i_1_n_12 ,\status_timer_count_reg[16]_i_1_n_13 ,\status_timer_count_reg[16]_i_1_n_14 ,\status_timer_count_reg[16]_i_1_n_15 }),
        .S({\status_timer_count[16]_i_9_n_0 ,\status_timer_count[16]_i_10_n_0 ,\status_timer_count[16]_i_11_n_0 ,\status_timer_count[16]_i_12_n_0 ,\status_timer_count[16]_i_13_n_0 ,\status_timer_count[16]_i_14_n_0 ,\status_timer_count[16]_i_15_n_0 ,\status_timer_count[16]_i_16_n_0 }));
  FDRE \status_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_14 ),
        .Q(status_timer_count_reg[17]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_13 ),
        .Q(status_timer_count_reg[18]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_12 ),
        .Q(status_timer_count_reg[19]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_14 ),
        .Q(status_timer_count_reg[1]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_11 ),
        .Q(status_timer_count_reg[20]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_10 ),
        .Q(status_timer_count_reg[21]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_9 ),
        .Q(status_timer_count_reg[22]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_8 ),
        .Q(status_timer_count_reg[23]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_13 ),
        .Q(status_timer_count_reg[2]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_12 ),
        .Q(status_timer_count_reg[3]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_11 ),
        .Q(status_timer_count_reg[4]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_10 ),
        .Q(status_timer_count_reg[5]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_9 ),
        .Q(status_timer_count_reg[6]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_8 ),
        .Q(status_timer_count_reg[7]),
        .R(adc0_reset_i));
  FDRE \status_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_15 ),
        .Q(status_timer_count_reg[8]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[8]_i_1 
       (.CI(\status_timer_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[8]_i_1_n_0 ,\status_timer_count_reg[8]_i_1_n_1 ,\status_timer_count_reg[8]_i_1_n_2 ,\status_timer_count_reg[8]_i_1_n_3 ,\status_timer_count_reg[8]_i_1_n_4 ,\status_timer_count_reg[8]_i_1_n_5 ,\status_timer_count_reg[8]_i_1_n_6 ,\status_timer_count_reg[8]_i_1_n_7 }),
        .DI({\status_timer_count[8]_i_2_n_0 ,\status_timer_count[8]_i_3_n_0 ,\status_timer_count[8]_i_4_n_0 ,\status_timer_count[8]_i_5_n_0 ,\status_timer_count[8]_i_6_n_0 ,\status_timer_count[8]_i_7_n_0 ,\status_timer_count[8]_i_8_n_0 ,\status_timer_count[8]_i_9_n_0 }),
        .O({\status_timer_count_reg[8]_i_1_n_8 ,\status_timer_count_reg[8]_i_1_n_9 ,\status_timer_count_reg[8]_i_1_n_10 ,\status_timer_count_reg[8]_i_1_n_11 ,\status_timer_count_reg[8]_i_1_n_12 ,\status_timer_count_reg[8]_i_1_n_13 ,\status_timer_count_reg[8]_i_1_n_14 ,\status_timer_count_reg[8]_i_1_n_15 }),
        .S({\status_timer_count[8]_i_10_n_0 ,\status_timer_count[8]_i_11_n_0 ,\status_timer_count[8]_i_12_n_0 ,\status_timer_count[8]_i_13_n_0 ,\status_timer_count[8]_i_14_n_0 ,\status_timer_count[8]_i_15_n_0 ,\status_timer_count[8]_i_16_n_0 ,\status_timer_count[8]_i_17_n_0 }));
  FDRE \status_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_14 ),
        .Q(status_timer_count_reg[9]),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'h0000E200)) 
    wait_event_i_1
       (.I0(wait_event_i_2_n_0),
        .I1(mem_data_adc0[25]),
        .I2(wait_event_i_3_n_0),
        .I3(adc1_status_0_falling_edge_seen_i_2_n_0),
        .I4(adc0_reset_i),
        .O(wait_event_i_1_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    wait_event_i_10
       (.I0(adc2_status_0_falling_edge_seen_reg_n_0),
        .I1(\cal_enables_reg_n_0_[2] ),
        .I2(adc1_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[1] ),
        .O(wait_event_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    wait_event_i_11
       (.I0(mem_data_adc0[28]),
        .I1(mem_data_adc0[31]),
        .I2(mem_data_adc0[29]),
        .I3(mem_data_adc0[30]),
        .O(\mem_data_adc0_reg[29] ));
  LUT6 #(
    .INIT(64'hEFFAEFAAEAFAEAAA)) 
    wait_event_i_2
       (.I0(wait_event_i_4_n_0),
        .I1(adc0_clk_ok),
        .I2(mem_data_adc0[23]),
        .I3(mem_data_adc0[24]),
        .I4(bgt_sm_done_adc),
        .I5(power_ok_r_reg_0),
        .O(wait_event_i_2_n_0));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    wait_event_i_3
       (.I0(wait_event_reg_i_5_n_0),
        .I1(mem_data_adc0[24]),
        .I2(adc0_cal_done),
        .I3(cal_const_done_r),
        .I4(mem_data_adc0[23]),
        .I5(pll_ok),
        .O(wait_event_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    wait_event_i_4
       (.I0(\por_timer_count[0]_i_3_n_0 ),
        .I1(wait_event_i_6_n_0),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_count_reg[4]),
        .I4(por_timer_count_reg[6]),
        .I5(por_timer_count_reg[5]),
        .O(wait_event_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    wait_event_i_6
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_count_reg[0]),
        .I3(\restart_fg[0]_i_2_n_0 ),
        .I4(por_timer_count_reg[2]),
        .I5(por_timer_count_reg[3]),
        .O(wait_event_i_6_n_0));
  LUT6 #(
    .INIT(64'h22202220222F2220)) 
    wait_event_i_7
       (.I0(adc0_cal_done),
        .I1(cal_const_done_r),
        .I2(fg_cal_en_reg_n_0),
        .I3(bg_cal_en_reg_n_0),
        .I4(wait_event_i_9_n_0),
        .I5(wait_event_i_10_n_0),
        .O(wait_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hD0DD)) 
    wait_event_i_9
       (.I0(\cal_enables_reg_n_0_[3] ),
        .I1(adc3_status_0_falling_edge_seen_reg_n_0),
        .I2(adc0_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[0] ),
        .O(wait_event_i_9_n_0));
  FDRE wait_event_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wait_event_i_1_n_0),
        .Q(wait_event_reg_n_0),
        .R(1'b0));
  MUXF7 wait_event_reg_i_5
       (.I0(wait_event_i_7_n_0),
        .I1(wait_event_i_3_0),
        .O(wait_event_reg_i_5_n_0),
        .S(mem_data_adc0[23]));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_por_fsm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0
   (dac0_reset_i,
    dac0_drpen_por,
    dac0_drpwe_por,
    dac0_sm_reset_i_1,
    done_reg_0,
    dac0_drpen_status,
    dac0_status_req,
    dac0_por_req,
    bgt_sm_start_dac,
    D,
    drp_req_dac0_reg,
    \mem_addr_reg[5]_0 ,
    \syncstages_ff_reg[3] ,
    \mem_data_dac0_reg[31] ,
    \mem_data_dac0_reg[29] ,
    \mem_data_dac0_reg[30] ,
    \mem_data_dac0_reg[32] ,
    \mem_data_dac0_reg[19] ,
    \mem_data_dac0_reg[24] ,
    \mem_data_dac0_reg[29]_0 ,
    cleared_reg_0,
    \mem_data_dac0_reg[16] ,
    \mem_data_dac0_reg[21] ,
    \rdata_reg[10]_0 ,
    sm_reset_pulse0_0,
    dac0_bgt_reset_i,
    \mem_data_dac0_reg[24]_0 ,
    \dac0_clk_detect_reg[8] ,
    \mem_data_dac0_reg[16]_0 ,
    \rdata_reg[9]_0 ,
    \por_timer_count_reg[0]_0 ,
    \mem_data_dac0_reg[24]_1 ,
    \mem_data_dac0_reg[22] ,
    \mem_data_dac0_reg[22]_0 ,
    \dac0_clk_detect_reg[8]_0 ,
    dac0_distr_ok,
    \mem_data_dac0_reg[10] ,
    \pll_state_machine.drpaddr_status_reg[10]_0 ,
    \drpaddr_por_reg[10]_0 ,
    \drpdi_por_i_reg[15]_0 ,
    dac0_sm_reset_i,
    dac0_done_i,
    s_axi_aclk,
    dac0_por_gnt,
    dac0_drprdy_por,
    powerup_state_r_reg_0,
    dac0_clk_ok,
    dac0_status_gnt,
    power_ok_r_reg_0,
    Q,
    \FSM_sequential_fsm_cs_reg[2] ,
    dac_bgt_req,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    dac0_drp_req,
    tc_req_dac0,
    dac0_powerup_state_irq,
    \por_timer_start_val_reg[19]_0 ,
    \por_timer_start_val_reg[1]_0 ,
    trim_code,
    \FSM_sequential_por_sm_state_reg[1]_0 ,
    sm_reset_r_1,
    \drpdi_por_i_reg[5]_0 ,
    \drpdi_por_i_reg[4]_0 ,
    \timer_125ns_count_reg[2] ,
    bgt_sm_start_reg_0,
    bgt_sm_start_reg_1,
    wait_event_reg_0,
    dac0_drprdy_status,
    \rdata_reg[15]_0 ,
    pll_ok_r_reg_0,
    dac0_done_i_reg,
    \por_timer_start_val_reg[2]_0 ,
    \drpdi_por_i_reg[6]_0 ,
    \drpdi_por_i_reg[8]_0 ,
    \drpdi_por_i_reg[10]_0 ,
    \drpdi_por_i_reg[7]_0 ,
    \FSM_sequential_por_sm_state_reg[0]_0 ,
    \FSM_sequential_por_sm_state_reg[0]_1 ,
    \drpdi_por_i_reg[1]_0 ,
    dac0_pll_refdiv,
    dac0_tile_config_done,
    clear_interrupt_reg_0,
    \drpdi_por_i_reg[9]_0 ,
    dac0_done_i_reg_0,
    dac0_fifo_disable);
  output dac0_reset_i;
  output dac0_drpen_por;
  output dac0_drpwe_por;
  output dac0_sm_reset_i_1;
  output done_reg_0;
  output dac0_drpen_status;
  output dac0_status_req;
  output dac0_por_req;
  output bgt_sm_start_dac;
  output [0:0]D;
  output drp_req_dac0_reg;
  output [5:0]\mem_addr_reg[5]_0 ;
  output \syncstages_ff_reg[3] ;
  output \mem_data_dac0_reg[31] ;
  output \mem_data_dac0_reg[29] ;
  output \mem_data_dac0_reg[30] ;
  output \mem_data_dac0_reg[32] ;
  output \mem_data_dac0_reg[19] ;
  output \mem_data_dac0_reg[24] ;
  output \mem_data_dac0_reg[29]_0 ;
  output cleared_reg_0;
  output \mem_data_dac0_reg[16] ;
  output \mem_data_dac0_reg[21] ;
  output [3:0]\rdata_reg[10]_0 ;
  output sm_reset_pulse0_0;
  output dac0_bgt_reset_i;
  output \mem_data_dac0_reg[24]_0 ;
  output \dac0_clk_detect_reg[8] ;
  output \mem_data_dac0_reg[16]_0 ;
  output \rdata_reg[9]_0 ;
  output \por_timer_count_reg[0]_0 ;
  output \mem_data_dac0_reg[24]_1 ;
  output \mem_data_dac0_reg[22] ;
  output \mem_data_dac0_reg[22]_0 ;
  output \dac0_clk_detect_reg[8]_0 ;
  output dac0_distr_ok;
  output \mem_data_dac0_reg[10] ;
  output [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  output [9:0]\drpaddr_por_reg[10]_0 ;
  output [15:0]\drpdi_por_i_reg[15]_0 ;
  output dac0_sm_reset_i;
  output dac0_done_i;
  input s_axi_aclk;
  input dac0_por_gnt;
  input dac0_drprdy_por;
  input powerup_state_r_reg_0;
  input dac0_clk_ok;
  input dac0_status_gnt;
  input power_ok_r_reg_0;
  input [0:0]Q;
  input \FSM_sequential_fsm_cs_reg[2] ;
  input dac_bgt_req;
  input \FSM_sequential_fsm_cs_reg[2]_0 ;
  input \FSM_sequential_fsm_cs_reg[2]_1 ;
  input dac0_drp_req;
  input tc_req_dac0;
  input dac0_powerup_state_irq;
  input [15:0]\por_timer_start_val_reg[19]_0 ;
  input [31:0]\por_timer_start_val_reg[1]_0 ;
  input [5:0]trim_code;
  input [3:0]\FSM_sequential_por_sm_state_reg[1]_0 ;
  input sm_reset_r_1;
  input \drpdi_por_i_reg[5]_0 ;
  input \drpdi_por_i_reg[4]_0 ;
  input [1:0]\timer_125ns_count_reg[2] ;
  input [0:0]bgt_sm_start_reg_0;
  input bgt_sm_start_reg_1;
  input wait_event_reg_0;
  input dac0_drprdy_status;
  input [15:0]\rdata_reg[15]_0 ;
  input pll_ok_r_reg_0;
  input dac0_done_i_reg;
  input [0:0]\por_timer_start_val_reg[2]_0 ;
  input \drpdi_por_i_reg[6]_0 ;
  input \drpdi_por_i_reg[8]_0 ;
  input \drpdi_por_i_reg[10]_0 ;
  input \drpdi_por_i_reg[7]_0 ;
  input [0:0]\FSM_sequential_por_sm_state_reg[0]_0 ;
  input \FSM_sequential_por_sm_state_reg[0]_1 ;
  input [0:0]\drpdi_por_i_reg[1]_0 ;
  input [0:0]dac0_pll_refdiv;
  input dac0_tile_config_done;
  input [3:0]clear_interrupt_reg_0;
  input \drpdi_por_i_reg[9]_0 ;
  input [2:0]dac0_done_i_reg_0;
  input [0:0]dac0_fifo_disable;

  wire [0:0]D;
  wire \FSM_sequential_fsm_cs[2]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ;
  wire \FSM_sequential_por_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_4__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_5__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_6__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_7__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_5_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_6__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_7__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_8__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_9__0_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_10_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_11_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_12_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_13_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_14_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_3__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_5__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_6__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_7_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_8__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_9__0_n_0 ;
  wire [0:0]\FSM_sequential_por_sm_state_reg[0]_0 ;
  wire \FSM_sequential_por_sm_state_reg[0]_1 ;
  wire [3:0]\FSM_sequential_por_sm_state_reg[1]_0 ;
  wire [0:0]Q;
  wire adc0_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc0_status_0_falling_edge_seen_reg_n_0;
  wire adc0_status_0_r;
  wire adc0_status_0_r_reg_n_0;
  wire adc0_status_sync;
  wire adc1_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc1_status_0_falling_edge_seen_i_2__0_n_0;
  wire adc1_status_0_falling_edge_seen_reg_n_0;
  wire adc1_status_0_r;
  wire adc1_status_0_r_reg_n_0;
  wire adc1_status_sync;
  wire adc2_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc2_status_0_falling_edge_seen_reg_n_0;
  wire adc2_status_0_r;
  wire adc2_status_0_r_reg_n_0;
  wire adc2_status_sync;
  wire adc3_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc3_status_0_falling_edge_seen_reg_n_0;
  wire adc3_status_0_r;
  wire adc3_status_0_r_reg_n_0;
  wire adc3_status_sync;
  wire bg_cal_en;
  wire bg_cal_en_reg_n_0;
  wire bgt_sm_start_dac;
  wire bgt_sm_start_i_1__0_n_0;
  wire bgt_sm_start_i_2_n_0;
  wire bgt_sm_start_i_3_n_0;
  wire [0:0]bgt_sm_start_reg_0;
  wire bgt_sm_start_reg_1;
  wire [3:0]cal_enables;
  wire \cal_enables[3]_i_1__0_n_0 ;
  wire \cal_enables_reg_n_0_[0] ;
  wire \cal_enables_reg_n_0_[1] ;
  wire \cal_enables_reg_n_0_[2] ;
  wire \cal_enables_reg_n_0_[3] ;
  wire clear_interrupt_i_1__0_n_0;
  wire clear_interrupt_i_2__0_n_0;
  wire clear_interrupt_i_3__0_n_0;
  wire [3:0]clear_interrupt_reg_0;
  wire clear_interrupt_reg_n_0;
  wire cleared_i_1__0_n_0;
  wire cleared_r;
  wire cleared_reg_0;
  wire cleared_reg_n_0;
  wire \clock_en_count[5]_i_1__3_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__3_n_0;
  wire clock_en_i_2__3_n_0;
  wire clock_en_reg_n_0;
  wire clocks_ok_r;
  wire clocks_ok_r_i_8__0_n_0;
  wire dac0_bgt_reset_i;
  wire \dac0_clk_detect_reg[8] ;
  wire \dac0_clk_detect_reg[8]_0 ;
  wire dac0_clk_ok;
  wire dac0_distr_ok;
  wire dac0_done_i;
  wire dac0_done_i_reg;
  wire [2:0]dac0_done_i_reg_0;
  wire dac0_drp_req;
  wire dac0_drpen_por;
  wire dac0_drpen_status;
  wire dac0_drprdy_por;
  wire dac0_drprdy_status;
  wire dac0_drpwe_por;
  wire [0:0]dac0_fifo_disable;
  wire [0:0]dac0_pll_refdiv;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state_irq;
  wire dac0_powerup_state_out_i_7_n_0;
  wire dac0_reset_i;
  wire dac0_sm_reset_i;
  wire dac0_sm_reset_i_1;
  wire dac0_status_gnt;
  wire dac0_status_req;
  wire dac0_tile_config_done;
  wire dac_bgt_req;
  wire done_i_1__5_n_0;
  wire done_reg_0;
  wire drp_req_dac0_reg;
  wire [10:0]drpaddr_por0_in;
  wire \drpaddr_por[10]_i_1__6_n_0 ;
  wire [9:0]\drpaddr_por_reg[10]_0 ;
  wire [15:0]drpdi_por_i0_in;
  wire \drpdi_por_i[0]_i_2__0_n_0 ;
  wire \drpdi_por_i[0]_i_4__0_n_0 ;
  wire \drpdi_por_i[0]_i_5__0_n_0 ;
  wire \drpdi_por_i[0]_i_6__0_n_0 ;
  wire \drpdi_por_i[10]_i_2_n_0 ;
  wire \drpdi_por_i[11]_i_2__0_n_0 ;
  wire \drpdi_por_i[11]_i_3_n_0 ;
  wire \drpdi_por_i[12]_i_2_n_0 ;
  wire \drpdi_por_i[13]_i_2_n_0 ;
  wire \drpdi_por_i[14]_i_2_n_0 ;
  wire \drpdi_por_i[14]_i_3_n_0 ;
  wire \drpdi_por_i[14]_i_4_n_0 ;
  wire \drpdi_por_i[14]_i_7_n_0 ;
  wire \drpdi_por_i[15]_i_1__0_n_0 ;
  wire \drpdi_por_i[15]_i_4__0_n_0 ;
  wire \drpdi_por_i[15]_i_7__0_n_0 ;
  wire \drpdi_por_i[15]_i_8__0_n_0 ;
  wire \drpdi_por_i[1]_i_11_n_0 ;
  wire \drpdi_por_i[1]_i_12_n_0 ;
  wire \drpdi_por_i[1]_i_2__0_n_0 ;
  wire \drpdi_por_i[1]_i_4__0_n_0 ;
  wire \drpdi_por_i[1]_i_6__0_n_0 ;
  wire \drpdi_por_i[1]_i_7__0_n_0 ;
  wire \drpdi_por_i[1]_i_8__0_n_0 ;
  wire \drpdi_por_i[1]_i_9__0_n_0 ;
  wire \drpdi_por_i[2]_i_2__0_n_0 ;
  wire \drpdi_por_i[2]_i_3__0_n_0 ;
  wire \drpdi_por_i[2]_i_4__0_n_0 ;
  wire \drpdi_por_i[3]_i_2__0_n_0 ;
  wire \drpdi_por_i[3]_i_3__0_n_0 ;
  wire \drpdi_por_i[4]_i_1__0_n_0 ;
  wire \drpdi_por_i[4]_i_2__0_n_0 ;
  wire \drpdi_por_i[5]_i_1__0_n_0 ;
  wire \drpdi_por_i[5]_i_2__0_n_0 ;
  wire \drpdi_por_i[6]_i_1__0_n_0 ;
  wire \drpdi_por_i[6]_i_2__0_n_0 ;
  wire \drpdi_por_i[6]_i_3_n_0 ;
  wire \drpdi_por_i[6]_i_4__0_n_0 ;
  wire \drpdi_por_i[6]_i_5_n_0 ;
  wire \drpdi_por_i[7]_i_10_n_0 ;
  wire \drpdi_por_i[7]_i_2__0_n_0 ;
  wire \drpdi_por_i[7]_i_3__0_n_0 ;
  wire \drpdi_por_i[7]_i_4__0_n_0 ;
  wire \drpdi_por_i[7]_i_5_n_0 ;
  wire \drpdi_por_i[7]_i_7_n_0 ;
  wire \drpdi_por_i[7]_i_8_n_0 ;
  wire \drpdi_por_i[8]_i_2__0_n_0 ;
  wire \drpdi_por_i_reg[10]_0 ;
  wire [15:0]\drpdi_por_i_reg[15]_0 ;
  wire [0:0]\drpdi_por_i_reg[1]_0 ;
  wire \drpdi_por_i_reg[4]_0 ;
  wire \drpdi_por_i_reg[5]_0 ;
  wire \drpdi_por_i_reg[6]_0 ;
  wire \drpdi_por_i_reg[7]_0 ;
  wire \drpdi_por_i_reg[8]_0 ;
  wire \drpdi_por_i_reg[9]_0 ;
  wire drpen_por_i;
  wire drpen_por_i_i_1__0_n_0;
  wire drprdy_por_r;
  wire drpwe_por_i;
  wire enable_clock_en;
  wire enable_clock_en_i_1__3_n_0;
  wire enable_clock_en_reg_n_0;
  wire fg_cal_en;
  wire fg_cal_en_i_1__0_n_0;
  wire fg_cal_en_i_3_n_0;
  wire fg_cal_en_reg_n_0;
  wire interrupt0;
  wire interrupt_i_1__0_n_0;
  wire interrupt_i_3__0_n_0;
  wire interrupt_i_4__0_n_0;
  wire interrupt_i_5_n_0;
  wire interrupt_i_6_n_0;
  wire \mem_addr[0]_i_1__0_n_0 ;
  wire \mem_addr[1]_i_1__0_n_0 ;
  wire \mem_addr[1]_i_2_n_0 ;
  wire \mem_addr[2]_i_1__0_n_0 ;
  wire \mem_addr[2]_i_2__0_n_0 ;
  wire \mem_addr[2]_i_3_n_0 ;
  wire \mem_addr[3]_i_1__0_n_0 ;
  wire \mem_addr[3]_i_2__0_n_0 ;
  wire \mem_addr[3]_i_3__0_n_0 ;
  wire \mem_addr[3]_i_4_n_0 ;
  wire \mem_addr[3]_i_5_n_0 ;
  wire \mem_addr[3]_i_6_n_0 ;
  wire \mem_addr[3]_i_7_n_0 ;
  wire \mem_addr[4]_i_1_n_0 ;
  wire \mem_addr[4]_i_2__0_n_0 ;
  wire \mem_addr[4]_i_3__0_n_0 ;
  wire \mem_addr[4]_i_4__0_n_0 ;
  wire \mem_addr[4]_i_5__0_n_0 ;
  wire \mem_addr[4]_i_6_n_0 ;
  wire \mem_addr[5]_i_10_n_0 ;
  wire \mem_addr[5]_i_11_n_0 ;
  wire \mem_addr[5]_i_1_n_0 ;
  wire \mem_addr[5]_i_2__0_n_0 ;
  wire \mem_addr[5]_i_3__0_n_0 ;
  wire \mem_addr[5]_i_4__0_n_0 ;
  wire \mem_addr[5]_i_5__0_n_0 ;
  wire \mem_addr[5]_i_6__0_n_0 ;
  wire \mem_addr[5]_i_7_n_0 ;
  wire \mem_addr[5]_i_8_n_0 ;
  wire \mem_addr[5]_i_9_n_0 ;
  wire [5:0]\mem_addr_reg[5]_0 ;
  wire \mem_data_dac0_reg[10] ;
  wire \mem_data_dac0_reg[16] ;
  wire \mem_data_dac0_reg[16]_0 ;
  wire \mem_data_dac0_reg[19] ;
  wire \mem_data_dac0_reg[21] ;
  wire \mem_data_dac0_reg[22] ;
  wire \mem_data_dac0_reg[22]_0 ;
  wire \mem_data_dac0_reg[24] ;
  wire \mem_data_dac0_reg[24]_0 ;
  wire \mem_data_dac0_reg[24]_1 ;
  wire \mem_data_dac0_reg[29] ;
  wire \mem_data_dac0_reg[29]_0 ;
  wire \mem_data_dac0_reg[30] ;
  wire \mem_data_dac0_reg[31] ;
  wire \mem_data_dac0_reg[32] ;
  wire no_pll_restart_i_1__0_n_0;
  wire no_pll_restart_i_2__0_n_0;
  wire no_pll_restart_i_3__0_n_0;
  wire no_pll_restart_i_4__0_n_0;
  wire no_pll_restart_reg_n_0;
  wire [1:0]p_0_in;
  wire [5:0]p_0_in__0;
  wire p_30_in;
  wire pll_ok;
  wire pll_ok_r;
  wire pll_ok_r_reg_0;
  wire pll_on31_out;
  wire \pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ;
  wire \pll_state_machine.drpaddr_status[3]_i_1__0_n_0 ;
  wire [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  wire \pll_state_machine.drpen_status_i_1__0_n_0 ;
  wire \pll_state_machine.pll_bypass_on_reg_n_0 ;
  wire \pll_state_machine.pll_on_i_1__0_n_0 ;
  wire \pll_state_machine.pll_on_reg_n_0 ;
  wire \pll_state_machine.status_req_i_1__0_n_0 ;
  wire \pll_state_machine.status_timer_start_i_1__0_n_0 ;
  wire \pll_state_machine.status_timer_start_reg_n_0 ;
  wire [1:0]pll_temperature;
  wire \pll_temperature[1]_i_1__0_n_0 ;
  wire \pll_temperature[1]_i_3__0_n_0 ;
  wire \pll_temperature[1]_i_4__0_n_0 ;
  wire \pll_temperature_reg_n_0_[0] ;
  wire \pll_temperature_reg_n_0_[1] ;
  wire por_gnt_r;
  wire por_req_i_1__3_n_0;
  wire por_sm_state;
  wire [3:0]por_sm_state__0;
  wire \por_timer_count[0]_i_10__0_n_0 ;
  wire \por_timer_count[0]_i_11__0_n_0 ;
  wire \por_timer_count[0]_i_12__0_n_0 ;
  wire \por_timer_count[0]_i_13__0_n_0 ;
  wire \por_timer_count[0]_i_14__0_n_0 ;
  wire \por_timer_count[0]_i_15__0_n_0 ;
  wire \por_timer_count[0]_i_16__0_n_0 ;
  wire \por_timer_count[0]_i_17__0_n_0 ;
  wire \por_timer_count[0]_i_18__0_n_0 ;
  wire \por_timer_count[0]_i_19__0_n_0 ;
  wire \por_timer_count[0]_i_1__3_n_0 ;
  wire \por_timer_count[0]_i_20__0_n_0 ;
  wire \por_timer_count[0]_i_21__0_n_0 ;
  wire \por_timer_count[0]_i_22__0_n_0 ;
  wire \por_timer_count[0]_i_23__0_n_0 ;
  wire \por_timer_count[0]_i_24__0_n_0 ;
  wire \por_timer_count[0]_i_25__0_n_0 ;
  wire \por_timer_count[0]_i_26__0_n_0 ;
  wire \por_timer_count[0]_i_3__0_n_0 ;
  wire \por_timer_count[0]_i_4__0_n_0 ;
  wire \por_timer_count[0]_i_5__0_n_0 ;
  wire \por_timer_count[0]_i_6__0_n_0 ;
  wire \por_timer_count[0]_i_7__0_n_0 ;
  wire \por_timer_count[0]_i_8__0_n_0 ;
  wire \por_timer_count[0]_i_9__0_n_0 ;
  wire \por_timer_count[16]_i_10__0_n_0 ;
  wire \por_timer_count[16]_i_11__0_n_0 ;
  wire \por_timer_count[16]_i_12__0_n_0 ;
  wire \por_timer_count[16]_i_13__0_n_0 ;
  wire \por_timer_count[16]_i_14__0_n_0 ;
  wire \por_timer_count[16]_i_15__0_n_0 ;
  wire \por_timer_count[16]_i_16__0_n_0 ;
  wire \por_timer_count[16]_i_17__0_n_0 ;
  wire \por_timer_count[16]_i_2__3_n_0 ;
  wire \por_timer_count[16]_i_3__3_n_0 ;
  wire \por_timer_count[16]_i_4__3_n_0 ;
  wire \por_timer_count[16]_i_5__3_n_0 ;
  wire \por_timer_count[16]_i_6__3_n_0 ;
  wire \por_timer_count[16]_i_7__3_n_0 ;
  wire \por_timer_count[16]_i_8__3_n_0 ;
  wire \por_timer_count[16]_i_9__3_n_0 ;
  wire \por_timer_count[24]_i_10__0_n_0 ;
  wire \por_timer_count[24]_i_11__0_n_0 ;
  wire \por_timer_count[24]_i_12__0_n_0 ;
  wire \por_timer_count[24]_i_13__0_n_0 ;
  wire \por_timer_count[24]_i_14__0_n_0 ;
  wire \por_timer_count[24]_i_15__0_n_0 ;
  wire \por_timer_count[24]_i_16__0_n_0 ;
  wire \por_timer_count[24]_i_2__0_n_0 ;
  wire \por_timer_count[24]_i_3__0_n_0 ;
  wire \por_timer_count[24]_i_4__0_n_0 ;
  wire \por_timer_count[24]_i_5__0_n_0 ;
  wire \por_timer_count[24]_i_6__0_n_0 ;
  wire \por_timer_count[24]_i_7__0_n_0 ;
  wire \por_timer_count[24]_i_8__0_n_0 ;
  wire \por_timer_count[24]_i_9__0_n_0 ;
  wire \por_timer_count[8]_i_10__0_n_0 ;
  wire \por_timer_count[8]_i_11__0_n_0 ;
  wire \por_timer_count[8]_i_12__0_n_0 ;
  wire \por_timer_count[8]_i_13__0_n_0 ;
  wire \por_timer_count[8]_i_14__0_n_0 ;
  wire \por_timer_count[8]_i_15__0_n_0 ;
  wire \por_timer_count[8]_i_16__0_n_0 ;
  wire \por_timer_count[8]_i_17__0_n_0 ;
  wire \por_timer_count[8]_i_2__0_n_0 ;
  wire \por_timer_count[8]_i_3__0_n_0 ;
  wire \por_timer_count[8]_i_4__0_n_0 ;
  wire \por_timer_count[8]_i_5__0_n_0 ;
  wire \por_timer_count[8]_i_6__0_n_0 ;
  wire \por_timer_count[8]_i_7__0_n_0 ;
  wire \por_timer_count[8]_i_8__0_n_0 ;
  wire \por_timer_count[8]_i_9__0_n_0 ;
  wire [31:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_0 ;
  wire \por_timer_count_reg[0]_i_2__0_n_0 ;
  wire \por_timer_count_reg[0]_i_2__0_n_1 ;
  wire \por_timer_count_reg[0]_i_2__0_n_10 ;
  wire \por_timer_count_reg[0]_i_2__0_n_11 ;
  wire \por_timer_count_reg[0]_i_2__0_n_12 ;
  wire \por_timer_count_reg[0]_i_2__0_n_13 ;
  wire \por_timer_count_reg[0]_i_2__0_n_14 ;
  wire \por_timer_count_reg[0]_i_2__0_n_15 ;
  wire \por_timer_count_reg[0]_i_2__0_n_2 ;
  wire \por_timer_count_reg[0]_i_2__0_n_3 ;
  wire \por_timer_count_reg[0]_i_2__0_n_4 ;
  wire \por_timer_count_reg[0]_i_2__0_n_5 ;
  wire \por_timer_count_reg[0]_i_2__0_n_6 ;
  wire \por_timer_count_reg[0]_i_2__0_n_7 ;
  wire \por_timer_count_reg[0]_i_2__0_n_8 ;
  wire \por_timer_count_reg[0]_i_2__0_n_9 ;
  wire \por_timer_count_reg[16]_i_1__3_n_0 ;
  wire \por_timer_count_reg[16]_i_1__3_n_1 ;
  wire \por_timer_count_reg[16]_i_1__3_n_10 ;
  wire \por_timer_count_reg[16]_i_1__3_n_11 ;
  wire \por_timer_count_reg[16]_i_1__3_n_12 ;
  wire \por_timer_count_reg[16]_i_1__3_n_13 ;
  wire \por_timer_count_reg[16]_i_1__3_n_14 ;
  wire \por_timer_count_reg[16]_i_1__3_n_15 ;
  wire \por_timer_count_reg[16]_i_1__3_n_2 ;
  wire \por_timer_count_reg[16]_i_1__3_n_3 ;
  wire \por_timer_count_reg[16]_i_1__3_n_4 ;
  wire \por_timer_count_reg[16]_i_1__3_n_5 ;
  wire \por_timer_count_reg[16]_i_1__3_n_6 ;
  wire \por_timer_count_reg[16]_i_1__3_n_7 ;
  wire \por_timer_count_reg[16]_i_1__3_n_8 ;
  wire \por_timer_count_reg[16]_i_1__3_n_9 ;
  wire \por_timer_count_reg[24]_i_1__0_n_1 ;
  wire \por_timer_count_reg[24]_i_1__0_n_10 ;
  wire \por_timer_count_reg[24]_i_1__0_n_11 ;
  wire \por_timer_count_reg[24]_i_1__0_n_12 ;
  wire \por_timer_count_reg[24]_i_1__0_n_13 ;
  wire \por_timer_count_reg[24]_i_1__0_n_14 ;
  wire \por_timer_count_reg[24]_i_1__0_n_15 ;
  wire \por_timer_count_reg[24]_i_1__0_n_2 ;
  wire \por_timer_count_reg[24]_i_1__0_n_3 ;
  wire \por_timer_count_reg[24]_i_1__0_n_4 ;
  wire \por_timer_count_reg[24]_i_1__0_n_5 ;
  wire \por_timer_count_reg[24]_i_1__0_n_6 ;
  wire \por_timer_count_reg[24]_i_1__0_n_7 ;
  wire \por_timer_count_reg[24]_i_1__0_n_8 ;
  wire \por_timer_count_reg[24]_i_1__0_n_9 ;
  wire \por_timer_count_reg[8]_i_1__0_n_0 ;
  wire \por_timer_count_reg[8]_i_1__0_n_1 ;
  wire \por_timer_count_reg[8]_i_1__0_n_10 ;
  wire \por_timer_count_reg[8]_i_1__0_n_11 ;
  wire \por_timer_count_reg[8]_i_1__0_n_12 ;
  wire \por_timer_count_reg[8]_i_1__0_n_13 ;
  wire \por_timer_count_reg[8]_i_1__0_n_14 ;
  wire \por_timer_count_reg[8]_i_1__0_n_15 ;
  wire \por_timer_count_reg[8]_i_1__0_n_2 ;
  wire \por_timer_count_reg[8]_i_1__0_n_3 ;
  wire \por_timer_count_reg[8]_i_1__0_n_4 ;
  wire \por_timer_count_reg[8]_i_1__0_n_5 ;
  wire \por_timer_count_reg[8]_i_1__0_n_6 ;
  wire \por_timer_count_reg[8]_i_1__0_n_7 ;
  wire \por_timer_count_reg[8]_i_1__0_n_8 ;
  wire \por_timer_count_reg[8]_i_1__0_n_9 ;
  wire por_timer_start_i_1__3_n_0;
  wire por_timer_start_i_2__2_n_0;
  wire por_timer_start_reg_n_0;
  wire [22:0]por_timer_start_val;
  wire \por_timer_start_val[10]_i_1__0_n_0 ;
  wire \por_timer_start_val[10]_i_2__0_n_0 ;
  wire \por_timer_start_val[11]_i_1__0_n_0 ;
  wire \por_timer_start_val[12]_i_1__0_n_0 ;
  wire \por_timer_start_val[13]_i_1_n_0 ;
  wire \por_timer_start_val[14]_i_1_n_0 ;
  wire \por_timer_start_val[15]_i_1__0_n_0 ;
  wire \por_timer_start_val[15]_i_2_n_0 ;
  wire \por_timer_start_val[15]_i_3__0_n_0 ;
  wire \por_timer_start_val[15]_i_4__0_n_0 ;
  wire \por_timer_start_val[15]_i_5__0_n_0 ;
  wire \por_timer_start_val[15]_i_6__0_n_0 ;
  wire \por_timer_start_val[15]_i_7__0_n_0 ;
  wire \por_timer_start_val[15]_i_8__0_n_0 ;
  wire \por_timer_start_val[16]_i_1_n_0 ;
  wire \por_timer_start_val[17]_i_1_n_0 ;
  wire \por_timer_start_val[18]_i_1_n_0 ;
  wire \por_timer_start_val[19]_i_10_n_0 ;
  wire \por_timer_start_val[19]_i_11_n_0 ;
  wire \por_timer_start_val[19]_i_12_n_0 ;
  wire \por_timer_start_val[19]_i_1_n_0 ;
  wire \por_timer_start_val[19]_i_2__0_n_0 ;
  wire \por_timer_start_val[19]_i_3_n_0 ;
  wire \por_timer_start_val[19]_i_4__0_n_0 ;
  wire \por_timer_start_val[19]_i_5__0_n_0 ;
  wire \por_timer_start_val[19]_i_6__0_n_0 ;
  wire \por_timer_start_val[19]_i_7__0_n_0 ;
  wire \por_timer_start_val[19]_i_8_n_0 ;
  wire \por_timer_start_val[19]_i_9_n_0 ;
  wire \por_timer_start_val[22]_i_1_n_0 ;
  wire \por_timer_start_val[2]_i_1__0_n_0 ;
  wire \por_timer_start_val[4]_i_1__0_n_0 ;
  wire \por_timer_start_val[5]_i_1__0_n_0 ;
  wire \por_timer_start_val[6]_i_1_n_0 ;
  wire \por_timer_start_val[7]_i_1__0_n_0 ;
  wire \por_timer_start_val[8]_i_1__0_n_0 ;
  wire \por_timer_start_val[9]_i_1_n_0 ;
  wire [15:0]\por_timer_start_val_reg[19]_0 ;
  wire [31:0]\por_timer_start_val_reg[1]_0 ;
  wire [0:0]\por_timer_start_val_reg[2]_0 ;
  wire power_ok_r;
  wire power_ok_r_reg_0;
  wire powerup_state_r;
  wire powerup_state_r_reg_0;
  wire \rdata[15]_i_1__3_n_0 ;
  wire [3:0]\rdata_reg[10]_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[11] ;
  wire \rdata_reg_n_0_[12] ;
  wire \rdata_reg_n_0_[13] ;
  wire \rdata_reg_n_0_[14] ;
  wire \rdata_reg_n_0_[15] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[7] ;
  wire \rdata_reg_n_0_[8] ;
  wire s_axi_aclk;
  wire sm_reset_pulse0_0;
  wire sm_reset_r_1;
  wire status_gnt_r;
  wire status_sm_state;
  wire [2:1]status_sm_state__0;
  wire [2:0]status_sm_state__1;
  wire \status_timer_count[0]_i_10__0_n_0 ;
  wire \status_timer_count[0]_i_11__0_n_0 ;
  wire \status_timer_count[0]_i_12__0_n_0 ;
  wire \status_timer_count[0]_i_13__0_n_0 ;
  wire \status_timer_count[0]_i_14__0_n_0 ;
  wire \status_timer_count[0]_i_15__0_n_0 ;
  wire \status_timer_count[0]_i_16__0_n_0 ;
  wire \status_timer_count[0]_i_17__0_n_0 ;
  wire \status_timer_count[0]_i_18__0_n_0 ;
  wire \status_timer_count[0]_i_19__0_n_0 ;
  wire \status_timer_count[0]_i_1__0_n_0 ;
  wire \status_timer_count[0]_i_20__0_n_0 ;
  wire \status_timer_count[0]_i_21__0_n_0 ;
  wire \status_timer_count[0]_i_22__0_n_0 ;
  wire \status_timer_count[0]_i_23__0_n_0 ;
  wire \status_timer_count[0]_i_24_n_0 ;
  wire \status_timer_count[0]_i_3__0_n_0 ;
  wire \status_timer_count[0]_i_4__0_n_0 ;
  wire \status_timer_count[0]_i_5__0_n_0 ;
  wire \status_timer_count[0]_i_6__0_n_0 ;
  wire \status_timer_count[0]_i_7__0_n_0 ;
  wire \status_timer_count[0]_i_8__0_n_0 ;
  wire \status_timer_count[0]_i_9__0_n_0 ;
  wire \status_timer_count[16]_i_10__0_n_0 ;
  wire \status_timer_count[16]_i_11__0_n_0 ;
  wire \status_timer_count[16]_i_12__0_n_0 ;
  wire \status_timer_count[16]_i_13__0_n_0 ;
  wire \status_timer_count[16]_i_14__0_n_0 ;
  wire \status_timer_count[16]_i_15__0_n_0 ;
  wire \status_timer_count[16]_i_16__0_n_0 ;
  wire \status_timer_count[16]_i_2__0_n_0 ;
  wire \status_timer_count[16]_i_3__0_n_0 ;
  wire \status_timer_count[16]_i_4__0_n_0 ;
  wire \status_timer_count[16]_i_5__0_n_0 ;
  wire \status_timer_count[16]_i_6__0_n_0 ;
  wire \status_timer_count[16]_i_7__0_n_0 ;
  wire \status_timer_count[16]_i_8__0_n_0 ;
  wire \status_timer_count[16]_i_9__0_n_0 ;
  wire \status_timer_count[8]_i_10__0_n_0 ;
  wire \status_timer_count[8]_i_11__0_n_0 ;
  wire \status_timer_count[8]_i_12__0_n_0 ;
  wire \status_timer_count[8]_i_13__0_n_0 ;
  wire \status_timer_count[8]_i_14__0_n_0 ;
  wire \status_timer_count[8]_i_15__0_n_0 ;
  wire \status_timer_count[8]_i_16__0_n_0 ;
  wire \status_timer_count[8]_i_17__0_n_0 ;
  wire \status_timer_count[8]_i_2__0_n_0 ;
  wire \status_timer_count[8]_i_3__0_n_0 ;
  wire \status_timer_count[8]_i_4__0_n_0 ;
  wire \status_timer_count[8]_i_5__0_n_0 ;
  wire \status_timer_count[8]_i_6__0_n_0 ;
  wire \status_timer_count[8]_i_7__0_n_0 ;
  wire \status_timer_count[8]_i_8__0_n_0 ;
  wire \status_timer_count[8]_i_9__0_n_0 ;
  wire [23:0]status_timer_count_reg;
  wire \status_timer_count_reg[0]_i_2__0_n_0 ;
  wire \status_timer_count_reg[0]_i_2__0_n_1 ;
  wire \status_timer_count_reg[0]_i_2__0_n_10 ;
  wire \status_timer_count_reg[0]_i_2__0_n_11 ;
  wire \status_timer_count_reg[0]_i_2__0_n_12 ;
  wire \status_timer_count_reg[0]_i_2__0_n_13 ;
  wire \status_timer_count_reg[0]_i_2__0_n_14 ;
  wire \status_timer_count_reg[0]_i_2__0_n_15 ;
  wire \status_timer_count_reg[0]_i_2__0_n_2 ;
  wire \status_timer_count_reg[0]_i_2__0_n_3 ;
  wire \status_timer_count_reg[0]_i_2__0_n_4 ;
  wire \status_timer_count_reg[0]_i_2__0_n_5 ;
  wire \status_timer_count_reg[0]_i_2__0_n_6 ;
  wire \status_timer_count_reg[0]_i_2__0_n_7 ;
  wire \status_timer_count_reg[0]_i_2__0_n_8 ;
  wire \status_timer_count_reg[0]_i_2__0_n_9 ;
  wire \status_timer_count_reg[16]_i_1__0_n_1 ;
  wire \status_timer_count_reg[16]_i_1__0_n_10 ;
  wire \status_timer_count_reg[16]_i_1__0_n_11 ;
  wire \status_timer_count_reg[16]_i_1__0_n_12 ;
  wire \status_timer_count_reg[16]_i_1__0_n_13 ;
  wire \status_timer_count_reg[16]_i_1__0_n_14 ;
  wire \status_timer_count_reg[16]_i_1__0_n_15 ;
  wire \status_timer_count_reg[16]_i_1__0_n_2 ;
  wire \status_timer_count_reg[16]_i_1__0_n_3 ;
  wire \status_timer_count_reg[16]_i_1__0_n_4 ;
  wire \status_timer_count_reg[16]_i_1__0_n_5 ;
  wire \status_timer_count_reg[16]_i_1__0_n_6 ;
  wire \status_timer_count_reg[16]_i_1__0_n_7 ;
  wire \status_timer_count_reg[16]_i_1__0_n_8 ;
  wire \status_timer_count_reg[16]_i_1__0_n_9 ;
  wire \status_timer_count_reg[8]_i_1__0_n_0 ;
  wire \status_timer_count_reg[8]_i_1__0_n_1 ;
  wire \status_timer_count_reg[8]_i_1__0_n_10 ;
  wire \status_timer_count_reg[8]_i_1__0_n_11 ;
  wire \status_timer_count_reg[8]_i_1__0_n_12 ;
  wire \status_timer_count_reg[8]_i_1__0_n_13 ;
  wire \status_timer_count_reg[8]_i_1__0_n_14 ;
  wire \status_timer_count_reg[8]_i_1__0_n_15 ;
  wire \status_timer_count_reg[8]_i_1__0_n_2 ;
  wire \status_timer_count_reg[8]_i_1__0_n_3 ;
  wire \status_timer_count_reg[8]_i_1__0_n_4 ;
  wire \status_timer_count_reg[8]_i_1__0_n_5 ;
  wire \status_timer_count_reg[8]_i_1__0_n_6 ;
  wire \status_timer_count_reg[8]_i_1__0_n_7 ;
  wire \status_timer_count_reg[8]_i_1__0_n_8 ;
  wire \status_timer_count_reg[8]_i_1__0_n_9 ;
  wire \syncstages_ff_reg[3] ;
  wire tc_req_dac0;
  wire [1:0]\timer_125ns_count_reg[2] ;
  wire [5:0]trim_code;
  wire wait_event_i_1__0_n_0;
  wire wait_event_i_3__0_n_0;
  wire wait_event_i_5_n_0;
  wire wait_event_i_6__0_n_0;
  wire wait_event_i_7__0_n_0;
  wire wait_event_i_8__0_n_0;
  wire wait_event_reg_0;
  wire wait_event_reg_n_0;
  wire [7:7]\NLW_por_timer_count_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_status_timer_count_reg[16]_i_1__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \FSM_sequential_bgt_sm_state[4]_i_1__0 
       (.I0(\timer_125ns_count_reg[2] [0]),
        .I1(\timer_125ns_count_reg[2] [1]),
        .I2(dac0_reset_i),
        .I3(power_ok_r_reg_0),
        .I4(dac0_sm_reset_i_1),
        .O(dac0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h11101111)) 
    \FSM_sequential_fsm_cs[1]_i_2__3 
       (.I0(tc_req_dac0),
        .I1(dac0_status_req),
        .I2(dac_bgt_req),
        .I3(dac0_por_req),
        .I4(dac0_drp_req),
        .O(drp_req_dac0_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFEAAAE)) 
    \FSM_sequential_fsm_cs[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ),
        .I1(dac0_por_req),
        .I2(Q),
        .I3(\FSM_sequential_fsm_cs_reg[2] ),
        .I4(dac_bgt_req),
        .I5(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h000000000000AAA8)) 
    \FSM_sequential_fsm_cs[2]_i_2__3 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(dac0_drp_req),
        .I2(dac0_por_req),
        .I3(dac_bgt_req),
        .I4(dac0_status_req),
        .I5(tc_req_dac0),
        .O(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(status_sm_state__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0 
       (.I0(status_sm_state__0[2]),
        .I1(status_sm_state__0[1]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(status_sm_state__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_1__0 
       (.I0(bgt_sm_start_reg_0),
        .I1(bgt_sm_start_reg_1),
        .O(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F007000)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__0 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0 ),
        .I1(status_sm_state__0[1]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I3(status_sm_state__0[2]),
        .I4(dac0_drprdy_status),
        .I5(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0_n_0 ),
        .O(status_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(status_sm_state__0[2]),
        .O(status_sm_state__1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0 
       (.I0(\status_timer_count[0]_i_3__0_n_0 ),
        .I1(status_timer_count_reg[0]),
        .I2(status_timer_count_reg[9]),
        .I3(status_timer_count_reg[11]),
        .I4(status_timer_count_reg[10]),
        .I5(status_timer_count_reg[8]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FF02F)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0 
       (.I0(dac0_status_gnt),
        .I1(status_gnt_r),
        .I2(status_sm_state__0[1]),
        .I3(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I4(dac0_tile_config_done),
        .I5(status_sm_state__0[2]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[0]),
        .Q(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[1]),
        .Q(status_sm_state__0[1]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[2]),
        .Q(status_sm_state__0[2]),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    \FSM_sequential_por_sm_state[0]_i_1__0 
       (.I0(\FSM_sequential_por_sm_state[0]_i_2__0_n_0 ),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(\FSM_sequential_por_sm_state[0]_i_3__0_n_0 ),
        .I4(\FSM_sequential_por_sm_state[0]_i_4__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00000B00)) 
    \FSM_sequential_por_sm_state[0]_i_2__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_8__0_n_0 ),
        .I1(\FSM_sequential_por_sm_state[3]_i_9__0_n_0 ),
        .I2(dac0_sm_reset_i_1),
        .I3(cleared_reg_n_0),
        .I4(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007D00)) 
    \FSM_sequential_por_sm_state[0]_i_3__0 
       (.I0(\FSM_sequential_por_sm_state[1]_i_2__0_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [27]),
        .I2(\por_timer_start_val_reg[1]_0 [26]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .I5(\FSM_sequential_por_sm_state[0]_i_5__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCCC0000CCDD0000)) 
    \FSM_sequential_por_sm_state[0]_i_4__0 
       (.I0(clear_interrupt_i_2__0_n_0),
        .I1(por_sm_state__0[0]),
        .I2(dac0_sm_reset_i_1),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47440000)) 
    \FSM_sequential_por_sm_state[0]_i_5__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(dac0_sm_reset_i_1),
        .I3(cleared_reg_n_0),
        .I4(\por_timer_start_val[19]_i_4__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[0]_i_6__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDCCCCDDDDFFCF)) 
    \FSM_sequential_por_sm_state[0]_i_6__0 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[1]),
        .I2(\FSM_sequential_por_sm_state[1]_i_6__0_n_0 ),
        .I3(\FSM_sequential_por_sm_state[0]_i_7__0_n_0 ),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_sequential_por_sm_state[0]_i_7__0 
       (.I0(\FSM_sequential_por_sm_state_reg[1]_0 [3]),
        .I1(\FSM_sequential_por_sm_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_por_sm_state_reg[1]_0 [1]),
        .I3(\FSM_sequential_por_sm_state_reg[1]_0 [2]),
        .I4(cleared_reg_n_0),
        .I5(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF82A2)) 
    \FSM_sequential_por_sm_state[1]_i_1__0 
       (.I0(\FSM_sequential_por_sm_state[1]_i_2__0_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [27]),
        .I2(\por_timer_start_val_reg[1]_0 [26]),
        .I3(cleared_reg_n_0),
        .I4(\FSM_sequential_por_sm_state[1]_i_3__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[1]_i_4__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5D00FF5DFFFFFFFF)) 
    \FSM_sequential_por_sm_state[1]_i_2__0 
       (.I0(\FSM_sequential_por_sm_state[1]_i_5_n_0 ),
        .I1(\FSM_sequential_por_sm_state_reg[1]_0 [2]),
        .I2(\por_timer_start_val_reg[1]_0 [30]),
        .I3(\FSM_sequential_por_sm_state_reg[1]_0 [3]),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .I5(cleared_reg_n_0),
        .O(\FSM_sequential_por_sm_state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \FSM_sequential_por_sm_state[1]_i_3__0 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .O(\FSM_sequential_por_sm_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000B0001)) 
    \FSM_sequential_por_sm_state[1]_i_4__0 
       (.I0(por_sm_state__0[1]),
        .I1(\FSM_sequential_por_sm_state[1]_i_6__0_n_0 ),
        .I2(\FSM_sequential_por_sm_state[3]_i_13_n_0 ),
        .I3(\FSM_sequential_por_sm_state[1]_i_7__0_n_0 ),
        .I4(\FSM_sequential_por_sm_state[1]_i_8__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[1]_i_9__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0FDD0FDFFFFD0FD)) 
    \FSM_sequential_por_sm_state[1]_i_5 
       (.I0(\FSM_sequential_por_sm_state_reg[1]_0 [0]),
        .I1(\por_timer_start_val_reg[1]_0 [28]),
        .I2(\por_timer_start_val_reg[1]_0 [29]),
        .I3(\FSM_sequential_por_sm_state_reg[1]_0 [1]),
        .I4(\por_timer_start_val_reg[1]_0 [30]),
        .I5(\FSM_sequential_por_sm_state_reg[1]_0 [2]),
        .O(\FSM_sequential_por_sm_state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_por_sm_state[1]_i_6__0 
       (.I0(clear_interrupt_reg_0[1]),
        .I1(clear_interrupt_reg_0[0]),
        .I2(clear_interrupt_reg_0[3]),
        .I3(clear_interrupt_reg_0[2]),
        .I4(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_por_sm_state[1]_i_7__0 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_por_sm_state[1]_i_8__0 
       (.I0(por_sm_state__0[0]),
        .I1(clear_interrupt_i_2__0_n_0),
        .O(\FSM_sequential_por_sm_state[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C5050F0F0)) 
    \FSM_sequential_por_sm_state[1]_i_9__0 
       (.I0(cleared_reg_n_0),
        .I1(\drpdi_por_i[7]_i_7_n_0 ),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[1]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h8CAA80AA80AA80AA)) 
    \FSM_sequential_por_sm_state[2]_i_1__0 
       (.I0(\FSM_sequential_por_sm_state[2]_i_2__0_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .I5(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C7C7C7C70)) 
    \FSM_sequential_por_sm_state[2]_i_2__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_3__0_n_0 ),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(\FSM_sequential_por_sm_state[2]_i_3__0_n_0 ),
        .I4(cleared_reg_n_0),
        .I5(por_sm_state__0[1]),
        .O(\FSM_sequential_por_sm_state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_por_sm_state[2]_i_3__0 
       (.I0(\por_timer_start_val_reg[1]_0 [27]),
        .I1(\por_timer_start_val_reg[1]_0 [26]),
        .O(\FSM_sequential_por_sm_state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000D0FF)) 
    \FSM_sequential_por_sm_state[3]_i_10 
       (.I0(dac0_drprdy_por),
        .I1(drprdy_por_r),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[0]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_por_sm_state[3]_i_11 
       (.I0(\FSM_sequential_por_sm_state_reg[1]_0 [2]),
        .I1(\FSM_sequential_por_sm_state_reg[1]_0 [1]),
        .I2(\FSM_sequential_por_sm_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_por_sm_state_reg[1]_0 [3]),
        .O(\FSM_sequential_por_sm_state[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h4D44DDDD)) 
    \FSM_sequential_por_sm_state[3]_i_12 
       (.I0(\por_timer_start_val_reg[1]_0 [31]),
        .I1(\FSM_sequential_por_sm_state_reg[1]_0 [3]),
        .I2(\por_timer_start_val_reg[1]_0 [30]),
        .I3(\FSM_sequential_por_sm_state_reg[1]_0 [2]),
        .I4(\FSM_sequential_por_sm_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_por_sm_state[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_por_sm_state[3]_i_13 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_por_sm_state[3]_i_14 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \FSM_sequential_por_sm_state[3]_i_1__0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[1]),
        .I3(\FSM_sequential_por_sm_state[3]_i_3__0_n_0 ),
        .I4(\FSM_sequential_por_sm_state[3]_i_4_n_0 ),
        .I5(\FSM_sequential_por_sm_state[3]_i_5__0_n_0 ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'hCFFCA8FCCCFCCCFC)) 
    \FSM_sequential_por_sm_state[3]_i_2__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ),
        .I1(\FSM_sequential_por_sm_state[3]_i_7_n_0 ),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[1]),
        .I5(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \FSM_sequential_por_sm_state[3]_i_3__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_8__0_n_0 ),
        .I1(\FSM_sequential_por_sm_state[3]_i_9__0_n_0 ),
        .I2(cleared_reg_n_0),
        .I3(dac0_sm_reset_i_1),
        .O(\FSM_sequential_por_sm_state[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555455)) 
    \FSM_sequential_por_sm_state[3]_i_4 
       (.I0(\FSM_sequential_por_sm_state[3]_i_10_n_0 ),
        .I1(\FSM_sequential_por_sm_state[3]_i_11_n_0 ),
        .I2(\FSM_sequential_por_sm_state_reg[0]_0 ),
        .I3(\FSM_sequential_por_sm_state_reg[0]_1 ),
        .I4(por_sm_state__0[1]),
        .I5(fg_cal_en_i_3_n_0),
        .O(\FSM_sequential_por_sm_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3333CCCC22223F33)) 
    \FSM_sequential_por_sm_state[3]_i_5__0 
       (.I0(dac0_drprdy_por),
        .I1(por_sm_state__0[1]),
        .I2(por_gnt_r),
        .I3(dac0_por_gnt),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_por_sm_state[3]_i_6__0 
       (.I0(\por_timer_start_val_reg[1]_0 [25]),
        .I1(\por_timer_start_val_reg[1]_0 [23]),
        .I2(\por_timer_start_val_reg[1]_0 [24]),
        .I3(\por_timer_start_val_reg[1]_0 [6]),
        .O(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \FSM_sequential_por_sm_state[3]_i_7 
       (.I0(\FSM_sequential_por_sm_state[3]_i_12_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(\por_timer_start_val_reg[1]_0 [26]),
        .I3(\por_timer_start_val_reg[1]_0 [27]),
        .I4(\FSM_sequential_por_sm_state[3]_i_13_n_0 ),
        .I5(\FSM_sequential_por_sm_state[3]_i_14_n_0 ),
        .O(\FSM_sequential_por_sm_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \FSM_sequential_por_sm_state[3]_i_8__0 
       (.I0(\mem_data_dac0_reg[32] ),
        .I1(\FSM_sequential_por_sm_state_reg[1]_0 [1]),
        .I2(dac0_done_i_reg),
        .I3(\FSM_sequential_por_sm_state_reg[1]_0 [0]),
        .I4(\FSM_sequential_por_sm_state_reg[1]_0 [3]),
        .I5(\FSM_sequential_por_sm_state_reg[1]_0 [2]),
        .O(\FSM_sequential_por_sm_state[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \FSM_sequential_por_sm_state[3]_i_9__0 
       (.I0(clear_interrupt_reg_0[0]),
        .I1(\por_timer_start_val_reg[1]_0 [28]),
        .I2(\mem_data_dac0_reg[30] ),
        .I3(\por_timer_start_val_reg[1]_0 [30]),
        .I4(clocks_ok_r_i_8__0_n_0),
        .I5(clear_interrupt_reg_0[2]),
        .O(\FSM_sequential_por_sm_state[3]_i_9__0_n_0 ));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[0]_i_1__0_n_0 ),
        .Q(por_sm_state__0[0]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[1]_i_1__0_n_0 ),
        .Q(por_sm_state__0[1]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[2]_i_1__0_n_0 ),
        .Q(por_sm_state__0[2]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[3]_i_2__0_n_0 ),
        .Q(por_sm_state__0[3]),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc0_status_0_falling_edge_seen_i_1__0
       (.I0(adc0_status_sync),
        .I1(adc0_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2__0_n_0),
        .I3(adc0_status_0_falling_edge_seen_reg_n_0),
        .O(adc0_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc0_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc0_status_0_falling_edge_seen_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    adc0_status_0_r_i_1__0
       (.I0(adc0_status_sync),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .O(adc0_status_0_r));
  FDRE adc0_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_r),
        .Q(adc0_status_0_r_reg_n_0),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc1_status_0_falling_edge_seen_i_1__0
       (.I0(adc1_status_sync),
        .I1(adc1_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2__0_n_0),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .O(adc1_status_0_falling_edge_seen_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    adc1_status_0_falling_edge_seen_i_2__0
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .O(adc1_status_0_falling_edge_seen_i_2__0_n_0));
  FDRE adc1_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc1_status_0_falling_edge_seen_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    adc1_status_0_r_i_1__0
       (.I0(adc1_status_sync),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .O(adc1_status_0_r));
  FDRE adc1_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_r),
        .Q(adc1_status_0_r_reg_n_0),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc2_status_0_falling_edge_seen_i_1__0
       (.I0(adc2_status_sync),
        .I1(adc2_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2__0_n_0),
        .I3(adc2_status_0_falling_edge_seen_reg_n_0),
        .O(adc2_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc2_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc2_status_0_falling_edge_seen_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    adc2_status_0_r_i_1__0
       (.I0(adc2_status_sync),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .O(adc2_status_0_r));
  FDRE adc2_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_r),
        .Q(adc2_status_0_r_reg_n_0),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc3_status_0_falling_edge_seen_i_1__0
       (.I0(adc3_status_sync),
        .I1(adc3_status_0_r_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_i_2__0_n_0),
        .I3(adc3_status_0_falling_edge_seen_reg_n_0),
        .O(adc3_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc3_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc3_status_0_falling_edge_seen_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    adc3_status_0_r_i_1__0
       (.I0(adc3_status_sync),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .O(adc3_status_0_r));
  FDRE adc3_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_r),
        .Q(adc3_status_0_r_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bg_cal_en_i_1__0
       (.I0(\por_timer_start_val_reg[1]_0 [4]),
        .I1(\por_timer_start_val_reg[1]_0 [5]),
        .I2(por_sm_state__0[1]),
        .O(bg_cal_en));
  FDRE bg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__0_n_0),
        .D(bg_cal_en),
        .Q(bg_cal_en_reg_n_0),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h7777757744444544)) 
    bgt_sm_start_i_1__0
       (.I0(por_sm_state__0[1]),
        .I1(adc1_status_0_falling_edge_seen_i_2__0_n_0),
        .I2(bgt_sm_start_i_2_n_0),
        .I3(\por_timer_start_val_reg[1]_0 [23]),
        .I4(bgt_sm_start_i_3_n_0),
        .I5(bgt_sm_start_dac),
        .O(bgt_sm_start_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    bgt_sm_start_i_2
       (.I0(\por_timer_start_val_reg[1]_0 [24]),
        .I1(\por_timer_start_val_reg[1]_0 [25]),
        .O(bgt_sm_start_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    bgt_sm_start_i_3
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[2]),
        .O(bgt_sm_start_i_3_n_0));
  FDRE bgt_sm_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_sm_start_i_1__0_n_0),
        .Q(bgt_sm_start_dac),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[0]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [0]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[1]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [1]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[2]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [2]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[2]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \cal_enables[3]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [24]),
        .I1(\por_timer_start_val_reg[1]_0 [23]),
        .I2(\por_timer_start_val_reg[1]_0 [25]),
        .I3(\por_timer_start_val[19]_i_3_n_0 ),
        .I4(\por_timer_start_val[19]_i_4__0_n_0 ),
        .I5(\por_timer_start_val_reg[1]_0 [6]),
        .O(\cal_enables[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[3]_i_2__0 
       (.I0(\por_timer_start_val_reg[1]_0 [3]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[3]));
  FDRE \cal_enables_reg[0] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(cal_enables[0]),
        .Q(\cal_enables_reg_n_0_[0] ),
        .R(dac0_reset_i));
  FDRE \cal_enables_reg[1] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(cal_enables[1]),
        .Q(\cal_enables_reg_n_0_[1] ),
        .R(dac0_reset_i));
  FDRE \cal_enables_reg[2] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(cal_enables[2]),
        .Q(\cal_enables_reg_n_0_[2] ),
        .R(dac0_reset_i));
  FDRE \cal_enables_reg[3] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1__0_n_0 ),
        .D(cal_enables[3]),
        .Q(\cal_enables_reg_n_0_[3] ),
        .R(dac0_reset_i));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26 cdc_adc0_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27 cdc_adc1_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28 cdc_adc2_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29 cdc_adc3_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  LUT6 #(
    .INIT(64'hFDFDFFFF00000200)) 
    clear_interrupt_i_1__0
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(clear_interrupt_i_2__0_n_0),
        .I4(por_sm_state__0[0]),
        .I5(clear_interrupt_reg_n_0),
        .O(clear_interrupt_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB000FFB0)) 
    clear_interrupt_i_2__0
       (.I0(\por_timer_start_val_reg[1]_0 [30]),
        .I1(clear_interrupt_reg_0[2]),
        .I2(clear_interrupt_i_3__0_n_0),
        .I3(\por_timer_start_val_reg[1]_0 [31]),
        .I4(clear_interrupt_reg_0[3]),
        .I5(dac0_sm_reset_i_1),
        .O(clear_interrupt_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hD0FDD0FDFFFFD0FD)) 
    clear_interrupt_i_3__0
       (.I0(clear_interrupt_reg_0[0]),
        .I1(\por_timer_start_val_reg[1]_0 [28]),
        .I2(\por_timer_start_val_reg[1]_0 [29]),
        .I3(clear_interrupt_reg_0[1]),
        .I4(\por_timer_start_val_reg[1]_0 [30]),
        .I5(clear_interrupt_reg_0[2]),
        .O(clear_interrupt_i_3__0_n_0));
  FDRE clear_interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clear_interrupt_i_1__0_n_0),
        .Q(clear_interrupt_reg_n_0),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hC4CCCCCCCC7CCCCC)) 
    cleared_i_1__0
       (.I0(dac0_sm_reset_i_1),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[3]),
        .O(cleared_i_1__0_n_0));
  FDRE cleared_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_reg_n_0),
        .Q(cleared_r),
        .R(dac0_reset_i));
  FDRE cleared_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_i_1__0_n_0),
        .Q(cleared_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__3 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__3 
       (.I0(clock_en_count_reg[1]),
        .I1(clock_en_count_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clock_en_count[2]_i_1__3 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__3 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__3 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \clock_en_count[5]_i_1__3 
       (.I0(dac0_reset_i),
        .I1(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__3 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    clock_en_i_1__3
       (.I0(enable_clock_en_reg_n_0),
        .I1(dac0_reset_i),
        .I2(clock_en_i_2__3_n_0),
        .I3(clock_en_count_reg[5]),
        .O(clock_en_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    clock_en_i_2__3
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[3]),
        .O(clock_en_i_2__3_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__3_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEAAFAAEAEAAAAA)) 
    clocks_ok_r_i_5
       (.I0(\mem_data_dac0_reg[32] ),
        .I1(\por_timer_start_val_reg[1]_0 [29]),
        .I2(clocks_ok_r_i_8__0_n_0),
        .I3(clear_interrupt_reg_0[1]),
        .I4(\por_timer_start_val_reg[1]_0 [30]),
        .I5(clear_interrupt_reg_0[2]),
        .O(dac0_distr_ok));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    clocks_ok_r_i_8__0
       (.I0(cleared_r),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .O(clocks_ok_r_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hDCCCCCC4)) 
    clocks_ok_r_i_9__0
       (.I0(\drpdi_por_i_reg[1]_0 ),
        .I1(\mem_data_dac0_reg[32] ),
        .I2(\mem_data_dac0_reg[31] ),
        .I3(\mem_data_dac0_reg[30] ),
        .I4(\mem_data_dac0_reg[29] ),
        .O(\dac0_clk_detect_reg[8]_0 ));
  FDRE clocks_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_clk_ok),
        .Q(clocks_ok_r),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    dac0_done_i_i_1
       (.I0(dac0_done_i_reg_0[2]),
        .I1(dac0_done_i_reg_0[0]),
        .I2(dac0_done_i_reg_0[1]),
        .I3(dac0_fifo_disable),
        .I4(dac0_done_i_reg),
        .I5(done_reg_0),
        .O(dac0_done_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    dac0_powerup_state_out_i_2
       (.I0(\mem_data_dac0_reg[31] ),
        .I1(powerup_state_r_reg_0),
        .I2(\mem_data_dac0_reg[29] ),
        .I3(\mem_data_dac0_reg[30] ),
        .I4(\mem_data_dac0_reg[32] ),
        .I5(dac0_powerup_state_irq),
        .O(\syncstages_ff_reg[3] ));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    dac0_powerup_state_out_i_3
       (.I0(\por_timer_start_val_reg[1]_0 [30]),
        .I1(cleared_r),
        .I2(dac0_powerup_state_out_i_7_n_0),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .I5(clear_interrupt_reg_0[2]),
        .O(\mem_data_dac0_reg[31] ));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    dac0_powerup_state_out_i_4
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(cleared_r),
        .I2(dac0_powerup_state_out_i_7_n_0),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .I5(clear_interrupt_reg_0[0]),
        .O(\mem_data_dac0_reg[29] ));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    dac0_powerup_state_out_i_5
       (.I0(\por_timer_start_val_reg[1]_0 [29]),
        .I1(cleared_r),
        .I2(dac0_powerup_state_out_i_7_n_0),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .I5(clear_interrupt_reg_0[1]),
        .O(\mem_data_dac0_reg[30] ));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    dac0_powerup_state_out_i_6
       (.I0(\por_timer_start_val_reg[1]_0 [31]),
        .I1(cleared_r),
        .I2(dac0_powerup_state_out_i_7_n_0),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .I5(clear_interrupt_reg_0[3]),
        .O(\mem_data_dac0_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac0_powerup_state_out_i_7
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .O(dac0_powerup_state_out_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    done_i_1__5
       (.I0(\FSM_sequential_por_sm_state[0]_i_2__0_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .I5(done_reg_0),
        .O(done_i_1__5_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__5_n_0),
        .Q(done_reg_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[0]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [16]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[0]));
  LUT4 #(
    .INIT(16'h6200)) 
    \drpaddr_por[10]_i_1__6 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[0]),
        .O(\drpaddr_por[10]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[10]_i_2__0 
       (.I0(\por_timer_start_val_reg[1]_0 [25]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[1]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [17]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[2]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [18]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[3]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [19]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[4]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [20]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[5]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [21]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[6]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [22]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[8]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [23]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[9]_i_1__0 
       (.I0(\por_timer_start_val_reg[1]_0 [24]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(drpaddr_por0_in[9]));
  FDRE \drpaddr_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[0]),
        .Q(\drpaddr_por_reg[10]_0 [0]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[10]),
        .Q(\drpaddr_por_reg[10]_0 [9]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[1]),
        .Q(\drpaddr_por_reg[10]_0 [1]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[2]),
        .Q(\drpaddr_por_reg[10]_0 [2]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[3]),
        .Q(\drpaddr_por_reg[10]_0 [3]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[4]),
        .Q(\drpaddr_por_reg[10]_0 [4]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[5]),
        .Q(\drpaddr_por_reg[10]_0 [5]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[6]),
        .Q(\drpaddr_por_reg[10]_0 [6]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[8]),
        .Q(\drpaddr_por_reg[10]_0 [7]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__6_n_0 ),
        .D(drpaddr_por0_in[9]),
        .Q(\drpaddr_por_reg[10]_0 [8]),
        .R(dac0_reset_i));
  LUT5 #(
    .INIT(32'hAEFFAE00)) 
    \drpdi_por_i[0]_i_1 
       (.I0(\drpdi_por_i[0]_i_2__0_n_0 ),
        .I1(\mem_data_dac0_reg[29]_0 ),
        .I2(\drpdi_por_i[0]_i_4__0_n_0 ),
        .I3(cleared_reg_0),
        .I4(\drpdi_por_i[0]_i_5__0_n_0 ),
        .O(drpdi_por_i0_in[0]));
  LUT6 #(
    .INIT(64'h000027FF27FF0000)) 
    \drpdi_por_i[0]_i_2__0 
       (.I0(\mem_data_dac0_reg[24] ),
        .I1(\drpdi_por_i[1]_i_12_n_0 ),
        .I2(\mem_data_dac0_reg[19] ),
        .I3(\mem_data_dac0_reg[29]_0 ),
        .I4(\rdata_reg_n_0_[0] ),
        .I5(\por_timer_start_val_reg[1]_0 [0]),
        .O(\drpdi_por_i[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hF7F7FFF7)) 
    \drpdi_por_i[0]_i_3__0 
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(\por_timer_start_val_reg[1]_0 [30]),
        .I2(\por_timer_start_val_reg[1]_0 [31]),
        .I3(\por_timer_start_val_reg[1]_0 [29]),
        .I4(\drpdi_por_i[7]_i_7_n_0 ),
        .O(\mem_data_dac0_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    \drpdi_por_i[0]_i_4__0 
       (.I0(\mem_data_dac0_reg[24] ),
        .I1(\drpdi_por_i_reg[1]_0 ),
        .I2(dac0_pll_refdiv),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .I4(\drpdi_por_i[1]_i_12_n_0 ),
        .I5(\drpdi_por_i[0]_i_6__0_n_0 ),
        .O(\drpdi_por_i[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \drpdi_por_i[0]_i_5__0 
       (.I0(\drpdi_por_i[6]_i_2__0_n_0 ),
        .I1(\rdata_reg_n_0_[0] ),
        .I2(\por_timer_start_val_reg[1]_0 [0]),
        .I3(\drpdi_por_i[7]_i_8_n_0 ),
        .O(\drpdi_por_i[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \drpdi_por_i[0]_i_6__0 
       (.I0(\por_timer_start_val_reg[1]_0 [17]),
        .I1(\por_timer_start_val_reg[1]_0 [18]),
        .I2(\por_timer_start_val_reg[1]_0 [21]),
        .I3(\por_timer_start_val_reg[1]_0 [20]),
        .I4(\por_timer_start_val_reg[1]_0 [16]),
        .I5(\mem_data_dac0_reg[24]_0 ),
        .O(\drpdi_por_i[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \drpdi_por_i[10]_i_1__0 
       (.I0(\drpdi_por_i[10]_i_2_n_0 ),
        .I1(cleared_reg_0),
        .I2(\por_timer_start_val_reg[1]_0 [10]),
        .I3(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I4(\rdata_reg[10]_0 [3]),
        .O(drpdi_por_i0_in[10]));
  LUT6 #(
    .INIT(64'hBBBFBFBBBBBBBBBB)) 
    \drpdi_por_i[10]_i_2 
       (.I0(\drpdi_por_i_reg[10]_0 ),
        .I1(cleared_reg_0),
        .I2(\mem_data_dac0_reg[29]_0 ),
        .I3(\por_timer_start_val_reg[1]_0 [10]),
        .I4(\rdata_reg[10]_0 [3]),
        .I5(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\drpdi_por_i[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \drpdi_por_i[10]_i_4__0 
       (.I0(\por_timer_start_val_reg[1]_0 [10]),
        .I1(\mem_data_dac0_reg[16] ),
        .I2(\rdata_reg[10]_0 [3]),
        .O(\mem_data_dac0_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \drpdi_por_i[10]_i_6 
       (.I0(\por_timer_start_val_reg[1]_0 [22]),
        .I1(\por_timer_start_val_reg[1]_0 [25]),
        .I2(\por_timer_start_val_reg[1]_0 [24]),
        .I3(\por_timer_start_val_reg[1]_0 [23]),
        .O(\mem_data_dac0_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hAAAA20A0)) 
    \drpdi_por_i[11]_i_1 
       (.I0(\drpdi_por_i[11]_i_2__0_n_0 ),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\rdata_reg_n_0_[11] ),
        .I3(\por_timer_start_val_reg[1]_0 [11]),
        .I4(cleared_reg_0),
        .O(drpdi_por_i0_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF66600000)) 
    \drpdi_por_i[11]_i_2__0 
       (.I0(\rdata_reg_n_0_[11] ),
        .I1(\por_timer_start_val_reg[1]_0 [11]),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(\mem_data_dac0_reg[29]_0 ),
        .I4(\drpdi_por_i[14]_i_3_n_0 ),
        .I5(\drpdi_por_i[11]_i_3_n_0 ),
        .O(\drpdi_por_i[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8F880000FFFFFFFF)) 
    \drpdi_por_i[11]_i_3 
       (.I0(\mem_data_dac0_reg[21] ),
        .I1(trim_code[2]),
        .I2(\drpdi_por_i[14]_i_4_n_0 ),
        .I3(\rdata_reg_n_0_[11] ),
        .I4(\mem_data_dac0_reg[29]_0 ),
        .I5(cleared_reg_0),
        .O(\drpdi_por_i[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h007D007D3030F0F0)) 
    \drpdi_por_i[12]_i_1__0 
       (.I0(\drpdi_por_i[14]_i_3_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [12]),
        .I2(\rdata_reg_n_0_[12] ),
        .I3(\drpdi_por_i[12]_i_2_n_0 ),
        .I4(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I5(cleared_reg_0),
        .O(drpdi_por_i0_in[12]));
  LUT5 #(
    .INIT(32'h02AA0202)) 
    \drpdi_por_i[12]_i_2 
       (.I0(\mem_data_dac0_reg[29]_0 ),
        .I1(\rdata_reg_n_0_[12] ),
        .I2(\drpdi_por_i[14]_i_4_n_0 ),
        .I3(trim_code[3]),
        .I4(\mem_data_dac0_reg[21] ),
        .O(\drpdi_por_i[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h007D007D3030F0F0)) 
    \drpdi_por_i[13]_i_1__0 
       (.I0(\drpdi_por_i[14]_i_3_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [13]),
        .I2(\rdata_reg_n_0_[13] ),
        .I3(\drpdi_por_i[13]_i_2_n_0 ),
        .I4(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I5(cleared_reg_0),
        .O(drpdi_por_i0_in[13]));
  LUT5 #(
    .INIT(32'h02AA0202)) 
    \drpdi_por_i[13]_i_2 
       (.I0(\mem_data_dac0_reg[29]_0 ),
        .I1(\rdata_reg_n_0_[13] ),
        .I2(\drpdi_por_i[14]_i_4_n_0 ),
        .I3(trim_code[4]),
        .I4(\mem_data_dac0_reg[21] ),
        .O(\drpdi_por_i[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h28AA303028AAF0F0)) 
    \drpdi_por_i[14]_i_1__0 
       (.I0(\drpdi_por_i[14]_i_2_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [14]),
        .I2(\rdata_reg_n_0_[14] ),
        .I3(\drpdi_por_i[14]_i_3_n_0 ),
        .I4(cleared_reg_0),
        .I5(\drpdi_por_i[15]_i_4__0_n_0 ),
        .O(drpdi_por_i0_in[14]));
  LUT5 #(
    .INIT(32'hE0EEFFFF)) 
    \drpdi_por_i[14]_i_2 
       (.I0(\rdata_reg_n_0_[14] ),
        .I1(\drpdi_por_i[14]_i_4_n_0 ),
        .I2(trim_code[5]),
        .I3(\mem_data_dac0_reg[21] ),
        .I4(\mem_data_dac0_reg[29]_0 ),
        .O(\drpdi_por_i[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h5CFF)) 
    \drpdi_por_i[14]_i_3 
       (.I0(\mem_data_dac0_reg[21] ),
        .I1(\mem_data_dac0_reg[16] ),
        .I2(\mem_data_dac0_reg[24]_0 ),
        .I3(\mem_data_dac0_reg[29]_0 ),
        .O(\drpdi_por_i[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \drpdi_por_i[14]_i_4 
       (.I0(\por_timer_start_val_reg[1]_0 [17]),
        .I1(\por_timer_start_val_reg[1]_0 [18]),
        .I2(\por_timer_start_val_reg[1]_0 [21]),
        .I3(\por_timer_start_val_reg[1]_0 [20]),
        .I4(\por_timer_start_val_reg[1]_0 [16]),
        .I5(\mem_data_dac0_reg[24]_0 ),
        .O(\drpdi_por_i[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \drpdi_por_i[14]_i_5 
       (.I0(\por_timer_start_val_reg[1]_0 [21]),
        .I1(\drpdi_por_i[14]_i_7_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [16]),
        .I3(\por_timer_start_val_reg[1]_0 [22]),
        .I4(\por_timer_start_val_reg[1]_0 [19]),
        .I5(\por_timer_start_val_reg[1]_0 [20]),
        .O(\mem_data_dac0_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \drpdi_por_i[14]_i_6 
       (.I0(\por_timer_start_val_reg[1]_0 [16]),
        .I1(\por_timer_start_val_reg[1]_0 [20]),
        .I2(\por_timer_start_val_reg[1]_0 [21]),
        .I3(\por_timer_start_val_reg[1]_0 [18]),
        .I4(\por_timer_start_val_reg[1]_0 [17]),
        .O(\mem_data_dac0_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \drpdi_por_i[14]_i_7 
       (.I0(\por_timer_start_val_reg[1]_0 [18]),
        .I1(\por_timer_start_val_reg[1]_0 [17]),
        .O(\drpdi_por_i[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \drpdi_por_i[15]_i_1__0 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(\drpdi_por_i[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAF3F5000)) 
    \drpdi_por_i[15]_i_2 
       (.I0(\mem_data_dac0_reg[16]_0 ),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [15]),
        .I3(cleared_reg_0),
        .I4(\rdata_reg_n_0_[15] ),
        .O(drpdi_por_i0_in[15]));
  LUT6 #(
    .INIT(64'h0000000002000002)) 
    \drpdi_por_i[15]_i_3__0 
       (.I0(\mem_data_dac0_reg[29]_0 ),
        .I1(\mem_data_dac0_reg[24] ),
        .I2(\drpdi_por_i[15]_i_7__0_n_0 ),
        .I3(\por_timer_start_val_reg[1]_0 [16]),
        .I4(\por_timer_start_val_reg[1]_0 [17]),
        .I5(\drpdi_por_i[15]_i_8__0_n_0 ),
        .O(\mem_data_dac0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \drpdi_por_i[15]_i_4__0 
       (.I0(\por_timer_start_val_reg[1]_0 [30]),
        .I1(\por_timer_start_val_reg[1]_0 [31]),
        .I2(\por_timer_start_val_reg[1]_0 [29]),
        .I3(\por_timer_start_val_reg[1]_0 [28]),
        .I4(\drpdi_por_i[6]_i_2__0_n_0 ),
        .O(\drpdi_por_i[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \drpdi_por_i[15]_i_5__0 
       (.I0(cleared_reg_n_0),
        .I1(\por_timer_start_val_reg[1]_0 [27]),
        .I2(\por_timer_start_val_reg[1]_0 [26]),
        .O(cleared_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \drpdi_por_i[15]_i_6__0 
       (.I0(\mem_data_dac0_reg[16] ),
        .I1(\por_timer_start_val_reg[1]_0 [23]),
        .I2(\por_timer_start_val_reg[1]_0 [24]),
        .I3(\por_timer_start_val_reg[1]_0 [25]),
        .I4(\por_timer_start_val_reg[1]_0 [22]),
        .O(\mem_data_dac0_reg[24] ));
  LUT4 #(
    .INIT(16'hFDBF)) 
    \drpdi_por_i[15]_i_7__0 
       (.I0(\por_timer_start_val_reg[1]_0 [18]),
        .I1(\por_timer_start_val_reg[1]_0 [17]),
        .I2(\por_timer_start_val_reg[1]_0 [19]),
        .I3(\por_timer_start_val_reg[1]_0 [20]),
        .O(\drpdi_por_i[15]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drpdi_por_i[15]_i_8__0 
       (.I0(\por_timer_start_val_reg[1]_0 [20]),
        .I1(\por_timer_start_val_reg[1]_0 [21]),
        .O(\drpdi_por_i[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFAE)) 
    \drpdi_por_i[1]_i_1 
       (.I0(\drpdi_por_i[1]_i_2__0_n_0 ),
        .I1(\mem_data_dac0_reg[24]_0 ),
        .I2(\drpdi_por_i[1]_i_4__0_n_0 ),
        .I3(\dac0_clk_detect_reg[8] ),
        .I4(\drpdi_por_i[1]_i_6__0_n_0 ),
        .I5(\drpdi_por_i[1]_i_7__0_n_0 ),
        .O(drpdi_por_i0_in[1]));
  LUT6 #(
    .INIT(64'h0200000000000040)) 
    \drpdi_por_i[1]_i_10 
       (.I0(\por_timer_start_val_reg[1]_0 [19]),
        .I1(\por_timer_start_val_reg[1]_0 [18]),
        .I2(\por_timer_start_val_reg[1]_0 [20]),
        .I3(\por_timer_start_val_reg[1]_0 [21]),
        .I4(\por_timer_start_val_reg[1]_0 [16]),
        .I5(\por_timer_start_val_reg[1]_0 [17]),
        .O(\mem_data_dac0_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \drpdi_por_i[1]_i_11 
       (.I0(\por_timer_start_val_reg[1]_0 [29]),
        .I1(\por_timer_start_val_reg[1]_0 [28]),
        .I2(\por_timer_start_val_reg[1]_0 [30]),
        .I3(\por_timer_start_val_reg[1]_0 [31]),
        .O(\drpdi_por_i[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \drpdi_por_i[1]_i_12 
       (.I0(\drpdi_por_i[6]_i_5_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [20]),
        .I2(\por_timer_start_val_reg[1]_0 [22]),
        .I3(\por_timer_start_val_reg[1]_0 [19]),
        .I4(\drpdi_por_i[1]_i_11_n_0 ),
        .O(\drpdi_por_i[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F800000)) 
    \drpdi_por_i[1]_i_2__0 
       (.I0(\pll_temperature_reg_n_0_[0] ),
        .I1(\pll_temperature_reg_n_0_[1] ),
        .I2(\mem_data_dac0_reg[16] ),
        .I3(trim_code[0]),
        .I4(\drpdi_por_i[1]_i_8__0_n_0 ),
        .I5(\drpdi_por_i[1]_i_9__0_n_0 ),
        .O(\drpdi_por_i[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \drpdi_por_i[1]_i_3__0 
       (.I0(\por_timer_start_val_reg[1]_0 [23]),
        .I1(\por_timer_start_val_reg[1]_0 [24]),
        .I2(\por_timer_start_val_reg[1]_0 [25]),
        .I3(\por_timer_start_val_reg[1]_0 [22]),
        .I4(\mem_data_dac0_reg[19] ),
        .O(\mem_data_dac0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \drpdi_por_i[1]_i_4__0 
       (.I0(\por_timer_start_val_reg[1]_0 [1]),
        .I1(p_0_in[0]),
        .O(\drpdi_por_i[1]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \drpdi_por_i[1]_i_5__0 
       (.I0(\drpdi_por_i_reg[1]_0 ),
        .I1(\drpdi_por_i[1]_i_11_n_0 ),
        .I2(\drpdi_por_i[7]_i_7_n_0 ),
        .I3(\drpdi_por_i[1]_i_12_n_0 ),
        .O(\dac0_clk_detect_reg[8] ));
  LUT4 #(
    .INIT(16'h2A22)) 
    \drpdi_por_i[1]_i_6__0 
       (.I0(\drpdi_por_i[1]_i_12_n_0 ),
        .I1(\drpdi_por_i_reg[1]_0 ),
        .I2(dac0_pll_refdiv),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\drpdi_por_i[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBFFFBF)) 
    \drpdi_por_i[1]_i_7__0 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[6]_i_2__0_n_0 ),
        .I2(p_0_in[0]),
        .I3(\por_timer_start_val_reg[1]_0 [1]),
        .I4(\drpdi_por_i[7]_i_8_n_0 ),
        .I5(cleared_reg_0),
        .O(\drpdi_por_i[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \drpdi_por_i[1]_i_8__0 
       (.I0(\mem_data_dac0_reg[29]_0 ),
        .I1(\mem_data_dac0_reg[19] ),
        .I2(\por_timer_start_val_reg[1]_0 [22]),
        .I3(\por_timer_start_val_reg[1]_0 [25]),
        .I4(\por_timer_start_val_reg[1]_0 [24]),
        .I5(\por_timer_start_val_reg[1]_0 [23]),
        .O(\drpdi_por_i[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h00066666FFFFFFFF)) 
    \drpdi_por_i[1]_i_9__0 
       (.I0(\por_timer_start_val_reg[1]_0 [1]),
        .I1(p_0_in[0]),
        .I2(\mem_data_dac0_reg[19] ),
        .I3(\mem_data_dac0_reg[24] ),
        .I4(\mem_data_dac0_reg[29]_0 ),
        .I5(cleared_reg_0),
        .O(\drpdi_por_i[1]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \drpdi_por_i[2]_i_1__0 
       (.I0(\drpdi_por_i[2]_i_2__0_n_0 ),
        .I1(\drpdi_por_i[6]_i_2__0_n_0 ),
        .I2(cleared_reg_0),
        .I3(\drpdi_por_i[2]_i_3__0_n_0 ),
        .O(drpdi_por_i0_in[2]));
  LUT6 #(
    .INIT(64'h555DDDDDDDDDDDDD)) 
    \drpdi_por_i[2]_i_2__0 
       (.I0(p_0_in[1]),
        .I1(\por_timer_start_val_reg[1]_0 [2]),
        .I2(\por_timer_start_val_reg[1]_0 [28]),
        .I3(\por_timer_start_val_reg[1]_0 [29]),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .I5(\por_timer_start_val_reg[1]_0 [30]),
        .O(\drpdi_por_i[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h08FBFB08)) 
    \drpdi_por_i[2]_i_3__0 
       (.I0(\drpdi_por_i[2]_i_4__0_n_0 ),
        .I1(\mem_data_dac0_reg[29]_0 ),
        .I2(\mem_data_dac0_reg[24]_0 ),
        .I3(\por_timer_start_val_reg[1]_0 [2]),
        .I4(p_0_in[1]),
        .O(\drpdi_por_i[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \drpdi_por_i[2]_i_4__0 
       (.I0(\pll_temperature_reg_n_0_[0] ),
        .I1(\pll_temperature_reg_n_0_[1] ),
        .I2(\mem_data_dac0_reg[16] ),
        .I3(trim_code[1]),
        .O(\drpdi_por_i[2]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \drpdi_por_i[3]_i_1 
       (.I0(\drpdi_por_i[3]_i_2__0_n_0 ),
        .I1(cleared_reg_0),
        .I2(\drpdi_por_i[3]_i_3__0_n_0 ),
        .I3(\drpdi_por_i[6]_i_2__0_n_0 ),
        .O(drpdi_por_i0_in[3]));
  LUT6 #(
    .INIT(64'hFFFF0DD00DD00DD0)) 
    \drpdi_por_i[3]_i_2__0 
       (.I0(\mem_data_dac0_reg[29]_0 ),
        .I1(\mem_data_dac0_reg[24]_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [3]),
        .I3(\rdata_reg_n_0_[3] ),
        .I4(trim_code[2]),
        .I5(\mem_data_dac0_reg[16]_0 ),
        .O(\drpdi_por_i[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h555DDDDDDDDDDDDD)) 
    \drpdi_por_i[3]_i_3__0 
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(\por_timer_start_val_reg[1]_0 [3]),
        .I2(\por_timer_start_val_reg[1]_0 [28]),
        .I3(\por_timer_start_val_reg[1]_0 [29]),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .I5(\por_timer_start_val_reg[1]_0 [30]),
        .O(\drpdi_por_i[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h02F2)) 
    \drpdi_por_i[4]_i_1__0 
       (.I0(\drpdi_por_i[6]_i_2__0_n_0 ),
        .I1(\drpdi_por_i[4]_i_2__0_n_0 ),
        .I2(cleared_reg_0),
        .I3(\drpdi_por_i_reg[4]_0 ),
        .O(\drpdi_por_i[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1FFF0000FFFFFFFF)) 
    \drpdi_por_i[4]_i_2__0 
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(\por_timer_start_val_reg[1]_0 [29]),
        .I2(\por_timer_start_val_reg[1]_0 [31]),
        .I3(\por_timer_start_val_reg[1]_0 [30]),
        .I4(\por_timer_start_val_reg[1]_0 [4]),
        .I5(\rdata_reg[10]_0 [0]),
        .O(\drpdi_por_i[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h02F2)) 
    \drpdi_por_i[5]_i_1__0 
       (.I0(\drpdi_por_i[6]_i_2__0_n_0 ),
        .I1(\drpdi_por_i[5]_i_2__0_n_0 ),
        .I2(cleared_reg_0),
        .I3(\drpdi_por_i_reg[5]_0 ),
        .O(\drpdi_por_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h555DDDDDDDDDDDDD)) 
    \drpdi_por_i[5]_i_2__0 
       (.I0(\rdata_reg[10]_0 [1]),
        .I1(\por_timer_start_val_reg[1]_0 [5]),
        .I2(\por_timer_start_val_reg[1]_0 [28]),
        .I3(\por_timer_start_val_reg[1]_0 [29]),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .I5(\por_timer_start_val_reg[1]_0 [30]),
        .O(\drpdi_por_i[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h02F2)) 
    \drpdi_por_i[6]_i_1__0 
       (.I0(\drpdi_por_i[6]_i_2__0_n_0 ),
        .I1(\drpdi_por_i[6]_i_3_n_0 ),
        .I2(cleared_reg_0),
        .I3(\drpdi_por_i[6]_i_4__0_n_0 ),
        .O(\drpdi_por_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \drpdi_por_i[6]_i_2__0 
       (.I0(\por_timer_start_val_reg[1]_0 [19]),
        .I1(\por_timer_start_val_reg[1]_0 [20]),
        .I2(\por_timer_start_val_reg[1]_0 [22]),
        .I3(\drpdi_por_i[6]_i_5_n_0 ),
        .O(\drpdi_por_i[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h555DDDDDDDDDDDDD)) 
    \drpdi_por_i[6]_i_3 
       (.I0(\rdata_reg_n_0_[6] ),
        .I1(\por_timer_start_val_reg[1]_0 [6]),
        .I2(\por_timer_start_val_reg[1]_0 [28]),
        .I3(\por_timer_start_val_reg[1]_0 [29]),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .I5(\por_timer_start_val_reg[1]_0 [30]),
        .O(\drpdi_por_i[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h9F999099)) 
    \drpdi_por_i[6]_i_4__0 
       (.I0(\por_timer_start_val_reg[1]_0 [6]),
        .I1(\rdata_reg_n_0_[6] ),
        .I2(\mem_data_dac0_reg[24] ),
        .I3(\mem_data_dac0_reg[29]_0 ),
        .I4(\drpdi_por_i_reg[6]_0 ),
        .O(\drpdi_por_i[6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \drpdi_por_i[6]_i_5 
       (.I0(\por_timer_start_val_reg[1]_0 [16]),
        .I1(\por_timer_start_val_reg[1]_0 [21]),
        .I2(\por_timer_start_val_reg[1]_0 [18]),
        .I3(\por_timer_start_val_reg[1]_0 [17]),
        .I4(\pll_temperature[1]_i_4__0_n_0 ),
        .O(\drpdi_por_i[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drpdi_por_i[7]_i_10 
       (.I0(\por_timer_start_val_reg[1]_0 [21]),
        .I1(\por_timer_start_val_reg[1]_0 [18]),
        .I2(\por_timer_start_val_reg[1]_0 [17]),
        .O(\drpdi_por_i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055757555)) 
    \drpdi_por_i[7]_i_1__0 
       (.I0(\drpdi_por_i[7]_i_2__0_n_0 ),
        .I1(\drpdi_por_i[7]_i_3__0_n_0 ),
        .I2(\drpdi_por_i[7]_i_4__0_n_0 ),
        .I3(\rdata_reg_n_0_[7] ),
        .I4(\por_timer_start_val_reg[1]_0 [7]),
        .I5(\drpdi_por_i[7]_i_5_n_0 ),
        .O(drpdi_por_i0_in[7]));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    \drpdi_por_i[7]_i_2__0 
       (.I0(\drpdi_por_i_reg[7]_0 ),
        .I1(cleared_reg_0),
        .I2(\pll_state_machine.pll_on_reg_n_0 ),
        .I3(\mem_data_dac0_reg[29]_0 ),
        .I4(\drpdi_por_i[7]_i_7_n_0 ),
        .I5(\pll_state_machine.pll_bypass_on_reg_n_0 ),
        .O(\drpdi_por_i[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drpdi_por_i[7]_i_3__0 
       (.I0(\mem_data_dac0_reg[29]_0 ),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\drpdi_por_i[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \drpdi_por_i[7]_i_4__0 
       (.I0(\por_timer_start_val_reg[1]_0 [22]),
        .I1(\por_timer_start_val_reg[1]_0 [25]),
        .I2(\por_timer_start_val_reg[1]_0 [24]),
        .I3(\por_timer_start_val_reg[1]_0 [23]),
        .I4(\mem_data_dac0_reg[16] ),
        .I5(\mem_data_dac0_reg[29]_0 ),
        .O(\drpdi_por_i[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBFFFF)) 
    \drpdi_por_i[7]_i_5 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[6]_i_2__0_n_0 ),
        .I2(\drpdi_por_i[7]_i_8_n_0 ),
        .I3(\por_timer_start_val_reg[1]_0 [7]),
        .I4(\rdata_reg_n_0_[7] ),
        .I5(cleared_reg_0),
        .O(\drpdi_por_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \drpdi_por_i[7]_i_7 
       (.I0(\drpdi_por_i[7]_i_10_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [22]),
        .I2(\por_timer_start_val_reg[1]_0 [19]),
        .I3(\por_timer_start_val_reg[1]_0 [16]),
        .I4(\por_timer_start_val_reg[1]_0 [20]),
        .I5(\pll_temperature[1]_i_4__0_n_0 ),
        .O(\drpdi_por_i[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \drpdi_por_i[7]_i_8 
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(\por_timer_start_val_reg[1]_0 [29]),
        .I2(\por_timer_start_val_reg[1]_0 [31]),
        .I3(\por_timer_start_val_reg[1]_0 [30]),
        .O(\drpdi_por_i[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \drpdi_por_i[7]_i_9 
       (.I0(\por_timer_start_val_reg[1]_0 [22]),
        .I1(\por_timer_start_val_reg[1]_0 [25]),
        .I2(\por_timer_start_val_reg[1]_0 [24]),
        .I3(\por_timer_start_val_reg[1]_0 [23]),
        .I4(\mem_data_dac0_reg[16] ),
        .I5(\mem_data_dac0_reg[19] ),
        .O(\mem_data_dac0_reg[22] ));
  LUT5 #(
    .INIT(32'hFF700070)) 
    \drpdi_por_i[8]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [8]),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\rdata_reg_n_0_[8] ),
        .I3(cleared_reg_0),
        .I4(\drpdi_por_i[8]_i_2__0_n_0 ),
        .O(drpdi_por_i0_in[8]));
  LUT6 #(
    .INIT(64'hC0C0EFE0EFE0C0C0)) 
    \drpdi_por_i[8]_i_2__0 
       (.I0(\mem_data_dac0_reg[24] ),
        .I1(\drpdi_por_i_reg[8]_0 ),
        .I2(\mem_data_dac0_reg[29]_0 ),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .I4(\rdata_reg_n_0_[8] ),
        .I5(\por_timer_start_val_reg[1]_0 [8]),
        .O(\drpdi_por_i[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \drpdi_por_i[9]_i_1 
       (.I0(\drpdi_por_i_reg[9]_0 ),
        .I1(cleared_reg_0),
        .I2(\por_timer_start_val_reg[1]_0 [9]),
        .I3(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I4(\rdata_reg[10]_0 [2]),
        .O(drpdi_por_i0_in[9]));
  LUT6 #(
    .INIT(64'h0000FF75FF750000)) 
    \drpdi_por_i[9]_i_5 
       (.I0(\mem_data_dac0_reg[29]_0 ),
        .I1(\mem_data_dac0_reg[24]_0 ),
        .I2(\mem_data_dac0_reg[16] ),
        .I3(\drpdi_por_i[1]_i_12_n_0 ),
        .I4(\rdata_reg[10]_0 [2]),
        .I5(\por_timer_start_val_reg[1]_0 [9]),
        .O(\rdata_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \drpdi_por_i[9]_i_6 
       (.I0(\por_timer_start_val_reg[1]_0 [23]),
        .I1(\por_timer_start_val_reg[1]_0 [24]),
        .I2(\por_timer_start_val_reg[1]_0 [25]),
        .I3(\por_timer_start_val_reg[1]_0 [22]),
        .I4(\rdata_reg[10]_0 [2]),
        .I5(\mem_data_dac0_reg[16] ),
        .O(\mem_data_dac0_reg[24]_1 ));
  FDRE \drpdi_por_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[0]),
        .Q(\drpdi_por_i_reg[15]_0 [0]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[10]),
        .Q(\drpdi_por_i_reg[15]_0 [10]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[11]),
        .Q(\drpdi_por_i_reg[15]_0 [11]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[12]),
        .Q(\drpdi_por_i_reg[15]_0 [12]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[13]),
        .Q(\drpdi_por_i_reg[15]_0 [13]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[14]),
        .Q(\drpdi_por_i_reg[15]_0 [14]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[15]),
        .Q(\drpdi_por_i_reg[15]_0 [15]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[1]),
        .Q(\drpdi_por_i_reg[15]_0 [1]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[2]),
        .Q(\drpdi_por_i_reg[15]_0 [2]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[3]),
        .Q(\drpdi_por_i_reg[15]_0 [3]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(\drpdi_por_i[4]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [4]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(\drpdi_por_i[5]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [5]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(\drpdi_por_i[6]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [6]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[7]),
        .Q(\drpdi_por_i_reg[15]_0 [7]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[8]),
        .Q(\drpdi_por_i_reg[15]_0 [8]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[9]),
        .Q(\drpdi_por_i_reg[15]_0 [9]),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'h622A)) 
    drpen_por_i_i_1__0
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .O(drpen_por_i_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    drpen_por_i_i_2__0
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .O(drpen_por_i));
  FDRE drpen_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1__0_n_0),
        .D(drpen_por_i),
        .Q(dac0_drpen_por),
        .R(dac0_reset_i));
  FDRE drprdy_por_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_drprdy_por),
        .Q(drprdy_por_r),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h08)) 
    drpwe_por_i_i_1__0
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .O(drpwe_por_i));
  FDRE drpwe_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1__0_n_0),
        .D(drpwe_por_i),
        .Q(dac0_drpwe_por),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFAEFF0000A200)) 
    enable_clock_en_i_1__3
       (.I0(enable_clock_en),
        .I1(\FSM_sequential_por_sm_state[3]_i_3__0_n_0 ),
        .I2(por_sm_state__0[3]),
        .I3(\por_timer_start_val[19]_i_4__0_n_0 ),
        .I4(por_sm_state__0[1]),
        .I5(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    enable_clock_en_i_2__0
       (.I0(\por_timer_start_val[19]_i_6__0_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[1]),
        .I3(\por_timer_start_val_reg[1]_0 [23]),
        .I4(\por_timer_start_val_reg[1]_0 [25]),
        .I5(\por_timer_start_val_reg[1]_0 [24]),
        .O(enable_clock_en));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__3_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    fg_cal_en_i_1__0
       (.I0(fg_cal_en_i_3_n_0),
        .I1(\por_timer_start_val_reg[1]_0 [24]),
        .I2(\por_timer_start_val_reg[1]_0 [23]),
        .I3(\por_timer_start_val_reg[1]_0 [25]),
        .I4(\por_timer_start_val[19]_i_3_n_0 ),
        .I5(\por_timer_start_val[19]_i_4__0_n_0 ),
        .O(fg_cal_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h04)) 
    fg_cal_en_i_2
       (.I0(\por_timer_start_val_reg[1]_0 [4]),
        .I1(\por_timer_start_val_reg[1]_0 [5]),
        .I2(por_sm_state__0[1]),
        .O(fg_cal_en));
  LUT6 #(
    .INIT(64'h0080008000800000)) 
    fg_cal_en_i_3
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[0]),
        .I4(wait_event_reg_n_0),
        .I5(dac0_sm_reset_i_1),
        .O(fg_cal_en_i_3_n_0));
  FDRE fg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__0_n_0),
        .D(fg_cal_en),
        .Q(fg_cal_en_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    interrupt_i_1__0
       (.I0(clear_interrupt_reg_n_0),
        .I1(interrupt0),
        .I2(dac0_sm_reset_i_1),
        .O(interrupt_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h4F444F444F444444)) 
    interrupt_i_2__0
       (.I0(interrupt_i_3__0_n_0),
        .I1(interrupt_i_4__0_n_0),
        .I2(dac0_clk_ok),
        .I3(clocks_ok_r),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .I5(interrupt_i_5_n_0),
        .O(interrupt0));
  LUT6 #(
    .INIT(64'h00000000DFFFFFFF)) 
    interrupt_i_3__0
       (.I0(powerup_state_r),
        .I1(powerup_state_r_reg_0),
        .I2(\por_timer_start_val_reg[1]_0 [29]),
        .I3(\por_timer_start_val_reg[1]_0 [30]),
        .I4(\por_timer_start_val_reg[1]_0 [28]),
        .I5(interrupt_i_6_n_0),
        .O(interrupt_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEEEAAAA)) 
    interrupt_i_4__0
       (.I0(\por_timer_start_val_reg[1]_0 [31]),
        .I1(\por_timer_start_val_reg[1]_0 [30]),
        .I2(\por_timer_start_val_reg[1]_0 [28]),
        .I3(\por_timer_start_val_reg[1]_0 [29]),
        .I4(power_ok_r),
        .I5(power_ok_r_reg_0),
        .O(interrupt_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    interrupt_i_5
       (.I0(\por_timer_start_val_reg[1]_0 [29]),
        .I1(\por_timer_start_val_reg[1]_0 [30]),
        .I2(\por_timer_start_val_reg[1]_0 [28]),
        .O(interrupt_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    interrupt_i_6
       (.I0(power_ok_r_reg_0),
        .I1(power_ok_r),
        .I2(pll_ok_r_reg_0),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .I4(pll_ok_r),
        .O(interrupt_i_6_n_0));
  FDRE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_i_1__0_n_0),
        .Q(dac0_sm_reset_i_1),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h00000000457F447F)) 
    \mem_addr[0]_i_1__0 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(dac0_sm_reset_i_1),
        .I3(por_sm_state__0[0]),
        .I4(cleared_reg_n_0),
        .I5(\mem_addr_reg[5]_0 [0]),
        .O(\mem_addr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h30303FFF00020000)) 
    \mem_addr[1]_i_1__0 
       (.I0(cleared_reg_n_0),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(dac0_sm_reset_i_1),
        .I4(por_sm_state__0[0]),
        .I5(\mem_addr[1]_i_2_n_0 ),
        .O(\mem_addr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[1]_i_2 
       (.I0(\mem_addr_reg[5]_0 [1]),
        .I1(\mem_addr_reg[5]_0 [0]),
        .O(\mem_addr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAAE)) 
    \mem_addr[2]_i_1__0 
       (.I0(\mem_addr[2]_i_2__0_n_0 ),
        .I1(\mem_addr[4]_i_5__0_n_0 ),
        .I2(\mem_addr_reg[5]_0 [1]),
        .I3(\mem_addr_reg[5]_0 [0]),
        .I4(\mem_addr_reg[5]_0 [2]),
        .I5(\mem_addr[2]_i_3_n_0 ),
        .O(\mem_addr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0096669600000000)) 
    \mem_addr[2]_i_2__0 
       (.I0(\mem_addr_reg[5]_0 [2]),
        .I1(\mem_addr[3]_i_2__0_n_0 ),
        .I2(no_pll_restart_reg_n_0),
        .I3(por_sm_state__0[1]),
        .I4(dac0_sm_reset_i_1),
        .I5(\FSM_sequential_por_sm_state[1]_i_7__0_n_0 ),
        .O(\mem_addr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0078000000007878)) 
    \mem_addr[2]_i_3 
       (.I0(\mem_addr_reg[5]_0 [0]),
        .I1(\mem_addr_reg[5]_0 [1]),
        .I2(\mem_addr_reg[5]_0 [2]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[0]),
        .O(\mem_addr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF366C0000)) 
    \mem_addr[3]_i_1__0 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\mem_addr_reg[5]_0 [3]),
        .I2(\mem_addr_reg[5]_0 [2]),
        .I3(\mem_addr[3]_i_2__0_n_0 ),
        .I4(\mem_addr[3]_i_3__0_n_0 ),
        .I5(\mem_addr[3]_i_4_n_0 ),
        .O(\mem_addr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[3]_i_2__0 
       (.I0(\mem_addr_reg[5]_0 [0]),
        .I1(\mem_addr_reg[5]_0 [1]),
        .O(\mem_addr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem_addr[3]_i_3__0 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .O(\mem_addr[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0003550000335533)) 
    \mem_addr[3]_i_4 
       (.I0(\mem_addr[3]_i_5_n_0 ),
        .I1(\mem_addr[3]_i_6_n_0 ),
        .I2(dac0_sm_reset_i_1),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[1]),
        .I5(por_sm_state__0[3]),
        .O(\mem_addr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9555FFFF95555556)) 
    \mem_addr[3]_i_5 
       (.I0(\mem_addr_reg[5]_0 [3]),
        .I1(\mem_addr_reg[5]_0 [1]),
        .I2(\mem_addr_reg[5]_0 [0]),
        .I3(\mem_addr_reg[5]_0 [2]),
        .I4(por_sm_state__0[3]),
        .I5(\mem_addr[3]_i_7_n_0 ),
        .O(\mem_addr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \mem_addr[3]_i_6 
       (.I0(\mem_addr_reg[5]_0 [3]),
        .I1(\mem_addr_reg[5]_0 [2]),
        .I2(\mem_addr_reg[5]_0 [0]),
        .I3(\mem_addr_reg[5]_0 [1]),
        .O(\mem_addr[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr[3]_i_7 
       (.I0(dac0_sm_reset_i_1),
        .I1(cleared_reg_n_0),
        .O(\mem_addr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEFFAE)) 
    \mem_addr[4]_i_1 
       (.I0(\mem_addr[4]_i_2__0_n_0 ),
        .I1(\mem_addr[4]_i_3__0_n_0 ),
        .I2(\mem_addr[4]_i_4__0_n_0 ),
        .I3(\mem_addr[4]_i_5__0_n_0 ),
        .I4(\mem_addr[4]_i_6_n_0 ),
        .I5(\mem_addr_reg[5]_0 [4]),
        .O(\mem_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02AAA8002AAA8000)) 
    \mem_addr[4]_i_2__0 
       (.I0(\mem_addr[3]_i_3__0_n_0 ),
        .I1(\mem_addr_reg[5]_0 [2]),
        .I2(\mem_addr[3]_i_2__0_n_0 ),
        .I3(\mem_addr_reg[5]_0 [3]),
        .I4(\mem_addr_reg[5]_0 [4]),
        .I5(no_pll_restart_reg_n_0),
        .O(\mem_addr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mem_addr[4]_i_3__0 
       (.I0(\mem_addr_reg[5]_0 [4]),
        .I1(\mem_addr_reg[5]_0 [3]),
        .I2(\mem_addr_reg[5]_0 [1]),
        .I3(\mem_addr_reg[5]_0 [0]),
        .I4(\mem_addr_reg[5]_0 [2]),
        .O(\mem_addr[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hEC3C)) 
    \mem_addr[4]_i_4__0 
       (.I0(dac0_sm_reset_i_1),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .O(\mem_addr[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \mem_addr[4]_i_5__0 
       (.I0(dac0_sm_reset_i_1),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[0]),
        .O(\mem_addr[4]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_addr[4]_i_6 
       (.I0(\mem_addr_reg[5]_0 [3]),
        .I1(\mem_addr_reg[5]_0 [1]),
        .I2(\mem_addr_reg[5]_0 [0]),
        .I3(\mem_addr_reg[5]_0 [2]),
        .O(\mem_addr[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04440400)) 
    \mem_addr[5]_i_1 
       (.I0(por_sm_state__0[1]),
        .I1(\por_timer_start_val[19]_i_4__0_n_0 ),
        .I2(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ),
        .I3(por_sm_state__0[3]),
        .I4(\FSM_sequential_por_sm_state[3]_i_3__0_n_0 ),
        .I5(\mem_addr[5]_i_3__0_n_0 ),
        .O(\mem_addr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[5]_i_10 
       (.I0(\mem_addr_reg[5]_0 [1]),
        .I1(\mem_addr_reg[5]_0 [0]),
        .O(\mem_addr[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mem_addr[5]_i_11 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .O(\mem_addr[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCEEFCFCCCEECC)) 
    \mem_addr[5]_i_2__0 
       (.I0(\mem_addr[5]_i_4__0_n_0 ),
        .I1(\mem_addr[5]_i_5__0_n_0 ),
        .I2(\mem_addr[5]_i_6__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_3_n_0 ),
        .I4(por_sm_state__0[0]),
        .I5(\mem_addr[5]_i_7_n_0 ),
        .O(\mem_addr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \mem_addr[5]_i_3__0 
       (.I0(\mem_addr[5]_i_8_n_0 ),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .I4(\mem_addr[5]_i_9_n_0 ),
        .I5(fg_cal_en_i_3_n_0),
        .O(\mem_addr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h3C6C6CCCCCCCCCCC)) 
    \mem_addr[5]_i_4__0 
       (.I0(no_pll_restart_reg_n_0),
        .I1(\mem_addr_reg[5]_0 [5]),
        .I2(\mem_addr_reg[5]_0 [4]),
        .I3(\mem_addr_reg[5]_0 [2]),
        .I4(\mem_addr[3]_i_2__0_n_0 ),
        .I5(\mem_addr_reg[5]_0 [3]),
        .O(\mem_addr[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888882)) 
    \mem_addr[5]_i_5__0 
       (.I0(\mem_addr[4]_i_5__0_n_0 ),
        .I1(\mem_addr_reg[5]_0 [5]),
        .I2(\mem_addr_reg[5]_0 [3]),
        .I3(\mem_addr[5]_i_10_n_0 ),
        .I4(\mem_addr_reg[5]_0 [2]),
        .I5(\mem_addr_reg[5]_0 [4]),
        .O(\mem_addr[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mem_addr[5]_i_6__0 
       (.I0(\mem_addr_reg[5]_0 [5]),
        .I1(\mem_addr_reg[5]_0 [4]),
        .I2(\mem_addr_reg[5]_0 [2]),
        .I3(\mem_addr_reg[5]_0 [0]),
        .I4(\mem_addr_reg[5]_0 [1]),
        .I5(\mem_addr_reg[5]_0 [3]),
        .O(\mem_addr[5]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \mem_addr[5]_i_7 
       (.I0(por_sm_state__0[0]),
        .I1(dac0_sm_reset_i_1),
        .I2(por_sm_state__0[3]),
        .O(\mem_addr[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[5]_i_8 
       (.I0(por_sm_state__0[0]),
        .I1(clear_interrupt_i_2__0_n_0),
        .O(\mem_addr[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCD01000000000000)) 
    \mem_addr[5]_i_9 
       (.I0(cleared_reg_n_0),
        .I1(por_sm_state__0[3]),
        .I2(\FSM_sequential_por_sm_state[2]_i_3__0_n_0 ),
        .I3(dac0_drprdy_por),
        .I4(\mem_addr[5]_i_11_n_0 ),
        .I5(por_sm_state__0[2]),
        .O(\mem_addr[5]_i_9_n_0 ));
  FDRE \mem_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[0]_i_1__0_n_0 ),
        .Q(\mem_addr_reg[5]_0 [0]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[1]_i_1__0_n_0 ),
        .Q(\mem_addr_reg[5]_0 [1]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1__0_n_0 ),
        .Q(\mem_addr_reg[5]_0 [2]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[3]_i_1__0_n_0 ),
        .Q(\mem_addr_reg[5]_0 [3]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[4]_i_1_n_0 ),
        .Q(\mem_addr_reg[5]_0 [4]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[5]_i_2__0_n_0 ),
        .Q(\mem_addr_reg[5]_0 [5]),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    no_pll_restart_i_1__0
       (.I0(no_pll_restart_i_2__0_n_0),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[2]),
        .I3(no_pll_restart_i_3__0_n_0),
        .I4(no_pll_restart_i_4__0_n_0),
        .I5(no_pll_restart_reg_n_0),
        .O(no_pll_restart_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    no_pll_restart_i_2__0
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\rdata_reg_n_0_[0] ),
        .I3(\rdata_reg[10]_0 [0]),
        .I4(\rdata_reg_n_0_[3] ),
        .O(no_pll_restart_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    no_pll_restart_i_3__0
       (.I0(\pll_temperature[1]_i_3__0_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [18]),
        .I2(\por_timer_start_val_reg[1]_0 [17]),
        .I3(\por_timer_start_val_reg[1]_0 [16]),
        .I4(\por_timer_start_val_reg[1]_0 [19]),
        .I5(\por_timer_start_val_reg[1]_0 [20]),
        .O(no_pll_restart_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    no_pll_restart_i_4__0
       (.I0(fg_cal_en_i_3_n_0),
        .I1(dac0_drprdy_por),
        .I2(por_sm_state__0[1]),
        .I3(no_pll_restart_reg_n_0),
        .I4(\FSM_sequential_por_sm_state[1]_i_7__0_n_0 ),
        .I5(por_sm_state__0[2]),
        .O(no_pll_restart_i_4__0_n_0));
  FDRE no_pll_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_pll_restart_i_1__0_n_0),
        .Q(no_pll_restart_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pll_ok_r_i_1__0
       (.I0(pll_ok_r_reg_0),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .O(pll_ok));
  FDRE pll_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pll_ok),
        .Q(pll_ok_r),
        .R(dac0_reset_i));
  LUT3 #(
    .INIT(8'h60)) 
    \pll_state_machine.drpaddr_status[10]_i_1__0 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pll_state_machine.drpaddr_status[3]_i_1__0 
       (.I0(status_sm_state__0[2]),
        .O(\pll_state_machine.drpaddr_status[3]_i_1__0_n_0 ));
  FDRE \pll_state_machine.drpaddr_status_reg[10] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ),
        .D(1'b1),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [2]),
        .R(dac0_reset_i));
  FDRE \pll_state_machine.drpaddr_status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ),
        .D(\pll_state_machine.drpaddr_status[3]_i_1__0_n_0 ),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [0]),
        .R(dac0_reset_i));
  FDRE \pll_state_machine.drpaddr_status_reg[6] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1__0_n_0 ),
        .D(status_sm_state__0[2]),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [1]),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'hF260)) 
    \pll_state_machine.drpen_status_i_1__0 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I3(dac0_drpen_status),
        .O(\pll_state_machine.drpen_status_i_1__0_n_0 ));
  FDRE \pll_state_machine.drpen_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.drpen_status_i_1__0_n_0 ),
        .Q(dac0_drpen_status),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pll_state_machine.pll_bypass_on_i_1__0 
       (.I0(\rdata_reg[15]_0 [6]),
        .I1(\rdata_reg[15]_0 [7]),
        .I2(\rdata_reg[15]_0 [10]),
        .O(p_30_in));
  FDRE \pll_state_machine.pll_bypass_on_reg 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.pll_on_i_1__0_n_0 ),
        .D(p_30_in),
        .Q(\pll_state_machine.pll_bypass_on_reg_n_0 ),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'h0040)) 
    \pll_state_machine.pll_on_i_1__0 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(dac0_drprdy_status),
        .I2(status_sm_state__0[2]),
        .I3(status_sm_state__0[1]),
        .O(\pll_state_machine.pll_on_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \pll_state_machine.pll_on_i_2__0 
       (.I0(\rdata_reg[15]_0 [11]),
        .I1(\rdata_reg[15]_0 [6]),
        .I2(\rdata_reg[15]_0 [7]),
        .I3(\rdata_reg[15]_0 [10]),
        .O(pll_on31_out));
  FDRE \pll_state_machine.pll_on_reg 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.pll_on_i_1__0_n_0 ),
        .D(pll_on31_out),
        .Q(\pll_state_machine.pll_on_reg_n_0 ),
        .R(dac0_reset_i));
  LUT5 #(
    .INIT(32'hBFEE0044)) 
    \pll_state_machine.status_req_i_1__0 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(status_sm_state__0[1]),
        .I2(dac0_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(dac0_status_req),
        .O(\pll_state_machine.status_req_i_1__0_n_0 ));
  FDRE \pll_state_machine.status_req_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_req_i_1__0_n_0 ),
        .Q(dac0_status_req),
        .R(dac0_reset_i));
  LUT5 #(
    .INIT(32'h77FF2000)) 
    \pll_state_machine.status_timer_start_i_1__0 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(dac0_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\pll_state_machine.status_timer_start_i_1__0_n_0 ));
  FDRE \pll_state_machine.status_timer_start_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_timer_start_i_1__0_n_0 ),
        .Q(\pll_state_machine.status_timer_start_reg_n_0 ),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pll_temperature[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(por_sm_state__0[2]),
        .O(pll_temperature[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \pll_temperature[1]_i_1__0 
       (.I0(\pll_temperature[1]_i_3__0_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [19]),
        .I2(\por_timer_start_val_reg[1]_0 [16]),
        .I3(cleared_reg_n_0),
        .I4(\por_timer_start_val_reg[1]_0 [18]),
        .I5(\por_timer_start_val_reg[1]_0 [17]),
        .O(\pll_temperature[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pll_temperature[1]_i_2__0 
       (.I0(p_0_in[1]),
        .I1(por_sm_state__0[2]),
        .O(pll_temperature[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \pll_temperature[1]_i_3__0 
       (.I0(\drpdi_por_i[15]_i_1__0_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [22]),
        .I2(\por_timer_start_val_reg[1]_0 [21]),
        .I3(\por_timer_start_val_reg[1]_0 [20]),
        .I4(\pll_temperature[1]_i_4__0_n_0 ),
        .O(\pll_temperature[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \pll_temperature[1]_i_4__0 
       (.I0(\por_timer_start_val_reg[1]_0 [23]),
        .I1(\por_timer_start_val_reg[1]_0 [24]),
        .I2(\por_timer_start_val_reg[1]_0 [25]),
        .O(\pll_temperature[1]_i_4__0_n_0 ));
  FDRE \pll_temperature_reg[0] 
       (.C(s_axi_aclk),
        .CE(\pll_temperature[1]_i_1__0_n_0 ),
        .D(pll_temperature[0]),
        .Q(\pll_temperature_reg_n_0_[0] ),
        .R(dac0_reset_i));
  FDRE \pll_temperature_reg[1] 
       (.C(s_axi_aclk),
        .CE(\pll_temperature[1]_i_1__0_n_0 ),
        .D(pll_temperature[1]),
        .Q(\pll_temperature_reg_n_0_[1] ),
        .R(dac0_reset_i));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_por_gnt),
        .Q(por_gnt_r),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFF7FFFF00000C00)) 
    por_req_i_1__3
       (.I0(dac0_drprdy_por),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[3]),
        .I5(dac0_por_req),
        .O(por_req_i_1__3_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__3_n_0),
        .Q(dac0_por_req),
        .R(dac0_reset_i));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_10__0 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_11__0 
       (.I0(por_timer_start_val[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_12__0 
       (.I0(por_timer_start_val[0]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_13__0 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_val[7]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_14__0 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_15__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_val[5]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_16__0 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_val[4]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_17__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_val[3]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_18__0 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_19__0 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_val[1]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \por_timer_count[0]_i_1__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__0_n_0 ),
        .I2(por_timer_count_reg[1]),
        .I3(por_timer_count_reg[0]),
        .I4(\por_timer_count[0]_i_4__0_n_0 ),
        .I5(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_20__0 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_val[0]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_21__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[4]),
        .I3(por_timer_count_reg[7]),
        .I4(por_timer_count_reg[10]),
        .I5(por_timer_count_reg[8]),
        .O(\por_timer_count[0]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_22__0 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .I4(por_timer_count_reg[9]),
        .I5(por_timer_count_reg[11]),
        .O(\por_timer_count[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__0 
       (.I0(por_timer_count_reg[29]),
        .I1(por_timer_count_reg[30]),
        .I2(por_timer_count_reg[28]),
        .I3(por_timer_count_reg[31]),
        .O(\por_timer_count[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__0 
       (.I0(por_timer_count_reg[24]),
        .I1(por_timer_count_reg[27]),
        .I2(por_timer_count_reg[25]),
        .I3(por_timer_count_reg[26]),
        .O(\por_timer_count[0]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_25__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_count_reg[22]),
        .I2(por_timer_count_reg[20]),
        .I3(por_timer_count_reg[23]),
        .O(\por_timer_count[0]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_26__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[17]),
        .O(\por_timer_count[0]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \por_timer_count[0]_i_3__0 
       (.I0(\por_timer_count[0]_i_21__0_n_0 ),
        .I1(\por_timer_count[0]_i_22__0_n_0 ),
        .I2(\por_timer_count[0]_i_23__0_n_0 ),
        .I3(\por_timer_count[0]_i_24__0_n_0 ),
        .I4(\por_timer_count[0]_i_25__0_n_0 ),
        .I5(\por_timer_count[0]_i_26__0_n_0 ),
        .O(\por_timer_count[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_4__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_5__0 
       (.I0(por_timer_start_val[7]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_6__0 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_7__0 
       (.I0(por_timer_start_val[5]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_8__0 
       (.I0(por_timer_start_val[4]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_9__0 
       (.I0(por_timer_start_val[3]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[3]),
        .O(\por_timer_count[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__0 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_11__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_val[22]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_12__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_13__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_val[20]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_14__0 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_15__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_val[18]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_16__0 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_val[17]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_17__0 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_val[16]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__3 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_3__3 
       (.I0(por_timer_start_val[22]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[22]),
        .O(\por_timer_count[16]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_4__3 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[21]),
        .O(\por_timer_count[16]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_5__3 
       (.I0(por_timer_start_val[20]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[20]),
        .O(\por_timer_count[16]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_6__3 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[19]),
        .O(\por_timer_count[16]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_7__3 
       (.I0(por_timer_start_val[18]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[18]),
        .O(\por_timer_count[16]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_8__3 
       (.I0(por_timer_start_val[17]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[17]),
        .O(\por_timer_count[16]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_9__3 
       (.I0(por_timer_start_val[16]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[16]),
        .O(\por_timer_count[16]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_10__0 
       (.I0(por_timer_count_reg[30]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_11__0 
       (.I0(por_timer_count_reg[29]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_12__0 
       (.I0(por_timer_count_reg[28]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_13__0 
       (.I0(por_timer_count_reg[27]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_14__0 
       (.I0(por_timer_count_reg[26]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_15__0 
       (.I0(por_timer_count_reg[25]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_16__0 
       (.I0(por_timer_count_reg[24]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[24]_i_2__0 
       (.I0(por_timer_count_reg[30]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[24]_i_3__0 
       (.I0(por_timer_count_reg[29]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[24]_i_4__0 
       (.I0(por_timer_count_reg[28]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[24]_i_5__0 
       (.I0(por_timer_count_reg[27]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[24]_i_6__0 
       (.I0(por_timer_count_reg[26]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[24]_i_7__0 
       (.I0(por_timer_count_reg[25]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[24]_i_8__0 
       (.I0(por_timer_count_reg[24]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[24]_i_9__0 
       (.I0(por_timer_count_reg[31]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[24]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_10__0 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_val[15]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_11__0 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_val[14]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_12__0 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_val[13]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_13__0 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_val[12]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_14__0 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_val[11]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_15__0 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_val[10]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_16__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_val[9]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_17__0 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_val[8]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_2__0 
       (.I0(por_timer_start_val[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_3__0 
       (.I0(por_timer_start_val[14]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[14]),
        .O(\por_timer_count[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_4__0 
       (.I0(por_timer_start_val[13]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[13]),
        .O(\por_timer_count[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_5__0 
       (.I0(por_timer_start_val[12]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_6__0 
       (.I0(por_timer_start_val[11]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_7__0 
       (.I0(por_timer_start_val[10]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[10]),
        .O(\por_timer_count[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_8__0 
       (.I0(por_timer_start_val[9]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[9]),
        .O(\por_timer_count[8]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_9__0 
       (.I0(por_timer_start_val[8]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[8]),
        .O(\por_timer_count[8]_i_9__0_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__0_n_0 ,\por_timer_count_reg[0]_i_2__0_n_1 ,\por_timer_count_reg[0]_i_2__0_n_2 ,\por_timer_count_reg[0]_i_2__0_n_3 ,\por_timer_count_reg[0]_i_2__0_n_4 ,\por_timer_count_reg[0]_i_2__0_n_5 ,\por_timer_count_reg[0]_i_2__0_n_6 ,\por_timer_count_reg[0]_i_2__0_n_7 }),
        .DI({\por_timer_count[0]_i_5__0_n_0 ,\por_timer_count[0]_i_6__0_n_0 ,\por_timer_count[0]_i_7__0_n_0 ,\por_timer_count[0]_i_8__0_n_0 ,\por_timer_count[0]_i_9__0_n_0 ,\por_timer_count[0]_i_10__0_n_0 ,\por_timer_count[0]_i_11__0_n_0 ,\por_timer_count[0]_i_12__0_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__0_n_8 ,\por_timer_count_reg[0]_i_2__0_n_9 ,\por_timer_count_reg[0]_i_2__0_n_10 ,\por_timer_count_reg[0]_i_2__0_n_11 ,\por_timer_count_reg[0]_i_2__0_n_12 ,\por_timer_count_reg[0]_i_2__0_n_13 ,\por_timer_count_reg[0]_i_2__0_n_14 ,\por_timer_count_reg[0]_i_2__0_n_15 }),
        .S({\por_timer_count[0]_i_13__0_n_0 ,\por_timer_count[0]_i_14__0_n_0 ,\por_timer_count[0]_i_15__0_n_0 ,\por_timer_count[0]_i_16__0_n_0 ,\por_timer_count[0]_i_17__0_n_0 ,\por_timer_count[0]_i_18__0_n_0 ,\por_timer_count[0]_i_19__0_n_0 ,\por_timer_count[0]_i_20__0_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__3 
       (.CI(\por_timer_count_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1__3_n_0 ,\por_timer_count_reg[16]_i_1__3_n_1 ,\por_timer_count_reg[16]_i_1__3_n_2 ,\por_timer_count_reg[16]_i_1__3_n_3 ,\por_timer_count_reg[16]_i_1__3_n_4 ,\por_timer_count_reg[16]_i_1__3_n_5 ,\por_timer_count_reg[16]_i_1__3_n_6 ,\por_timer_count_reg[16]_i_1__3_n_7 }),
        .DI({\por_timer_count[16]_i_2__3_n_0 ,\por_timer_count[16]_i_3__3_n_0 ,\por_timer_count[16]_i_4__3_n_0 ,\por_timer_count[16]_i_5__3_n_0 ,\por_timer_count[16]_i_6__3_n_0 ,\por_timer_count[16]_i_7__3_n_0 ,\por_timer_count[16]_i_8__3_n_0 ,\por_timer_count[16]_i_9__3_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__3_n_8 ,\por_timer_count_reg[16]_i_1__3_n_9 ,\por_timer_count_reg[16]_i_1__3_n_10 ,\por_timer_count_reg[16]_i_1__3_n_11 ,\por_timer_count_reg[16]_i_1__3_n_12 ,\por_timer_count_reg[16]_i_1__3_n_13 ,\por_timer_count_reg[16]_i_1__3_n_14 ,\por_timer_count_reg[16]_i_1__3_n_15 }),
        .S({\por_timer_count[16]_i_10__0_n_0 ,\por_timer_count[16]_i_11__0_n_0 ,\por_timer_count[16]_i_12__0_n_0 ,\por_timer_count[16]_i_13__0_n_0 ,\por_timer_count[16]_i_14__0_n_0 ,\por_timer_count[16]_i_15__0_n_0 ,\por_timer_count[16]_i_16__0_n_0 ,\por_timer_count[16]_i_17__0_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[24] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[24]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[24]_i_1__0 
       (.CI(\por_timer_count_reg[16]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[24]_i_1__0_CO_UNCONNECTED [7],\por_timer_count_reg[24]_i_1__0_n_1 ,\por_timer_count_reg[24]_i_1__0_n_2 ,\por_timer_count_reg[24]_i_1__0_n_3 ,\por_timer_count_reg[24]_i_1__0_n_4 ,\por_timer_count_reg[24]_i_1__0_n_5 ,\por_timer_count_reg[24]_i_1__0_n_6 ,\por_timer_count_reg[24]_i_1__0_n_7 }),
        .DI({1'b0,\por_timer_count[24]_i_2__0_n_0 ,\por_timer_count[24]_i_3__0_n_0 ,\por_timer_count[24]_i_4__0_n_0 ,\por_timer_count[24]_i_5__0_n_0 ,\por_timer_count[24]_i_6__0_n_0 ,\por_timer_count[24]_i_7__0_n_0 ,\por_timer_count[24]_i_8__0_n_0 }),
        .O({\por_timer_count_reg[24]_i_1__0_n_8 ,\por_timer_count_reg[24]_i_1__0_n_9 ,\por_timer_count_reg[24]_i_1__0_n_10 ,\por_timer_count_reg[24]_i_1__0_n_11 ,\por_timer_count_reg[24]_i_1__0_n_12 ,\por_timer_count_reg[24]_i_1__0_n_13 ,\por_timer_count_reg[24]_i_1__0_n_14 ,\por_timer_count_reg[24]_i_1__0_n_15 }),
        .S({\por_timer_count[24]_i_9__0_n_0 ,\por_timer_count[24]_i_10__0_n_0 ,\por_timer_count[24]_i_11__0_n_0 ,\por_timer_count[24]_i_12__0_n_0 ,\por_timer_count[24]_i_13__0_n_0 ,\por_timer_count[24]_i_14__0_n_0 ,\por_timer_count[24]_i_15__0_n_0 ,\por_timer_count[24]_i_16__0_n_0 }));
  FDRE \por_timer_count_reg[25] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[25]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[26] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[26]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[27] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[27]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[28] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[28]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[29] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[29]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[30] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[30]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[31] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[24]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[31]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__0 
       (.CI(\por_timer_count_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__0_n_0 ,\por_timer_count_reg[8]_i_1__0_n_1 ,\por_timer_count_reg[8]_i_1__0_n_2 ,\por_timer_count_reg[8]_i_1__0_n_3 ,\por_timer_count_reg[8]_i_1__0_n_4 ,\por_timer_count_reg[8]_i_1__0_n_5 ,\por_timer_count_reg[8]_i_1__0_n_6 ,\por_timer_count_reg[8]_i_1__0_n_7 }),
        .DI({\por_timer_count[8]_i_2__0_n_0 ,\por_timer_count[8]_i_3__0_n_0 ,\por_timer_count[8]_i_4__0_n_0 ,\por_timer_count[8]_i_5__0_n_0 ,\por_timer_count[8]_i_6__0_n_0 ,\por_timer_count[8]_i_7__0_n_0 ,\por_timer_count[8]_i_8__0_n_0 ,\por_timer_count[8]_i_9__0_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__0_n_8 ,\por_timer_count_reg[8]_i_1__0_n_9 ,\por_timer_count_reg[8]_i_1__0_n_10 ,\por_timer_count_reg[8]_i_1__0_n_11 ,\por_timer_count_reg[8]_i_1__0_n_12 ,\por_timer_count_reg[8]_i_1__0_n_13 ,\por_timer_count_reg[8]_i_1__0_n_14 ,\por_timer_count_reg[8]_i_1__0_n_15 }),
        .S({\por_timer_count[8]_i_10__0_n_0 ,\por_timer_count[8]_i_11__0_n_0 ,\por_timer_count[8]_i_12__0_n_0 ,\por_timer_count[8]_i_13__0_n_0 ,\por_timer_count[8]_i_14__0_n_0 ,\por_timer_count[8]_i_15__0_n_0 ,\por_timer_count[8]_i_16__0_n_0 ,\por_timer_count[8]_i_17__0_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFFF3FFF10000000)) 
    por_timer_start_i_1__3
       (.I0(por_timer_start_i_2__2_n_0),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    por_timer_start_i_2__2
       (.I0(\por_timer_start_val_reg[1]_0 [23]),
        .I1(\por_timer_start_val_reg[1]_0 [25]),
        .I2(\por_timer_start_val_reg[1]_0 [24]),
        .O(por_timer_start_i_2__2_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__3_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFBFBAA)) 
    \por_timer_start_val[10]_i_1__0 
       (.I0(\por_timer_start_val[10]_i_2__0_n_0 ),
        .I1(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [10]),
        .I3(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I4(\por_timer_start_val_reg[19]_0 [6]),
        .I5(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \por_timer_start_val[10]_i_2__0 
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(\por_timer_start_val_reg[1]_0 [30]),
        .I2(\por_timer_start_val_reg[1]_0 [29]),
        .I3(\por_timer_start_val_reg[2]_0 ),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .O(\por_timer_start_val[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h74777474)) 
    \por_timer_start_val[11]_i_1__0 
       (.I0(\por_timer_start_val_reg[2]_0 ),
        .I1(\por_timer_start_val[19]_i_6__0_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [11]),
        .I3(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I4(\por_timer_start_val_reg[19]_0 [7]),
        .O(\por_timer_start_val[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEFEFAA)) 
    \por_timer_start_val[12]_i_1__0 
       (.I0(\por_timer_start_val[15]_i_2_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [12]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I4(\por_timer_start_val_reg[19]_0 [8]),
        .I5(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[13]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [13]),
        .I1(\por_timer_start_val_reg[19]_0 [9]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[14]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [14]),
        .I1(\por_timer_start_val_reg[19]_0 [10]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFBFBAA)) 
    \por_timer_start_val[15]_i_1__0 
       (.I0(\por_timer_start_val[15]_i_2_n_0 ),
        .I1(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [15]),
        .I3(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I4(\por_timer_start_val_reg[19]_0 [11]),
        .I5(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \por_timer_start_val[15]_i_2 
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(\por_timer_start_val_reg[1]_0 [29]),
        .I2(\por_timer_start_val_reg[1]_0 [30]),
        .I3(\por_timer_start_val_reg[2]_0 ),
        .I4(\por_timer_start_val_reg[1]_0 [31]),
        .O(\por_timer_start_val[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_start_val[15]_i_3__0 
       (.I0(\por_timer_start_val[15]_i_4__0_n_0 ),
        .I1(\por_timer_start_val[15]_i_5__0_n_0 ),
        .I2(\por_timer_start_val[15]_i_6__0_n_0 ),
        .I3(\por_timer_start_val_reg[1]_0 [7]),
        .I4(\por_timer_start_val_reg[1]_0 [5]),
        .I5(\por_timer_start_val[15]_i_7__0_n_0 ),
        .O(\por_timer_start_val[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \por_timer_start_val[15]_i_4__0 
       (.I0(\por_timer_start_val_reg[1]_0 [8]),
        .I1(\por_timer_start_val_reg[1]_0 [31]),
        .I2(\por_timer_start_val[19]_i_12_n_0 ),
        .I3(\por_timer_start_val_reg[1]_0 [28]),
        .I4(\por_timer_start_val_reg[1]_0 [30]),
        .I5(\drpdi_por_i[15]_i_8__0_n_0 ),
        .O(\por_timer_start_val[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_start_val[15]_i_5__0 
       (.I0(\por_timer_start_val_reg[1]_0 [1]),
        .I1(\por_timer_start_val_reg[1]_0 [6]),
        .I2(\por_timer_start_val_reg[1]_0 [2]),
        .I3(\por_timer_start_val_reg[1]_0 [0]),
        .I4(\por_timer_start_val_reg[1]_0 [3]),
        .I5(\por_timer_start_val_reg[1]_0 [4]),
        .O(\por_timer_start_val[15]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \por_timer_start_val[15]_i_6__0 
       (.I0(\por_timer_start_val_reg[1]_0 [18]),
        .I1(\por_timer_start_val_reg[1]_0 [17]),
        .I2(\por_timer_start_val_reg[1]_0 [16]),
        .O(\por_timer_start_val[15]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_start_val[15]_i_7__0 
       (.I0(\por_timer_start_val_reg[1]_0 [14]),
        .I1(\por_timer_start_val_reg[1]_0 [15]),
        .I2(\por_timer_start_val_reg[1]_0 [9]),
        .I3(\por_timer_start_val_reg[1]_0 [12]),
        .I4(\por_timer_start_val[15]_i_8__0_n_0 ),
        .O(\por_timer_start_val[15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_start_val[15]_i_8__0 
       (.I0(\por_timer_start_val_reg[1]_0 [11]),
        .I1(\por_timer_start_val_reg[1]_0 [10]),
        .I2(\por_timer_start_val_reg[1]_0 [13]),
        .I3(\por_timer_start_val_reg[1]_0 [29]),
        .O(\por_timer_start_val[15]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[16]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [16]),
        .I1(\por_timer_start_val_reg[19]_0 [12]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[17]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [17]),
        .I1(\por_timer_start_val_reg[19]_0 [13]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[18]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [18]),
        .I1(\por_timer_start_val_reg[19]_0 [14]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \por_timer_start_val[19]_i_1 
       (.I0(\por_timer_start_val[19]_i_3_n_0 ),
        .I1(\por_timer_start_val[19]_i_4__0_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [23]),
        .I3(\por_timer_start_val_reg[1]_0 [25]),
        .I4(\por_timer_start_val_reg[1]_0 [24]),
        .I5(dac0_reset_i),
        .O(\por_timer_start_val[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_start_val[19]_i_10 
       (.I0(\por_timer_start_val_reg[1]_0 [12]),
        .I1(\por_timer_start_val_reg[1]_0 [0]),
        .I2(\por_timer_start_val_reg[1]_0 [5]),
        .I3(\por_timer_start_val_reg[1]_0 [2]),
        .O(\por_timer_start_val[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_start_val[19]_i_11 
       (.I0(\por_timer_start_val_reg[1]_0 [10]),
        .I1(\por_timer_start_val_reg[1]_0 [3]),
        .I2(\por_timer_start_val_reg[1]_0 [7]),
        .I3(\por_timer_start_val_reg[1]_0 [8]),
        .O(\por_timer_start_val[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_start_val[19]_i_12 
       (.I0(\por_timer_start_val_reg[1]_0 [19]),
        .I1(\por_timer_start_val_reg[1]_0 [22]),
        .O(\por_timer_start_val[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[19]_i_2__0 
       (.I0(\por_timer_start_val_reg[1]_0 [19]),
        .I1(\por_timer_start_val_reg[19]_0 [15]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[19]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_start_val[19]_i_3 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[1]),
        .O(\por_timer_start_val[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \por_timer_start_val[19]_i_4__0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .O(\por_timer_start_val[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_start_val[19]_i_5__0 
       (.I0(\por_timer_start_val[19]_i_7__0_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [18]),
        .I2(\por_timer_start_val_reg[1]_0 [17]),
        .I3(\por_timer_start_val_reg[1]_0 [16]),
        .I4(\por_timer_start_val[19]_i_8_n_0 ),
        .I5(\por_timer_start_val[19]_i_9_n_0 ),
        .O(\por_timer_start_val[19]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h1004)) 
    \por_timer_start_val[19]_i_6__0 
       (.I0(\por_timer_start_val_reg[1]_0 [31]),
        .I1(\por_timer_start_val_reg[1]_0 [29]),
        .I2(\por_timer_start_val_reg[1]_0 [30]),
        .I3(\por_timer_start_val_reg[1]_0 [28]),
        .O(\por_timer_start_val[19]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_start_val[19]_i_7__0 
       (.I0(\por_timer_start_val_reg[1]_0 [30]),
        .I1(\por_timer_start_val_reg[1]_0 [13]),
        .I2(\por_timer_start_val_reg[1]_0 [1]),
        .I3(\por_timer_start_val_reg[1]_0 [14]),
        .I4(\por_timer_start_val[19]_i_10_n_0 ),
        .O(\por_timer_start_val[19]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_start_val[19]_i_8 
       (.I0(\por_timer_start_val_reg[1]_0 [9]),
        .I1(\por_timer_start_val_reg[1]_0 [11]),
        .I2(\por_timer_start_val_reg[1]_0 [6]),
        .I3(\por_timer_start_val_reg[1]_0 [4]),
        .I4(\por_timer_start_val[19]_i_11_n_0 ),
        .O(\por_timer_start_val[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \por_timer_start_val[19]_i_9 
       (.I0(\por_timer_start_val_reg[1]_0 [15]),
        .I1(\por_timer_start_val_reg[1]_0 [31]),
        .I2(\por_timer_start_val[19]_i_12_n_0 ),
        .I3(\drpdi_por_i[15]_i_8__0_n_0 ),
        .I4(\por_timer_start_val_reg[1]_0 [29]),
        .I5(\por_timer_start_val_reg[1]_0 [28]),
        .O(\por_timer_start_val[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00180000)) 
    \por_timer_start_val[22]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(\por_timer_start_val_reg[1]_0 [30]),
        .I2(\por_timer_start_val_reg[1]_0 [29]),
        .I3(\por_timer_start_val_reg[1]_0 [31]),
        .I4(\por_timer_start_val[19]_i_1_n_0 ),
        .O(\por_timer_start_val[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFDF01000010)) 
    \por_timer_start_val[2]_i_1__0 
       (.I0(\por_timer_start_val_reg[2]_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [31]),
        .I2(\por_timer_start_val_reg[1]_0 [29]),
        .I3(\por_timer_start_val_reg[1]_0 [30]),
        .I4(\por_timer_start_val_reg[1]_0 [28]),
        .I5(\por_timer_start_val_reg[1]_0 [2]),
        .O(\por_timer_start_val[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \por_timer_start_val[4]_i_1__0 
       (.I0(\por_timer_start_val[19]_i_6__0_n_0 ),
        .I1(\por_timer_start_val_reg[1]_0 [4]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val_reg[19]_0 [0]),
        .O(\por_timer_start_val[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFBFBAA)) 
    \por_timer_start_val[5]_i_1__0 
       (.I0(\por_timer_start_val[10]_i_2__0_n_0 ),
        .I1(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [5]),
        .I3(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I4(\por_timer_start_val_reg[19]_0 [1]),
        .I5(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[6]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [6]),
        .I1(\por_timer_start_val_reg[19]_0 [2]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFBFBAA)) 
    \por_timer_start_val[7]_i_1__0 
       (.I0(\por_timer_start_val[15]_i_2_n_0 ),
        .I1(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [7]),
        .I3(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I4(\por_timer_start_val_reg[19]_0 [3]),
        .I5(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h5504)) 
    \por_timer_start_val[8]_i_1__0 
       (.I0(\por_timer_start_val[19]_i_6__0_n_0 ),
        .I1(\por_timer_start_val_reg[19]_0 [4]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val_reg[1]_0 [8]),
        .O(\por_timer_start_val[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \por_timer_start_val[9]_i_1 
       (.I0(\por_timer_start_val_reg[1]_0 [9]),
        .I1(\por_timer_start_val_reg[19]_0 [5]),
        .I2(\por_timer_start_val[19]_i_5__0_n_0 ),
        .I3(\por_timer_start_val[19]_i_6__0_n_0 ),
        .O(\por_timer_start_val[9]_i_1_n_0 ));
  FDSE \por_timer_start_val_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val_reg[1]_0 [0]),
        .Q(por_timer_start_val[0]),
        .S(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[10]_i_1__0_n_0 ),
        .Q(por_timer_start_val[10]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[11]_i_1__0_n_0 ),
        .Q(por_timer_start_val[11]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[12]_i_1__0_n_0 ),
        .Q(por_timer_start_val[12]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[13]_i_1_n_0 ),
        .Q(por_timer_start_val[13]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[14]_i_1_n_0 ),
        .Q(por_timer_start_val[14]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[15]_i_1__0_n_0 ),
        .Q(por_timer_start_val[15]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[16]_i_1_n_0 ),
        .Q(por_timer_start_val[16]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[17]_i_1_n_0 ),
        .Q(por_timer_start_val[17]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[18]_i_1_n_0 ),
        .Q(por_timer_start_val[18]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[19]_i_2__0_n_0 ),
        .Q(por_timer_start_val[19]),
        .R(1'b0));
  FDSE \por_timer_start_val_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val_reg[1]_0 [1]),
        .Q(por_timer_start_val[1]),
        .S(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val_reg[1]_0 [20]),
        .Q(por_timer_start_val[20]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val_reg[1]_0 [21]),
        .Q(por_timer_start_val[21]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val_reg[1]_0 [22]),
        .Q(por_timer_start_val[22]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[2]_i_1__0_n_0 ),
        .Q(por_timer_start_val[2]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val_reg[1]_0 [3]),
        .Q(por_timer_start_val[3]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[4]_i_1__0_n_0 ),
        .Q(por_timer_start_val[4]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[5]_i_1__0_n_0 ),
        .Q(por_timer_start_val[5]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[6]_i_1_n_0 ),
        .Q(por_timer_start_val[6]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[7]_i_1__0_n_0 ),
        .Q(por_timer_start_val[7]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[8]_i_1__0_n_0 ),
        .Q(por_timer_start_val[8]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[19]_i_1_n_0 ),
        .D(\por_timer_start_val[9]_i_1_n_0 ),
        .Q(por_timer_start_val[9]),
        .R(1'b0));
  FDRE power_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(power_ok_r_reg_0),
        .Q(power_ok_r),
        .R(dac0_reset_i));
  FDRE powerup_state_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(powerup_state_r_reg_0),
        .Q(powerup_state_r),
        .R(dac0_reset_i));
  LUT5 #(
    .INIT(32'h00000008)) 
    \rdata[15]_i_1__3 
       (.I0(dac0_drprdy_por),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[0]),
        .O(\rdata[15]_i_1__3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [10]),
        .Q(\rdata_reg[10]_0 [3]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [11]),
        .Q(\rdata_reg_n_0_[11] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [12]),
        .Q(\rdata_reg_n_0_[12] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [13]),
        .Q(\rdata_reg_n_0_[13] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [14]),
        .Q(\rdata_reg_n_0_[14] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [15]),
        .Q(\rdata_reg_n_0_[15] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [1]),
        .Q(p_0_in[0]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [2]),
        .Q(p_0_in[1]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [4]),
        .Q(\rdata_reg[10]_0 [0]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [5]),
        .Q(\rdata_reg[10]_0 [1]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [8]),
        .Q(\rdata_reg_n_0_[8] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(\rdata_reg[15]_0 [9]),
        .Q(\rdata_reg[10]_0 [2]),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    sm_reset_pulse_i_1__0
       (.I0(done_reg_0),
        .I1(dac0_sm_reset_i_1),
        .I2(power_ok_r_reg_0),
        .I3(sm_reset_r_1),
        .O(sm_reset_pulse0_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    sm_reset_r_i_1__0
       (.I0(power_ok_r_reg_0),
        .I1(dac0_sm_reset_i_1),
        .I2(done_reg_0),
        .O(dac0_sm_reset_i));
  FDRE status_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_status_gnt),
        .Q(status_gnt_r),
        .R(dac0_reset_i));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_10__0 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_11__0 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_12__0 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_13__0 
       (.I0(status_timer_count_reg[7]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_14__0 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_15__0 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_16__0 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_17__0 
       (.I0(status_timer_count_reg[3]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_18__0 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_19__0 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_1__0 
       (.I0(\status_timer_count[0]_i_3__0_n_0 ),
        .I1(status_timer_count_reg[0]),
        .I2(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I3(\status_timer_count[0]_i_4__0_n_0 ),
        .O(\status_timer_count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_20__0 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_20__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_timer_count[0]_i_21__0 
       (.I0(status_timer_count_reg[1]),
        .I1(status_timer_count_reg[4]),
        .I2(status_timer_count_reg[5]),
        .I3(status_timer_count_reg[20]),
        .I4(\status_timer_count[0]_i_23__0_n_0 ),
        .O(\status_timer_count[0]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_timer_count[0]_i_22__0 
       (.I0(status_timer_count_reg[15]),
        .I1(status_timer_count_reg[16]),
        .I2(status_timer_count_reg[18]),
        .I3(status_timer_count_reg[17]),
        .I4(\status_timer_count[0]_i_24_n_0 ),
        .O(\status_timer_count[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_23__0 
       (.I0(status_timer_count_reg[2]),
        .I1(status_timer_count_reg[6]),
        .I2(status_timer_count_reg[14]),
        .I3(status_timer_count_reg[7]),
        .O(\status_timer_count[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_24 
       (.I0(status_timer_count_reg[23]),
        .I1(status_timer_count_reg[21]),
        .I2(status_timer_count_reg[22]),
        .I3(status_timer_count_reg[3]),
        .O(\status_timer_count[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_timer_count[0]_i_3__0 
       (.I0(\status_timer_count[0]_i_21__0_n_0 ),
        .I1(\status_timer_count[0]_i_22__0_n_0 ),
        .I2(status_timer_count_reg[13]),
        .I3(status_timer_count_reg[19]),
        .I4(status_timer_count_reg[12]),
        .O(\status_timer_count[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_4__0 
       (.I0(status_timer_count_reg[9]),
        .I1(status_timer_count_reg[11]),
        .I2(status_timer_count_reg[10]),
        .I3(status_timer_count_reg[8]),
        .O(\status_timer_count[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_5__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[7]),
        .O(\status_timer_count[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_6__0 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_7__0 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_8__0 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_9__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[3]),
        .O(\status_timer_count[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_10__0 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_11__0 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_12__0 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_13__0 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_14__0 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_15__0 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_16__0 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_2__0 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_3__0 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_4__0 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_5__0 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_6__0 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_7__0 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_8__0 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_9__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[23]),
        .O(\status_timer_count[16]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_10__0 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_11__0 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_12__0 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_13__0 
       (.I0(status_timer_count_reg[12]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_14__0 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_15__0 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_16__0 
       (.I0(status_timer_count_reg[9]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_17__0 
       (.I0(status_timer_count_reg[8]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_2__0 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_3__0 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_4__0 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_5__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[12]),
        .O(\status_timer_count[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_6__0 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_7__0 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_8__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[9]),
        .O(\status_timer_count[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_9__0 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[8]),
        .O(\status_timer_count[8]_i_9__0_n_0 ));
  FDRE \status_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_15 ),
        .Q(status_timer_count_reg[0]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[0]_i_2__0_n_0 ,\status_timer_count_reg[0]_i_2__0_n_1 ,\status_timer_count_reg[0]_i_2__0_n_2 ,\status_timer_count_reg[0]_i_2__0_n_3 ,\status_timer_count_reg[0]_i_2__0_n_4 ,\status_timer_count_reg[0]_i_2__0_n_5 ,\status_timer_count_reg[0]_i_2__0_n_6 ,\status_timer_count_reg[0]_i_2__0_n_7 }),
        .DI({\status_timer_count[0]_i_5__0_n_0 ,\status_timer_count[0]_i_6__0_n_0 ,\status_timer_count[0]_i_7__0_n_0 ,\status_timer_count[0]_i_8__0_n_0 ,\status_timer_count[0]_i_9__0_n_0 ,\status_timer_count[0]_i_10__0_n_0 ,\status_timer_count[0]_i_11__0_n_0 ,\status_timer_count[0]_i_12__0_n_0 }),
        .O({\status_timer_count_reg[0]_i_2__0_n_8 ,\status_timer_count_reg[0]_i_2__0_n_9 ,\status_timer_count_reg[0]_i_2__0_n_10 ,\status_timer_count_reg[0]_i_2__0_n_11 ,\status_timer_count_reg[0]_i_2__0_n_12 ,\status_timer_count_reg[0]_i_2__0_n_13 ,\status_timer_count_reg[0]_i_2__0_n_14 ,\status_timer_count_reg[0]_i_2__0_n_15 }),
        .S({\status_timer_count[0]_i_13__0_n_0 ,\status_timer_count[0]_i_14__0_n_0 ,\status_timer_count[0]_i_15__0_n_0 ,\status_timer_count[0]_i_16__0_n_0 ,\status_timer_count[0]_i_17__0_n_0 ,\status_timer_count[0]_i_18__0_n_0 ,\status_timer_count[0]_i_19__0_n_0 ,\status_timer_count[0]_i_20__0_n_0 }));
  FDRE \status_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_13 ),
        .Q(status_timer_count_reg[10]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_12 ),
        .Q(status_timer_count_reg[11]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_11 ),
        .Q(status_timer_count_reg[12]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_10 ),
        .Q(status_timer_count_reg[13]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_9 ),
        .Q(status_timer_count_reg[14]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_8 ),
        .Q(status_timer_count_reg[15]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_15 ),
        .Q(status_timer_count_reg[16]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[16]_i_1__0 
       (.CI(\status_timer_count_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_status_timer_count_reg[16]_i_1__0_CO_UNCONNECTED [7],\status_timer_count_reg[16]_i_1__0_n_1 ,\status_timer_count_reg[16]_i_1__0_n_2 ,\status_timer_count_reg[16]_i_1__0_n_3 ,\status_timer_count_reg[16]_i_1__0_n_4 ,\status_timer_count_reg[16]_i_1__0_n_5 ,\status_timer_count_reg[16]_i_1__0_n_6 ,\status_timer_count_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,\status_timer_count[16]_i_2__0_n_0 ,\status_timer_count[16]_i_3__0_n_0 ,\status_timer_count[16]_i_4__0_n_0 ,\status_timer_count[16]_i_5__0_n_0 ,\status_timer_count[16]_i_6__0_n_0 ,\status_timer_count[16]_i_7__0_n_0 ,\status_timer_count[16]_i_8__0_n_0 }),
        .O({\status_timer_count_reg[16]_i_1__0_n_8 ,\status_timer_count_reg[16]_i_1__0_n_9 ,\status_timer_count_reg[16]_i_1__0_n_10 ,\status_timer_count_reg[16]_i_1__0_n_11 ,\status_timer_count_reg[16]_i_1__0_n_12 ,\status_timer_count_reg[16]_i_1__0_n_13 ,\status_timer_count_reg[16]_i_1__0_n_14 ,\status_timer_count_reg[16]_i_1__0_n_15 }),
        .S({\status_timer_count[16]_i_9__0_n_0 ,\status_timer_count[16]_i_10__0_n_0 ,\status_timer_count[16]_i_11__0_n_0 ,\status_timer_count[16]_i_12__0_n_0 ,\status_timer_count[16]_i_13__0_n_0 ,\status_timer_count[16]_i_14__0_n_0 ,\status_timer_count[16]_i_15__0_n_0 ,\status_timer_count[16]_i_16__0_n_0 }));
  FDRE \status_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_14 ),
        .Q(status_timer_count_reg[17]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_13 ),
        .Q(status_timer_count_reg[18]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_12 ),
        .Q(status_timer_count_reg[19]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_14 ),
        .Q(status_timer_count_reg[1]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_11 ),
        .Q(status_timer_count_reg[20]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_10 ),
        .Q(status_timer_count_reg[21]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_9 ),
        .Q(status_timer_count_reg[22]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[16]_i_1__0_n_8 ),
        .Q(status_timer_count_reg[23]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_13 ),
        .Q(status_timer_count_reg[2]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_12 ),
        .Q(status_timer_count_reg[3]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_11 ),
        .Q(status_timer_count_reg[4]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_10 ),
        .Q(status_timer_count_reg[5]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_9 ),
        .Q(status_timer_count_reg[6]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[0]_i_2__0_n_8 ),
        .Q(status_timer_count_reg[7]),
        .R(dac0_reset_i));
  FDRE \status_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_15 ),
        .Q(status_timer_count_reg[8]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[8]_i_1__0 
       (.CI(\status_timer_count_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[8]_i_1__0_n_0 ,\status_timer_count_reg[8]_i_1__0_n_1 ,\status_timer_count_reg[8]_i_1__0_n_2 ,\status_timer_count_reg[8]_i_1__0_n_3 ,\status_timer_count_reg[8]_i_1__0_n_4 ,\status_timer_count_reg[8]_i_1__0_n_5 ,\status_timer_count_reg[8]_i_1__0_n_6 ,\status_timer_count_reg[8]_i_1__0_n_7 }),
        .DI({\status_timer_count[8]_i_2__0_n_0 ,\status_timer_count[8]_i_3__0_n_0 ,\status_timer_count[8]_i_4__0_n_0 ,\status_timer_count[8]_i_5__0_n_0 ,\status_timer_count[8]_i_6__0_n_0 ,\status_timer_count[8]_i_7__0_n_0 ,\status_timer_count[8]_i_8__0_n_0 ,\status_timer_count[8]_i_9__0_n_0 }),
        .O({\status_timer_count_reg[8]_i_1__0_n_8 ,\status_timer_count_reg[8]_i_1__0_n_9 ,\status_timer_count_reg[8]_i_1__0_n_10 ,\status_timer_count_reg[8]_i_1__0_n_11 ,\status_timer_count_reg[8]_i_1__0_n_12 ,\status_timer_count_reg[8]_i_1__0_n_13 ,\status_timer_count_reg[8]_i_1__0_n_14 ,\status_timer_count_reg[8]_i_1__0_n_15 }),
        .S({\status_timer_count[8]_i_10__0_n_0 ,\status_timer_count[8]_i_11__0_n_0 ,\status_timer_count[8]_i_12__0_n_0 ,\status_timer_count[8]_i_13__0_n_0 ,\status_timer_count[8]_i_14__0_n_0 ,\status_timer_count[8]_i_15__0_n_0 ,\status_timer_count[8]_i_16__0_n_0 ,\status_timer_count[8]_i_17__0_n_0 }));
  FDRE \status_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1__0_n_0 ),
        .D(\status_timer_count_reg[8]_i_1__0_n_14 ),
        .Q(status_timer_count_reg[9]),
        .R(dac0_reset_i));
  LUT5 #(
    .INIT(32'h0000E200)) 
    wait_event_i_1__0
       (.I0(wait_event_reg_0),
        .I1(\por_timer_start_val_reg[1]_0 [25]),
        .I2(wait_event_i_3__0_n_0),
        .I3(adc1_status_0_falling_edge_seen_i_2__0_n_0),
        .I4(dac0_reset_i),
        .O(wait_event_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    wait_event_i_3__0
       (.I0(fg_cal_en_reg_n_0),
        .I1(bg_cal_en_reg_n_0),
        .I2(adc2_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[2] ),
        .I4(wait_event_i_5_n_0),
        .I5(wait_event_i_6__0_n_0),
        .O(wait_event_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    wait_event_i_4__0
       (.I0(\por_timer_count[0]_i_3__0_n_0 ),
        .I1(\por_timer_count[0]_i_4__0_n_0 ),
        .I2(por_timer_count_reg[0]),
        .I3(\por_timer_start_val_reg[1]_0 [23]),
        .I4(por_timer_count_reg[1]),
        .I5(por_timer_start_reg_n_0),
        .O(\por_timer_count_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00004044)) 
    wait_event_i_5
       (.I0(\por_timer_start_val_reg[1]_0 [23]),
        .I1(\por_timer_start_val_reg[1]_0 [24]),
        .I2(adc0_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[0] ),
        .I4(wait_event_i_7__0_n_0),
        .O(wait_event_i_5_n_0));
  LUT6 #(
    .INIT(64'hF00B000B000B000B)) 
    wait_event_i_6__0
       (.I0(pll_ok_r_reg_0),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .I2(\por_timer_start_val_reg[1]_0 [23]),
        .I3(\por_timer_start_val_reg[1]_0 [24]),
        .I4(dac0_done_i_reg),
        .I5(wait_event_i_8__0_n_0),
        .O(wait_event_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    wait_event_i_7__0
       (.I0(adc3_status_0_falling_edge_seen_reg_n_0),
        .I1(\cal_enables_reg_n_0_[3] ),
        .I2(adc1_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[1] ),
        .O(wait_event_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    wait_event_i_8__0
       (.I0(\por_timer_start_val_reg[1]_0 [28]),
        .I1(\por_timer_start_val_reg[1]_0 [29]),
        .I2(\por_timer_start_val_reg[1]_0 [31]),
        .I3(\por_timer_start_val_reg[1]_0 [30]),
        .O(wait_event_i_8__0_n_0));
  FDRE wait_event_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wait_event_i_1__0_n_0),
        .Q(wait_event_reg_n_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled
   (p_12_in,
    adc1_drpaddr_por,
    drpen_por,
    drpdi_por,
    drpwe_por,
    status,
    adc1_por_req,
    done_reg_0,
    adc1_distr_ok,
    \por_timer_count_reg[3]_0 ,
    Q,
    s_axi_aclk,
    \por_timer_count_reg[0]_0 ,
    \rdata_reg[15]_0 ,
    adc1_drprdy_por,
    done_reg_1,
    por_timer_start_reg_0,
    adc1_por_gnt,
    \status_reg[3]_0 );
  output p_12_in;
  output [0:0]adc1_drpaddr_por;
  output drpen_por;
  output [15:0]drpdi_por;
  output drpwe_por;
  output [3:0]status;
  output adc1_por_req;
  output done_reg_0;
  output adc1_distr_ok;
  input \por_timer_count_reg[3]_0 ;
  input [0:0]Q;
  input s_axi_aclk;
  input [1:0]\por_timer_count_reg[0]_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input adc1_drprdy_por;
  input done_reg_1;
  input [0:0]por_timer_start_reg_0;
  input adc1_por_gnt;
  input [0:0]\status_reg[3]_0 ;

  wire \FSM_onehot_por_sm_state[11]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_5_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_6_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_7_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire adc1_distr_ok;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drprdy_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire \clock_en_count[5]_i_1__0_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__0_n_0;
  wire clock_en_i_2__0_n_0;
  wire clock_en_reg_n_0;
  wire distr_ok_i_1_n_0;
  wire done_i_1__1_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__0_n_0 ;
  wire [15:0]drpdi_por;
  wire \drpdi_por[12]_i_1_n_0 ;
  wire \drpdi_por[13]_i_1_n_0 ;
  wire \drpdi_por[14]_i_1_n_0 ;
  wire \drpdi_por[15]_i_1_n_0 ;
  wire \drpdi_por[2]_i_1_n_0 ;
  wire \drpdi_por[3]_i_1_n_0 ;
  wire \drpdi_por[4]_i_1_n_0 ;
  wire drpen_por;
  wire drpen_por_i_1_n_0;
  wire drpen_por_i_2_n_0;
  wire drpwe_por;
  wire enable_clock_en;
  wire enable_clock_en_i_1__0_n_0;
  wire enable_clock_en_reg_n_0;
  wire [1:0]fsm_cycle;
  wire \fsm_cycle[1]_i_1_n_0 ;
  wire \fsm_cycle_reg_n_0_[0] ;
  wire \fsm_cycle_reg_n_0_[1] ;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_12_in;
  wire [7:7]p_1_in;
  wire por_gnt_r;
  wire por_req_i_1__0_n_0;
  wire por_sm_state;
  wire [23:1]por_timer_count0;
  wire \por_timer_count[0]_i_1__0_n_0 ;
  wire \por_timer_count[10]_i_1_n_0 ;
  wire \por_timer_count[11]_i_1_n_0 ;
  wire \por_timer_count[12]_i_1_n_0 ;
  wire \por_timer_count[15]_i_1_n_0 ;
  wire \por_timer_count[15]_i_2_n_0 ;
  wire \por_timer_count[16]_i_2__0_n_0 ;
  wire \por_timer_count[16]_i_3__0_n_0 ;
  wire \por_timer_count[16]_i_4__0_n_0 ;
  wire \por_timer_count[16]_i_5__0_n_0 ;
  wire \por_timer_count[16]_i_6__0_n_0 ;
  wire \por_timer_count[16]_i_7__0_n_0 ;
  wire \por_timer_count[16]_i_8__0_n_0 ;
  wire \por_timer_count[16]_i_9__0_n_0 ;
  wire \por_timer_count[1]_i_1_n_0 ;
  wire \por_timer_count[23]_i_1_n_0 ;
  wire \por_timer_count[23]_i_3_n_0 ;
  wire \por_timer_count[23]_i_4_n_0 ;
  wire \por_timer_count[23]_i_5_n_0 ;
  wire \por_timer_count[23]_i_6_n_0 ;
  wire \por_timer_count[23]_i_7_n_0 ;
  wire \por_timer_count[23]_i_8_n_0 ;
  wire \por_timer_count[23]_i_9_n_0 ;
  wire \por_timer_count[2]_i_1_n_0 ;
  wire \por_timer_count[4]_i_1_n_0 ;
  wire \por_timer_count[5]_i_2_n_0 ;
  wire \por_timer_count[5]_i_3_n_0 ;
  wire \por_timer_count[5]_i_4_n_0 ;
  wire \por_timer_count[5]_i_5_n_0 ;
  wire \por_timer_count[5]_i_6_n_0 ;
  wire \por_timer_count[5]_i_7_n_0 ;
  wire \por_timer_count[5]_i_8_n_0 ;
  wire \por_timer_count[5]_i_9_n_0 ;
  wire \por_timer_count[6]_i_1_n_0 ;
  wire \por_timer_count[7]_i_1_n_0 ;
  wire \por_timer_count[7]_i_3_n_0 ;
  wire \por_timer_count[7]_i_4_n_0 ;
  wire \por_timer_count[7]_i_5_n_0 ;
  wire \por_timer_count[7]_i_6_n_0 ;
  wire \por_timer_count[7]_i_7_n_0 ;
  wire \por_timer_count[7]_i_8_n_0 ;
  wire \por_timer_count[8]_i_1_n_0 ;
  wire \por_timer_count[9]_i_1_n_0 ;
  wire [1:0]\por_timer_count_reg[0]_0 ;
  wire \por_timer_count_reg[16]_i_1__0_n_0 ;
  wire \por_timer_count_reg[16]_i_1__0_n_1 ;
  wire \por_timer_count_reg[16]_i_1__0_n_2 ;
  wire \por_timer_count_reg[16]_i_1__0_n_3 ;
  wire \por_timer_count_reg[16]_i_1__0_n_4 ;
  wire \por_timer_count_reg[16]_i_1__0_n_5 ;
  wire \por_timer_count_reg[16]_i_1__0_n_6 ;
  wire \por_timer_count_reg[16]_i_1__0_n_7 ;
  wire \por_timer_count_reg[23]_i_2_n_2 ;
  wire \por_timer_count_reg[23]_i_2_n_3 ;
  wire \por_timer_count_reg[23]_i_2_n_4 ;
  wire \por_timer_count_reg[23]_i_2_n_5 ;
  wire \por_timer_count_reg[23]_i_2_n_6 ;
  wire \por_timer_count_reg[23]_i_2_n_7 ;
  wire \por_timer_count_reg[3]_0 ;
  wire \por_timer_count_reg[5]_i_1_n_0 ;
  wire \por_timer_count_reg[5]_i_1_n_1 ;
  wire \por_timer_count_reg[5]_i_1_n_2 ;
  wire \por_timer_count_reg[5]_i_1_n_3 ;
  wire \por_timer_count_reg[5]_i_1_n_4 ;
  wire \por_timer_count_reg[5]_i_1_n_5 ;
  wire \por_timer_count_reg[5]_i_1_n_6 ;
  wire \por_timer_count_reg[5]_i_1_n_7 ;
  wire \por_timer_count_reg_n_0_[0] ;
  wire \por_timer_count_reg_n_0_[10] ;
  wire \por_timer_count_reg_n_0_[11] ;
  wire \por_timer_count_reg_n_0_[12] ;
  wire \por_timer_count_reg_n_0_[13] ;
  wire \por_timer_count_reg_n_0_[14] ;
  wire \por_timer_count_reg_n_0_[15] ;
  wire \por_timer_count_reg_n_0_[16] ;
  wire \por_timer_count_reg_n_0_[17] ;
  wire \por_timer_count_reg_n_0_[18] ;
  wire \por_timer_count_reg_n_0_[19] ;
  wire \por_timer_count_reg_n_0_[1] ;
  wire \por_timer_count_reg_n_0_[20] ;
  wire \por_timer_count_reg_n_0_[21] ;
  wire \por_timer_count_reg_n_0_[22] ;
  wire \por_timer_count_reg_n_0_[23] ;
  wire \por_timer_count_reg_n_0_[2] ;
  wire \por_timer_count_reg_n_0_[3] ;
  wire \por_timer_count_reg_n_0_[4] ;
  wire \por_timer_count_reg_n_0_[5] ;
  wire \por_timer_count_reg_n_0_[6] ;
  wire \por_timer_count_reg_n_0_[7] ;
  wire \por_timer_count_reg_n_0_[8] ;
  wire \por_timer_count_reg_n_0_[9] ;
  wire por_timer_start_i_1__0_n_0;
  wire por_timer_start_i_2_n_0;
  wire [0:0]por_timer_start_reg_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__0_n_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire [3:0]status;
  wire \status[0]_i_1_n_0 ;
  wire \status[1]_i_1_n_0 ;
  wire \status[2]_i_1_n_0 ;
  wire \status[3]_i_1_n_0 ;
  wire \status[3]_i_2_n_0 ;
  wire [0:0]\status_reg[3]_0 ;
  wire [7:6]\NLW_por_timer_count_reg[23]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_por_timer_count_reg[23]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[11]_i_1 
       (.I0(Q),
        .I1(\por_timer_count_reg[3]_0 ),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_2 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_5_n_0 ),
        .I2(\FSM_onehot_por_sm_state[11]_i_6_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(adc1_drprdy_por),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \FSM_onehot_por_sm_state[11]_i_3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(por_timer_start_reg_0),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[7]_i_4_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\por_timer_count_reg_n_0_[0] ),
        .I5(\por_timer_count[7]_i_3_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_5 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(p_0_in),
        .I2(done_reg_1),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state[11]_i_7_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[11]_i_6 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_por_sm_state[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_7 
       (.I0(por_gnt_r),
        .I1(adc1_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(\status_reg[3]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hAEEAAAAA)) 
    \FSM_onehot_por_sm_state[3]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_0),
        .O(\FSM_onehot_por_sm_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_por_sm_state[4]_i_1 
       (.I0(por_timer_start_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state[4]_i_2_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_por_sm_state[4]_i_2 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[11]_i_3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_12_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__0 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__0 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__0 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__0 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__0
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_12_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__0_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__0
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__0_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__0_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FFFF80000000)) 
    distr_ok_i_1
       (.I0(adc1_drprdy_por),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(adc1_distr_ok),
        .O(distr_ok_i_1_n_0));
  FDRE distr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(distr_ok_i_1_n_0),
        .Q(adc1_distr_ok),
        .R(p_12_in));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__1
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__1_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__1_n_0),
        .Q(done_reg_0),
        .R(p_12_in));
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc1_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__0_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__0_n_0 ),
        .Q(adc1_drpaddr_por),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[12]_i_1 
       (.I0(rdata[12]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[13]_i_1 
       (.I0(rdata[13]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h00F0FEFE)) 
    \drpdi_por[14]_i_1 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(rdata[14]),
        .I3(por_timer_start_reg_0),
        .I4(p_0_in),
        .O(\drpdi_por[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00EAAA2A)) 
    \drpdi_por[2]_i_1 
       (.I0(rdata[2]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(por_timer_start_reg_0),
        .O(\drpdi_por[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[3]_i_1 
       (.I0(rdata[3]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[4]_i_1 
       (.I0(rdata[4]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[4]_i_1_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(drpdi_por[0]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(drpdi_por[10]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(drpdi_por[11]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[12]_i_1_n_0 ),
        .Q(drpdi_por[12]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[13]_i_1_n_0 ),
        .Q(drpdi_por[13]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[14]_i_1_n_0 ),
        .Q(drpdi_por[14]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1_n_0 ),
        .Q(drpdi_por[15]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(drpdi_por[1]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[2]_i_1_n_0 ),
        .Q(drpdi_por[2]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[3]_i_1_n_0 ),
        .Q(drpdi_por[3]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[4]_i_1_n_0 ),
        .Q(drpdi_por[4]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(drpdi_por[5]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(drpdi_por[6]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(drpdi_por[7]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(drpdi_por[8]),
        .R(p_12_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(drpdi_por[9]),
        .R(p_12_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(drpen_por_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(drpen_por_i_2_n_0),
        .Q(drpen_por),
        .R(p_12_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(drpwe_por),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__0
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_4_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__0_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__0_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fsm_cycle[0]_i_1 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_timer_start_reg_0),
        .O(fsm_cycle[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \fsm_cycle[1]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc1_drprdy_por),
        .O(\fsm_cycle[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \fsm_cycle[1]_i_2 
       (.I0(por_timer_start_reg_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(fsm_cycle[1]));
  FDRE \fsm_cycle_reg[0] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1_n_0 ),
        .D(fsm_cycle[0]),
        .Q(\fsm_cycle_reg_n_0_[0] ),
        .R(p_12_in));
  FDRE \fsm_cycle_reg[1] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1_n_0 ),
        .D(fsm_cycle[1]),
        .Q(\fsm_cycle_reg_n_0_[1] ),
        .R(p_12_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_por_gnt),
        .Q(por_gnt_r),
        .R(p_12_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc1_drprdy_por),
        .I3(adc1_por_req),
        .O(por_req_i_1__0_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__0_n_0),
        .Q(adc1_por_req),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \por_timer_count[0]_i_1__0 
       (.I0(\por_timer_count_reg_n_0_[0] ),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[10]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[10]),
        .O(\por_timer_count[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[11]_i_1 
       (.I0(por_timer_count0[11]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[12]_i_1 
       (.I0(por_timer_count0[12]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \por_timer_count[15]_i_1 
       (.I0(p_12_in),
        .I1(\por_timer_count_reg[0]_0 [0]),
        .I2(\por_timer_count_reg[0]_0 [1]),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(\por_timer_count[7]_i_1_n_0 ),
        .O(\por_timer_count[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[15]_i_2 
       (.I0(por_timer_count0[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_2__0 
       (.I0(\por_timer_count_reg_n_0_[16] ),
        .O(\por_timer_count[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_3__0 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .O(\por_timer_count[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_4__0 
       (.I0(\por_timer_count_reg_n_0_[14] ),
        .O(\por_timer_count[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_5__0 
       (.I0(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_6__0 
       (.I0(\por_timer_count_reg_n_0_[12] ),
        .O(\por_timer_count[16]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_7__0 
       (.I0(\por_timer_count_reg_n_0_[11] ),
        .O(\por_timer_count[16]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_8__0 
       (.I0(\por_timer_count_reg_n_0_[10] ),
        .O(\por_timer_count[16]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_9__0 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .O(\por_timer_count[16]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[1]_i_1 
       (.I0(por_timer_count0[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \por_timer_count[23]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(Q),
        .I2(\por_timer_count_reg[3]_0 ),
        .I3(\por_timer_count[7]_i_1_n_0 ),
        .O(\por_timer_count[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_3 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .O(\por_timer_count[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_4 
       (.I0(\por_timer_count_reg_n_0_[22] ),
        .O(\por_timer_count[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_5 
       (.I0(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_6 
       (.I0(\por_timer_count_reg_n_0_[20] ),
        .O(\por_timer_count[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_7 
       (.I0(\por_timer_count_reg_n_0_[19] ),
        .O(\por_timer_count[23]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_8 
       (.I0(\por_timer_count_reg_n_0_[18] ),
        .O(\por_timer_count[23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_9 
       (.I0(\por_timer_count_reg_n_0_[17] ),
        .O(\por_timer_count[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[2]_i_1 
       (.I0(por_timer_count0[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \por_timer_count[4]_i_1 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(por_timer_count0[4]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_2 
       (.I0(\por_timer_count_reg_n_0_[8] ),
        .O(\por_timer_count[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_3 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .O(\por_timer_count[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_4 
       (.I0(\por_timer_count_reg_n_0_[6] ),
        .O(\por_timer_count[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_5 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .O(\por_timer_count[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_6 
       (.I0(\por_timer_count_reg_n_0_[4] ),
        .O(\por_timer_count[5]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_7 
       (.I0(\por_timer_count_reg_n_0_[3] ),
        .O(\por_timer_count[5]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_8 
       (.I0(\por_timer_count_reg_n_0_[2] ),
        .O(\por_timer_count[5]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_9 
       (.I0(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[6]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[6]),
        .O(\por_timer_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \por_timer_count[7]_i_1 
       (.I0(\por_timer_count[7]_i_3_n_0 ),
        .I1(\por_timer_count[7]_i_4_n_0 ),
        .I2(\por_timer_count_reg_n_0_[0] ),
        .I3(clock_en_reg_n_0),
        .I4(por_timer_start_reg_n_0),
        .I5(p_12_in),
        .O(\por_timer_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3022302230223322)) 
    \por_timer_count[7]_i_2 
       (.I0(por_timer_count0[7]),
        .I1(p_12_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_n_0),
        .I4(\por_timer_count_reg[0]_0 [0]),
        .I5(\por_timer_count_reg[0]_0 [1]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[7]_i_3 
       (.I0(\por_timer_count[7]_i_5_n_0 ),
        .I1(\por_timer_count_reg_n_0_[19] ),
        .I2(\por_timer_count_reg_n_0_[16] ),
        .I3(\por_timer_count_reg_n_0_[18] ),
        .I4(\por_timer_count_reg_n_0_[17] ),
        .I5(\por_timer_count[7]_i_6_n_0 ),
        .O(\por_timer_count[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_4 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .I1(\por_timer_count_reg_n_0_[6] ),
        .I2(\por_timer_count_reg_n_0_[2] ),
        .I3(\por_timer_count[7]_i_7_n_0 ),
        .O(\por_timer_count[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_5 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .I1(\por_timer_count_reg_n_0_[20] ),
        .I2(\por_timer_count_reg_n_0_[22] ),
        .I3(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[7]_i_6 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .I1(\por_timer_count_reg_n_0_[10] ),
        .I2(\por_timer_count_reg_n_0_[8] ),
        .I3(\por_timer_count_reg_n_0_[11] ),
        .I4(\por_timer_count[7]_i_8_n_0 ),
        .O(\por_timer_count[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_7 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .I1(\por_timer_count_reg_n_0_[4] ),
        .I2(\por_timer_count_reg_n_0_[3] ),
        .I3(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_8 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .I1(\por_timer_count_reg_n_0_[12] ),
        .I2(\por_timer_count_reg_n_0_[14] ),
        .I3(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[8]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[8]),
        .O(\por_timer_count[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[9]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[9]),
        .O(\por_timer_count[9]_i_1_n_0 ));
  FDSE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[0]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[0] ),
        .S(\por_timer_count[15]_i_1_n_0 ));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[10]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[10] ),
        .R(1'b0));
  FDSE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[11]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[11] ),
        .S(\por_timer_count[15]_i_1_n_0 ));
  FDSE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[12]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[12] ),
        .S(\por_timer_count[15]_i_1_n_0 ));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[13]),
        .Q(\por_timer_count_reg_n_0_[13] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[14]),
        .Q(\por_timer_count_reg_n_0_[14] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDSE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[15]_i_2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[15] ),
        .S(\por_timer_count[15]_i_1_n_0 ));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[16]),
        .Q(\por_timer_count_reg_n_0_[16] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__0 
       (.CI(\por_timer_count_reg[5]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1__0_n_0 ,\por_timer_count_reg[16]_i_1__0_n_1 ,\por_timer_count_reg[16]_i_1__0_n_2 ,\por_timer_count_reg[16]_i_1__0_n_3 ,\por_timer_count_reg[16]_i_1__0_n_4 ,\por_timer_count_reg[16]_i_1__0_n_5 ,\por_timer_count_reg[16]_i_1__0_n_6 ,\por_timer_count_reg[16]_i_1__0_n_7 }),
        .DI({\por_timer_count_reg_n_0_[16] ,\por_timer_count_reg_n_0_[15] ,\por_timer_count_reg_n_0_[14] ,\por_timer_count_reg_n_0_[13] ,\por_timer_count_reg_n_0_[12] ,\por_timer_count_reg_n_0_[11] ,\por_timer_count_reg_n_0_[10] ,\por_timer_count_reg_n_0_[9] }),
        .O(por_timer_count0[16:9]),
        .S({\por_timer_count[16]_i_2__0_n_0 ,\por_timer_count[16]_i_3__0_n_0 ,\por_timer_count[16]_i_4__0_n_0 ,\por_timer_count[16]_i_5__0_n_0 ,\por_timer_count[16]_i_6__0_n_0 ,\por_timer_count[16]_i_7__0_n_0 ,\por_timer_count[16]_i_8__0_n_0 ,\por_timer_count[16]_i_9__0_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[17]),
        .Q(\por_timer_count_reg_n_0_[17] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[18]),
        .Q(\por_timer_count_reg_n_0_[18] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[19]),
        .Q(\por_timer_count_reg_n_0_[19] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDSE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[1]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[1] ),
        .S(\por_timer_count[15]_i_1_n_0 ));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[20]),
        .Q(\por_timer_count_reg_n_0_[20] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[21]),
        .Q(\por_timer_count_reg_n_0_[21] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[22]),
        .Q(\por_timer_count_reg_n_0_[22] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[23]),
        .Q(\por_timer_count_reg_n_0_[23] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[23]_i_2 
       (.CI(\por_timer_count_reg[16]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[23]_i_2_CO_UNCONNECTED [7:6],\por_timer_count_reg[23]_i_2_n_2 ,\por_timer_count_reg[23]_i_2_n_3 ,\por_timer_count_reg[23]_i_2_n_4 ,\por_timer_count_reg[23]_i_2_n_5 ,\por_timer_count_reg[23]_i_2_n_6 ,\por_timer_count_reg[23]_i_2_n_7 }),
        .DI({1'b0,1'b0,\por_timer_count_reg_n_0_[22] ,\por_timer_count_reg_n_0_[21] ,\por_timer_count_reg_n_0_[20] ,\por_timer_count_reg_n_0_[19] ,\por_timer_count_reg_n_0_[18] ,\por_timer_count_reg_n_0_[17] }),
        .O({\NLW_por_timer_count_reg[23]_i_2_O_UNCONNECTED [7],por_timer_count0[23:17]}),
        .S({1'b0,\por_timer_count[23]_i_3_n_0 ,\por_timer_count[23]_i_4_n_0 ,\por_timer_count[23]_i_5_n_0 ,\por_timer_count[23]_i_6_n_0 ,\por_timer_count[23]_i_7_n_0 ,\por_timer_count[23]_i_8_n_0 ,\por_timer_count[23]_i_9_n_0 }));
  FDSE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[2]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[2] ),
        .S(\por_timer_count[15]_i_1_n_0 ));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[3]),
        .Q(\por_timer_count_reg_n_0_[3] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[4]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(por_timer_count0[5]),
        .Q(\por_timer_count_reg_n_0_[5] ),
        .R(\por_timer_count[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[5]_i_1 
       (.CI(\por_timer_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[5]_i_1_n_0 ,\por_timer_count_reg[5]_i_1_n_1 ,\por_timer_count_reg[5]_i_1_n_2 ,\por_timer_count_reg[5]_i_1_n_3 ,\por_timer_count_reg[5]_i_1_n_4 ,\por_timer_count_reg[5]_i_1_n_5 ,\por_timer_count_reg[5]_i_1_n_6 ,\por_timer_count_reg[5]_i_1_n_7 }),
        .DI({\por_timer_count_reg_n_0_[8] ,\por_timer_count_reg_n_0_[7] ,\por_timer_count_reg_n_0_[6] ,\por_timer_count_reg_n_0_[5] ,\por_timer_count_reg_n_0_[4] ,\por_timer_count_reg_n_0_[3] ,\por_timer_count_reg_n_0_[2] ,\por_timer_count_reg_n_0_[1] }),
        .O(por_timer_count0[8:1]),
        .S({\por_timer_count[5]_i_2_n_0 ,\por_timer_count[5]_i_3_n_0 ,\por_timer_count[5]_i_4_n_0 ,\por_timer_count[5]_i_5_n_0 ,\por_timer_count[5]_i_6_n_0 ,\por_timer_count[5]_i_7_n_0 ,\por_timer_count[5]_i_8_n_0 ,\por_timer_count[5]_i_9_n_0 }));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[6]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(p_1_in),
        .Q(\por_timer_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[8]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1_n_0 ),
        .D(\por_timer_count[9]_i_1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF33FFFFFF33FF20)) 
    por_timer_start_i_1__0
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_start_i_2_n_0),
        .I2(adc1_drprdy_por),
        .I3(enable_clock_en),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    por_timer_start_i_2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .O(por_timer_start_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    por_timer_start_i_3
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(enable_clock_en));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__0_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_12_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \rdata[15]_i_1__0 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(adc1_drprdy_por),
        .O(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [0]),
        .Q(rdata[0]),
        .R(p_12_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [10]),
        .Q(rdata[10]),
        .R(p_12_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [11]),
        .Q(rdata[11]),
        .R(p_12_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [12]),
        .Q(rdata[12]),
        .R(p_12_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [13]),
        .Q(rdata[13]),
        .R(p_12_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [14]),
        .Q(rdata[14]),
        .R(p_12_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [15]),
        .Q(p_0_in),
        .R(p_12_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [1]),
        .Q(rdata[1]),
        .R(p_12_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [2]),
        .Q(rdata[2]),
        .R(p_12_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [3]),
        .Q(rdata[3]),
        .R(p_12_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [4]),
        .Q(rdata[4]),
        .R(p_12_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [5]),
        .Q(rdata[5]),
        .R(p_12_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [6]),
        .Q(rdata[6]),
        .R(p_12_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [7]),
        .Q(rdata[7]),
        .R(p_12_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [8]),
        .Q(rdata[8]),
        .R(p_12_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(\rdata_reg[15]_0 [9]),
        .Q(rdata[9]),
        .R(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \status[0]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \status[1]_i_1 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[2]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    \status[3]_i_1 
       (.I0(\status[3]_i_2_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[3]_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\status_reg[3]_0 ),
        .O(\status[3]_i_2_n_0 ));
  FDRE \status_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1_n_0 ),
        .D(\status[0]_i_1_n_0 ),
        .Q(status[0]),
        .R(p_12_in));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1_n_0 ),
        .D(\status[1]_i_1_n_0 ),
        .Q(status[1]),
        .R(p_12_in));
  FDRE \status_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1_n_0 ),
        .D(\status[2]_i_1_n_0 ),
        .Q(status[2]),
        .R(p_12_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(status[3]),
        .R(p_12_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_39
   (p_13_in,
    adc2_drpaddr_por,
    drpen_por,
    drpdi_por,
    drpwe_por,
    \status_reg[3]_0 ,
    adc2_por_req,
    done_reg_0,
    adc2_distr_ok,
    \por_timer_count_reg[3]_0 ,
    Q,
    s_axi_aclk,
    \por_timer_count_reg[0]_0 ,
    \rdata_reg[15]_0 ,
    adc2_drprdy_por,
    done_reg_1,
    por_timer_start_reg_0,
    adc2_por_gnt,
    \status_reg[3]_1 );
  output p_13_in;
  output [0:0]adc2_drpaddr_por;
  output drpen_por;
  output [15:0]drpdi_por;
  output drpwe_por;
  output [3:0]\status_reg[3]_0 ;
  output adc2_por_req;
  output done_reg_0;
  output adc2_distr_ok;
  input \por_timer_count_reg[3]_0 ;
  input [0:0]Q;
  input s_axi_aclk;
  input [1:0]\por_timer_count_reg[0]_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input adc2_drprdy_por;
  input done_reg_1;
  input [0:0]por_timer_start_reg_0;
  input adc2_por_gnt;
  input [0:0]\status_reg[3]_1 ;

  wire \FSM_onehot_por_sm_state[11]_i_3__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_5__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_6__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_7__0_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire adc2_distr_ok;
  wire [0:0]adc2_drpaddr_por;
  wire adc2_drprdy_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire \clock_en_count[5]_i_1__1_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__1_n_0;
  wire clock_en_i_2__1_n_0;
  wire clock_en_reg_n_0;
  wire distr_ok_i_1__0_n_0;
  wire done_i_1__2_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__1_n_0 ;
  wire [15:0]drpdi_por;
  wire \drpdi_por[12]_i_1__0_n_0 ;
  wire \drpdi_por[13]_i_1__0_n_0 ;
  wire \drpdi_por[14]_i_1__0_n_0 ;
  wire \drpdi_por[15]_i_1__0_n_0 ;
  wire \drpdi_por[2]_i_1__0_n_0 ;
  wire \drpdi_por[3]_i_1__0_n_0 ;
  wire \drpdi_por[4]_i_1__0_n_0 ;
  wire drpen_por;
  wire drpen_por_i_1__0_n_0;
  wire drpen_por_i_2__0_n_0;
  wire drpwe_por;
  wire enable_clock_en;
  wire enable_clock_en_i_1__1_n_0;
  wire enable_clock_en_reg_n_0;
  wire [1:0]fsm_cycle;
  wire \fsm_cycle[1]_i_1__0_n_0 ;
  wire \fsm_cycle_reg_n_0_[0] ;
  wire \fsm_cycle_reg_n_0_[1] ;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_13_in;
  wire [7:7]p_1_in;
  wire por_gnt_r;
  wire por_req_i_1__1_n_0;
  wire por_sm_state;
  wire [23:1]por_timer_count0;
  wire \por_timer_count[0]_i_1__1_n_0 ;
  wire \por_timer_count[10]_i_1__0_n_0 ;
  wire \por_timer_count[11]_i_1__0_n_0 ;
  wire \por_timer_count[12]_i_1__0_n_0 ;
  wire \por_timer_count[15]_i_1__0_n_0 ;
  wire \por_timer_count[15]_i_2__0_n_0 ;
  wire \por_timer_count[16]_i_2__1_n_0 ;
  wire \por_timer_count[16]_i_3__1_n_0 ;
  wire \por_timer_count[16]_i_4__1_n_0 ;
  wire \por_timer_count[16]_i_5__1_n_0 ;
  wire \por_timer_count[16]_i_6__1_n_0 ;
  wire \por_timer_count[16]_i_7__1_n_0 ;
  wire \por_timer_count[16]_i_8__1_n_0 ;
  wire \por_timer_count[16]_i_9__1_n_0 ;
  wire \por_timer_count[1]_i_1__0_n_0 ;
  wire \por_timer_count[23]_i_1__0_n_0 ;
  wire \por_timer_count[23]_i_3__0_n_0 ;
  wire \por_timer_count[23]_i_4__0_n_0 ;
  wire \por_timer_count[23]_i_5__0_n_0 ;
  wire \por_timer_count[23]_i_6__0_n_0 ;
  wire \por_timer_count[23]_i_7__0_n_0 ;
  wire \por_timer_count[23]_i_8__0_n_0 ;
  wire \por_timer_count[23]_i_9__0_n_0 ;
  wire \por_timer_count[2]_i_1__0_n_0 ;
  wire \por_timer_count[4]_i_1__0_n_0 ;
  wire \por_timer_count[5]_i_2__0_n_0 ;
  wire \por_timer_count[5]_i_3__0_n_0 ;
  wire \por_timer_count[5]_i_4__0_n_0 ;
  wire \por_timer_count[5]_i_5__0_n_0 ;
  wire \por_timer_count[5]_i_6__0_n_0 ;
  wire \por_timer_count[5]_i_7__0_n_0 ;
  wire \por_timer_count[5]_i_8__0_n_0 ;
  wire \por_timer_count[5]_i_9__0_n_0 ;
  wire \por_timer_count[6]_i_1__0_n_0 ;
  wire \por_timer_count[7]_i_1__0_n_0 ;
  wire \por_timer_count[7]_i_3__0_n_0 ;
  wire \por_timer_count[7]_i_4__0_n_0 ;
  wire \por_timer_count[7]_i_5__0_n_0 ;
  wire \por_timer_count[7]_i_6__0_n_0 ;
  wire \por_timer_count[7]_i_7__0_n_0 ;
  wire \por_timer_count[7]_i_8__0_n_0 ;
  wire \por_timer_count[8]_i_1__0_n_0 ;
  wire \por_timer_count[9]_i_1__0_n_0 ;
  wire [1:0]\por_timer_count_reg[0]_0 ;
  wire \por_timer_count_reg[16]_i_1__1_n_0 ;
  wire \por_timer_count_reg[16]_i_1__1_n_1 ;
  wire \por_timer_count_reg[16]_i_1__1_n_2 ;
  wire \por_timer_count_reg[16]_i_1__1_n_3 ;
  wire \por_timer_count_reg[16]_i_1__1_n_4 ;
  wire \por_timer_count_reg[16]_i_1__1_n_5 ;
  wire \por_timer_count_reg[16]_i_1__1_n_6 ;
  wire \por_timer_count_reg[16]_i_1__1_n_7 ;
  wire \por_timer_count_reg[23]_i_2__0_n_2 ;
  wire \por_timer_count_reg[23]_i_2__0_n_3 ;
  wire \por_timer_count_reg[23]_i_2__0_n_4 ;
  wire \por_timer_count_reg[23]_i_2__0_n_5 ;
  wire \por_timer_count_reg[23]_i_2__0_n_6 ;
  wire \por_timer_count_reg[23]_i_2__0_n_7 ;
  wire \por_timer_count_reg[3]_0 ;
  wire \por_timer_count_reg[5]_i_1__0_n_0 ;
  wire \por_timer_count_reg[5]_i_1__0_n_1 ;
  wire \por_timer_count_reg[5]_i_1__0_n_2 ;
  wire \por_timer_count_reg[5]_i_1__0_n_3 ;
  wire \por_timer_count_reg[5]_i_1__0_n_4 ;
  wire \por_timer_count_reg[5]_i_1__0_n_5 ;
  wire \por_timer_count_reg[5]_i_1__0_n_6 ;
  wire \por_timer_count_reg[5]_i_1__0_n_7 ;
  wire \por_timer_count_reg_n_0_[0] ;
  wire \por_timer_count_reg_n_0_[10] ;
  wire \por_timer_count_reg_n_0_[11] ;
  wire \por_timer_count_reg_n_0_[12] ;
  wire \por_timer_count_reg_n_0_[13] ;
  wire \por_timer_count_reg_n_0_[14] ;
  wire \por_timer_count_reg_n_0_[15] ;
  wire \por_timer_count_reg_n_0_[16] ;
  wire \por_timer_count_reg_n_0_[17] ;
  wire \por_timer_count_reg_n_0_[18] ;
  wire \por_timer_count_reg_n_0_[19] ;
  wire \por_timer_count_reg_n_0_[1] ;
  wire \por_timer_count_reg_n_0_[20] ;
  wire \por_timer_count_reg_n_0_[21] ;
  wire \por_timer_count_reg_n_0_[22] ;
  wire \por_timer_count_reg_n_0_[23] ;
  wire \por_timer_count_reg_n_0_[2] ;
  wire \por_timer_count_reg_n_0_[3] ;
  wire \por_timer_count_reg_n_0_[4] ;
  wire \por_timer_count_reg_n_0_[5] ;
  wire \por_timer_count_reg_n_0_[6] ;
  wire \por_timer_count_reg_n_0_[7] ;
  wire \por_timer_count_reg_n_0_[8] ;
  wire \por_timer_count_reg_n_0_[9] ;
  wire por_timer_start_i_1__1_n_0;
  wire por_timer_start_i_2__0_n_0;
  wire [0:0]por_timer_start_reg_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__1_n_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[0]_i_1__0_n_0 ;
  wire \status[1]_i_1__0_n_0 ;
  wire \status[2]_i_1__0_n_0 ;
  wire \status[3]_i_1__0_n_0 ;
  wire \status[3]_i_2__0_n_0 ;
  wire [3:0]\status_reg[3]_0 ;
  wire [0:0]\status_reg[3]_1 ;
  wire [7:6]\NLW_por_timer_count_reg[23]_i_2__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_por_timer_count_reg[23]_i_2__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[11]_i_1__0 
       (.I0(Q),
        .I1(\por_timer_count_reg[3]_0 ),
        .O(p_13_in));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_5__0_n_0 ),
        .I2(\FSM_onehot_por_sm_state[11]_i_6__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(adc2_drprdy_por),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \FSM_onehot_por_sm_state[11]_i_3__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(por_timer_start_reg_0),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_4__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[7]_i_4__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\por_timer_count_reg_n_0_[0] ),
        .I5(\por_timer_count[7]_i_3__0_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_5__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(p_0_in),
        .I2(done_reg_1),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state[11]_i_7__0_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[11]_i_6__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_por_sm_state[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_7__0 
       (.I0(por_gnt_r),
        .I1(adc2_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(\status_reg[3]_1 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hAEEAAAAA)) 
    \FSM_onehot_por_sm_state[3]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_0),
        .O(\FSM_onehot_por_sm_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_por_sm_state[4]_i_1__0 
       (.I0(por_timer_start_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state[4]_i_2__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_por_sm_state[4]_i_2__0 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[4]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[11]_i_3__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_13_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__1 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__1 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__1 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__1 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__1
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_13_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__1_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__1
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__1_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FFFF80000000)) 
    distr_ok_i_1__0
       (.I0(adc2_drprdy_por),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(adc2_distr_ok),
        .O(distr_ok_i_1__0_n_0));
  FDRE distr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(distr_ok_i_1__0_n_0),
        .Q(adc2_distr_ok),
        .R(p_13_in));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__2
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__2_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__2_n_0),
        .Q(done_reg_0),
        .R(p_13_in));
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc2_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__1_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__1_n_0 ),
        .Q(adc2_drpaddr_por),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[12]_i_1__0 
       (.I0(rdata[12]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[13]_i_1__0 
       (.I0(rdata[13]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00F0FEFE)) 
    \drpdi_por[14]_i_1__0 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(rdata[14]),
        .I3(por_timer_start_reg_0),
        .I4(p_0_in),
        .O(\drpdi_por[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__0 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00EAAA2A)) 
    \drpdi_por[2]_i_1__0 
       (.I0(rdata[2]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(por_timer_start_reg_0),
        .O(\drpdi_por[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[3]_i_1__0 
       (.I0(rdata[3]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[4]_i_1__0 
       (.I0(rdata[4]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[4]_i_1__0_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(drpdi_por[0]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(drpdi_por[10]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(drpdi_por[11]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[12]_i_1__0_n_0 ),
        .Q(drpdi_por[12]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[13]_i_1__0_n_0 ),
        .Q(drpdi_por[13]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[14]_i_1__0_n_0 ),
        .Q(drpdi_por[14]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__0_n_0 ),
        .Q(drpdi_por[15]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(drpdi_por[1]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[2]_i_1__0_n_0 ),
        .Q(drpdi_por[2]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[3]_i_1__0_n_0 ),
        .Q(drpdi_por[3]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[4]_i_1__0_n_0 ),
        .Q(drpdi_por[4]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(drpdi_por[5]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(drpdi_por[6]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(drpdi_por[7]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(drpdi_por[8]),
        .R(p_13_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(drpdi_por[9]),
        .R(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(drpen_por_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__0_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(drpen_por_i_2__0_n_0),
        .Q(drpen_por),
        .R(p_13_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(drpwe_por),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__1
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__1_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__1_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fsm_cycle[0]_i_1__0 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_timer_start_reg_0),
        .O(fsm_cycle[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \fsm_cycle[1]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc2_drprdy_por),
        .O(\fsm_cycle[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \fsm_cycle[1]_i_2__0 
       (.I0(por_timer_start_reg_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(fsm_cycle[1]));
  FDRE \fsm_cycle_reg[0] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__0_n_0 ),
        .D(fsm_cycle[0]),
        .Q(\fsm_cycle_reg_n_0_[0] ),
        .R(p_13_in));
  FDRE \fsm_cycle_reg[1] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__0_n_0 ),
        .D(fsm_cycle[1]),
        .Q(\fsm_cycle_reg_n_0_[1] ),
        .R(p_13_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_por_gnt),
        .Q(por_gnt_r),
        .R(p_13_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc2_drprdy_por),
        .I3(adc2_por_req),
        .O(por_req_i_1__1_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__1_n_0),
        .Q(adc2_por_req),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \por_timer_count[0]_i_1__1 
       (.I0(\por_timer_count_reg_n_0_[0] ),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[10]_i_1__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[10]),
        .O(\por_timer_count[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[11]_i_1__0 
       (.I0(por_timer_count0[11]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[12]_i_1__0 
       (.I0(por_timer_count0[12]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \por_timer_count[15]_i_1__0 
       (.I0(p_13_in),
        .I1(\por_timer_count_reg[0]_0 [0]),
        .I2(\por_timer_count_reg[0]_0 [1]),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(\por_timer_count[7]_i_1__0_n_0 ),
        .O(\por_timer_count[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[15]_i_2__0 
       (.I0(por_timer_count0[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[15]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_2__1 
       (.I0(\por_timer_count_reg_n_0_[16] ),
        .O(\por_timer_count[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_3__1 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .O(\por_timer_count[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_4__1 
       (.I0(\por_timer_count_reg_n_0_[14] ),
        .O(\por_timer_count[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_5__1 
       (.I0(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_6__1 
       (.I0(\por_timer_count_reg_n_0_[12] ),
        .O(\por_timer_count[16]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_7__1 
       (.I0(\por_timer_count_reg_n_0_[11] ),
        .O(\por_timer_count[16]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_8__1 
       (.I0(\por_timer_count_reg_n_0_[10] ),
        .O(\por_timer_count[16]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_9__1 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .O(\por_timer_count[16]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[1]_i_1__0 
       (.I0(por_timer_count0[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \por_timer_count[23]_i_1__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(Q),
        .I2(\por_timer_count_reg[3]_0 ),
        .I3(\por_timer_count[7]_i_1__0_n_0 ),
        .O(\por_timer_count[23]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_3__0 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .O(\por_timer_count[23]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_4__0 
       (.I0(\por_timer_count_reg_n_0_[22] ),
        .O(\por_timer_count[23]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_5__0 
       (.I0(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[23]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_6__0 
       (.I0(\por_timer_count_reg_n_0_[20] ),
        .O(\por_timer_count[23]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_7__0 
       (.I0(\por_timer_count_reg_n_0_[19] ),
        .O(\por_timer_count[23]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_8__0 
       (.I0(\por_timer_count_reg_n_0_[18] ),
        .O(\por_timer_count[23]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_9__0 
       (.I0(\por_timer_count_reg_n_0_[17] ),
        .O(\por_timer_count[23]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[2]_i_1__0 
       (.I0(por_timer_count0[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \por_timer_count[4]_i_1__0 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(por_timer_count0[4]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_2__0 
       (.I0(\por_timer_count_reg_n_0_[8] ),
        .O(\por_timer_count[5]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_3__0 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .O(\por_timer_count[5]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_4__0 
       (.I0(\por_timer_count_reg_n_0_[6] ),
        .O(\por_timer_count[5]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_5__0 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .O(\por_timer_count[5]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_6__0 
       (.I0(\por_timer_count_reg_n_0_[4] ),
        .O(\por_timer_count[5]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_7__0 
       (.I0(\por_timer_count_reg_n_0_[3] ),
        .O(\por_timer_count[5]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_8__0 
       (.I0(\por_timer_count_reg_n_0_[2] ),
        .O(\por_timer_count[5]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_9__0 
       (.I0(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[5]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[6]_i_1__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[6]),
        .O(\por_timer_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \por_timer_count[7]_i_1__0 
       (.I0(\por_timer_count[7]_i_3__0_n_0 ),
        .I1(\por_timer_count[7]_i_4__0_n_0 ),
        .I2(\por_timer_count_reg_n_0_[0] ),
        .I3(clock_en_reg_n_0),
        .I4(por_timer_start_reg_n_0),
        .I5(p_13_in),
        .O(\por_timer_count[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3022302230223322)) 
    \por_timer_count[7]_i_2__0 
       (.I0(por_timer_count0[7]),
        .I1(p_13_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_n_0),
        .I4(\por_timer_count_reg[0]_0 [0]),
        .I5(\por_timer_count_reg[0]_0 [1]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[7]_i_3__0 
       (.I0(\por_timer_count[7]_i_5__0_n_0 ),
        .I1(\por_timer_count_reg_n_0_[19] ),
        .I2(\por_timer_count_reg_n_0_[16] ),
        .I3(\por_timer_count_reg_n_0_[18] ),
        .I4(\por_timer_count_reg_n_0_[17] ),
        .I5(\por_timer_count[7]_i_6__0_n_0 ),
        .O(\por_timer_count[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_4__0 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .I1(\por_timer_count_reg_n_0_[6] ),
        .I2(\por_timer_count_reg_n_0_[2] ),
        .I3(\por_timer_count[7]_i_7__0_n_0 ),
        .O(\por_timer_count[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_5__0 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .I1(\por_timer_count_reg_n_0_[20] ),
        .I2(\por_timer_count_reg_n_0_[22] ),
        .I3(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[7]_i_6__0 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .I1(\por_timer_count_reg_n_0_[10] ),
        .I2(\por_timer_count_reg_n_0_[8] ),
        .I3(\por_timer_count_reg_n_0_[11] ),
        .I4(\por_timer_count[7]_i_8__0_n_0 ),
        .O(\por_timer_count[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_7__0 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .I1(\por_timer_count_reg_n_0_[4] ),
        .I2(\por_timer_count_reg_n_0_[3] ),
        .I3(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_8__0 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .I1(\por_timer_count_reg_n_0_[12] ),
        .I2(\por_timer_count_reg_n_0_[14] ),
        .I3(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[7]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[8]_i_1__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[8]),
        .O(\por_timer_count[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[9]_i_1__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[9]),
        .O(\por_timer_count[9]_i_1__0_n_0 ));
  FDSE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[0]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[0] ),
        .S(\por_timer_count[15]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[10]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[10] ),
        .R(1'b0));
  FDSE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[11]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[11] ),
        .S(\por_timer_count[15]_i_1__0_n_0 ));
  FDSE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[12]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[12] ),
        .S(\por_timer_count[15]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[13]),
        .Q(\por_timer_count_reg_n_0_[13] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[14]),
        .Q(\por_timer_count_reg_n_0_[14] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDSE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[15]_i_2__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[15] ),
        .S(\por_timer_count[15]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[16]),
        .Q(\por_timer_count_reg_n_0_[16] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__1 
       (.CI(\por_timer_count_reg[5]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1__1_n_0 ,\por_timer_count_reg[16]_i_1__1_n_1 ,\por_timer_count_reg[16]_i_1__1_n_2 ,\por_timer_count_reg[16]_i_1__1_n_3 ,\por_timer_count_reg[16]_i_1__1_n_4 ,\por_timer_count_reg[16]_i_1__1_n_5 ,\por_timer_count_reg[16]_i_1__1_n_6 ,\por_timer_count_reg[16]_i_1__1_n_7 }),
        .DI({\por_timer_count_reg_n_0_[16] ,\por_timer_count_reg_n_0_[15] ,\por_timer_count_reg_n_0_[14] ,\por_timer_count_reg_n_0_[13] ,\por_timer_count_reg_n_0_[12] ,\por_timer_count_reg_n_0_[11] ,\por_timer_count_reg_n_0_[10] ,\por_timer_count_reg_n_0_[9] }),
        .O(por_timer_count0[16:9]),
        .S({\por_timer_count[16]_i_2__1_n_0 ,\por_timer_count[16]_i_3__1_n_0 ,\por_timer_count[16]_i_4__1_n_0 ,\por_timer_count[16]_i_5__1_n_0 ,\por_timer_count[16]_i_6__1_n_0 ,\por_timer_count[16]_i_7__1_n_0 ,\por_timer_count[16]_i_8__1_n_0 ,\por_timer_count[16]_i_9__1_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[17]),
        .Q(\por_timer_count_reg_n_0_[17] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[18]),
        .Q(\por_timer_count_reg_n_0_[18] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[19]),
        .Q(\por_timer_count_reg_n_0_[19] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDSE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[1]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[1] ),
        .S(\por_timer_count[15]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[20]),
        .Q(\por_timer_count_reg_n_0_[20] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[21]),
        .Q(\por_timer_count_reg_n_0_[21] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[22]),
        .Q(\por_timer_count_reg_n_0_[22] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[23]),
        .Q(\por_timer_count_reg_n_0_[23] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[23]_i_2__0 
       (.CI(\por_timer_count_reg[16]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[23]_i_2__0_CO_UNCONNECTED [7:6],\por_timer_count_reg[23]_i_2__0_n_2 ,\por_timer_count_reg[23]_i_2__0_n_3 ,\por_timer_count_reg[23]_i_2__0_n_4 ,\por_timer_count_reg[23]_i_2__0_n_5 ,\por_timer_count_reg[23]_i_2__0_n_6 ,\por_timer_count_reg[23]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,\por_timer_count_reg_n_0_[22] ,\por_timer_count_reg_n_0_[21] ,\por_timer_count_reg_n_0_[20] ,\por_timer_count_reg_n_0_[19] ,\por_timer_count_reg_n_0_[18] ,\por_timer_count_reg_n_0_[17] }),
        .O({\NLW_por_timer_count_reg[23]_i_2__0_O_UNCONNECTED [7],por_timer_count0[23:17]}),
        .S({1'b0,\por_timer_count[23]_i_3__0_n_0 ,\por_timer_count[23]_i_4__0_n_0 ,\por_timer_count[23]_i_5__0_n_0 ,\por_timer_count[23]_i_6__0_n_0 ,\por_timer_count[23]_i_7__0_n_0 ,\por_timer_count[23]_i_8__0_n_0 ,\por_timer_count[23]_i_9__0_n_0 }));
  FDSE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[2]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[2] ),
        .S(\por_timer_count[15]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[3]),
        .Q(\por_timer_count_reg_n_0_[3] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[4]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(por_timer_count0[5]),
        .Q(\por_timer_count_reg_n_0_[5] ),
        .R(\por_timer_count[23]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[5]_i_1__0 
       (.CI(\por_timer_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[5]_i_1__0_n_0 ,\por_timer_count_reg[5]_i_1__0_n_1 ,\por_timer_count_reg[5]_i_1__0_n_2 ,\por_timer_count_reg[5]_i_1__0_n_3 ,\por_timer_count_reg[5]_i_1__0_n_4 ,\por_timer_count_reg[5]_i_1__0_n_5 ,\por_timer_count_reg[5]_i_1__0_n_6 ,\por_timer_count_reg[5]_i_1__0_n_7 }),
        .DI({\por_timer_count_reg_n_0_[8] ,\por_timer_count_reg_n_0_[7] ,\por_timer_count_reg_n_0_[6] ,\por_timer_count_reg_n_0_[5] ,\por_timer_count_reg_n_0_[4] ,\por_timer_count_reg_n_0_[3] ,\por_timer_count_reg_n_0_[2] ,\por_timer_count_reg_n_0_[1] }),
        .O(por_timer_count0[8:1]),
        .S({\por_timer_count[5]_i_2__0_n_0 ,\por_timer_count[5]_i_3__0_n_0 ,\por_timer_count[5]_i_4__0_n_0 ,\por_timer_count[5]_i_5__0_n_0 ,\por_timer_count[5]_i_6__0_n_0 ,\por_timer_count[5]_i_7__0_n_0 ,\por_timer_count[5]_i_8__0_n_0 ,\por_timer_count[5]_i_9__0_n_0 }));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[6]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(p_1_in),
        .Q(\por_timer_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[8]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__0_n_0 ),
        .D(\por_timer_count[9]_i_1__0_n_0 ),
        .Q(\por_timer_count_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF33FFFFFF33FF20)) 
    por_timer_start_i_1__1
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_start_i_2__0_n_0),
        .I2(adc2_drprdy_por),
        .I3(enable_clock_en),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    por_timer_start_i_2__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .O(por_timer_start_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    por_timer_start_i_3__0
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(enable_clock_en));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__1_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_13_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \rdata[15]_i_1__1 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(adc2_drprdy_por),
        .O(\rdata[15]_i_1__1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [0]),
        .Q(rdata[0]),
        .R(p_13_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [10]),
        .Q(rdata[10]),
        .R(p_13_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [11]),
        .Q(rdata[11]),
        .R(p_13_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [12]),
        .Q(rdata[12]),
        .R(p_13_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [13]),
        .Q(rdata[13]),
        .R(p_13_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [14]),
        .Q(rdata[14]),
        .R(p_13_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [15]),
        .Q(p_0_in),
        .R(p_13_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [1]),
        .Q(rdata[1]),
        .R(p_13_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [2]),
        .Q(rdata[2]),
        .R(p_13_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [3]),
        .Q(rdata[3]),
        .R(p_13_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [4]),
        .Q(rdata[4]),
        .R(p_13_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [5]),
        .Q(rdata[5]),
        .R(p_13_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [6]),
        .Q(rdata[6]),
        .R(p_13_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [7]),
        .Q(rdata[7]),
        .R(p_13_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [8]),
        .Q(rdata[8]),
        .R(p_13_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(\rdata_reg[15]_0 [9]),
        .Q(rdata[9]),
        .R(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \status[0]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \status[1]_i_1__0 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[2]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    \status[3]_i_1__0 
       (.I0(\status[3]_i_2__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[3]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\status_reg[3]_1 ),
        .O(\status[3]_i_2__0_n_0 ));
  FDRE \status_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__0_n_0 ),
        .D(\status[0]_i_1__0_n_0 ),
        .Q(\status_reg[3]_0 [0]),
        .R(p_13_in));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__0_n_0 ),
        .D(\status[1]_i_1__0_n_0 ),
        .Q(\status_reg[3]_0 [1]),
        .R(p_13_in));
  FDRE \status_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__0_n_0 ),
        .D(\status[2]_i_1__0_n_0 ),
        .Q(\status_reg[3]_0 [2]),
        .R(p_13_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__0_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(\status_reg[3]_0 [3]),
        .R(p_13_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_40
   (p_14_in,
    adc3_drpaddr_por,
    drpen_por,
    drpdi_por,
    drpwe_por,
    \status_reg[3]_0 ,
    adc3_por_req,
    done_reg_0,
    adc3_distr_ok,
    \por_timer_count_reg[3]_0 ,
    Q,
    s_axi_aclk,
    \por_timer_count_reg[0]_0 ,
    \rdata_reg[15]_0 ,
    adc3_drprdy_por,
    done_reg_1,
    por_timer_start_reg_0,
    adc3_por_gnt,
    \status_reg[3]_1 );
  output p_14_in;
  output [0:0]adc3_drpaddr_por;
  output drpen_por;
  output [15:0]drpdi_por;
  output drpwe_por;
  output [3:0]\status_reg[3]_0 ;
  output adc3_por_req;
  output done_reg_0;
  output adc3_distr_ok;
  input \por_timer_count_reg[3]_0 ;
  input [0:0]Q;
  input s_axi_aclk;
  input [1:0]\por_timer_count_reg[0]_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input adc3_drprdy_por;
  input done_reg_1;
  input [0:0]por_timer_start_reg_0;
  input adc3_por_gnt;
  input [0:0]\status_reg[3]_1 ;

  wire \FSM_onehot_por_sm_state[11]_i_3__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_5__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_6__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_7__1_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire adc3_distr_ok;
  wire [0:0]adc3_drpaddr_por;
  wire adc3_drprdy_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire \clock_en_count[5]_i_1__2_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__2_n_0;
  wire clock_en_i_2__2_n_0;
  wire clock_en_reg_n_0;
  wire distr_ok_i_1__1_n_0;
  wire done_i_1__3_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__2_n_0 ;
  wire [15:0]drpdi_por;
  wire \drpdi_por[12]_i_1__1_n_0 ;
  wire \drpdi_por[13]_i_1__1_n_0 ;
  wire \drpdi_por[14]_i_1__1_n_0 ;
  wire \drpdi_por[15]_i_1__1_n_0 ;
  wire \drpdi_por[2]_i_1__1_n_0 ;
  wire \drpdi_por[3]_i_1__1_n_0 ;
  wire \drpdi_por[4]_i_1__1_n_0 ;
  wire drpen_por;
  wire drpen_por_i_1__1_n_0;
  wire drpen_por_i_2__1_n_0;
  wire drpwe_por;
  wire enable_clock_en;
  wire enable_clock_en_i_1__2_n_0;
  wire enable_clock_en_reg_n_0;
  wire [1:0]fsm_cycle;
  wire \fsm_cycle[1]_i_1__1_n_0 ;
  wire \fsm_cycle_reg_n_0_[0] ;
  wire \fsm_cycle_reg_n_0_[1] ;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_14_in;
  wire [7:7]p_1_in;
  wire por_gnt_r;
  wire por_req_i_1__2_n_0;
  wire por_sm_state;
  wire [23:1]por_timer_count0;
  wire \por_timer_count[0]_i_1__2_n_0 ;
  wire \por_timer_count[10]_i_1__1_n_0 ;
  wire \por_timer_count[11]_i_1__1_n_0 ;
  wire \por_timer_count[12]_i_1__1_n_0 ;
  wire \por_timer_count[15]_i_1__1_n_0 ;
  wire \por_timer_count[15]_i_2__1_n_0 ;
  wire \por_timer_count[16]_i_2__2_n_0 ;
  wire \por_timer_count[16]_i_3__2_n_0 ;
  wire \por_timer_count[16]_i_4__2_n_0 ;
  wire \por_timer_count[16]_i_5__2_n_0 ;
  wire \por_timer_count[16]_i_6__2_n_0 ;
  wire \por_timer_count[16]_i_7__2_n_0 ;
  wire \por_timer_count[16]_i_8__2_n_0 ;
  wire \por_timer_count[16]_i_9__2_n_0 ;
  wire \por_timer_count[1]_i_1__1_n_0 ;
  wire \por_timer_count[23]_i_1__1_n_0 ;
  wire \por_timer_count[23]_i_3__1_n_0 ;
  wire \por_timer_count[23]_i_4__1_n_0 ;
  wire \por_timer_count[23]_i_5__1_n_0 ;
  wire \por_timer_count[23]_i_6__1_n_0 ;
  wire \por_timer_count[23]_i_7__1_n_0 ;
  wire \por_timer_count[23]_i_8__1_n_0 ;
  wire \por_timer_count[23]_i_9__1_n_0 ;
  wire \por_timer_count[2]_i_1__1_n_0 ;
  wire \por_timer_count[4]_i_1__1_n_0 ;
  wire \por_timer_count[5]_i_2__1_n_0 ;
  wire \por_timer_count[5]_i_3__1_n_0 ;
  wire \por_timer_count[5]_i_4__1_n_0 ;
  wire \por_timer_count[5]_i_5__1_n_0 ;
  wire \por_timer_count[5]_i_6__1_n_0 ;
  wire \por_timer_count[5]_i_7__1_n_0 ;
  wire \por_timer_count[5]_i_8__1_n_0 ;
  wire \por_timer_count[5]_i_9__1_n_0 ;
  wire \por_timer_count[6]_i_1__1_n_0 ;
  wire \por_timer_count[7]_i_1__1_n_0 ;
  wire \por_timer_count[7]_i_3__1_n_0 ;
  wire \por_timer_count[7]_i_4__1_n_0 ;
  wire \por_timer_count[7]_i_5__1_n_0 ;
  wire \por_timer_count[7]_i_6__1_n_0 ;
  wire \por_timer_count[7]_i_7__1_n_0 ;
  wire \por_timer_count[7]_i_8__1_n_0 ;
  wire \por_timer_count[8]_i_1__1_n_0 ;
  wire \por_timer_count[9]_i_1__1_n_0 ;
  wire [1:0]\por_timer_count_reg[0]_0 ;
  wire \por_timer_count_reg[16]_i_1__2_n_0 ;
  wire \por_timer_count_reg[16]_i_1__2_n_1 ;
  wire \por_timer_count_reg[16]_i_1__2_n_2 ;
  wire \por_timer_count_reg[16]_i_1__2_n_3 ;
  wire \por_timer_count_reg[16]_i_1__2_n_4 ;
  wire \por_timer_count_reg[16]_i_1__2_n_5 ;
  wire \por_timer_count_reg[16]_i_1__2_n_6 ;
  wire \por_timer_count_reg[16]_i_1__2_n_7 ;
  wire \por_timer_count_reg[23]_i_2__1_n_2 ;
  wire \por_timer_count_reg[23]_i_2__1_n_3 ;
  wire \por_timer_count_reg[23]_i_2__1_n_4 ;
  wire \por_timer_count_reg[23]_i_2__1_n_5 ;
  wire \por_timer_count_reg[23]_i_2__1_n_6 ;
  wire \por_timer_count_reg[23]_i_2__1_n_7 ;
  wire \por_timer_count_reg[3]_0 ;
  wire \por_timer_count_reg[5]_i_1__1_n_0 ;
  wire \por_timer_count_reg[5]_i_1__1_n_1 ;
  wire \por_timer_count_reg[5]_i_1__1_n_2 ;
  wire \por_timer_count_reg[5]_i_1__1_n_3 ;
  wire \por_timer_count_reg[5]_i_1__1_n_4 ;
  wire \por_timer_count_reg[5]_i_1__1_n_5 ;
  wire \por_timer_count_reg[5]_i_1__1_n_6 ;
  wire \por_timer_count_reg[5]_i_1__1_n_7 ;
  wire \por_timer_count_reg_n_0_[0] ;
  wire \por_timer_count_reg_n_0_[10] ;
  wire \por_timer_count_reg_n_0_[11] ;
  wire \por_timer_count_reg_n_0_[12] ;
  wire \por_timer_count_reg_n_0_[13] ;
  wire \por_timer_count_reg_n_0_[14] ;
  wire \por_timer_count_reg_n_0_[15] ;
  wire \por_timer_count_reg_n_0_[16] ;
  wire \por_timer_count_reg_n_0_[17] ;
  wire \por_timer_count_reg_n_0_[18] ;
  wire \por_timer_count_reg_n_0_[19] ;
  wire \por_timer_count_reg_n_0_[1] ;
  wire \por_timer_count_reg_n_0_[20] ;
  wire \por_timer_count_reg_n_0_[21] ;
  wire \por_timer_count_reg_n_0_[22] ;
  wire \por_timer_count_reg_n_0_[23] ;
  wire \por_timer_count_reg_n_0_[2] ;
  wire \por_timer_count_reg_n_0_[3] ;
  wire \por_timer_count_reg_n_0_[4] ;
  wire \por_timer_count_reg_n_0_[5] ;
  wire \por_timer_count_reg_n_0_[6] ;
  wire \por_timer_count_reg_n_0_[7] ;
  wire \por_timer_count_reg_n_0_[8] ;
  wire \por_timer_count_reg_n_0_[9] ;
  wire por_timer_start_i_1__2_n_0;
  wire por_timer_start_i_2__1_n_0;
  wire [0:0]por_timer_start_reg_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__2_n_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[0]_i_1__1_n_0 ;
  wire \status[1]_i_1__1_n_0 ;
  wire \status[2]_i_1__1_n_0 ;
  wire \status[3]_i_1__1_n_0 ;
  wire \status[3]_i_2__1_n_0 ;
  wire [3:0]\status_reg[3]_0 ;
  wire [0:0]\status_reg[3]_1 ;
  wire [7:6]\NLW_por_timer_count_reg[23]_i_2__1_CO_UNCONNECTED ;
  wire [7:7]\NLW_por_timer_count_reg[23]_i_2__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[11]_i_1__1 
       (.I0(Q),
        .I1(\por_timer_count_reg[3]_0 ),
        .O(p_14_in));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_5__1_n_0 ),
        .I2(\FSM_onehot_por_sm_state[11]_i_6__1_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(adc3_drprdy_por),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \FSM_onehot_por_sm_state[11]_i_3__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(por_timer_start_reg_0),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_4__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[7]_i_4__1_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\por_timer_count_reg_n_0_[0] ),
        .I5(\por_timer_count[7]_i_3__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_5__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(p_0_in),
        .I2(done_reg_1),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state[11]_i_7__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[11]_i_6__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_por_sm_state[11]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_7__1 
       (.I0(por_gnt_r),
        .I1(adc3_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(\status_reg[3]_1 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hAEEAAAAA)) 
    \FSM_onehot_por_sm_state[3]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_0),
        .O(\FSM_onehot_por_sm_state[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_por_sm_state[4]_i_1__1 
       (.I0(por_timer_start_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state[4]_i_2__1_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_por_sm_state[4]_i_2__1 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[4]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[11]_i_3__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_14_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__2 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__2 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__2 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__2 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__2
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_14_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__2_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__2
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__2_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FFFF80000000)) 
    distr_ok_i_1__1
       (.I0(adc3_drprdy_por),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(adc3_distr_ok),
        .O(distr_ok_i_1__1_n_0));
  FDRE distr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(distr_ok_i_1__1_n_0),
        .Q(adc3_distr_ok),
        .R(p_14_in));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__3
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__3_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__3_n_0),
        .Q(done_reg_0),
        .R(p_14_in));
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc3_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__2_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__2_n_0 ),
        .Q(adc3_drpaddr_por),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[12]_i_1__1 
       (.I0(rdata[12]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[13]_i_1__1 
       (.I0(rdata[13]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00F0FEFE)) 
    \drpdi_por[14]_i_1__1 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(rdata[14]),
        .I3(por_timer_start_reg_0),
        .I4(p_0_in),
        .O(\drpdi_por[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__1 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00EAAA2A)) 
    \drpdi_por[2]_i_1__1 
       (.I0(rdata[2]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(por_timer_start_reg_0),
        .O(\drpdi_por[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[3]_i_1__1 
       (.I0(rdata[3]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[4]_i_1__1 
       (.I0(rdata[4]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[4]_i_1__1_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(drpdi_por[0]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(drpdi_por[10]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(drpdi_por[11]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[12]_i_1__1_n_0 ),
        .Q(drpdi_por[12]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[13]_i_1__1_n_0 ),
        .Q(drpdi_por[13]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[14]_i_1__1_n_0 ),
        .Q(drpdi_por[14]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__1_n_0 ),
        .Q(drpdi_por[15]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(drpdi_por[1]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[2]_i_1__1_n_0 ),
        .Q(drpdi_por[2]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[3]_i_1__1_n_0 ),
        .Q(drpdi_por[3]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[4]_i_1__1_n_0 ),
        .Q(drpdi_por[4]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(drpdi_por[5]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(drpdi_por[6]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(drpdi_por[7]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(drpdi_por[8]),
        .R(p_14_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(drpdi_por[9]),
        .R(p_14_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(drpen_por_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__1_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(drpen_por_i_2__1_n_0),
        .Q(drpen_por),
        .R(p_14_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(drpwe_por),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__2
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__2_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__2_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fsm_cycle[0]_i_1__1 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_timer_start_reg_0),
        .O(fsm_cycle[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \fsm_cycle[1]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc3_drprdy_por),
        .O(\fsm_cycle[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \fsm_cycle[1]_i_2__1 
       (.I0(por_timer_start_reg_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(fsm_cycle[1]));
  FDRE \fsm_cycle_reg[0] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__1_n_0 ),
        .D(fsm_cycle[0]),
        .Q(\fsm_cycle_reg_n_0_[0] ),
        .R(p_14_in));
  FDRE \fsm_cycle_reg[1] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__1_n_0 ),
        .D(fsm_cycle[1]),
        .Q(\fsm_cycle_reg_n_0_[1] ),
        .R(p_14_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_por_gnt),
        .Q(por_gnt_r),
        .R(p_14_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc3_drprdy_por),
        .I3(adc3_por_req),
        .O(por_req_i_1__2_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__2_n_0),
        .Q(adc3_por_req),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \por_timer_count[0]_i_1__2 
       (.I0(\por_timer_count_reg_n_0_[0] ),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[10]_i_1__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[10]),
        .O(\por_timer_count[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[11]_i_1__1 
       (.I0(por_timer_count0[11]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[12]_i_1__1 
       (.I0(por_timer_count0[12]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \por_timer_count[15]_i_1__1 
       (.I0(p_14_in),
        .I1(\por_timer_count_reg[0]_0 [1]),
        .I2(\por_timer_count_reg[0]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(\por_timer_count[7]_i_1__1_n_0 ),
        .O(\por_timer_count[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[15]_i_2__1 
       (.I0(por_timer_count0[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[15]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_2__2 
       (.I0(\por_timer_count_reg_n_0_[16] ),
        .O(\por_timer_count[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_3__2 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .O(\por_timer_count[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_4__2 
       (.I0(\por_timer_count_reg_n_0_[14] ),
        .O(\por_timer_count[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_5__2 
       (.I0(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_6__2 
       (.I0(\por_timer_count_reg_n_0_[12] ),
        .O(\por_timer_count[16]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_7__2 
       (.I0(\por_timer_count_reg_n_0_[11] ),
        .O(\por_timer_count[16]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_8__2 
       (.I0(\por_timer_count_reg_n_0_[10] ),
        .O(\por_timer_count[16]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_9__2 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .O(\por_timer_count[16]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[1]_i_1__1 
       (.I0(por_timer_count0[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \por_timer_count[23]_i_1__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(Q),
        .I2(\por_timer_count_reg[3]_0 ),
        .I3(\por_timer_count[7]_i_1__1_n_0 ),
        .O(\por_timer_count[23]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_3__1 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .O(\por_timer_count[23]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_4__1 
       (.I0(\por_timer_count_reg_n_0_[22] ),
        .O(\por_timer_count[23]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_5__1 
       (.I0(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[23]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_6__1 
       (.I0(\por_timer_count_reg_n_0_[20] ),
        .O(\por_timer_count[23]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_7__1 
       (.I0(\por_timer_count_reg_n_0_[19] ),
        .O(\por_timer_count[23]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_8__1 
       (.I0(\por_timer_count_reg_n_0_[18] ),
        .O(\por_timer_count[23]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_9__1 
       (.I0(\por_timer_count_reg_n_0_[17] ),
        .O(\por_timer_count[23]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \por_timer_count[2]_i_1__1 
       (.I0(por_timer_count0[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .O(\por_timer_count[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \por_timer_count[4]_i_1__1 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(por_timer_count0[4]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_2__1 
       (.I0(\por_timer_count_reg_n_0_[8] ),
        .O(\por_timer_count[5]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_3__1 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .O(\por_timer_count[5]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_4__1 
       (.I0(\por_timer_count_reg_n_0_[6] ),
        .O(\por_timer_count[5]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_5__1 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .O(\por_timer_count[5]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_6__1 
       (.I0(\por_timer_count_reg_n_0_[4] ),
        .O(\por_timer_count[5]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_7__1 
       (.I0(\por_timer_count_reg_n_0_[3] ),
        .O(\por_timer_count[5]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_8__1 
       (.I0(\por_timer_count_reg_n_0_[2] ),
        .O(\por_timer_count[5]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_9__1 
       (.I0(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[5]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[6]_i_1__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[6]),
        .O(\por_timer_count[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \por_timer_count[7]_i_1__1 
       (.I0(\por_timer_count[7]_i_3__1_n_0 ),
        .I1(\por_timer_count[7]_i_4__1_n_0 ),
        .I2(\por_timer_count_reg_n_0_[0] ),
        .I3(clock_en_reg_n_0),
        .I4(por_timer_start_reg_n_0),
        .I5(p_14_in),
        .O(\por_timer_count[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h3022302230223322)) 
    \por_timer_count[7]_i_2__1 
       (.I0(por_timer_count0[7]),
        .I1(p_14_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_n_0),
        .I4(\por_timer_count_reg[0]_0 [1]),
        .I5(\por_timer_count_reg[0]_0 [0]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[7]_i_3__1 
       (.I0(\por_timer_count[7]_i_5__1_n_0 ),
        .I1(\por_timer_count_reg_n_0_[19] ),
        .I2(\por_timer_count_reg_n_0_[16] ),
        .I3(\por_timer_count_reg_n_0_[18] ),
        .I4(\por_timer_count_reg_n_0_[17] ),
        .I5(\por_timer_count[7]_i_6__1_n_0 ),
        .O(\por_timer_count[7]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_4__1 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .I1(\por_timer_count_reg_n_0_[6] ),
        .I2(\por_timer_count_reg_n_0_[2] ),
        .I3(\por_timer_count[7]_i_7__1_n_0 ),
        .O(\por_timer_count[7]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_5__1 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .I1(\por_timer_count_reg_n_0_[20] ),
        .I2(\por_timer_count_reg_n_0_[22] ),
        .I3(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[7]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[7]_i_6__1 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .I1(\por_timer_count_reg_n_0_[10] ),
        .I2(\por_timer_count_reg_n_0_[8] ),
        .I3(\por_timer_count_reg_n_0_[11] ),
        .I4(\por_timer_count[7]_i_8__1_n_0 ),
        .O(\por_timer_count[7]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_7__1 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .I1(\por_timer_count_reg_n_0_[4] ),
        .I2(\por_timer_count_reg_n_0_[3] ),
        .I3(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[7]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_8__1 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .I1(\por_timer_count_reg_n_0_[12] ),
        .I2(\por_timer_count_reg_n_0_[14] ),
        .I3(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[7]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[8]_i_1__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[8]),
        .O(\por_timer_count[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[9]_i_1__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[9]),
        .O(\por_timer_count[9]_i_1__1_n_0 ));
  FDSE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[0]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[0] ),
        .S(\por_timer_count[15]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[10]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[10] ),
        .R(1'b0));
  FDSE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[11]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[11] ),
        .S(\por_timer_count[15]_i_1__1_n_0 ));
  FDSE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[12]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[12] ),
        .S(\por_timer_count[15]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[13]),
        .Q(\por_timer_count_reg_n_0_[13] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[14]),
        .Q(\por_timer_count_reg_n_0_[14] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDSE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[15]_i_2__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[15] ),
        .S(\por_timer_count[15]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[16]),
        .Q(\por_timer_count_reg_n_0_[16] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__2 
       (.CI(\por_timer_count_reg[5]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1__2_n_0 ,\por_timer_count_reg[16]_i_1__2_n_1 ,\por_timer_count_reg[16]_i_1__2_n_2 ,\por_timer_count_reg[16]_i_1__2_n_3 ,\por_timer_count_reg[16]_i_1__2_n_4 ,\por_timer_count_reg[16]_i_1__2_n_5 ,\por_timer_count_reg[16]_i_1__2_n_6 ,\por_timer_count_reg[16]_i_1__2_n_7 }),
        .DI({\por_timer_count_reg_n_0_[16] ,\por_timer_count_reg_n_0_[15] ,\por_timer_count_reg_n_0_[14] ,\por_timer_count_reg_n_0_[13] ,\por_timer_count_reg_n_0_[12] ,\por_timer_count_reg_n_0_[11] ,\por_timer_count_reg_n_0_[10] ,\por_timer_count_reg_n_0_[9] }),
        .O(por_timer_count0[16:9]),
        .S({\por_timer_count[16]_i_2__2_n_0 ,\por_timer_count[16]_i_3__2_n_0 ,\por_timer_count[16]_i_4__2_n_0 ,\por_timer_count[16]_i_5__2_n_0 ,\por_timer_count[16]_i_6__2_n_0 ,\por_timer_count[16]_i_7__2_n_0 ,\por_timer_count[16]_i_8__2_n_0 ,\por_timer_count[16]_i_9__2_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[17]),
        .Q(\por_timer_count_reg_n_0_[17] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[18]),
        .Q(\por_timer_count_reg_n_0_[18] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[19]),
        .Q(\por_timer_count_reg_n_0_[19] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDSE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[1]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[1] ),
        .S(\por_timer_count[15]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[20]),
        .Q(\por_timer_count_reg_n_0_[20] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[21]),
        .Q(\por_timer_count_reg_n_0_[21] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[22]),
        .Q(\por_timer_count_reg_n_0_[22] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[23]),
        .Q(\por_timer_count_reg_n_0_[23] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[23]_i_2__1 
       (.CI(\por_timer_count_reg[16]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[23]_i_2__1_CO_UNCONNECTED [7:6],\por_timer_count_reg[23]_i_2__1_n_2 ,\por_timer_count_reg[23]_i_2__1_n_3 ,\por_timer_count_reg[23]_i_2__1_n_4 ,\por_timer_count_reg[23]_i_2__1_n_5 ,\por_timer_count_reg[23]_i_2__1_n_6 ,\por_timer_count_reg[23]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,\por_timer_count_reg_n_0_[22] ,\por_timer_count_reg_n_0_[21] ,\por_timer_count_reg_n_0_[20] ,\por_timer_count_reg_n_0_[19] ,\por_timer_count_reg_n_0_[18] ,\por_timer_count_reg_n_0_[17] }),
        .O({\NLW_por_timer_count_reg[23]_i_2__1_O_UNCONNECTED [7],por_timer_count0[23:17]}),
        .S({1'b0,\por_timer_count[23]_i_3__1_n_0 ,\por_timer_count[23]_i_4__1_n_0 ,\por_timer_count[23]_i_5__1_n_0 ,\por_timer_count[23]_i_6__1_n_0 ,\por_timer_count[23]_i_7__1_n_0 ,\por_timer_count[23]_i_8__1_n_0 ,\por_timer_count[23]_i_9__1_n_0 }));
  FDSE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[2]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[2] ),
        .S(\por_timer_count[15]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[3]),
        .Q(\por_timer_count_reg_n_0_[3] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[4]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(por_timer_count0[5]),
        .Q(\por_timer_count_reg_n_0_[5] ),
        .R(\por_timer_count[23]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[5]_i_1__1 
       (.CI(\por_timer_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[5]_i_1__1_n_0 ,\por_timer_count_reg[5]_i_1__1_n_1 ,\por_timer_count_reg[5]_i_1__1_n_2 ,\por_timer_count_reg[5]_i_1__1_n_3 ,\por_timer_count_reg[5]_i_1__1_n_4 ,\por_timer_count_reg[5]_i_1__1_n_5 ,\por_timer_count_reg[5]_i_1__1_n_6 ,\por_timer_count_reg[5]_i_1__1_n_7 }),
        .DI({\por_timer_count_reg_n_0_[8] ,\por_timer_count_reg_n_0_[7] ,\por_timer_count_reg_n_0_[6] ,\por_timer_count_reg_n_0_[5] ,\por_timer_count_reg_n_0_[4] ,\por_timer_count_reg_n_0_[3] ,\por_timer_count_reg_n_0_[2] ,\por_timer_count_reg_n_0_[1] }),
        .O(por_timer_count0[8:1]),
        .S({\por_timer_count[5]_i_2__1_n_0 ,\por_timer_count[5]_i_3__1_n_0 ,\por_timer_count[5]_i_4__1_n_0 ,\por_timer_count[5]_i_5__1_n_0 ,\por_timer_count[5]_i_6__1_n_0 ,\por_timer_count[5]_i_7__1_n_0 ,\por_timer_count[5]_i_8__1_n_0 ,\por_timer_count[5]_i_9__1_n_0 }));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[6]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(p_1_in),
        .Q(\por_timer_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[8]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__1_n_0 ),
        .D(\por_timer_count[9]_i_1__1_n_0 ),
        .Q(\por_timer_count_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF33FFFFFF33FF20)) 
    por_timer_start_i_1__2
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_start_i_2__1_n_0),
        .I2(adc3_drprdy_por),
        .I3(enable_clock_en),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    por_timer_start_i_2__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .O(por_timer_start_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    por_timer_start_i_3__1
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(enable_clock_en));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__2_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_14_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \rdata[15]_i_1__2 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(adc3_drprdy_por),
        .O(\rdata[15]_i_1__2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [0]),
        .Q(rdata[0]),
        .R(p_14_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [10]),
        .Q(rdata[10]),
        .R(p_14_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [11]),
        .Q(rdata[11]),
        .R(p_14_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [12]),
        .Q(rdata[12]),
        .R(p_14_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [13]),
        .Q(rdata[13]),
        .R(p_14_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [14]),
        .Q(rdata[14]),
        .R(p_14_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [15]),
        .Q(p_0_in),
        .R(p_14_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [1]),
        .Q(rdata[1]),
        .R(p_14_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [2]),
        .Q(rdata[2]),
        .R(p_14_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [3]),
        .Q(rdata[3]),
        .R(p_14_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [4]),
        .Q(rdata[4]),
        .R(p_14_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [5]),
        .Q(rdata[5]),
        .R(p_14_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [6]),
        .Q(rdata[6]),
        .R(p_14_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [7]),
        .Q(rdata[7]),
        .R(p_14_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [8]),
        .Q(rdata[8]),
        .R(p_14_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(\rdata_reg[15]_0 [9]),
        .Q(rdata[9]),
        .R(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \status[0]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \status[1]_i_1__1 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[2]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    \status[3]_i_1__1 
       (.I0(\status[3]_i_2__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[3]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\status_reg[3]_1 ),
        .O(\status[3]_i_2__1_n_0 ));
  FDRE \status_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__1_n_0 ),
        .D(\status[0]_i_1__1_n_0 ),
        .Q(\status_reg[3]_0 [0]),
        .R(p_14_in));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__1_n_0 ),
        .D(\status[1]_i_1__1_n_0 ),
        .Q(\status_reg[3]_0 [1]),
        .R(p_14_in));
  FDRE \status_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__1_n_0 ),
        .D(\status[2]_i_1__1_n_0 ),
        .Q(\status_reg[3]_0 [2]),
        .R(p_14_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__1_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(\status_reg[3]_0 [3]),
        .R(p_14_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0
   (p_17_in,
    \syncstages_ff_reg[3] ,
    dac1_drpaddr_por,
    drpen_por,
    drpdi_por,
    drpwe_por,
    \status_reg[3]_0 ,
    dac1_por_req,
    done_reg_0,
    dac1_distr_ok,
    \por_timer_count_reg[3]_0 ,
    Q,
    \por_timer_count_reg[7]_0 ,
    dac0_clk_ok,
    wait_event_reg,
    wait_event_reg_0,
    wait_event_reg_1,
    bgt_sm_done_dac,
    s_axi_aclk,
    \rdata_reg[15]_0 ,
    dac1_drprdy_por,
    done_reg_1,
    por_timer_start_reg_0,
    dac1_por_gnt,
    \status_reg[3]_1 );
  output p_17_in;
  output \syncstages_ff_reg[3] ;
  output [0:0]dac1_drpaddr_por;
  output drpen_por;
  output [15:0]drpdi_por;
  output drpwe_por;
  output [3:0]\status_reg[3]_0 ;
  output dac1_por_req;
  output done_reg_0;
  output dac1_distr_ok;
  input \por_timer_count_reg[3]_0 ;
  input [0:0]Q;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input dac0_clk_ok;
  input wait_event_reg;
  input [1:0]wait_event_reg_0;
  input wait_event_reg_1;
  input bgt_sm_done_dac;
  input s_axi_aclk;
  input [15:0]\rdata_reg[15]_0 ;
  input dac1_drprdy_por;
  input done_reg_1;
  input [0:0]por_timer_start_reg_0;
  input dac1_por_gnt;
  input [0:0]\status_reg[3]_1 ;

  wire \FSM_onehot_por_sm_state[11]_i_3__2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_5__2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_6__2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_7__2_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__2_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1__2_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__2_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_2__2_n_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire bgt_sm_done_dac;
  wire \clock_en_count[5]_i_1__4_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__4_n_0;
  wire clock_en_i_2__4_n_0;
  wire clock_en_reg_n_0;
  wire dac0_clk_ok;
  wire dac1_distr_ok;
  wire [0:0]dac1_drpaddr_por;
  wire dac1_drprdy_por;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire distr_ok_i_1__2_n_0;
  wire done_i_1__6_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__3_n_0 ;
  wire [15:0]drpdi_por;
  wire \drpdi_por[12]_i_1__2_n_0 ;
  wire \drpdi_por[13]_i_1__2_n_0 ;
  wire \drpdi_por[14]_i_1__2_n_0 ;
  wire \drpdi_por[15]_i_1__2_n_0 ;
  wire \drpdi_por[2]_i_1__2_n_0 ;
  wire \drpdi_por[3]_i_1__2_n_0 ;
  wire \drpdi_por[4]_i_1__2_n_0 ;
  wire drpen_por;
  wire drpen_por_i_1__2_n_0;
  wire drpen_por_i_2__2_n_0;
  wire drpwe_por;
  wire enable_clock_en;
  wire enable_clock_en_i_1__4_n_0;
  wire enable_clock_en_reg_n_0;
  wire [1:0]fsm_cycle;
  wire \fsm_cycle[1]_i_1__2_n_0 ;
  wire \fsm_cycle_reg_n_0_[0] ;
  wire \fsm_cycle_reg_n_0_[1] ;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_17_in;
  wire [7:7]p_1_in;
  wire por_gnt_r;
  wire por_req_i_1__4_n_0;
  wire por_sm_state;
  wire [23:1]por_timer_count0;
  wire \por_timer_count[0]_i_1__4_n_0 ;
  wire \por_timer_count[10]_i_1__2_n_0 ;
  wire \por_timer_count[11]_i_1__2_n_0 ;
  wire \por_timer_count[12]_i_1__2_n_0 ;
  wire \por_timer_count[15]_i_1__2_n_0 ;
  wire \por_timer_count[16]_i_2__4_n_0 ;
  wire \por_timer_count[16]_i_3__4_n_0 ;
  wire \por_timer_count[16]_i_4__4_n_0 ;
  wire \por_timer_count[16]_i_5__4_n_0 ;
  wire \por_timer_count[16]_i_6__4_n_0 ;
  wire \por_timer_count[16]_i_7__4_n_0 ;
  wire \por_timer_count[16]_i_8__4_n_0 ;
  wire \por_timer_count[16]_i_9__4_n_0 ;
  wire \por_timer_count[1]_i_1__2_n_0 ;
  wire \por_timer_count[23]_i_1__2_n_0 ;
  wire \por_timer_count[23]_i_3__2_n_0 ;
  wire \por_timer_count[23]_i_4__2_n_0 ;
  wire \por_timer_count[23]_i_5__2_n_0 ;
  wire \por_timer_count[23]_i_6__2_n_0 ;
  wire \por_timer_count[23]_i_7__2_n_0 ;
  wire \por_timer_count[23]_i_8__2_n_0 ;
  wire \por_timer_count[23]_i_9__2_n_0 ;
  wire \por_timer_count[2]_i_1__2_n_0 ;
  wire \por_timer_count[4]_i_1__2_n_0 ;
  wire \por_timer_count[5]_i_2__2_n_0 ;
  wire \por_timer_count[5]_i_3__2_n_0 ;
  wire \por_timer_count[5]_i_4__2_n_0 ;
  wire \por_timer_count[5]_i_5__2_n_0 ;
  wire \por_timer_count[5]_i_6__2_n_0 ;
  wire \por_timer_count[5]_i_7__2_n_0 ;
  wire \por_timer_count[5]_i_8__2_n_0 ;
  wire \por_timer_count[5]_i_9__2_n_0 ;
  wire \por_timer_count[6]_i_1__2_n_0 ;
  wire \por_timer_count[7]_i_1__2_n_0 ;
  wire \por_timer_count[7]_i_3__2_n_0 ;
  wire \por_timer_count[7]_i_4__2_n_0 ;
  wire \por_timer_count[7]_i_5__2_n_0 ;
  wire \por_timer_count[7]_i_6__2_n_0 ;
  wire \por_timer_count[7]_i_7__2_n_0 ;
  wire \por_timer_count[7]_i_8__2_n_0 ;
  wire \por_timer_count[8]_i_1__2_n_0 ;
  wire \por_timer_count[9]_i_1__2_n_0 ;
  wire \por_timer_count_reg[16]_i_1__4_n_0 ;
  wire \por_timer_count_reg[16]_i_1__4_n_1 ;
  wire \por_timer_count_reg[16]_i_1__4_n_2 ;
  wire \por_timer_count_reg[16]_i_1__4_n_3 ;
  wire \por_timer_count_reg[16]_i_1__4_n_4 ;
  wire \por_timer_count_reg[16]_i_1__4_n_5 ;
  wire \por_timer_count_reg[16]_i_1__4_n_6 ;
  wire \por_timer_count_reg[16]_i_1__4_n_7 ;
  wire \por_timer_count_reg[23]_i_2__2_n_2 ;
  wire \por_timer_count_reg[23]_i_2__2_n_3 ;
  wire \por_timer_count_reg[23]_i_2__2_n_4 ;
  wire \por_timer_count_reg[23]_i_2__2_n_5 ;
  wire \por_timer_count_reg[23]_i_2__2_n_6 ;
  wire \por_timer_count_reg[23]_i_2__2_n_7 ;
  wire \por_timer_count_reg[3]_0 ;
  wire \por_timer_count_reg[5]_i_1__2_n_0 ;
  wire \por_timer_count_reg[5]_i_1__2_n_1 ;
  wire \por_timer_count_reg[5]_i_1__2_n_2 ;
  wire \por_timer_count_reg[5]_i_1__2_n_3 ;
  wire \por_timer_count_reg[5]_i_1__2_n_4 ;
  wire \por_timer_count_reg[5]_i_1__2_n_5 ;
  wire \por_timer_count_reg[5]_i_1__2_n_6 ;
  wire \por_timer_count_reg[5]_i_1__2_n_7 ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg_n_0_[0] ;
  wire \por_timer_count_reg_n_0_[10] ;
  wire \por_timer_count_reg_n_0_[11] ;
  wire \por_timer_count_reg_n_0_[12] ;
  wire \por_timer_count_reg_n_0_[13] ;
  wire \por_timer_count_reg_n_0_[14] ;
  wire \por_timer_count_reg_n_0_[15] ;
  wire \por_timer_count_reg_n_0_[16] ;
  wire \por_timer_count_reg_n_0_[17] ;
  wire \por_timer_count_reg_n_0_[18] ;
  wire \por_timer_count_reg_n_0_[19] ;
  wire \por_timer_count_reg_n_0_[1] ;
  wire \por_timer_count_reg_n_0_[20] ;
  wire \por_timer_count_reg_n_0_[21] ;
  wire \por_timer_count_reg_n_0_[22] ;
  wire \por_timer_count_reg_n_0_[23] ;
  wire \por_timer_count_reg_n_0_[2] ;
  wire \por_timer_count_reg_n_0_[3] ;
  wire \por_timer_count_reg_n_0_[4] ;
  wire \por_timer_count_reg_n_0_[5] ;
  wire \por_timer_count_reg_n_0_[6] ;
  wire \por_timer_count_reg_n_0_[7] ;
  wire \por_timer_count_reg_n_0_[8] ;
  wire \por_timer_count_reg_n_0_[9] ;
  wire por_timer_start_i_1__4_n_0;
  wire por_timer_start_i_2__3_n_0;
  wire [0:0]por_timer_start_reg_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__4_n_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[0]_i_1__2_n_0 ;
  wire \status[1]_i_1__2_n_0 ;
  wire \status[2]_i_1__2_n_0 ;
  wire \status[3]_i_1__2_n_0 ;
  wire \status[3]_i_2__2_n_0 ;
  wire [3:0]\status_reg[3]_0 ;
  wire [0:0]\status_reg[3]_1 ;
  wire \syncstages_ff_reg[3] ;
  wire wait_event_reg;
  wire [1:0]wait_event_reg_0;
  wire wait_event_reg_1;
  wire [7:6]\NLW_por_timer_count_reg[23]_i_2__2_CO_UNCONNECTED ;
  wire [7:7]\NLW_por_timer_count_reg[23]_i_2__2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[11]_i_1__2 
       (.I0(Q),
        .I1(\por_timer_count_reg[3]_0 ),
        .O(p_17_in));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_2__2 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__2_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_5__2_n_0 ),
        .I2(\FSM_onehot_por_sm_state[11]_i_6__2_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(dac1_drprdy_por),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \FSM_onehot_por_sm_state[11]_i_3__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(por_timer_start_reg_0),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_4__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[7]_i_4__2_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\por_timer_count_reg_n_0_[0] ),
        .I5(\por_timer_count[7]_i_3__2_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_5__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(p_0_in),
        .I2(done_reg_1),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state[11]_i_7__2_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[11]_i_6__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_por_sm_state[11]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_7__2 
       (.I0(por_gnt_r),
        .I1(dac1_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(\status_reg[3]_1 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hAEEAAAAA)) 
    \FSM_onehot_por_sm_state[3]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_0),
        .O(\FSM_onehot_por_sm_state[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_por_sm_state[4]_i_1__2 
       (.I0(por_timer_start_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state[4]_i_2__2_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_por_sm_state[4]_i_2__2 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[4]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[11]_i_3__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_17_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__4 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__4 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__4 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__4
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_17_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__4_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__4
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__4_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__4_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FFFF80000000)) 
    distr_ok_i_1__2
       (.I0(dac1_drprdy_por),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(dac1_distr_ok),
        .O(distr_ok_i_1__2_n_0));
  FDRE distr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(distr_ok_i_1__2_n_0),
        .Q(dac1_distr_ok),
        .R(p_17_in));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__6
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__6_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__6_n_0),
        .Q(done_reg_0),
        .R(p_17_in));
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(dac1_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__3_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__3_n_0 ),
        .Q(dac1_drpaddr_por),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[12]_i_1__2 
       (.I0(rdata[12]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[13]_i_1__2 
       (.I0(rdata[13]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00F0FEFE)) 
    \drpdi_por[14]_i_1__2 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(rdata[14]),
        .I3(por_timer_start_reg_0),
        .I4(p_0_in),
        .O(\drpdi_por[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__2 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00EAAA2A)) 
    \drpdi_por[2]_i_1__2 
       (.I0(rdata[2]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(por_timer_start_reg_0),
        .O(\drpdi_por[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[3]_i_1__2 
       (.I0(rdata[3]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[4]_i_1__2 
       (.I0(rdata[4]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[4]_i_1__2_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(drpdi_por[0]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(drpdi_por[10]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(drpdi_por[11]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[12]_i_1__2_n_0 ),
        .Q(drpdi_por[12]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[13]_i_1__2_n_0 ),
        .Q(drpdi_por[13]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[14]_i_1__2_n_0 ),
        .Q(drpdi_por[14]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__2_n_0 ),
        .Q(drpdi_por[15]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(drpdi_por[1]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[2]_i_1__2_n_0 ),
        .Q(drpdi_por[2]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[3]_i_1__2_n_0 ),
        .Q(drpdi_por[3]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[4]_i_1__2_n_0 ),
        .Q(drpdi_por[4]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(drpdi_por[5]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(drpdi_por[6]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(drpdi_por[7]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(drpdi_por[8]),
        .R(p_17_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(drpdi_por[9]),
        .R(p_17_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(drpen_por_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__2_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(drpen_por_i_2__2_n_0),
        .Q(drpen_por),
        .R(p_17_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(drpwe_por),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__4
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_4__2_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__4_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__4_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fsm_cycle[0]_i_1__2 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_timer_start_reg_0),
        .O(fsm_cycle[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \fsm_cycle[1]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(dac1_drprdy_por),
        .O(\fsm_cycle[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \fsm_cycle[1]_i_2__2 
       (.I0(por_timer_start_reg_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(fsm_cycle[1]));
  FDRE \fsm_cycle_reg[0] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__2_n_0 ),
        .D(fsm_cycle[0]),
        .Q(\fsm_cycle_reg_n_0_[0] ),
        .R(p_17_in));
  FDRE \fsm_cycle_reg[1] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__2_n_0 ),
        .D(fsm_cycle[1]),
        .Q(\fsm_cycle_reg_n_0_[1] ),
        .R(p_17_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_por_gnt),
        .Q(por_gnt_r),
        .R(p_17_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(dac1_drprdy_por),
        .I3(dac1_por_req),
        .O(por_req_i_1__4_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__4_n_0),
        .Q(dac1_por_req),
        .R(p_17_in));
  LUT6 #(
    .INIT(64'h0000010000110111)) 
    \por_timer_count[0]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(\por_timer_count_reg_n_0_[0] ),
        .O(\por_timer_count[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[10]_i_1__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[10]),
        .O(\por_timer_count[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[11]_i_1__2 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[11]),
        .O(\por_timer_count[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[12]_i_1__2 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[12]),
        .O(\por_timer_count[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[15]_i_1__2 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[15]),
        .O(\por_timer_count[15]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_2__4 
       (.I0(\por_timer_count_reg_n_0_[16] ),
        .O(\por_timer_count[16]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_3__4 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .O(\por_timer_count[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_4__4 
       (.I0(\por_timer_count_reg_n_0_[14] ),
        .O(\por_timer_count[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_5__4 
       (.I0(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_6__4 
       (.I0(\por_timer_count_reg_n_0_[12] ),
        .O(\por_timer_count[16]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_7__4 
       (.I0(\por_timer_count_reg_n_0_[11] ),
        .O(\por_timer_count[16]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_8__4 
       (.I0(\por_timer_count_reg_n_0_[10] ),
        .O(\por_timer_count[16]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_9__4 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .O(\por_timer_count[16]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[1]_i_1__2 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[1]),
        .O(\por_timer_count[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \por_timer_count[23]_i_1__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(Q),
        .I2(\por_timer_count_reg[3]_0 ),
        .I3(\por_timer_count[7]_i_1__2_n_0 ),
        .O(\por_timer_count[23]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_3__2 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .O(\por_timer_count[23]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_4__2 
       (.I0(\por_timer_count_reg_n_0_[22] ),
        .O(\por_timer_count[23]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_5__2 
       (.I0(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[23]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_6__2 
       (.I0(\por_timer_count_reg_n_0_[20] ),
        .O(\por_timer_count[23]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_7__2 
       (.I0(\por_timer_count_reg_n_0_[19] ),
        .O(\por_timer_count[23]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_8__2 
       (.I0(\por_timer_count_reg_n_0_[18] ),
        .O(\por_timer_count[23]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_9__2 
       (.I0(\por_timer_count_reg_n_0_[17] ),
        .O(\por_timer_count[23]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[2]_i_1__2 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[2]),
        .O(\por_timer_count[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \por_timer_count[4]_i_1__2 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(por_timer_count0[4]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_2__2 
       (.I0(\por_timer_count_reg_n_0_[8] ),
        .O(\por_timer_count[5]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_3__2 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .O(\por_timer_count[5]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_4__2 
       (.I0(\por_timer_count_reg_n_0_[6] ),
        .O(\por_timer_count[5]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_5__2 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .O(\por_timer_count[5]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_6__2 
       (.I0(\por_timer_count_reg_n_0_[4] ),
        .O(\por_timer_count[5]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_7__2 
       (.I0(\por_timer_count_reg_n_0_[3] ),
        .O(\por_timer_count[5]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_8__2 
       (.I0(\por_timer_count_reg_n_0_[2] ),
        .O(\por_timer_count[5]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_9__2 
       (.I0(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[5]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[6]_i_1__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[6]),
        .O(\por_timer_count[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \por_timer_count[7]_i_1__2 
       (.I0(\por_timer_count[7]_i_3__2_n_0 ),
        .I1(\por_timer_count[7]_i_4__2_n_0 ),
        .I2(\por_timer_count_reg_n_0_[0] ),
        .I3(clock_en_reg_n_0),
        .I4(por_timer_start_reg_n_0),
        .I5(p_17_in),
        .O(\por_timer_count[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0300020203030202)) 
    \por_timer_count[7]_i_2__2 
       (.I0(por_timer_count0[7]),
        .I1(\por_timer_count_reg[3]_0 ),
        .I2(Q),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_n_0),
        .I5(\por_timer_count_reg[7]_0 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[7]_i_3__2 
       (.I0(\por_timer_count[7]_i_5__2_n_0 ),
        .I1(\por_timer_count_reg_n_0_[19] ),
        .I2(\por_timer_count_reg_n_0_[16] ),
        .I3(\por_timer_count_reg_n_0_[18] ),
        .I4(\por_timer_count_reg_n_0_[17] ),
        .I5(\por_timer_count[7]_i_6__2_n_0 ),
        .O(\por_timer_count[7]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_4__2 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .I1(\por_timer_count_reg_n_0_[6] ),
        .I2(\por_timer_count_reg_n_0_[2] ),
        .I3(\por_timer_count[7]_i_7__2_n_0 ),
        .O(\por_timer_count[7]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_5__2 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .I1(\por_timer_count_reg_n_0_[20] ),
        .I2(\por_timer_count_reg_n_0_[22] ),
        .I3(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[7]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[7]_i_6__2 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .I1(\por_timer_count_reg_n_0_[10] ),
        .I2(\por_timer_count_reg_n_0_[8] ),
        .I3(\por_timer_count_reg_n_0_[11] ),
        .I4(\por_timer_count[7]_i_8__2_n_0 ),
        .O(\por_timer_count[7]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_7__2 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .I1(\por_timer_count_reg_n_0_[4] ),
        .I2(\por_timer_count_reg_n_0_[3] ),
        .I3(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[7]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_8__2 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .I1(\por_timer_count_reg_n_0_[12] ),
        .I2(\por_timer_count_reg_n_0_[14] ),
        .I3(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[7]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[8]_i_1__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[8]),
        .O(\por_timer_count[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[9]_i_1__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[9]),
        .O(\por_timer_count[9]_i_1__2_n_0 ));
  FDSE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[0]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[0] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[10]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[10] ),
        .R(1'b0));
  FDSE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[11]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[11] ),
        .S(1'b0));
  FDSE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[12]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[12] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[13]),
        .Q(\por_timer_count_reg_n_0_[13] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[14]),
        .Q(\por_timer_count_reg_n_0_[14] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDSE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[15]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[15] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[16]),
        .Q(\por_timer_count_reg_n_0_[16] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__4 
       (.CI(\por_timer_count_reg[5]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1__4_n_0 ,\por_timer_count_reg[16]_i_1__4_n_1 ,\por_timer_count_reg[16]_i_1__4_n_2 ,\por_timer_count_reg[16]_i_1__4_n_3 ,\por_timer_count_reg[16]_i_1__4_n_4 ,\por_timer_count_reg[16]_i_1__4_n_5 ,\por_timer_count_reg[16]_i_1__4_n_6 ,\por_timer_count_reg[16]_i_1__4_n_7 }),
        .DI({\por_timer_count_reg_n_0_[16] ,\por_timer_count_reg_n_0_[15] ,\por_timer_count_reg_n_0_[14] ,\por_timer_count_reg_n_0_[13] ,\por_timer_count_reg_n_0_[12] ,\por_timer_count_reg_n_0_[11] ,\por_timer_count_reg_n_0_[10] ,\por_timer_count_reg_n_0_[9] }),
        .O(por_timer_count0[16:9]),
        .S({\por_timer_count[16]_i_2__4_n_0 ,\por_timer_count[16]_i_3__4_n_0 ,\por_timer_count[16]_i_4__4_n_0 ,\por_timer_count[16]_i_5__4_n_0 ,\por_timer_count[16]_i_6__4_n_0 ,\por_timer_count[16]_i_7__4_n_0 ,\por_timer_count[16]_i_8__4_n_0 ,\por_timer_count[16]_i_9__4_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[17]),
        .Q(\por_timer_count_reg_n_0_[17] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[18]),
        .Q(\por_timer_count_reg_n_0_[18] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[19]),
        .Q(\por_timer_count_reg_n_0_[19] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDSE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[1]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[1] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[20]),
        .Q(\por_timer_count_reg_n_0_[20] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[21]),
        .Q(\por_timer_count_reg_n_0_[21] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[22]),
        .Q(\por_timer_count_reg_n_0_[22] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[23]),
        .Q(\por_timer_count_reg_n_0_[23] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[23]_i_2__2 
       (.CI(\por_timer_count_reg[16]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[23]_i_2__2_CO_UNCONNECTED [7:6],\por_timer_count_reg[23]_i_2__2_n_2 ,\por_timer_count_reg[23]_i_2__2_n_3 ,\por_timer_count_reg[23]_i_2__2_n_4 ,\por_timer_count_reg[23]_i_2__2_n_5 ,\por_timer_count_reg[23]_i_2__2_n_6 ,\por_timer_count_reg[23]_i_2__2_n_7 }),
        .DI({1'b0,1'b0,\por_timer_count_reg_n_0_[22] ,\por_timer_count_reg_n_0_[21] ,\por_timer_count_reg_n_0_[20] ,\por_timer_count_reg_n_0_[19] ,\por_timer_count_reg_n_0_[18] ,\por_timer_count_reg_n_0_[17] }),
        .O({\NLW_por_timer_count_reg[23]_i_2__2_O_UNCONNECTED [7],por_timer_count0[23:17]}),
        .S({1'b0,\por_timer_count[23]_i_3__2_n_0 ,\por_timer_count[23]_i_4__2_n_0 ,\por_timer_count[23]_i_5__2_n_0 ,\por_timer_count[23]_i_6__2_n_0 ,\por_timer_count[23]_i_7__2_n_0 ,\por_timer_count[23]_i_8__2_n_0 ,\por_timer_count[23]_i_9__2_n_0 }));
  FDSE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[2]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[2] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[3]),
        .Q(\por_timer_count_reg_n_0_[3] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[4]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(por_timer_count0[5]),
        .Q(\por_timer_count_reg_n_0_[5] ),
        .R(\por_timer_count[23]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[5]_i_1__2 
       (.CI(\por_timer_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[5]_i_1__2_n_0 ,\por_timer_count_reg[5]_i_1__2_n_1 ,\por_timer_count_reg[5]_i_1__2_n_2 ,\por_timer_count_reg[5]_i_1__2_n_3 ,\por_timer_count_reg[5]_i_1__2_n_4 ,\por_timer_count_reg[5]_i_1__2_n_5 ,\por_timer_count_reg[5]_i_1__2_n_6 ,\por_timer_count_reg[5]_i_1__2_n_7 }),
        .DI({\por_timer_count_reg_n_0_[8] ,\por_timer_count_reg_n_0_[7] ,\por_timer_count_reg_n_0_[6] ,\por_timer_count_reg_n_0_[5] ,\por_timer_count_reg_n_0_[4] ,\por_timer_count_reg_n_0_[3] ,\por_timer_count_reg_n_0_[2] ,\por_timer_count_reg_n_0_[1] }),
        .O(por_timer_count0[8:1]),
        .S({\por_timer_count[5]_i_2__2_n_0 ,\por_timer_count[5]_i_3__2_n_0 ,\por_timer_count[5]_i_4__2_n_0 ,\por_timer_count[5]_i_5__2_n_0 ,\por_timer_count[5]_i_6__2_n_0 ,\por_timer_count[5]_i_7__2_n_0 ,\por_timer_count[5]_i_8__2_n_0 ,\por_timer_count[5]_i_9__2_n_0 }));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[6]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(p_1_in),
        .Q(\por_timer_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[8]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__2_n_0 ),
        .D(\por_timer_count[9]_i_1__2_n_0 ),
        .Q(\por_timer_count_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF33FFFFFF33FF20)) 
    por_timer_start_i_1__4
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_start_i_2__3_n_0),
        .I2(dac1_drprdy_por),
        .I3(enable_clock_en),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    por_timer_start_i_2__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .O(por_timer_start_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    por_timer_start_i_3__2
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(enable_clock_en));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__4_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_17_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \rdata[15]_i_1__4 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(dac1_drprdy_por),
        .O(\rdata[15]_i_1__4_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [0]),
        .Q(rdata[0]),
        .R(p_17_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [10]),
        .Q(rdata[10]),
        .R(p_17_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [11]),
        .Q(rdata[11]),
        .R(p_17_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [12]),
        .Q(rdata[12]),
        .R(p_17_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [13]),
        .Q(rdata[13]),
        .R(p_17_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [14]),
        .Q(rdata[14]),
        .R(p_17_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [15]),
        .Q(p_0_in),
        .R(p_17_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [1]),
        .Q(rdata[1]),
        .R(p_17_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [2]),
        .Q(rdata[2]),
        .R(p_17_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [3]),
        .Q(rdata[3]),
        .R(p_17_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [4]),
        .Q(rdata[4]),
        .R(p_17_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [5]),
        .Q(rdata[5]),
        .R(p_17_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [6]),
        .Q(rdata[6]),
        .R(p_17_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [7]),
        .Q(rdata[7]),
        .R(p_17_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [8]),
        .Q(rdata[8]),
        .R(p_17_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(\rdata_reg[15]_0 [9]),
        .Q(rdata[9]),
        .R(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \status[0]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \status[1]_i_1__2 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[2]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    \status[3]_i_1__2 
       (.I0(\status[3]_i_2__2_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[3]_i_2__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\status_reg[3]_1 ),
        .O(\status[3]_i_2__2_n_0 ));
  FDRE \status_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__2_n_0 ),
        .D(\status[0]_i_1__2_n_0 ),
        .Q(\status_reg[3]_0 [0]),
        .R(p_17_in));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__2_n_0 ),
        .D(\status[1]_i_1__2_n_0 ),
        .Q(\status_reg[3]_0 [1]),
        .R(p_17_in));
  FDRE \status_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__2_n_0 ),
        .D(\status[2]_i_1__2_n_0 ),
        .Q(\status_reg[3]_0 [2]),
        .R(p_17_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__2_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(\status_reg[3]_0 [3]),
        .R(p_17_in));
  LUT6 #(
    .INIT(64'hAFAFAFA0CFC0CFC0)) 
    wait_event_i_2__0
       (.I0(dac0_clk_ok),
        .I1(wait_event_reg),
        .I2(wait_event_reg_0[1]),
        .I3(wait_event_reg_1),
        .I4(bgt_sm_done_dac),
        .I5(wait_event_reg_0[0]),
        .O(\syncstages_ff_reg[3] ));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_41
   (p_18_in,
    dac2_drpaddr_por,
    drpen_por,
    drpdi_por,
    drpwe_por,
    \status_reg[3]_0 ,
    dac2_por_req,
    done_reg_0,
    dac2_distr_ok,
    \por_timer_count_reg[3]_0 ,
    Q,
    \por_timer_count_reg[7]_0 ,
    s_axi_aclk,
    \rdata_reg[15]_0 ,
    dac2_drprdy_por,
    done_reg_1,
    por_timer_start_reg_0,
    dac2_por_gnt,
    \status_reg[3]_1 );
  output p_18_in;
  output [0:0]dac2_drpaddr_por;
  output drpen_por;
  output [15:0]drpdi_por;
  output drpwe_por;
  output [3:0]\status_reg[3]_0 ;
  output dac2_por_req;
  output done_reg_0;
  output dac2_distr_ok;
  input \por_timer_count_reg[3]_0 ;
  input [0:0]Q;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input s_axi_aclk;
  input [15:0]\rdata_reg[15]_0 ;
  input dac2_drprdy_por;
  input done_reg_1;
  input [0:0]por_timer_start_reg_0;
  input dac2_por_gnt;
  input [0:0]\status_reg[3]_1 ;

  wire \FSM_onehot_por_sm_state[11]_i_3__3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_5__3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_6__3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_7__3_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__3_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1__3_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__3_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_2__3_n_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire \clock_en_count[5]_i_1__5_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__5_n_0;
  wire clock_en_i_2__5_n_0;
  wire clock_en_reg_n_0;
  wire dac2_distr_ok;
  wire [0:0]dac2_drpaddr_por;
  wire dac2_drprdy_por;
  wire dac2_por_gnt;
  wire dac2_por_req;
  wire distr_ok_i_1__3_n_0;
  wire done_i_1__7_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__4_n_0 ;
  wire [15:0]drpdi_por;
  wire \drpdi_por[12]_i_1__3_n_0 ;
  wire \drpdi_por[13]_i_1__3_n_0 ;
  wire \drpdi_por[14]_i_1__3_n_0 ;
  wire \drpdi_por[15]_i_1__3_n_0 ;
  wire \drpdi_por[2]_i_1__3_n_0 ;
  wire \drpdi_por[3]_i_1__3_n_0 ;
  wire \drpdi_por[4]_i_1__3_n_0 ;
  wire drpen_por;
  wire drpen_por_i_1__3_n_0;
  wire drpen_por_i_2__3_n_0;
  wire drpwe_por;
  wire enable_clock_en;
  wire enable_clock_en_i_1__5_n_0;
  wire enable_clock_en_reg_n_0;
  wire [1:0]fsm_cycle;
  wire \fsm_cycle[1]_i_1__3_n_0 ;
  wire \fsm_cycle_reg_n_0_[0] ;
  wire \fsm_cycle_reg_n_0_[1] ;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_18_in;
  wire [7:7]p_1_in;
  wire por_gnt_r;
  wire por_req_i_1__5_n_0;
  wire por_sm_state;
  wire [23:1]por_timer_count0;
  wire \por_timer_count[0]_i_1__5_n_0 ;
  wire \por_timer_count[10]_i_1__3_n_0 ;
  wire \por_timer_count[11]_i_1__3_n_0 ;
  wire \por_timer_count[12]_i_1__3_n_0 ;
  wire \por_timer_count[15]_i_1__3_n_0 ;
  wire \por_timer_count[16]_i_2__5_n_0 ;
  wire \por_timer_count[16]_i_3__5_n_0 ;
  wire \por_timer_count[16]_i_4__5_n_0 ;
  wire \por_timer_count[16]_i_5__5_n_0 ;
  wire \por_timer_count[16]_i_6__5_n_0 ;
  wire \por_timer_count[16]_i_7__5_n_0 ;
  wire \por_timer_count[16]_i_8__5_n_0 ;
  wire \por_timer_count[16]_i_9__5_n_0 ;
  wire \por_timer_count[1]_i_1__3_n_0 ;
  wire \por_timer_count[23]_i_1__3_n_0 ;
  wire \por_timer_count[23]_i_3__3_n_0 ;
  wire \por_timer_count[23]_i_4__3_n_0 ;
  wire \por_timer_count[23]_i_5__3_n_0 ;
  wire \por_timer_count[23]_i_6__3_n_0 ;
  wire \por_timer_count[23]_i_7__3_n_0 ;
  wire \por_timer_count[23]_i_8__3_n_0 ;
  wire \por_timer_count[23]_i_9__3_n_0 ;
  wire \por_timer_count[2]_i_1__3_n_0 ;
  wire \por_timer_count[4]_i_1__3_n_0 ;
  wire \por_timer_count[5]_i_2__3_n_0 ;
  wire \por_timer_count[5]_i_3__3_n_0 ;
  wire \por_timer_count[5]_i_4__3_n_0 ;
  wire \por_timer_count[5]_i_5__3_n_0 ;
  wire \por_timer_count[5]_i_6__3_n_0 ;
  wire \por_timer_count[5]_i_7__3_n_0 ;
  wire \por_timer_count[5]_i_8__3_n_0 ;
  wire \por_timer_count[5]_i_9__3_n_0 ;
  wire \por_timer_count[6]_i_1__3_n_0 ;
  wire \por_timer_count[7]_i_1__3_n_0 ;
  wire \por_timer_count[7]_i_3__3_n_0 ;
  wire \por_timer_count[7]_i_4__3_n_0 ;
  wire \por_timer_count[7]_i_5__3_n_0 ;
  wire \por_timer_count[7]_i_6__3_n_0 ;
  wire \por_timer_count[7]_i_7__3_n_0 ;
  wire \por_timer_count[7]_i_8__3_n_0 ;
  wire \por_timer_count[8]_i_1__3_n_0 ;
  wire \por_timer_count[9]_i_1__3_n_0 ;
  wire \por_timer_count_reg[16]_i_1__5_n_0 ;
  wire \por_timer_count_reg[16]_i_1__5_n_1 ;
  wire \por_timer_count_reg[16]_i_1__5_n_2 ;
  wire \por_timer_count_reg[16]_i_1__5_n_3 ;
  wire \por_timer_count_reg[16]_i_1__5_n_4 ;
  wire \por_timer_count_reg[16]_i_1__5_n_5 ;
  wire \por_timer_count_reg[16]_i_1__5_n_6 ;
  wire \por_timer_count_reg[16]_i_1__5_n_7 ;
  wire \por_timer_count_reg[23]_i_2__3_n_2 ;
  wire \por_timer_count_reg[23]_i_2__3_n_3 ;
  wire \por_timer_count_reg[23]_i_2__3_n_4 ;
  wire \por_timer_count_reg[23]_i_2__3_n_5 ;
  wire \por_timer_count_reg[23]_i_2__3_n_6 ;
  wire \por_timer_count_reg[23]_i_2__3_n_7 ;
  wire \por_timer_count_reg[3]_0 ;
  wire \por_timer_count_reg[5]_i_1__3_n_0 ;
  wire \por_timer_count_reg[5]_i_1__3_n_1 ;
  wire \por_timer_count_reg[5]_i_1__3_n_2 ;
  wire \por_timer_count_reg[5]_i_1__3_n_3 ;
  wire \por_timer_count_reg[5]_i_1__3_n_4 ;
  wire \por_timer_count_reg[5]_i_1__3_n_5 ;
  wire \por_timer_count_reg[5]_i_1__3_n_6 ;
  wire \por_timer_count_reg[5]_i_1__3_n_7 ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg_n_0_[0] ;
  wire \por_timer_count_reg_n_0_[10] ;
  wire \por_timer_count_reg_n_0_[11] ;
  wire \por_timer_count_reg_n_0_[12] ;
  wire \por_timer_count_reg_n_0_[13] ;
  wire \por_timer_count_reg_n_0_[14] ;
  wire \por_timer_count_reg_n_0_[15] ;
  wire \por_timer_count_reg_n_0_[16] ;
  wire \por_timer_count_reg_n_0_[17] ;
  wire \por_timer_count_reg_n_0_[18] ;
  wire \por_timer_count_reg_n_0_[19] ;
  wire \por_timer_count_reg_n_0_[1] ;
  wire \por_timer_count_reg_n_0_[20] ;
  wire \por_timer_count_reg_n_0_[21] ;
  wire \por_timer_count_reg_n_0_[22] ;
  wire \por_timer_count_reg_n_0_[23] ;
  wire \por_timer_count_reg_n_0_[2] ;
  wire \por_timer_count_reg_n_0_[3] ;
  wire \por_timer_count_reg_n_0_[4] ;
  wire \por_timer_count_reg_n_0_[5] ;
  wire \por_timer_count_reg_n_0_[6] ;
  wire \por_timer_count_reg_n_0_[7] ;
  wire \por_timer_count_reg_n_0_[8] ;
  wire \por_timer_count_reg_n_0_[9] ;
  wire por_timer_start_i_1__5_n_0;
  wire por_timer_start_i_2__4_n_0;
  wire [0:0]por_timer_start_reg_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__5_n_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[0]_i_1__3_n_0 ;
  wire \status[1]_i_1__3_n_0 ;
  wire \status[2]_i_1__3_n_0 ;
  wire \status[3]_i_1__3_n_0 ;
  wire \status[3]_i_2__3_n_0 ;
  wire [3:0]\status_reg[3]_0 ;
  wire [0:0]\status_reg[3]_1 ;
  wire [7:6]\NLW_por_timer_count_reg[23]_i_2__3_CO_UNCONNECTED ;
  wire [7:7]\NLW_por_timer_count_reg[23]_i_2__3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[11]_i_1__3 
       (.I0(Q),
        .I1(\por_timer_count_reg[3]_0 ),
        .O(p_18_in));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_2__3 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__3_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_5__3_n_0 ),
        .I2(\FSM_onehot_por_sm_state[11]_i_6__3_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(dac2_drprdy_por),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \FSM_onehot_por_sm_state[11]_i_3__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(por_timer_start_reg_0),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_4__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[7]_i_4__3_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\por_timer_count_reg_n_0_[0] ),
        .I5(\por_timer_count[7]_i_3__3_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_5__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(p_0_in),
        .I2(done_reg_1),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state[11]_i_7__3_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[11]_i_6__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_por_sm_state[11]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_7__3 
       (.I0(por_gnt_r),
        .I1(dac2_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(\status_reg[3]_1 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hAEEAAAAA)) 
    \FSM_onehot_por_sm_state[3]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_0),
        .O(\FSM_onehot_por_sm_state[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_por_sm_state[4]_i_1__3 
       (.I0(por_timer_start_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state[4]_i_2__3_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_por_sm_state[4]_i_2__3 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[4]_i_2__3_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[11]_i_3__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__5 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__5 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__5 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__5 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__5 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__5 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__5 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__5_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__5_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__5_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__5_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__5_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__5
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_18_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__5_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__5
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__5_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__5_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FFFF80000000)) 
    distr_ok_i_1__3
       (.I0(dac2_drprdy_por),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(dac2_distr_ok),
        .O(distr_ok_i_1__3_n_0));
  FDRE distr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(distr_ok_i_1__3_n_0),
        .Q(dac2_distr_ok),
        .R(p_18_in));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__7
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__7_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__7_n_0),
        .Q(done_reg_0),
        .R(p_18_in));
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(dac2_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__4_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__4_n_0 ),
        .Q(dac2_drpaddr_por),
        .R(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[12]_i_1__3 
       (.I0(rdata[12]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[13]_i_1__3 
       (.I0(rdata[13]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00F0FEFE)) 
    \drpdi_por[14]_i_1__3 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(rdata[14]),
        .I3(por_timer_start_reg_0),
        .I4(p_0_in),
        .O(\drpdi_por[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__3 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h00EAAA2A)) 
    \drpdi_por[2]_i_1__3 
       (.I0(rdata[2]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(por_timer_start_reg_0),
        .O(\drpdi_por[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[3]_i_1__3 
       (.I0(rdata[3]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[4]_i_1__3 
       (.I0(rdata[4]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[4]_i_1__3_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(drpdi_por[0]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(drpdi_por[10]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(drpdi_por[11]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[12]_i_1__3_n_0 ),
        .Q(drpdi_por[12]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[13]_i_1__3_n_0 ),
        .Q(drpdi_por[13]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[14]_i_1__3_n_0 ),
        .Q(drpdi_por[14]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__3_n_0 ),
        .Q(drpdi_por[15]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(drpdi_por[1]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[2]_i_1__3_n_0 ),
        .Q(drpdi_por[2]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[3]_i_1__3_n_0 ),
        .Q(drpdi_por[3]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[4]_i_1__3_n_0 ),
        .Q(drpdi_por[4]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(drpdi_por[5]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(drpdi_por[6]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(drpdi_por[7]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(drpdi_por[8]),
        .R(p_18_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(drpdi_por[9]),
        .R(p_18_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(drpen_por_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__3_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__3_n_0),
        .D(drpen_por_i_2__3_n_0),
        .Q(drpen_por),
        .R(p_18_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__3_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(drpwe_por),
        .R(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__5
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_4__3_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__5_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__5_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fsm_cycle[0]_i_1__3 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_timer_start_reg_0),
        .O(fsm_cycle[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \fsm_cycle[1]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(dac2_drprdy_por),
        .O(\fsm_cycle[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \fsm_cycle[1]_i_2__3 
       (.I0(por_timer_start_reg_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(fsm_cycle[1]));
  FDRE \fsm_cycle_reg[0] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__3_n_0 ),
        .D(fsm_cycle[0]),
        .Q(\fsm_cycle_reg_n_0_[0] ),
        .R(p_18_in));
  FDRE \fsm_cycle_reg[1] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__3_n_0 ),
        .D(fsm_cycle[1]),
        .Q(\fsm_cycle_reg_n_0_[1] ),
        .R(p_18_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac2_por_gnt),
        .Q(por_gnt_r),
        .R(p_18_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__5
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(dac2_drprdy_por),
        .I3(dac2_por_req),
        .O(por_req_i_1__5_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__5_n_0),
        .Q(dac2_por_req),
        .R(p_18_in));
  LUT6 #(
    .INIT(64'h0000010000110111)) 
    \por_timer_count[0]_i_1__5 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(\por_timer_count_reg_n_0_[0] ),
        .O(\por_timer_count[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[10]_i_1__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[10]),
        .O(\por_timer_count[10]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[11]_i_1__3 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[11]),
        .O(\por_timer_count[11]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[12]_i_1__3 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[12]),
        .O(\por_timer_count[12]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[15]_i_1__3 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[15]),
        .O(\por_timer_count[15]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_2__5 
       (.I0(\por_timer_count_reg_n_0_[16] ),
        .O(\por_timer_count[16]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_3__5 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .O(\por_timer_count[16]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_4__5 
       (.I0(\por_timer_count_reg_n_0_[14] ),
        .O(\por_timer_count[16]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_5__5 
       (.I0(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[16]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_6__5 
       (.I0(\por_timer_count_reg_n_0_[12] ),
        .O(\por_timer_count[16]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_7__5 
       (.I0(\por_timer_count_reg_n_0_[11] ),
        .O(\por_timer_count[16]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_8__5 
       (.I0(\por_timer_count_reg_n_0_[10] ),
        .O(\por_timer_count[16]_i_8__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_9__5 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .O(\por_timer_count[16]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[1]_i_1__3 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[1]),
        .O(\por_timer_count[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \por_timer_count[23]_i_1__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(Q),
        .I2(\por_timer_count_reg[3]_0 ),
        .I3(\por_timer_count[7]_i_1__3_n_0 ),
        .O(\por_timer_count[23]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_3__3 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .O(\por_timer_count[23]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_4__3 
       (.I0(\por_timer_count_reg_n_0_[22] ),
        .O(\por_timer_count[23]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_5__3 
       (.I0(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[23]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_6__3 
       (.I0(\por_timer_count_reg_n_0_[20] ),
        .O(\por_timer_count[23]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_7__3 
       (.I0(\por_timer_count_reg_n_0_[19] ),
        .O(\por_timer_count[23]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_8__3 
       (.I0(\por_timer_count_reg_n_0_[18] ),
        .O(\por_timer_count[23]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_9__3 
       (.I0(\por_timer_count_reg_n_0_[17] ),
        .O(\por_timer_count[23]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[2]_i_1__3 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[2]),
        .O(\por_timer_count[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \por_timer_count[4]_i_1__3 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(por_timer_count0[4]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[4]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_2__3 
       (.I0(\por_timer_count_reg_n_0_[8] ),
        .O(\por_timer_count[5]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_3__3 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .O(\por_timer_count[5]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_4__3 
       (.I0(\por_timer_count_reg_n_0_[6] ),
        .O(\por_timer_count[5]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_5__3 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .O(\por_timer_count[5]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_6__3 
       (.I0(\por_timer_count_reg_n_0_[4] ),
        .O(\por_timer_count[5]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_7__3 
       (.I0(\por_timer_count_reg_n_0_[3] ),
        .O(\por_timer_count[5]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_8__3 
       (.I0(\por_timer_count_reg_n_0_[2] ),
        .O(\por_timer_count[5]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_9__3 
       (.I0(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[5]_i_9__3_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[6]_i_1__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[6]),
        .O(\por_timer_count[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \por_timer_count[7]_i_1__3 
       (.I0(\por_timer_count[7]_i_3__3_n_0 ),
        .I1(\por_timer_count[7]_i_4__3_n_0 ),
        .I2(\por_timer_count_reg_n_0_[0] ),
        .I3(clock_en_reg_n_0),
        .I4(por_timer_start_reg_n_0),
        .I5(p_18_in),
        .O(\por_timer_count[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0300020203030202)) 
    \por_timer_count[7]_i_2__3 
       (.I0(por_timer_count0[7]),
        .I1(\por_timer_count_reg[3]_0 ),
        .I2(Q),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_n_0),
        .I5(\por_timer_count_reg[7]_0 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[7]_i_3__3 
       (.I0(\por_timer_count[7]_i_5__3_n_0 ),
        .I1(\por_timer_count_reg_n_0_[19] ),
        .I2(\por_timer_count_reg_n_0_[16] ),
        .I3(\por_timer_count_reg_n_0_[18] ),
        .I4(\por_timer_count_reg_n_0_[17] ),
        .I5(\por_timer_count[7]_i_6__3_n_0 ),
        .O(\por_timer_count[7]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_4__3 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .I1(\por_timer_count_reg_n_0_[6] ),
        .I2(\por_timer_count_reg_n_0_[2] ),
        .I3(\por_timer_count[7]_i_7__3_n_0 ),
        .O(\por_timer_count[7]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_5__3 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .I1(\por_timer_count_reg_n_0_[20] ),
        .I2(\por_timer_count_reg_n_0_[22] ),
        .I3(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[7]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[7]_i_6__3 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .I1(\por_timer_count_reg_n_0_[10] ),
        .I2(\por_timer_count_reg_n_0_[8] ),
        .I3(\por_timer_count_reg_n_0_[11] ),
        .I4(\por_timer_count[7]_i_8__3_n_0 ),
        .O(\por_timer_count[7]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_7__3 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .I1(\por_timer_count_reg_n_0_[4] ),
        .I2(\por_timer_count_reg_n_0_[3] ),
        .I3(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[7]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_8__3 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .I1(\por_timer_count_reg_n_0_[12] ),
        .I2(\por_timer_count_reg_n_0_[14] ),
        .I3(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[7]_i_8__3_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[8]_i_1__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[8]),
        .O(\por_timer_count[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[9]_i_1__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[9]),
        .O(\por_timer_count[9]_i_1__3_n_0 ));
  FDSE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[0]_i_1__5_n_0 ),
        .Q(\por_timer_count_reg_n_0_[0] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[10]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[10] ),
        .R(1'b0));
  FDSE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[11]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[11] ),
        .S(1'b0));
  FDSE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[12]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[12] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[13]),
        .Q(\por_timer_count_reg_n_0_[13] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[14]),
        .Q(\por_timer_count_reg_n_0_[14] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDSE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[15]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[15] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[16]),
        .Q(\por_timer_count_reg_n_0_[16] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__5 
       (.CI(\por_timer_count_reg[5]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1__5_n_0 ,\por_timer_count_reg[16]_i_1__5_n_1 ,\por_timer_count_reg[16]_i_1__5_n_2 ,\por_timer_count_reg[16]_i_1__5_n_3 ,\por_timer_count_reg[16]_i_1__5_n_4 ,\por_timer_count_reg[16]_i_1__5_n_5 ,\por_timer_count_reg[16]_i_1__5_n_6 ,\por_timer_count_reg[16]_i_1__5_n_7 }),
        .DI({\por_timer_count_reg_n_0_[16] ,\por_timer_count_reg_n_0_[15] ,\por_timer_count_reg_n_0_[14] ,\por_timer_count_reg_n_0_[13] ,\por_timer_count_reg_n_0_[12] ,\por_timer_count_reg_n_0_[11] ,\por_timer_count_reg_n_0_[10] ,\por_timer_count_reg_n_0_[9] }),
        .O(por_timer_count0[16:9]),
        .S({\por_timer_count[16]_i_2__5_n_0 ,\por_timer_count[16]_i_3__5_n_0 ,\por_timer_count[16]_i_4__5_n_0 ,\por_timer_count[16]_i_5__5_n_0 ,\por_timer_count[16]_i_6__5_n_0 ,\por_timer_count[16]_i_7__5_n_0 ,\por_timer_count[16]_i_8__5_n_0 ,\por_timer_count[16]_i_9__5_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[17]),
        .Q(\por_timer_count_reg_n_0_[17] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[18]),
        .Q(\por_timer_count_reg_n_0_[18] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[19]),
        .Q(\por_timer_count_reg_n_0_[19] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDSE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[1]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[1] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[20]),
        .Q(\por_timer_count_reg_n_0_[20] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[21]),
        .Q(\por_timer_count_reg_n_0_[21] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[22]),
        .Q(\por_timer_count_reg_n_0_[22] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[23]),
        .Q(\por_timer_count_reg_n_0_[23] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[23]_i_2__3 
       (.CI(\por_timer_count_reg[16]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[23]_i_2__3_CO_UNCONNECTED [7:6],\por_timer_count_reg[23]_i_2__3_n_2 ,\por_timer_count_reg[23]_i_2__3_n_3 ,\por_timer_count_reg[23]_i_2__3_n_4 ,\por_timer_count_reg[23]_i_2__3_n_5 ,\por_timer_count_reg[23]_i_2__3_n_6 ,\por_timer_count_reg[23]_i_2__3_n_7 }),
        .DI({1'b0,1'b0,\por_timer_count_reg_n_0_[22] ,\por_timer_count_reg_n_0_[21] ,\por_timer_count_reg_n_0_[20] ,\por_timer_count_reg_n_0_[19] ,\por_timer_count_reg_n_0_[18] ,\por_timer_count_reg_n_0_[17] }),
        .O({\NLW_por_timer_count_reg[23]_i_2__3_O_UNCONNECTED [7],por_timer_count0[23:17]}),
        .S({1'b0,\por_timer_count[23]_i_3__3_n_0 ,\por_timer_count[23]_i_4__3_n_0 ,\por_timer_count[23]_i_5__3_n_0 ,\por_timer_count[23]_i_6__3_n_0 ,\por_timer_count[23]_i_7__3_n_0 ,\por_timer_count[23]_i_8__3_n_0 ,\por_timer_count[23]_i_9__3_n_0 }));
  FDSE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[2]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[2] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[3]),
        .Q(\por_timer_count_reg_n_0_[3] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[4]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(por_timer_count0[5]),
        .Q(\por_timer_count_reg_n_0_[5] ),
        .R(\por_timer_count[23]_i_1__3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[5]_i_1__3 
       (.CI(\por_timer_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[5]_i_1__3_n_0 ,\por_timer_count_reg[5]_i_1__3_n_1 ,\por_timer_count_reg[5]_i_1__3_n_2 ,\por_timer_count_reg[5]_i_1__3_n_3 ,\por_timer_count_reg[5]_i_1__3_n_4 ,\por_timer_count_reg[5]_i_1__3_n_5 ,\por_timer_count_reg[5]_i_1__3_n_6 ,\por_timer_count_reg[5]_i_1__3_n_7 }),
        .DI({\por_timer_count_reg_n_0_[8] ,\por_timer_count_reg_n_0_[7] ,\por_timer_count_reg_n_0_[6] ,\por_timer_count_reg_n_0_[5] ,\por_timer_count_reg_n_0_[4] ,\por_timer_count_reg_n_0_[3] ,\por_timer_count_reg_n_0_[2] ,\por_timer_count_reg_n_0_[1] }),
        .O(por_timer_count0[8:1]),
        .S({\por_timer_count[5]_i_2__3_n_0 ,\por_timer_count[5]_i_3__3_n_0 ,\por_timer_count[5]_i_4__3_n_0 ,\por_timer_count[5]_i_5__3_n_0 ,\por_timer_count[5]_i_6__3_n_0 ,\por_timer_count[5]_i_7__3_n_0 ,\por_timer_count[5]_i_8__3_n_0 ,\por_timer_count[5]_i_9__3_n_0 }));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[6]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(p_1_in),
        .Q(\por_timer_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[8]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__3_n_0 ),
        .D(\por_timer_count[9]_i_1__3_n_0 ),
        .Q(\por_timer_count_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF33FFFFFF33FF20)) 
    por_timer_start_i_1__5
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_start_i_2__4_n_0),
        .I2(dac2_drprdy_por),
        .I3(enable_clock_en),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    por_timer_start_i_2__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .O(por_timer_start_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    por_timer_start_i_3__3
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(enable_clock_en));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__5_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_18_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \rdata[15]_i_1__5 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(dac2_drprdy_por),
        .O(\rdata[15]_i_1__5_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [0]),
        .Q(rdata[0]),
        .R(p_18_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [10]),
        .Q(rdata[10]),
        .R(p_18_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [11]),
        .Q(rdata[11]),
        .R(p_18_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [12]),
        .Q(rdata[12]),
        .R(p_18_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [13]),
        .Q(rdata[13]),
        .R(p_18_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [14]),
        .Q(rdata[14]),
        .R(p_18_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [15]),
        .Q(p_0_in),
        .R(p_18_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [1]),
        .Q(rdata[1]),
        .R(p_18_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [2]),
        .Q(rdata[2]),
        .R(p_18_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [3]),
        .Q(rdata[3]),
        .R(p_18_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [4]),
        .Q(rdata[4]),
        .R(p_18_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [5]),
        .Q(rdata[5]),
        .R(p_18_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [6]),
        .Q(rdata[6]),
        .R(p_18_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [7]),
        .Q(rdata[7]),
        .R(p_18_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [8]),
        .Q(rdata[8]),
        .R(p_18_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__5_n_0 ),
        .D(\rdata_reg[15]_0 [9]),
        .Q(rdata[9]),
        .R(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \status[0]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \status[1]_i_1__3 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[2]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    \status[3]_i_1__3 
       (.I0(\status[3]_i_2__3_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[3]_i_2__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\status_reg[3]_1 ),
        .O(\status[3]_i_2__3_n_0 ));
  FDRE \status_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__3_n_0 ),
        .D(\status[0]_i_1__3_n_0 ),
        .Q(\status_reg[3]_0 [0]),
        .R(p_18_in));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__3_n_0 ),
        .D(\status[1]_i_1__3_n_0 ),
        .Q(\status_reg[3]_0 [1]),
        .R(p_18_in));
  FDRE \status_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__3_n_0 ),
        .D(\status[2]_i_1__3_n_0 ),
        .Q(\status_reg[3]_0 [2]),
        .R(p_18_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__3_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(\status_reg[3]_0 [3]),
        .R(p_18_in));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_42
   (p_19_in,
    dac3_drpaddr_por,
    drpen_por,
    drpdi_por,
    drpwe_por,
    \status_reg[3]_0 ,
    dac3_por_req,
    done_reg_0,
    dac3_distr_ok,
    \por_timer_count_reg[3]_0 ,
    Q,
    \por_timer_count_reg[7]_0 ,
    s_axi_aclk,
    \rdata_reg[15]_0 ,
    por_drp_drdy,
    done_reg_1,
    por_timer_start_reg_0,
    por_drp_arb_gnt,
    \status_reg[3]_1 );
  output p_19_in;
  output [0:0]dac3_drpaddr_por;
  output drpen_por;
  output [15:0]drpdi_por;
  output drpwe_por;
  output [3:0]\status_reg[3]_0 ;
  output dac3_por_req;
  output done_reg_0;
  output dac3_distr_ok;
  input \por_timer_count_reg[3]_0 ;
  input [0:0]Q;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input s_axi_aclk;
  input [15:0]\rdata_reg[15]_0 ;
  input por_drp_drdy;
  input done_reg_1;
  input [0:0]por_timer_start_reg_0;
  input por_drp_arb_gnt;
  input [0:0]\status_reg[3]_1 ;

  wire \FSM_onehot_por_sm_state[11]_i_3__4_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__4_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_5__4_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_6__4_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_7__4_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__4_n_0 ;
  wire \FSM_onehot_por_sm_state[3]_i_1__4_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__4_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_2__4_n_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire \clock_en_count[5]_i_1__6_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__6_n_0;
  wire clock_en_i_2__6_n_0;
  wire clock_en_reg_n_0;
  wire dac3_distr_ok;
  wire [0:0]dac3_drpaddr_por;
  wire dac3_por_req;
  wire distr_ok_i_1__4_n_0;
  wire done_i_1__8_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__5_n_0 ;
  wire [15:0]drpdi_por;
  wire \drpdi_por[12]_i_1__4_n_0 ;
  wire \drpdi_por[13]_i_1__4_n_0 ;
  wire \drpdi_por[14]_i_1__4_n_0 ;
  wire \drpdi_por[15]_i_1__4_n_0 ;
  wire \drpdi_por[2]_i_1__4_n_0 ;
  wire \drpdi_por[3]_i_1__4_n_0 ;
  wire \drpdi_por[4]_i_1__4_n_0 ;
  wire drpen_por;
  wire drpen_por_i_1__4_n_0;
  wire drpen_por_i_2__4_n_0;
  wire drpwe_por;
  wire enable_clock_en;
  wire enable_clock_en_i_1__6_n_0;
  wire enable_clock_en_reg_n_0;
  wire [1:0]fsm_cycle;
  wire \fsm_cycle[1]_i_1__4_n_0 ;
  wire \fsm_cycle_reg_n_0_[0] ;
  wire \fsm_cycle_reg_n_0_[1] ;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_19_in;
  wire [7:7]p_1_in;
  wire por_drp_arb_gnt;
  wire por_drp_drdy;
  wire por_gnt_r;
  wire por_req_i_1__6_n_0;
  wire por_sm_state;
  wire [23:1]por_timer_count0;
  wire \por_timer_count[0]_i_1__6_n_0 ;
  wire \por_timer_count[10]_i_1__4_n_0 ;
  wire \por_timer_count[11]_i_1__4_n_0 ;
  wire \por_timer_count[12]_i_1__4_n_0 ;
  wire \por_timer_count[15]_i_1__4_n_0 ;
  wire \por_timer_count[16]_i_2__6_n_0 ;
  wire \por_timer_count[16]_i_3__6_n_0 ;
  wire \por_timer_count[16]_i_4__6_n_0 ;
  wire \por_timer_count[16]_i_5__6_n_0 ;
  wire \por_timer_count[16]_i_6__6_n_0 ;
  wire \por_timer_count[16]_i_7__6_n_0 ;
  wire \por_timer_count[16]_i_8__6_n_0 ;
  wire \por_timer_count[16]_i_9__6_n_0 ;
  wire \por_timer_count[1]_i_1__4_n_0 ;
  wire \por_timer_count[23]_i_1__4_n_0 ;
  wire \por_timer_count[23]_i_3__4_n_0 ;
  wire \por_timer_count[23]_i_4__4_n_0 ;
  wire \por_timer_count[23]_i_5__4_n_0 ;
  wire \por_timer_count[23]_i_6__4_n_0 ;
  wire \por_timer_count[23]_i_7__4_n_0 ;
  wire \por_timer_count[23]_i_8__4_n_0 ;
  wire \por_timer_count[23]_i_9__4_n_0 ;
  wire \por_timer_count[2]_i_1__4_n_0 ;
  wire \por_timer_count[4]_i_1__4_n_0 ;
  wire \por_timer_count[5]_i_2__4_n_0 ;
  wire \por_timer_count[5]_i_3__4_n_0 ;
  wire \por_timer_count[5]_i_4__4_n_0 ;
  wire \por_timer_count[5]_i_5__4_n_0 ;
  wire \por_timer_count[5]_i_6__4_n_0 ;
  wire \por_timer_count[5]_i_7__4_n_0 ;
  wire \por_timer_count[5]_i_8__4_n_0 ;
  wire \por_timer_count[5]_i_9__4_n_0 ;
  wire \por_timer_count[6]_i_1__4_n_0 ;
  wire \por_timer_count[7]_i_1__4_n_0 ;
  wire \por_timer_count[7]_i_3__4_n_0 ;
  wire \por_timer_count[7]_i_4__4_n_0 ;
  wire \por_timer_count[7]_i_5__4_n_0 ;
  wire \por_timer_count[7]_i_6__4_n_0 ;
  wire \por_timer_count[7]_i_7__4_n_0 ;
  wire \por_timer_count[7]_i_8__4_n_0 ;
  wire \por_timer_count[8]_i_1__4_n_0 ;
  wire \por_timer_count[9]_i_1__4_n_0 ;
  wire \por_timer_count_reg[16]_i_1__6_n_0 ;
  wire \por_timer_count_reg[16]_i_1__6_n_1 ;
  wire \por_timer_count_reg[16]_i_1__6_n_2 ;
  wire \por_timer_count_reg[16]_i_1__6_n_3 ;
  wire \por_timer_count_reg[16]_i_1__6_n_4 ;
  wire \por_timer_count_reg[16]_i_1__6_n_5 ;
  wire \por_timer_count_reg[16]_i_1__6_n_6 ;
  wire \por_timer_count_reg[16]_i_1__6_n_7 ;
  wire \por_timer_count_reg[23]_i_2__4_n_2 ;
  wire \por_timer_count_reg[23]_i_2__4_n_3 ;
  wire \por_timer_count_reg[23]_i_2__4_n_4 ;
  wire \por_timer_count_reg[23]_i_2__4_n_5 ;
  wire \por_timer_count_reg[23]_i_2__4_n_6 ;
  wire \por_timer_count_reg[23]_i_2__4_n_7 ;
  wire \por_timer_count_reg[3]_0 ;
  wire \por_timer_count_reg[5]_i_1__4_n_0 ;
  wire \por_timer_count_reg[5]_i_1__4_n_1 ;
  wire \por_timer_count_reg[5]_i_1__4_n_2 ;
  wire \por_timer_count_reg[5]_i_1__4_n_3 ;
  wire \por_timer_count_reg[5]_i_1__4_n_4 ;
  wire \por_timer_count_reg[5]_i_1__4_n_5 ;
  wire \por_timer_count_reg[5]_i_1__4_n_6 ;
  wire \por_timer_count_reg[5]_i_1__4_n_7 ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg_n_0_[0] ;
  wire \por_timer_count_reg_n_0_[10] ;
  wire \por_timer_count_reg_n_0_[11] ;
  wire \por_timer_count_reg_n_0_[12] ;
  wire \por_timer_count_reg_n_0_[13] ;
  wire \por_timer_count_reg_n_0_[14] ;
  wire \por_timer_count_reg_n_0_[15] ;
  wire \por_timer_count_reg_n_0_[16] ;
  wire \por_timer_count_reg_n_0_[17] ;
  wire \por_timer_count_reg_n_0_[18] ;
  wire \por_timer_count_reg_n_0_[19] ;
  wire \por_timer_count_reg_n_0_[1] ;
  wire \por_timer_count_reg_n_0_[20] ;
  wire \por_timer_count_reg_n_0_[21] ;
  wire \por_timer_count_reg_n_0_[22] ;
  wire \por_timer_count_reg_n_0_[23] ;
  wire \por_timer_count_reg_n_0_[2] ;
  wire \por_timer_count_reg_n_0_[3] ;
  wire \por_timer_count_reg_n_0_[4] ;
  wire \por_timer_count_reg_n_0_[5] ;
  wire \por_timer_count_reg_n_0_[6] ;
  wire \por_timer_count_reg_n_0_[7] ;
  wire \por_timer_count_reg_n_0_[8] ;
  wire \por_timer_count_reg_n_0_[9] ;
  wire por_timer_start_i_1__6_n_0;
  wire por_timer_start_i_2__5_n_0;
  wire [0:0]por_timer_start_reg_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__6_n_0 ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[0]_i_1__4_n_0 ;
  wire \status[1]_i_1__4_n_0 ;
  wire \status[2]_i_1__4_n_0 ;
  wire \status[3]_i_1__4_n_0 ;
  wire \status[3]_i_2__4_n_0 ;
  wire [3:0]\status_reg[3]_0 ;
  wire [0:0]\status_reg[3]_1 ;
  wire [7:6]\NLW_por_timer_count_reg[23]_i_2__4_CO_UNCONNECTED ;
  wire [7:7]\NLW_por_timer_count_reg[23]_i_2__4_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_por_sm_state[11]_i_1__4 
       (.I0(Q),
        .I1(\por_timer_count_reg[3]_0 ),
        .O(p_19_in));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_2__4 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__4_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_5__4_n_0 ),
        .I2(\FSM_onehot_por_sm_state[11]_i_6__4_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(por_drp_drdy),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \FSM_onehot_por_sm_state[11]_i_3__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(por_timer_start_reg_0),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_4__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[7]_i_4__4_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(\por_timer_count_reg_n_0_[0] ),
        .I5(\por_timer_count[7]_i_3__4_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_5__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(p_0_in),
        .I2(done_reg_1),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state[11]_i_7__4_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_por_sm_state[11]_i_6__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_por_sm_state[11]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_7__4 
       (.I0(por_gnt_r),
        .I1(por_drp_arb_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(\status_reg[3]_1 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hAEEAAAAA)) 
    \FSM_onehot_por_sm_state[3]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_0),
        .O(\FSM_onehot_por_sm_state[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_por_sm_state[4]_i_1__4 
       (.I0(por_timer_start_reg_0),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_por_sm_state[4]_i_2__4_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_por_sm_state[4]_i_2__4 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[4]_i_2__4_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[11]_i_3__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[3]_i_1__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_19_in));
  (* FSM_ENCODED_STATES = "wait_for_timer:000000001000,request_drp:000000010000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__6 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__6 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__6 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__6 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__6 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__6 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__6 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__6_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__6_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__6_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__6_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__6_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__6
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_19_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__6_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__6
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__6_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__6_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FFFF80000000)) 
    distr_ok_i_1__4
       (.I0(por_drp_drdy),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(dac3_distr_ok),
        .O(distr_ok_i_1__4_n_0));
  FDRE distr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(distr_ok_i_1__4_n_0),
        .Q(dac3_distr_ok),
        .R(p_19_in));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__8
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__8_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__8_n_0),
        .Q(done_reg_0),
        .R(p_19_in));
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__5 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(dac3_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__5_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__5_n_0 ),
        .Q(dac3_drpaddr_por),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[12]_i_1__4 
       (.I0(rdata[12]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \drpdi_por[13]_i_1__4 
       (.I0(rdata[13]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(p_0_in),
        .O(\drpdi_por[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h00F0FEFE)) 
    \drpdi_por[14]_i_1__4 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(rdata[14]),
        .I3(por_timer_start_reg_0),
        .I4(p_0_in),
        .O(\drpdi_por[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__4 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h00EAAA2A)) 
    \drpdi_por[2]_i_1__4 
       (.I0(rdata[2]),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(por_timer_start_reg_0),
        .O(\drpdi_por[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[3]_i_1__4 
       (.I0(rdata[3]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h328A)) 
    \drpdi_por[4]_i_1__4 
       (.I0(rdata[4]),
        .I1(p_0_in),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .I3(por_timer_start_reg_0),
        .O(\drpdi_por[4]_i_1__4_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(drpdi_por[0]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(drpdi_por[10]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(drpdi_por[11]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[12]_i_1__4_n_0 ),
        .Q(drpdi_por[12]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[13]_i_1__4_n_0 ),
        .Q(drpdi_por[13]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[14]_i_1__4_n_0 ),
        .Q(drpdi_por[14]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__4_n_0 ),
        .Q(drpdi_por[15]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(drpdi_por[1]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[2]_i_1__4_n_0 ),
        .Q(drpdi_por[2]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[3]_i_1__4_n_0 ),
        .Q(drpdi_por[3]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[4]_i_1__4_n_0 ),
        .Q(drpdi_por[4]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(drpdi_por[5]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(drpdi_por[6]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(drpdi_por[7]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(drpdi_por[8]),
        .R(p_19_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(drpdi_por[9]),
        .R(p_19_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(drpen_por_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__4_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__4_n_0),
        .D(drpen_por_i_2__4_n_0),
        .Q(drpen_por),
        .R(p_19_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__4_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(drpwe_por),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__6
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_4__4_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__6_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__6_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fsm_cycle[0]_i_1__4 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_timer_start_reg_0),
        .O(fsm_cycle[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \fsm_cycle[1]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_drp_drdy),
        .O(\fsm_cycle[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \fsm_cycle[1]_i_2__4 
       (.I0(por_timer_start_reg_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .O(fsm_cycle[1]));
  FDRE \fsm_cycle_reg[0] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__4_n_0 ),
        .D(fsm_cycle[0]),
        .Q(\fsm_cycle_reg_n_0_[0] ),
        .R(p_19_in));
  FDRE \fsm_cycle_reg[1] 
       (.C(s_axi_aclk),
        .CE(\fsm_cycle[1]_i_1__4_n_0 ),
        .D(fsm_cycle[1]),
        .Q(\fsm_cycle_reg_n_0_[1] ),
        .R(p_19_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt),
        .Q(por_gnt_r),
        .R(p_19_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__6
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(por_drp_drdy),
        .I3(dac3_por_req),
        .O(por_req_i_1__6_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__6_n_0),
        .Q(dac3_por_req),
        .R(p_19_in));
  LUT6 #(
    .INIT(64'h0000010000110111)) 
    \por_timer_count[0]_i_1__6 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(\por_timer_count_reg_n_0_[0] ),
        .O(\por_timer_count[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[10]_i_1__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[10]),
        .O(\por_timer_count[10]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[11]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[11]),
        .O(\por_timer_count[11]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[12]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[12]),
        .O(\por_timer_count[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[15]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[15]),
        .O(\por_timer_count[15]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_2__6 
       (.I0(\por_timer_count_reg_n_0_[16] ),
        .O(\por_timer_count[16]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_3__6 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .O(\por_timer_count[16]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_4__6 
       (.I0(\por_timer_count_reg_n_0_[14] ),
        .O(\por_timer_count[16]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_5__6 
       (.I0(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[16]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_6__6 
       (.I0(\por_timer_count_reg_n_0_[12] ),
        .O(\por_timer_count[16]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_7__6 
       (.I0(\por_timer_count_reg_n_0_[11] ),
        .O(\por_timer_count[16]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_8__6 
       (.I0(\por_timer_count_reg_n_0_[10] ),
        .O(\por_timer_count[16]_i_8__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_9__6 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .O(\por_timer_count[16]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[1]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[1]),
        .O(\por_timer_count[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \por_timer_count[23]_i_1__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(Q),
        .I2(\por_timer_count_reg[3]_0 ),
        .I3(\por_timer_count[7]_i_1__4_n_0 ),
        .O(\por_timer_count[23]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_3__4 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .O(\por_timer_count[23]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_4__4 
       (.I0(\por_timer_count_reg_n_0_[22] ),
        .O(\por_timer_count[23]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_5__4 
       (.I0(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[23]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_6__4 
       (.I0(\por_timer_count_reg_n_0_[20] ),
        .O(\por_timer_count[23]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_7__4 
       (.I0(\por_timer_count_reg_n_0_[19] ),
        .O(\por_timer_count[23]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_8__4 
       (.I0(\por_timer_count_reg_n_0_[18] ),
        .O(\por_timer_count[23]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[23]_i_9__4 
       (.I0(\por_timer_count_reg_n_0_[17] ),
        .O(\por_timer_count[23]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h0011011100000100)) 
    \por_timer_count[2]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(\por_timer_count_reg[7]_0 ),
        .I3(por_timer_start_reg_n_0),
        .I4(\fsm_cycle_reg_n_0_[1] ),
        .I5(por_timer_count0[2]),
        .O(\por_timer_count[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \por_timer_count[4]_i_1__4 
       (.I0(\por_timer_count_reg[3]_0 ),
        .I1(Q),
        .I2(por_timer_count0[4]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[4]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_2__4 
       (.I0(\por_timer_count_reg_n_0_[8] ),
        .O(\por_timer_count[5]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_3__4 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .O(\por_timer_count[5]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_4__4 
       (.I0(\por_timer_count_reg_n_0_[6] ),
        .O(\por_timer_count[5]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_5__4 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .O(\por_timer_count[5]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_6__4 
       (.I0(\por_timer_count_reg_n_0_[4] ),
        .O(\por_timer_count[5]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_7__4 
       (.I0(\por_timer_count_reg_n_0_[3] ),
        .O(\por_timer_count[5]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_8__4 
       (.I0(\por_timer_count_reg_n_0_[2] ),
        .O(\por_timer_count[5]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[5]_i_9__4 
       (.I0(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[5]_i_9__4_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[6]_i_1__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[6]),
        .O(\por_timer_count[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \por_timer_count[7]_i_1__4 
       (.I0(\por_timer_count[7]_i_3__4_n_0 ),
        .I1(\por_timer_count[7]_i_4__4_n_0 ),
        .I2(\por_timer_count_reg_n_0_[0] ),
        .I3(clock_en_reg_n_0),
        .I4(por_timer_start_reg_n_0),
        .I5(p_19_in),
        .O(\por_timer_count[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0300020203030202)) 
    \por_timer_count[7]_i_2__4 
       (.I0(por_timer_count0[7]),
        .I1(\por_timer_count_reg[3]_0 ),
        .I2(Q),
        .I3(\fsm_cycle_reg_n_0_[1] ),
        .I4(por_timer_start_reg_n_0),
        .I5(\por_timer_count_reg[7]_0 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[7]_i_3__4 
       (.I0(\por_timer_count[7]_i_5__4_n_0 ),
        .I1(\por_timer_count_reg_n_0_[19] ),
        .I2(\por_timer_count_reg_n_0_[16] ),
        .I3(\por_timer_count_reg_n_0_[18] ),
        .I4(\por_timer_count_reg_n_0_[17] ),
        .I5(\por_timer_count[7]_i_6__4_n_0 ),
        .O(\por_timer_count[7]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_4__4 
       (.I0(\por_timer_count_reg_n_0_[5] ),
        .I1(\por_timer_count_reg_n_0_[6] ),
        .I2(\por_timer_count_reg_n_0_[2] ),
        .I3(\por_timer_count[7]_i_7__4_n_0 ),
        .O(\por_timer_count[7]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_5__4 
       (.I0(\por_timer_count_reg_n_0_[23] ),
        .I1(\por_timer_count_reg_n_0_[20] ),
        .I2(\por_timer_count_reg_n_0_[22] ),
        .I3(\por_timer_count_reg_n_0_[21] ),
        .O(\por_timer_count[7]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[7]_i_6__4 
       (.I0(\por_timer_count_reg_n_0_[9] ),
        .I1(\por_timer_count_reg_n_0_[10] ),
        .I2(\por_timer_count_reg_n_0_[8] ),
        .I3(\por_timer_count_reg_n_0_[11] ),
        .I4(\por_timer_count[7]_i_8__4_n_0 ),
        .O(\por_timer_count[7]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_7__4 
       (.I0(\por_timer_count_reg_n_0_[7] ),
        .I1(\por_timer_count_reg_n_0_[4] ),
        .I2(\por_timer_count_reg_n_0_[3] ),
        .I3(\por_timer_count_reg_n_0_[1] ),
        .O(\por_timer_count[7]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[7]_i_8__4 
       (.I0(\por_timer_count_reg_n_0_[15] ),
        .I1(\por_timer_count_reg_n_0_[12] ),
        .I2(\por_timer_count_reg_n_0_[14] ),
        .I3(\por_timer_count_reg_n_0_[13] ),
        .O(\por_timer_count[7]_i_8__4_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[8]_i_1__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[8]),
        .O(\por_timer_count[8]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h000D0008)) 
    \por_timer_count[9]_i_1__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(Q),
        .I3(\por_timer_count_reg[3]_0 ),
        .I4(por_timer_count0[9]),
        .O(\por_timer_count[9]_i_1__4_n_0 ));
  FDSE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[0]_i_1__6_n_0 ),
        .Q(\por_timer_count_reg_n_0_[0] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[10]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[10] ),
        .R(1'b0));
  FDSE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[11]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[11] ),
        .S(1'b0));
  FDSE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[12]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[12] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[13]),
        .Q(\por_timer_count_reg_n_0_[13] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[14]),
        .Q(\por_timer_count_reg_n_0_[14] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDSE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[15]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[15] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[16]),
        .Q(\por_timer_count_reg_n_0_[16] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__6 
       (.CI(\por_timer_count_reg[5]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[16]_i_1__6_n_0 ,\por_timer_count_reg[16]_i_1__6_n_1 ,\por_timer_count_reg[16]_i_1__6_n_2 ,\por_timer_count_reg[16]_i_1__6_n_3 ,\por_timer_count_reg[16]_i_1__6_n_4 ,\por_timer_count_reg[16]_i_1__6_n_5 ,\por_timer_count_reg[16]_i_1__6_n_6 ,\por_timer_count_reg[16]_i_1__6_n_7 }),
        .DI({\por_timer_count_reg_n_0_[16] ,\por_timer_count_reg_n_0_[15] ,\por_timer_count_reg_n_0_[14] ,\por_timer_count_reg_n_0_[13] ,\por_timer_count_reg_n_0_[12] ,\por_timer_count_reg_n_0_[11] ,\por_timer_count_reg_n_0_[10] ,\por_timer_count_reg_n_0_[9] }),
        .O(por_timer_count0[16:9]),
        .S({\por_timer_count[16]_i_2__6_n_0 ,\por_timer_count[16]_i_3__6_n_0 ,\por_timer_count[16]_i_4__6_n_0 ,\por_timer_count[16]_i_5__6_n_0 ,\por_timer_count[16]_i_6__6_n_0 ,\por_timer_count[16]_i_7__6_n_0 ,\por_timer_count[16]_i_8__6_n_0 ,\por_timer_count[16]_i_9__6_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[17]),
        .Q(\por_timer_count_reg_n_0_[17] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[18]),
        .Q(\por_timer_count_reg_n_0_[18] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[19]),
        .Q(\por_timer_count_reg_n_0_[19] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDSE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[1]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[1] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[20]),
        .Q(\por_timer_count_reg_n_0_[20] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[21]),
        .Q(\por_timer_count_reg_n_0_[21] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[22]),
        .Q(\por_timer_count_reg_n_0_[22] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[23]),
        .Q(\por_timer_count_reg_n_0_[23] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[23]_i_2__4 
       (.CI(\por_timer_count_reg[16]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[23]_i_2__4_CO_UNCONNECTED [7:6],\por_timer_count_reg[23]_i_2__4_n_2 ,\por_timer_count_reg[23]_i_2__4_n_3 ,\por_timer_count_reg[23]_i_2__4_n_4 ,\por_timer_count_reg[23]_i_2__4_n_5 ,\por_timer_count_reg[23]_i_2__4_n_6 ,\por_timer_count_reg[23]_i_2__4_n_7 }),
        .DI({1'b0,1'b0,\por_timer_count_reg_n_0_[22] ,\por_timer_count_reg_n_0_[21] ,\por_timer_count_reg_n_0_[20] ,\por_timer_count_reg_n_0_[19] ,\por_timer_count_reg_n_0_[18] ,\por_timer_count_reg_n_0_[17] }),
        .O({\NLW_por_timer_count_reg[23]_i_2__4_O_UNCONNECTED [7],por_timer_count0[23:17]}),
        .S({1'b0,\por_timer_count[23]_i_3__4_n_0 ,\por_timer_count[23]_i_4__4_n_0 ,\por_timer_count[23]_i_5__4_n_0 ,\por_timer_count[23]_i_6__4_n_0 ,\por_timer_count[23]_i_7__4_n_0 ,\por_timer_count[23]_i_8__4_n_0 ,\por_timer_count[23]_i_9__4_n_0 }));
  FDSE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[2]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[2] ),
        .S(1'b0));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[3]),
        .Q(\por_timer_count_reg_n_0_[3] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[4]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(por_timer_count0[5]),
        .Q(\por_timer_count_reg_n_0_[5] ),
        .R(\por_timer_count[23]_i_1__4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \por_timer_count_reg[5]_i_1__4 
       (.CI(\por_timer_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[5]_i_1__4_n_0 ,\por_timer_count_reg[5]_i_1__4_n_1 ,\por_timer_count_reg[5]_i_1__4_n_2 ,\por_timer_count_reg[5]_i_1__4_n_3 ,\por_timer_count_reg[5]_i_1__4_n_4 ,\por_timer_count_reg[5]_i_1__4_n_5 ,\por_timer_count_reg[5]_i_1__4_n_6 ,\por_timer_count_reg[5]_i_1__4_n_7 }),
        .DI({\por_timer_count_reg_n_0_[8] ,\por_timer_count_reg_n_0_[7] ,\por_timer_count_reg_n_0_[6] ,\por_timer_count_reg_n_0_[5] ,\por_timer_count_reg_n_0_[4] ,\por_timer_count_reg_n_0_[3] ,\por_timer_count_reg_n_0_[2] ,\por_timer_count_reg_n_0_[1] }),
        .O(por_timer_count0[8:1]),
        .S({\por_timer_count[5]_i_2__4_n_0 ,\por_timer_count[5]_i_3__4_n_0 ,\por_timer_count[5]_i_4__4_n_0 ,\por_timer_count[5]_i_5__4_n_0 ,\por_timer_count[5]_i_6__4_n_0 ,\por_timer_count[5]_i_7__4_n_0 ,\por_timer_count[5]_i_8__4_n_0 ,\por_timer_count[5]_i_9__4_n_0 }));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[6]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(p_1_in),
        .Q(\por_timer_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[8]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[7]_i_1__4_n_0 ),
        .D(\por_timer_count[9]_i_1__4_n_0 ),
        .Q(\por_timer_count_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF33FFFFFF33FF20)) 
    por_timer_start_i_1__6
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_start_i_2__5_n_0),
        .I2(por_drp_drdy),
        .I3(enable_clock_en),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    por_timer_start_i_2__5
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I1(\fsm_cycle_reg_n_0_[0] ),
        .I2(\fsm_cycle_reg_n_0_[1] ),
        .O(por_timer_start_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    por_timer_start_i_3__4
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(enable_clock_en));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__6_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_19_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \rdata[15]_i_1__6 
       (.I0(\fsm_cycle_reg_n_0_[0] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(por_drp_drdy),
        .O(\rdata[15]_i_1__6_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [0]),
        .Q(rdata[0]),
        .R(p_19_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [10]),
        .Q(rdata[10]),
        .R(p_19_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [11]),
        .Q(rdata[11]),
        .R(p_19_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [12]),
        .Q(rdata[12]),
        .R(p_19_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [13]),
        .Q(rdata[13]),
        .R(p_19_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [14]),
        .Q(rdata[14]),
        .R(p_19_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [15]),
        .Q(p_0_in),
        .R(p_19_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [1]),
        .Q(rdata[1]),
        .R(p_19_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [2]),
        .Q(rdata[2]),
        .R(p_19_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [3]),
        .Q(rdata[3]),
        .R(p_19_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [4]),
        .Q(rdata[4]),
        .R(p_19_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [5]),
        .Q(rdata[5]),
        .R(p_19_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [6]),
        .Q(rdata[6]),
        .R(p_19_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [7]),
        .Q(rdata[7]),
        .R(p_19_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [8]),
        .Q(rdata[8]),
        .R(p_19_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__6_n_0 ),
        .D(\rdata_reg[15]_0 [9]),
        .Q(rdata[9]),
        .R(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \status[0]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\fsm_cycle_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \status[1]_i_1__4 
       (.I0(\fsm_cycle_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[2]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I1(\fsm_cycle_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(\status[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    \status[3]_i_1__4 
       (.I0(\status[3]_i_2__4_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \status[3]_i_2__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\status_reg[3]_1 ),
        .O(\status[3]_i_2__4_n_0 ));
  FDRE \status_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__4_n_0 ),
        .D(\status[0]_i_1__4_n_0 ),
        .Q(\status_reg[3]_0 [0]),
        .R(p_19_in));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__4_n_0 ),
        .D(\status[1]_i_1__4_n_0 ),
        .Q(\status_reg[3]_0 [1]),
        .R(p_19_in));
  FDRE \status_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__4_n_0 ),
        .D(\status[2]_i_1__4_n_0 ),
        .Q(\status_reg[3]_0 [2]),
        .R(p_19_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_1__4_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(\status_reg[3]_0 [3]),
        .R(p_19_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_top
   (por_req_reg,
    user_drp_drdy_reg,
    user_drp_drdy_reg_0,
    adc0_done_reg_0,
    \mem_data_adc0_reg[29]_0 ,
    \mem_data_adc0_reg[32]_0 ,
    \mem_data_adc0_reg[31]_0 ,
    \mem_data_adc0_reg[30]_0 ,
    \mem_data_adc0_reg[29]_1 ,
    \FSM_sequential_fsm_cs_reg[2] ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    Q,
    \FSM_sequential_fsm_cs_reg[1] ,
    drp_req_adc0_reg,
    DI,
    DADDR,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \drpaddr_por_reg[10] ,
    CONTROL_COMMON,
    \syncstages_ff_reg[3] ,
    \syncstages_ff_reg[3]_0 ,
    \mem_data_dac0_reg[31]_0 ,
    \mem_data_dac0_reg[29]_0 ,
    \mem_data_dac0_reg[30]_0 ,
    \mem_data_dac0_reg[32]_0 ,
    CONTROL_ADC1,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    user_drp_drdy,
    \FSM_sequential_fsm_cs_reg[2]_5 ,
    user_drp_drdy_reg_1,
    access_type_reg,
    \FSM_sequential_fsm_cs_reg[2]_6 ,
    user_drp_drdy_reg_2,
    \FSM_sequential_fsm_cs_reg[2]_7 ,
    user_drp_drdy_reg_3,
    \FSM_sequential_fsm_cs_reg[2]_8 ,
    user_drp_drdy_reg_4,
    \FSM_sequential_fsm_cs_reg[2]_9 ,
    user_drp_drdy_reg_5,
    access_type_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_10 ,
    user_drp_drdy_reg_6,
    user_drp_drdy_reg_7,
    sm_reset_pulse0,
    sm_reset_pulse0_0,
    done_reg,
    \drp_addr_reg[1] ,
    adc0_sm_reset_i,
    \adc0_end_stage_reg[3] ,
    dac0_sm_reset_i,
    dac0_done_i,
    user_drp_drdy_reg_8,
    \FSM_sequential_fsm_cs_reg[0] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    \FSM_sequential_fsm_cs_reg[0]_4 ,
    status,
    done_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_11 ,
    drpwe_por_reg,
    \drp_di_reg[15] ,
    \drp_addr_reg[10] ,
    \status_reg[3] ,
    done_reg_1,
    \FSM_sequential_fsm_cs_reg[2]_12 ,
    drpwe_por_reg_0,
    \drp_di_reg[15]_0 ,
    \drp_addr_reg[10]_0 ,
    \status_reg[3]_0 ,
    done_reg_2,
    \FSM_sequential_fsm_cs_reg[2]_13 ,
    drpwe_por_reg_1,
    \drp_addr_reg[10]_1 ,
    \drp_di_reg[15]_1 ,
    \status_reg[3]_1 ,
    done_reg_3,
    \FSM_sequential_fsm_cs_reg[2]_14 ,
    drpwe_por_reg_2,
    \drp_addr_reg[10]_2 ,
    \drp_di_reg[15]_2 ,
    \status_reg[3]_2 ,
    done_reg_4,
    \FSM_sequential_fsm_cs_reg[2]_15 ,
    drpwe_por_reg_3,
    \drp_di_reg[15]_3 ,
    \drp_addr_reg[10]_3 ,
    \status_reg[3]_3 ,
    done_reg_5,
    \FSM_sequential_fsm_cs_reg[2]_16 ,
    drpwe_por_reg_4,
    \drp_addr_reg[10]_4 ,
    \drp_di_reg[15]_4 ,
    src_in,
    s_axi_aclk,
    \syncstages_ff_reg[0] ,
    \syncstages_ff_reg[0]_0 ,
    \syncstages_ff_reg[0]_1 ,
    dest_out,
    power_ok_r_reg,
    D,
    pll_ok_r_reg,
    rx0_u_adc,
    clocks_ok_r_reg,
    wait_event_i_3,
    \por_timer_start_val_reg[19] ,
    \por_timer_start_val_reg[31] ,
    adc0_done_i_reg,
    \por_timer_start_val[26]_i_3 ,
    \por_timer_start_val_reg[25] ,
    \por_timer_start_val[26]_i_3_0 ,
    \por_timer_start_val[26]_i_3_1 ,
    \por_timer_start_val[26]_i_3_2 ,
    \FSM_sequential_fsm_cs[0]_i_2 ,
    bank10_write,
    \FSM_sequential_fsm_cs_reg[2]_17 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    adc0_drp_req,
    bank10_read,
    \adc0_pll_divider0_reg[15]_0 ,
    tx3_u_dac,
    tile_config_drp_drdy_reg,
    bank2_write,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req_reg,
    dac0_drp_req,
    \FSM_sequential_fsm_cs_reg[2]_18 ,
    user_drp_drdy_reg_9,
    p_1_out,
    adc0_powerup_state_irq,
    powerup_state_r_reg,
    dac0_powerup_state_irq,
    adc00_cal_freeze_reg,
    read_ack_tog_r,
    read_ack_tog,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[2]_1 ,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2]_2 ,
    drp_RdAck_r_reg_0,
    \FSM_onehot_state_reg[2]_3 ,
    \FSM_onehot_state_reg[2]_4 ,
    drp_RdAck_r_reg_1,
    \FSM_onehot_state_reg[2]_5 ,
    drp_RdAck_r_reg_2,
    sm_reset_r,
    power_ok_r_reg_0,
    sm_reset_r_1,
    \por_timer_count_reg[7] ,
    \por_timer_count_reg[7]_0 ,
    \por_timer_count_reg[7]_1 ,
    clocks_ok_r_i_4,
    clocks_ok_r_reg_0,
    clocks_ok_r_reg_1,
    \tc_enable_reg[1]_0 ,
    \tc_enable_reg[1]_1 ,
    \tc_enable_reg[2]_0 ,
    \tc_enable_reg[2]_1 ,
    \tc_enable_reg[3]_0 ,
    \tc_enable_reg[3]_1 ,
    p_52_in,
    \tc_enable_reg[6]_0 ,
    \tc_enable_reg[6]_1 ,
    \tc_enable_reg[7]_0 ,
    \tc_enable_reg[7]_1 ,
    por_timer_start_reg,
    por_timer_start_reg_0,
    por_timer_start_reg_1,
    clocks_ok_r_i_10__0_0,
    clocks_ok_r_i_10__0_1,
    clocks_ok_r_i_10__0_2,
    \adc0_end_stage_r_reg[0]_0 ,
    por_sm_reset,
    adc1_restart_pending_reg_0,
    adc2_restart_pending_reg_0,
    adc3_restart_pending_reg_0,
    \dac0_end_stage_r_reg[0]_0 ,
    dac1_restart_pending_reg_0,
    dac2_restart_pending_reg_0,
    dac3_restart_pending_reg_0,
    p_47_in,
    \dac0_start_stage_r_reg[3]_0 ,
    \dac0_end_stage_r_reg[3]_0 ,
    adc0_done_i_reg_0,
    dac0_fifo_disable,
    dac0_done_i_reg,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4,
    drp_RdAck_r_reg_5,
    drp_RdAck_r_reg_6,
    \por_timer_start_val[26]_i_2 ,
    \por_timer_count_reg[0] ,
    \rdata_reg[15] ,
    done_reg_6,
    adc1_drp_we,
    bank12_write,
    adc1_drp_req,
    por_drp_drdy_reg,
    \por_timer_count_reg[0]_0 ,
    \rdata_reg[15]_0 ,
    done_reg_7,
    adc2_drp_req,
    adc2_drp_we,
    bank14_write,
    por_drp_drdy_reg_0,
    \por_timer_count_reg[0]_1 ,
    \rdata_reg[15]_1 ,
    done_reg_8,
    adc3_drp_req,
    adc3_drp_we,
    bank16_write,
    por_drp_drdy_reg_1,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    done_reg_9,
    dac1_drp_we,
    bank4_write,
    dac1_drp_req,
    por_drp_drdy_reg_2,
    \rdata_reg[15]_4 ,
    done_reg_10,
    dac2_drp_req,
    dac2_drp_we,
    bank6_write,
    por_drp_drdy_reg_3,
    \rdata_reg[15]_5 ,
    done_reg_11,
    dac3_drp_req,
    dac3_drp_we,
    bank8_write,
    por_drp_drdy_reg_4,
    pll_ok_r_reg_0,
    \por_timer_start_val_reg[2] );
  output por_req_reg;
  output user_drp_drdy_reg;
  output user_drp_drdy_reg_0;
  output adc0_done_reg_0;
  output \mem_data_adc0_reg[29]_0 ;
  output \mem_data_adc0_reg[32]_0 ;
  output \mem_data_adc0_reg[31]_0 ;
  output \mem_data_adc0_reg[30]_0 ;
  output \mem_data_adc0_reg[29]_1 ;
  output \FSM_sequential_fsm_cs_reg[2] ;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output [1:0]Q;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output drp_req_adc0_reg;
  output [15:0]DI;
  output [10:0]DADDR;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output \FSM_sequential_fsm_cs_reg[2]_2 ;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output [15:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  output [10:0]\drpaddr_por_reg[10] ;
  output [0:0]CONTROL_COMMON;
  output \syncstages_ff_reg[3] ;
  output \syncstages_ff_reg[3]_0 ;
  output \mem_data_dac0_reg[31]_0 ;
  output \mem_data_dac0_reg[29]_0 ;
  output \mem_data_dac0_reg[30]_0 ;
  output \mem_data_dac0_reg[32]_0 ;
  output [1:0]CONTROL_ADC1;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  output user_drp_drdy;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  output user_drp_drdy_reg_1;
  output access_type_reg;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_6 ;
  output user_drp_drdy_reg_2;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_7 ;
  output user_drp_drdy_reg_3;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_8 ;
  output user_drp_drdy_reg_4;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_9 ;
  output user_drp_drdy_reg_5;
  output access_type_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_10 ;
  output user_drp_drdy_reg_6;
  output user_drp_drdy_reg_7;
  output sm_reset_pulse0;
  output sm_reset_pulse0_0;
  output done_reg;
  output \drp_addr_reg[1] ;
  output adc0_sm_reset_i;
  output \adc0_end_stage_reg[3] ;
  output dac0_sm_reset_i;
  output dac0_done_i;
  output user_drp_drdy_reg_8;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[0]_2 ;
  output \FSM_sequential_fsm_cs_reg[0]_3 ;
  output \FSM_sequential_fsm_cs_reg[0]_4 ;
  output [3:0]status;
  output done_reg_0;
  output \FSM_sequential_fsm_cs_reg[2]_11 ;
  output drpwe_por_reg;
  output [15:0]\drp_di_reg[15] ;
  output [10:0]\drp_addr_reg[10] ;
  output [3:0]\status_reg[3] ;
  output done_reg_1;
  output \FSM_sequential_fsm_cs_reg[2]_12 ;
  output drpwe_por_reg_0;
  output [15:0]\drp_di_reg[15]_0 ;
  output [10:0]\drp_addr_reg[10]_0 ;
  output [3:0]\status_reg[3]_0 ;
  output done_reg_2;
  output \FSM_sequential_fsm_cs_reg[2]_13 ;
  output drpwe_por_reg_1;
  output [10:0]\drp_addr_reg[10]_1 ;
  output [15:0]\drp_di_reg[15]_1 ;
  output [3:0]\status_reg[3]_1 ;
  output done_reg_3;
  output \FSM_sequential_fsm_cs_reg[2]_14 ;
  output drpwe_por_reg_2;
  output [10:0]\drp_addr_reg[10]_2 ;
  output [15:0]\drp_di_reg[15]_2 ;
  output [3:0]\status_reg[3]_2 ;
  output done_reg_4;
  output \FSM_sequential_fsm_cs_reg[2]_15 ;
  output drpwe_por_reg_3;
  output [15:0]\drp_di_reg[15]_3 ;
  output [10:0]\drp_addr_reg[10]_3 ;
  output [3:0]\status_reg[3]_3 ;
  output done_reg_5;
  output \FSM_sequential_fsm_cs_reg[2]_16 ;
  output drpwe_por_reg_4;
  output [10:0]\drp_addr_reg[10]_4 ;
  output [15:0]\drp_di_reg[15]_4 ;
  input src_in;
  input s_axi_aclk;
  input \syncstages_ff_reg[0] ;
  input \syncstages_ff_reg[0]_0 ;
  input \syncstages_ff_reg[0]_1 ;
  input dest_out;
  input power_ok_r_reg;
  input [15:0]D;
  input pll_ok_r_reg;
  input [2:0]rx0_u_adc;
  input [15:0]clocks_ok_r_reg;
  input wait_event_i_3;
  input [15:0]\por_timer_start_val_reg[19] ;
  input [29:0]\por_timer_start_val_reg[31] ;
  input adc0_done_i_reg;
  input [2:0]\por_timer_start_val[26]_i_3 ;
  input [2:0]\por_timer_start_val_reg[25] ;
  input [2:0]\por_timer_start_val[26]_i_3_0 ;
  input [2:0]\por_timer_start_val[26]_i_3_1 ;
  input [2:0]\por_timer_start_val[26]_i_3_2 ;
  input [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  input bank10_write;
  input \FSM_sequential_fsm_cs_reg[2]_17 ;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input adc0_drp_req;
  input bank10_read;
  input [15:0]\adc0_pll_divider0_reg[15]_0 ;
  input [10:0]tx3_u_dac;
  input tile_config_drp_drdy_reg;
  input bank2_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req_reg;
  input dac0_drp_req;
  input \FSM_sequential_fsm_cs_reg[2]_18 ;
  input user_drp_drdy_reg_9;
  input [0:0]p_1_out;
  input adc0_powerup_state_irq;
  input powerup_state_r_reg;
  input dac0_powerup_state_irq;
  input adc00_cal_freeze_reg;
  input read_ack_tog_r;
  input read_ack_tog;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input drp_RdAck_r_reg_0;
  input [1:0]\FSM_onehot_state_reg[2]_3 ;
  input [1:0]\FSM_onehot_state_reg[2]_4 ;
  input drp_RdAck_r_reg_1;
  input [1:0]\FSM_onehot_state_reg[2]_5 ;
  input drp_RdAck_r_reg_2;
  input sm_reset_r;
  input power_ok_r_reg_0;
  input sm_reset_r_1;
  input [0:0]\por_timer_count_reg[7] ;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input [0:0]\por_timer_count_reg[7]_1 ;
  input clocks_ok_r_i_4;
  input clocks_ok_r_reg_0;
  input [15:0]clocks_ok_r_reg_1;
  input [3:0]\tc_enable_reg[1]_0 ;
  input [3:0]\tc_enable_reg[1]_1 ;
  input [3:0]\tc_enable_reg[2]_0 ;
  input [3:0]\tc_enable_reg[2]_1 ;
  input [3:0]\tc_enable_reg[3]_0 ;
  input [3:0]\tc_enable_reg[3]_1 ;
  input [7:0]p_52_in;
  input [3:0]\tc_enable_reg[6]_0 ;
  input [3:0]\tc_enable_reg[6]_1 ;
  input [3:0]\tc_enable_reg[7]_0 ;
  input [3:0]\tc_enable_reg[7]_1 ;
  input [2:0]por_timer_start_reg;
  input [2:0]por_timer_start_reg_0;
  input [2:0]por_timer_start_reg_1;
  input [2:0]clocks_ok_r_i_10__0_0;
  input [2:0]clocks_ok_r_i_10__0_1;
  input [2:0]clocks_ok_r_i_10__0_2;
  input \adc0_end_stage_r_reg[0]_0 ;
  input por_sm_reset;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending_reg_0;
  input \dac0_end_stage_r_reg[0]_0 ;
  input dac1_restart_pending_reg_0;
  input dac2_restart_pending_reg_0;
  input dac3_restart_pending_reg_0;
  input [7:0]p_47_in;
  input [3:0]\dac0_start_stage_r_reg[3]_0 ;
  input [3:0]\dac0_end_stage_r_reg[3]_0 ;
  input [0:0]adc0_done_i_reg_0;
  input [0:0]dac0_fifo_disable;
  input dac0_done_i_reg;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;
  input drp_RdAck_r_reg_5;
  input drp_RdAck_r_reg_6;
  input [23:0]\por_timer_start_val[26]_i_2 ;
  input [1:0]\por_timer_count_reg[0] ;
  input [15:0]\rdata_reg[15] ;
  input done_reg_6;
  input adc1_drp_we;
  input bank12_write;
  input adc1_drp_req;
  input por_drp_drdy_reg;
  input [1:0]\por_timer_count_reg[0]_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input done_reg_7;
  input adc2_drp_req;
  input adc2_drp_we;
  input bank14_write;
  input por_drp_drdy_reg_0;
  input [1:0]\por_timer_count_reg[0]_1 ;
  input [15:0]\rdata_reg[15]_1 ;
  input done_reg_8;
  input adc3_drp_req;
  input adc3_drp_we;
  input bank16_write;
  input por_drp_drdy_reg_1;
  input [15:0]\rdata_reg[15]_2 ;
  input [15:0]\rdata_reg[15]_3 ;
  input done_reg_9;
  input dac1_drp_we;
  input bank4_write;
  input dac1_drp_req;
  input por_drp_drdy_reg_2;
  input [15:0]\rdata_reg[15]_4 ;
  input done_reg_10;
  input dac2_drp_req;
  input dac2_drp_we;
  input bank6_write;
  input por_drp_drdy_reg_3;
  input [15:0]\rdata_reg[15]_5 ;
  input done_reg_11;
  input dac3_drp_req;
  input dac3_drp_we;
  input bank8_write;
  input por_drp_drdy_reg_4;
  input pll_ok_r_reg_0;
  input [0:0]\por_timer_start_val_reg[2] ;

  wire [1:0]CONTROL_ADC1;
  wire [0:0]CONTROL_COMMON;
  wire [15:0]D;
  wire [10:0]DADDR;
  wire [15:0]DI;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [1:0]\FSM_onehot_state_reg[2]_3 ;
  wire [1:0]\FSM_onehot_state_reg[2]_4 ;
  wire [1:0]\FSM_onehot_state_reg[2]_5 ;
  wire [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[0]_4 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [15:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_10 ;
  wire \FSM_sequential_fsm_cs_reg[2]_11 ;
  wire \FSM_sequential_fsm_cs_reg[2]_12 ;
  wire \FSM_sequential_fsm_cs_reg[2]_13 ;
  wire \FSM_sequential_fsm_cs_reg[2]_14 ;
  wire \FSM_sequential_fsm_cs_reg[2]_15 ;
  wire \FSM_sequential_fsm_cs_reg[2]_16 ;
  wire \FSM_sequential_fsm_cs_reg[2]_17 ;
  wire \FSM_sequential_fsm_cs_reg[2]_18 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_6 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_7 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_8 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_9 ;
  wire [1:0]Q;
  wire access_type_reg;
  wire access_type_reg_0;
  wire adc00_cal_freeze_reg;
  wire adc0_bgt_reset_i;
  wire adc0_cal_done;
  wire adc0_cal_start;
  wire [15:0]adc0_clk_distr_ctrl;
  wire adc0_clk_distr_ctrl0;
  wire adc0_clk_is_distributed;
  wire [15:2]adc0_clk_network_ctrl1;
  wire adc0_clk_network_ctrl10;
  wire adc0_clk_ok;
  wire adc0_done_i;
  wire adc0_done_i_reg;
  wire [0:0]adc0_done_i_reg_0;
  wire adc0_done_reg_0;
  wire adc0_drp_req;
  wire [10:0]adc0_drpaddr_const;
  wire [10:0]adc0_drpaddr_por;
  wire [10:3]adc0_drpaddr_status;
  wire [15:0]adc0_drpdi_const;
  wire [15:0]adc0_drpdi_por;
  wire adc0_drpen_const;
  wire adc0_drpen_por;
  wire adc0_drpen_status;
  wire adc0_drpen_tc;
  wire adc0_drprdy_const;
  wire adc0_drprdy_por;
  wire adc0_drprdy_status;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire [3:0]adc0_end_stage_r;
  wire \adc0_end_stage_r_reg[0]_0 ;
  wire \adc0_end_stage_reg[3] ;
  wire [5:4]adc0_operation;
  wire [15:0]adc0_pll_divider0;
  wire adc0_pll_divider00;
  wire [15:0]\adc0_pll_divider0_reg[15]_0 ;
  wire [6:6]adc0_pll_refdiv;
  wire \adc0_pll_refdiv[6]_i_2_n_0 ;
  wire \adc0_pll_refdiv[6]_i_4_n_0 ;
  wire adc0_por_gnt;
  wire adc0_powerup_state_irq;
  wire adc0_reset_i;
  wire adc0_restart_i_reg_n_0;
  wire adc0_restart_pending;
  wire adc0_sm_reset_i;
  wire adc0_sm_reset_i_0;
  wire [3:0]adc0_start_stage_r;
  wire adc0_status_gnt;
  wire adc0_status_req;
  wire adc0_tile_config_done;
  wire adc1_distr_ok;
  wire adc1_drp_req;
  wire adc1_drp_we;
  wire [10:10]adc1_drpaddr_por;
  wire [15:0]adc1_drpdi_por;
  wire [15:0]adc1_drpdi_tc;
  wire adc1_drpen_por;
  wire adc1_drpen_tc;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire adc1_restart_i_reg_n_0;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg_0;
  wire adc2_distr_ok;
  wire adc2_drp_req;
  wire adc2_drp_we;
  wire [10:10]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_por;
  wire adc2_drpen_tc;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc2_restart_i_reg_n_0;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg_0;
  wire adc3_distr_ok;
  wire adc3_drp_req;
  wire adc3_drp_we;
  wire [10:10]adc3_drpaddr_por;
  wire [15:0]adc3_drpdi_por;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_por;
  wire adc3_drpen_tc;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire adc3_restart_i_reg_n_0;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg_0;
  wire adc_bgt_gnt;
  wire adc_bgt_req;
  wire [10:5]adc_drp_addr_bgt;
  wire adc_drp_den_bgt;
  wire [15:0]adc_drp_di_bgt;
  wire adc_drp_rdy_bgt;
  wire adc_drp_wen_bgt;
  wire bank10_read;
  wire bank10_write;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_write;
  wire bank4_write;
  wire bank6_write;
  wire bank8_write;
  wire bgt_fsm_adc_n_0;
  wire bgt_fsm_adc_n_10;
  wire bgt_fsm_adc_n_11;
  wire bgt_fsm_adc_n_12;
  wire bgt_fsm_adc_n_4;
  wire bgt_fsm_adc_n_5;
  wire bgt_fsm_adc_n_6;
  wire bgt_fsm_adc_n_7;
  wire bgt_fsm_adc_n_8;
  wire bgt_fsm_adc_n_9;
  wire bgt_fsm_dac_n_10;
  wire bgt_fsm_dac_n_11;
  wire bgt_fsm_dac_n_12;
  wire bgt_fsm_dac_n_6;
  wire bgt_fsm_dac_n_7;
  wire bgt_fsm_dac_n_8;
  wire bgt_fsm_dac_n_9;
  wire bgt_sm_done_adc;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_adc;
  wire bgt_sm_start_dac;
  wire [2:0]clocks_ok_r_i_10__0_0;
  wire [2:0]clocks_ok_r_i_10__0_1;
  wire [2:0]clocks_ok_r_i_10__0_2;
  wire clocks_ok_r_i_11__0_n_0;
  wire clocks_ok_r_i_12_n_0;
  wire clocks_ok_r_i_4;
  wire [15:0]clocks_ok_r_reg;
  wire clocks_ok_r_reg_0;
  wire [15:0]clocks_ok_r_reg_1;
  wire const_gnt_adc0;
  wire [2:0]const_sm_state_adc0;
  wire constants_config_n_4;
  wire constants_config_n_7;
  wire dac0_bgt_reset_i;
  wire dac0_clk_is_distributed;
  wire dac0_clk_ok;
  wire dac0_distr_ok;
  wire dac0_done_i;
  wire dac0_done_i_reg;
  wire dac0_drp_req;
  wire [10:0]dac0_drpaddr_por;
  wire [10:3]dac0_drpaddr_status;
  wire [4:4]dac0_drpaddr_tc;
  wire [15:0]dac0_drpdi_por;
  wire dac0_drpen_por;
  wire dac0_drpen_status;
  wire dac0_drprdy_por;
  wire dac0_drprdy_status;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire [3:0]dac0_end_stage_r;
  wire \dac0_end_stage_r_reg[0]_0 ;
  wire [3:0]\dac0_end_stage_r_reg[3]_0 ;
  wire [0:0]dac0_fifo_disable;
  wire [6:6]dac0_pll_refdiv;
  wire \dac0_pll_refdiv[6]_i_1_n_0 ;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state_irq;
  wire dac0_reset_i;
  wire dac0_restart_i_reg_n_0;
  wire dac0_restart_pending;
  wire dac0_sm_reset_i;
  wire dac0_sm_reset_i_1;
  wire [3:0]dac0_start_stage_r;
  wire [3:0]\dac0_start_stage_r_reg[3]_0 ;
  wire dac0_status_gnt;
  wire dac0_status_req;
  wire dac0_tile_config_done;
  wire dac1_distr_ok;
  wire dac1_drp_req;
  wire dac1_drp_we;
  wire [10:10]dac1_drpaddr_por;
  wire [15:0]dac1_drpdi_por;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_por;
  wire dac1_drpen_tc;
  wire dac1_drprdy_por;
  wire dac1_drprdy_tc;
  wire dac1_drpwe_por;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_restart_i_reg_n_0;
  wire dac1_restart_pending;
  wire dac1_restart_pending_reg_0;
  wire dac2_distr_ok;
  wire dac2_drp_req;
  wire dac2_drp_we;
  wire [10:10]dac2_drpaddr_por;
  wire [15:0]dac2_drpdi_por;
  wire [15:0]dac2_drpdi_tc;
  wire dac2_drpen_por;
  wire dac2_drpen_tc;
  wire dac2_drprdy_por;
  wire dac2_drprdy_tc;
  wire dac2_drpwe_por;
  wire dac2_por_gnt;
  wire dac2_por_req;
  wire dac2_restart_i_reg_n_0;
  wire dac2_restart_pending;
  wire dac2_restart_pending_reg_0;
  wire dac3_distr_ok;
  wire dac3_drp_req;
  wire dac3_drp_we;
  wire [10:10]dac3_drpaddr_por;
  wire [15:0]dac3_drpdi_por;
  wire [15:0]dac3_drpdi_tc;
  wire dac3_drpen_por;
  wire dac3_drpen_tc;
  wire dac3_drprdy_por;
  wire dac3_drprdy_tc;
  wire dac3_drpwe_por;
  wire dac3_por_gnt;
  wire dac3_por_req;
  wire dac3_restart_i_reg_n_0;
  wire dac3_restart_pending;
  wire dac3_restart_pending_reg_0;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire [10:5]dac_drp_addr_bgt;
  wire dac_drp_den_bgt;
  wire [15:0]dac_drp_di_bgt;
  wire dac_drp_rdy_bgt;
  wire dac_drp_wen_bgt;
  wire [4:3]data_stop_adc0;
  wire dest_out;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_10;
  wire done_reg_11;
  wire done_reg_2;
  wire done_reg_3;
  wire done_reg_4;
  wire done_reg_5;
  wire done_reg_6;
  wire done_reg_7;
  wire done_reg_8;
  wire done_reg_9;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire drp_RdAck_r_reg_5;
  wire drp_RdAck_r_reg_6;
  wire [10:0]\drp_addr_reg[10] ;
  wire [10:0]\drp_addr_reg[10]_0 ;
  wire [10:0]\drp_addr_reg[10]_1 ;
  wire [10:0]\drp_addr_reg[10]_2 ;
  wire [10:0]\drp_addr_reg[10]_3 ;
  wire [10:0]\drp_addr_reg[10]_4 ;
  wire \drp_addr_reg[1] ;
  wire drp_arbiter_adc0_n_44;
  wire drp_arbiter_adc0_n_45;
  wire drp_arbiter_adc0_n_48;
  wire drp_arbiter_adc0_n_49;
  wire drp_arbiter_adc0_n_50;
  wire drp_arbiter_adc0_n_51;
  wire drp_arbiter_adc2_n_8;
  wire drp_arbiter_dac0_n_40;
  wire drp_arbiter_dac0_n_41;
  wire drp_arbiter_dac0_n_45;
  wire drp_arbiter_dac0_n_46;
  wire drp_arbiter_dac1_n_6;
  wire drp_arbiter_dac1_n_7;
  wire [15:0]\drp_di_reg[15] ;
  wire [15:0]\drp_di_reg[15]_0 ;
  wire [15:0]\drp_di_reg[15]_1 ;
  wire [15:0]\drp_di_reg[15]_2 ;
  wire [15:0]\drp_di_reg[15]_3 ;
  wire [15:0]\drp_di_reg[15]_4 ;
  wire drp_req_adc0_reg;
  wire drp_wen;
  wire [10:0]\drpaddr_por_reg[10] ;
  wire drpwe_por_reg;
  wire drpwe_por_reg_0;
  wire drpwe_por_reg_1;
  wire drpwe_por_reg_2;
  wire drpwe_por_reg_3;
  wire drpwe_por_reg_4;
  wire dummy_read_req;
  wire dummy_read_req_reg;
  wire [0:0]fsm_cs;
  wire [1:0]fsm_cs_2;
  wire [32:0]instr_adc0;
  wire [31:0]instr_dac0;
  wire [7:0]mem_addr_adc0;
  wire [5:0]mem_addr_dac0;
  wire [32:0]mem_data_adc0;
  wire \mem_data_adc0[0]_i_2_n_0 ;
  wire \mem_data_adc0[0]_i_3_n_0 ;
  wire \mem_data_adc0[10]_i_2_n_0 ;
  wire \mem_data_adc0[10]_i_3_n_0 ;
  wire \mem_data_adc0[11]_i_2_n_0 ;
  wire \mem_data_adc0[11]_i_3_n_0 ;
  wire \mem_data_adc0[12]_i_2_n_0 ;
  wire \mem_data_adc0[12]_i_3_n_0 ;
  wire \mem_data_adc0[13]_i_2_n_0 ;
  wire \mem_data_adc0[13]_i_3_n_0 ;
  wire \mem_data_adc0[14]_i_1_n_0 ;
  wire \mem_data_adc0[14]_i_2_n_0 ;
  wire \mem_data_adc0[14]_i_3_n_0 ;
  wire \mem_data_adc0[14]_i_4_n_0 ;
  wire \mem_data_adc0[15]_i_1_n_0 ;
  wire \mem_data_adc0[15]_i_2_n_0 ;
  wire \mem_data_adc0[15]_i_3_n_0 ;
  wire \mem_data_adc0[16]_i_2_n_0 ;
  wire \mem_data_adc0[16]_i_3_n_0 ;
  wire \mem_data_adc0[17]_i_2_n_0 ;
  wire \mem_data_adc0[17]_i_3_n_0 ;
  wire \mem_data_adc0[18]_i_2_n_0 ;
  wire \mem_data_adc0[18]_i_3_n_0 ;
  wire \mem_data_adc0[19]_i_2_n_0 ;
  wire \mem_data_adc0[19]_i_3_n_0 ;
  wire \mem_data_adc0[1]_i_2_n_0 ;
  wire \mem_data_adc0[1]_i_3_n_0 ;
  wire \mem_data_adc0[20]_i_2_n_0 ;
  wire \mem_data_adc0[20]_i_3_n_0 ;
  wire \mem_data_adc0[21]_i_2_n_0 ;
  wire \mem_data_adc0[21]_i_3_n_0 ;
  wire \mem_data_adc0[22]_i_2_n_0 ;
  wire \mem_data_adc0[22]_i_3_n_0 ;
  wire \mem_data_adc0[24]_i_2_n_0 ;
  wire \mem_data_adc0[24]_i_4_n_0 ;
  wire \mem_data_adc0[24]_i_5_n_0 ;
  wire \mem_data_adc0[25]_i_3_n_0 ;
  wire \mem_data_adc0[25]_i_4_n_0 ;
  wire \mem_data_adc0[26]_i_3_n_0 ;
  wire \mem_data_adc0[26]_i_4_n_0 ;
  wire \mem_data_adc0[27]_i_2_n_0 ;
  wire \mem_data_adc0[27]_i_3_n_0 ;
  wire \mem_data_adc0[28]_i_2_n_0 ;
  wire \mem_data_adc0[28]_i_3_n_0 ;
  wire \mem_data_adc0[29]_i_2_n_0 ;
  wire \mem_data_adc0[29]_i_3_n_0 ;
  wire \mem_data_adc0[29]_i_4_n_0 ;
  wire \mem_data_adc0[2]_i_2_n_0 ;
  wire \mem_data_adc0[2]_i_3_n_0 ;
  wire \mem_data_adc0[30]_i_2_n_0 ;
  wire \mem_data_adc0[30]_i_3_n_0 ;
  wire \mem_data_adc0[30]_i_4_n_0 ;
  wire \mem_data_adc0[31]_i_2_n_0 ;
  wire \mem_data_adc0[31]_i_3_n_0 ;
  wire \mem_data_adc0[32]_i_2_n_0 ;
  wire \mem_data_adc0[32]_i_3_n_0 ;
  wire \mem_data_adc0[3]_i_2_n_0 ;
  wire \mem_data_adc0[3]_i_3_n_0 ;
  wire \mem_data_adc0[4]_i_2_n_0 ;
  wire \mem_data_adc0[4]_i_3_n_0 ;
  wire \mem_data_adc0[5]_i_2_n_0 ;
  wire \mem_data_adc0[5]_i_3_n_0 ;
  wire \mem_data_adc0[6]_i_2_n_0 ;
  wire \mem_data_adc0[6]_i_3_n_0 ;
  wire \mem_data_adc0[7]_i_2_n_0 ;
  wire \mem_data_adc0[7]_i_3_n_0 ;
  wire \mem_data_adc0[8]_i_2_n_0 ;
  wire \mem_data_adc0[8]_i_3_n_0 ;
  wire \mem_data_adc0[9]_i_2_n_0 ;
  wire \mem_data_adc0[9]_i_3_n_0 ;
  wire \mem_data_adc0_reg[10]_i_1_n_0 ;
  wire \mem_data_adc0_reg[11]_i_1_n_0 ;
  wire \mem_data_adc0_reg[12]_i_1_n_0 ;
  wire \mem_data_adc0_reg[13]_i_1_n_0 ;
  wire \mem_data_adc0_reg[20]_i_1_n_0 ;
  wire \mem_data_adc0_reg[22]_i_1_n_0 ;
  wire \mem_data_adc0_reg[24]_i_3_n_0 ;
  wire \mem_data_adc0_reg[25]_i_2_n_0 ;
  wire \mem_data_adc0_reg[26]_i_2_n_0 ;
  wire \mem_data_adc0_reg[29]_0 ;
  wire \mem_data_adc0_reg[29]_1 ;
  wire \mem_data_adc0_reg[30]_0 ;
  wire \mem_data_adc0_reg[31]_0 ;
  wire \mem_data_adc0_reg[32]_0 ;
  wire \mem_data_adc0_reg[8]_i_1_n_0 ;
  wire \mem_data_adc0_reg[9]_i_1_n_0 ;
  wire [32:0]mem_data_dac0;
  wire \mem_data_dac0_reg[29]_0 ;
  wire \mem_data_dac0_reg[30]_0 ;
  wire \mem_data_dac0_reg[31]_0 ;
  wire \mem_data_dac0_reg[32]_0 ;
  wire [3:1]mu_adc0;
  wire p_0_in;
  wire p_0_in0;
  wire p_0_in8_in;
  wire [4:1]p_0_in__0;
  wire [0:0]p_0_in__0_5;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire [1:1]p_1_in;
  wire [0:0]p_1_out;
  wire p_3_in;
  wire [7:0]p_47_in;
  wire [7:0]p_52_in;
  wire pll_ok_r_reg;
  wire pll_ok_r_reg_0;
  wire por_drp_drdy_reg;
  wire por_drp_drdy_reg_0;
  wire por_drp_drdy_reg_1;
  wire por_drp_drdy_reg_2;
  wire por_drp_drdy_reg_3;
  wire por_drp_drdy_reg_4;
  wire por_fsm_adc0_n_10;
  wire por_fsm_adc0_n_11;
  wire por_fsm_adc0_n_12;
  wire por_fsm_adc0_n_15;
  wire por_fsm_adc0_n_16;
  wire por_fsm_adc0_n_17;
  wire por_fsm_adc0_n_18;
  wire por_fsm_adc0_n_19;
  wire por_fsm_adc0_n_20;
  wire por_fsm_adc0_n_37;
  wire por_fsm_adc0_n_42;
  wire por_fsm_adc0_n_43;
  wire por_fsm_adc0_n_44;
  wire por_fsm_adc0_n_53;
  wire por_fsm_adc0_n_54;
  wire por_fsm_adc0_n_55;
  wire por_fsm_adc0_n_56;
  wire por_fsm_adc0_n_57;
  wire por_fsm_adc0_n_58;
  wire por_fsm_adc0_n_59;
  wire por_fsm_adc0_n_60;
  wire por_fsm_adc0_n_65;
  wire por_fsm_adc0_n_67;
  wire por_fsm_adc0_n_68;
  wire por_fsm_adc0_n_69;
  wire por_fsm_adc0_n_70;
  wire por_fsm_adc0_n_75;
  wire por_fsm_adc0_n_76;
  wire por_fsm_adc0_n_77;
  wire por_fsm_adc0_n_83;
  wire por_fsm_dac0_n_10;
  wire por_fsm_dac0_n_22;
  wire por_fsm_dac0_n_23;
  wire por_fsm_dac0_n_24;
  wire por_fsm_dac0_n_25;
  wire por_fsm_dac0_n_26;
  wire por_fsm_dac0_n_27;
  wire por_fsm_dac0_n_28;
  wire por_fsm_dac0_n_30;
  wire por_fsm_dac0_n_31;
  wire por_fsm_dac0_n_34;
  wire por_fsm_dac0_n_35;
  wire por_fsm_dac0_n_36;
  wire por_fsm_dac0_n_37;
  wire por_fsm_dac0_n_38;
  wire por_fsm_dac0_n_39;
  wire por_fsm_dac0_n_40;
  wire por_fsm_dac0_n_41;
  wire por_fsm_dac0_n_42;
  wire por_fsm_dac0_n_44;
  wire por_fsm_dac0_n_9;
  wire por_fsm_disabled_dac1_n_1;
  wire por_req_reg;
  wire por_sm_reset;
  wire [1:0]\por_timer_count_reg[0] ;
  wire [1:0]\por_timer_count_reg[0]_0 ;
  wire [1:0]\por_timer_count_reg[0]_1 ;
  wire [0:0]\por_timer_count_reg[7] ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire [0:0]\por_timer_count_reg[7]_1 ;
  wire [2:0]por_timer_start_reg;
  wire [2:0]por_timer_start_reg_0;
  wire [2:0]por_timer_start_reg_1;
  wire [23:0]\por_timer_start_val[26]_i_2 ;
  wire [2:0]\por_timer_start_val[26]_i_3 ;
  wire [2:0]\por_timer_start_val[26]_i_3_0 ;
  wire [2:0]\por_timer_start_val[26]_i_3_1 ;
  wire [2:0]\por_timer_start_val[26]_i_3_2 ;
  wire [15:0]\por_timer_start_val_reg[19] ;
  wire [2:0]\por_timer_start_val_reg[25] ;
  wire [0:0]\por_timer_start_val_reg[2] ;
  wire [29:0]\por_timer_start_val_reg[31] ;
  wire power_ok_r_reg;
  wire power_ok_r_reg_0;
  wire powerup_state_r_reg;
  wire [15:0]\rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire [15:0]\rdata_reg[15]_1 ;
  wire [15:0]\rdata_reg[15]_2 ;
  wire [15:0]\rdata_reg[15]_3 ;
  wire [15:0]\rdata_reg[15]_4 ;
  wire [15:0]\rdata_reg[15]_5 ;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire reset_const_i;
  wire [2:0]rx0_u_adc;
  wire rx0_u_adc_i_150_n_0;
  wire rx0_u_adc_i_151_n_0;
  wire rx0_u_adc_i_156_n_0;
  wire rx0_u_adc_i_163_n_0;
  wire rx0_u_adc_i_167_n_0;
  wire rx0_u_adc_i_179_n_0;
  wire rx0_u_adc_i_181_n_0;
  wire rx0_u_adc_i_182_n_0;
  wire rx0_u_adc_i_184_n_0;
  wire s_axi_aclk;
  wire sm_reset_pulse0;
  wire sm_reset_pulse0_0;
  wire sm_reset_r;
  wire sm_reset_r_1;
  wire src_in;
  wire [3:0]status;
  wire [3:0]\status_reg[3] ;
  wire [3:0]\status_reg[3]_0 ;
  wire [3:0]\status_reg[3]_1 ;
  wire [3:0]\status_reg[3]_2 ;
  wire [3:0]\status_reg[3]_3 ;
  wire \syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[0]_0 ;
  wire \syncstages_ff_reg[0]_1 ;
  wire \syncstages_ff_reg[3] ;
  wire \syncstages_ff_reg[3]_0 ;
  wire tc_enable_reg1;
  wire tc_enable_reg118_in;
  wire tc_enable_reg119_in;
  wire tc_enable_reg120_in;
  wire tc_enable_reg122_in;
  wire tc_enable_reg123_in;
  wire tc_enable_reg125_in;
  wire tc_enable_reg126_in;
  wire tc_enable_reg128_in;
  wire tc_enable_reg129_in;
  wire tc_enable_reg131_in;
  wire tc_enable_reg132_in;
  wire tc_enable_reg134_in;
  wire tc_enable_reg135_in;
  wire tc_enable_reg137_in;
  wire tc_enable_reg138_in;
  wire [3:0]\tc_enable_reg[1]_0 ;
  wire [3:0]\tc_enable_reg[1]_1 ;
  wire [3:0]\tc_enable_reg[2]_0 ;
  wire [3:0]\tc_enable_reg[2]_1 ;
  wire [3:0]\tc_enable_reg[3]_0 ;
  wire [3:0]\tc_enable_reg[3]_1 ;
  wire [3:0]\tc_enable_reg[6]_0 ;
  wire [3:0]\tc_enable_reg[6]_1 ;
  wire [3:0]\tc_enable_reg[7]_0 ;
  wire [3:0]\tc_enable_reg[7]_1 ;
  wire \tc_enable_reg_n_0_[1] ;
  wire \tc_enable_reg_n_0_[2] ;
  wire \tc_enable_reg_n_0_[3] ;
  wire \tc_enable_reg_n_0_[4] ;
  wire \tc_enable_reg_n_0_[5] ;
  wire \tc_enable_reg_n_0_[6] ;
  wire \tc_enable_reg_n_0_[7] ;
  wire tc_gnt_adc1;
  wire tc_gnt_adc2;
  wire tc_gnt_dac1;
  wire tc_gnt_dac2;
  wire tc_gnt_dac3;
  wire tc_req_adc0;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire tc_req_dac2;
  wire tc_req_dac3;
  wire tc_sm_state20_out;
  wire tile_config_done;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_i_0;
  wire tile_config_drp_arb_gnt_i_1;
  wire tile_config_drp_arb_gnt_i_3;
  wire tile_config_drp_arb_gnt_i_4;
  wire tile_config_drp_drdy_reg;
  wire tile_config_n_11;
  wire tile_config_n_114;
  wire tile_config_n_12;
  wire tile_config_n_13;
  wire tile_config_n_132;
  wire tile_config_n_14;
  wire tile_config_n_15;
  wire tile_config_n_150;
  wire tile_config_n_152;
  wire tile_config_n_16;
  wire tile_config_n_169;
  wire tile_config_n_17;
  wire tile_config_n_18;
  wire tile_config_n_186;
  wire tile_config_n_19;
  wire tile_config_n_20;
  wire tile_config_n_203;
  wire tile_config_n_204;
  wire tile_config_n_205;
  wire tile_config_n_206;
  wire tile_config_n_207;
  wire tile_config_n_208;
  wire tile_config_n_209;
  wire tile_config_n_21;
  wire tile_config_n_210;
  wire tile_config_n_211;
  wire tile_config_n_22;
  wire tile_config_n_23;
  wire tile_config_n_24;
  wire tile_config_n_25;
  wire tile_config_n_26;
  wire tile_config_n_27;
  wire tile_config_n_28;
  wire tile_config_n_29;
  wire tile_config_n_30;
  wire tile_config_n_31;
  wire tile_config_n_32;
  wire tile_config_n_33;
  wire tile_config_n_34;
  wire tile_config_n_35;
  wire tile_config_n_36;
  wire tile_config_n_37;
  wire tile_config_n_38;
  wire tile_config_n_39;
  wire tile_config_n_40;
  wire tile_config_n_41;
  wire tile_config_n_42;
  wire tile_config_n_43;
  wire tile_config_n_44;
  wire tile_config_n_45;
  wire tile_config_n_46;
  wire tile_config_n_47;
  wire tile_config_n_48;
  wire tile_config_n_49;
  wire tile_config_n_50;
  wire tile_config_n_51;
  wire tile_config_n_52;
  wire tile_config_n_53;
  wire tile_config_n_54;
  wire tile_config_n_55;
  wire tile_config_n_56;
  wire tile_config_n_57;
  wire tile_config_n_58;
  wire tile_config_n_59;
  wire tile_config_n_60;
  wire tile_config_n_61;
  wire tile_config_n_62;
  wire tile_config_n_63;
  wire tile_config_n_64;
  wire tile_config_n_65;
  wire tile_config_n_66;
  wire tile_config_n_68;
  wire tile_config_n_69;
  wire tile_config_n_70;
  wire tile_config_n_71;
  wire tile_config_n_72;
  wire tile_config_n_73;
  wire tile_config_n_74;
  wire tile_config_n_75;
  wire tile_config_n_76;
  wire tile_config_n_77;
  wire tile_config_n_78;
  wire tile_config_n_79;
  wire tile_config_n_80;
  wire tile_config_n_81;
  wire tile_config_n_82;
  wire tile_config_n_83;
  wire tile_config_n_86;
  wire tile_config_n_87;
  wire tile_config_n_88;
  wire tile_config_n_89;
  wire tile_config_n_9;
  wire tile_config_n_90;
  wire tile_config_n_92;
  wire tile_config_n_93;
  wire [4:0]trim_code_adc;
  wire [5:0]trim_code_dac;
  wire [10:0]tx3_u_dac;
  wire user_drp_drdy;
  wire user_drp_drdy_reg;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire user_drp_drdy_reg_3;
  wire user_drp_drdy_reg_4;
  wire user_drp_drdy_reg_5;
  wire user_drp_drdy_reg_6;
  wire user_drp_drdy_reg_7;
  wire user_drp_drdy_reg_8;
  wire user_drp_drdy_reg_9;
  wire wait_event_i_3;

  FDRE \adc0_clk_distr_ctrl_reg[0] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [0]),
        .Q(adc0_clk_distr_ctrl[0]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[10] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [10]),
        .Q(adc0_clk_distr_ctrl[10]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[11] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [11]),
        .Q(adc0_clk_distr_ctrl[11]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[12] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [12]),
        .Q(adc0_clk_distr_ctrl[12]),
        .R(p_0_in));
  FDSE \adc0_clk_distr_ctrl_reg[13] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [13]),
        .Q(adc0_clk_distr_ctrl[13]),
        .S(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[14] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [14]),
        .Q(adc0_clk_distr_ctrl[14]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[15] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [15]),
        .Q(adc0_clk_distr_ctrl[15]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[1] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [1]),
        .Q(adc0_clk_distr_ctrl[1]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[2] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [2]),
        .Q(adc0_clk_distr_ctrl[2]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[3] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [3]),
        .Q(adc0_clk_distr_ctrl[3]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[4] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [4]),
        .Q(adc0_clk_distr_ctrl[4]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[5] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [5]),
        .Q(adc0_clk_distr_ctrl[5]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[6] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [6]),
        .Q(adc0_clk_distr_ctrl[6]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[7] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [7]),
        .Q(adc0_clk_distr_ctrl[7]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[8] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [8]),
        .Q(adc0_clk_distr_ctrl[8]),
        .R(p_0_in));
  FDRE \adc0_clk_distr_ctrl_reg[9] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_distr_ctrl0),
        .D(\adc0_pll_divider0_reg[15]_0 [9]),
        .Q(adc0_clk_distr_ctrl[9]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[10] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [10]),
        .Q(adc0_clk_network_ctrl1[10]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[11] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [11]),
        .Q(adc0_clk_network_ctrl1[11]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[13] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [13]),
        .Q(adc0_clk_network_ctrl1[13]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[14] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [14]),
        .Q(adc0_clk_network_ctrl1[14]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[15] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [15]),
        .Q(adc0_clk_network_ctrl1[15]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[2] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [2]),
        .Q(adc0_clk_network_ctrl1[2]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[3] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [3]),
        .Q(adc0_clk_network_ctrl1[3]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[4] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [4]),
        .Q(adc0_clk_network_ctrl1[4]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[5] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [5]),
        .Q(adc0_clk_network_ctrl1[5]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[6] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [6]),
        .Q(adc0_clk_network_ctrl1[6]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[7] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [7]),
        .Q(adc0_clk_network_ctrl1[7]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[8] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [8]),
        .Q(adc0_clk_network_ctrl1[8]),
        .R(p_0_in));
  FDRE \adc0_clk_network_ctrl1_reg[9] 
       (.C(s_axi_aclk),
        .CE(adc0_clk_network_ctrl10),
        .D(\adc0_pll_divider0_reg[15]_0 [9]),
        .Q(adc0_clk_network_ctrl1[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    adc0_done_i_i_1
       (.I0(p_47_in[3]),
        .I1(p_47_in[1]),
        .I2(p_47_in[2]),
        .I3(adc0_done_i_reg_0),
        .I4(adc0_done_reg_0),
        .I5(adc0_done_i_reg),
        .O(\adc0_end_stage_reg[3] ));
  FDRE adc0_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_done_i),
        .Q(adc0_done_reg_0),
        .R(1'b0));
  FDSE \adc0_end_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[0]),
        .Q(adc0_end_stage_r[0]),
        .S(p_0_in8_in));
  FDSE \adc0_end_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[1]),
        .Q(adc0_end_stage_r[1]),
        .S(p_0_in8_in));
  FDSE \adc0_end_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[2]),
        .Q(adc0_end_stage_r[2]),
        .S(p_0_in8_in));
  FDSE \adc0_end_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[3]),
        .Q(adc0_end_stage_r[3]),
        .S(p_0_in8_in));
  FDRE \adc0_pll_divider0_reg[0] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [0]),
        .Q(adc0_pll_divider0[0]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[10] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [10]),
        .Q(adc0_pll_divider0[10]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[11] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [11]),
        .Q(adc0_pll_divider0[11]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[12] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [12]),
        .Q(adc0_pll_divider0[12]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[13] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [13]),
        .Q(adc0_pll_divider0[13]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[14] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [14]),
        .Q(adc0_pll_divider0[14]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[15] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [15]),
        .Q(adc0_pll_divider0[15]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[1] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [1]),
        .Q(adc0_pll_divider0[1]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[2] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [2]),
        .Q(adc0_pll_divider0[2]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[3] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [3]),
        .Q(adc0_pll_divider0[3]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[4] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [4]),
        .Q(adc0_pll_divider0[4]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[5] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [5]),
        .Q(adc0_pll_divider0[5]),
        .R(p_0_in));
  FDSE \adc0_pll_divider0_reg[6] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [6]),
        .Q(adc0_pll_divider0[6]),
        .S(p_0_in));
  FDRE \adc0_pll_divider0_reg[7] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [7]),
        .Q(adc0_pll_divider0[7]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[8] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [8]),
        .Q(adc0_pll_divider0[8]),
        .R(p_0_in));
  FDRE \adc0_pll_divider0_reg[9] 
       (.C(s_axi_aclk),
        .CE(adc0_pll_divider00),
        .D(\adc0_pll_divider0_reg[15]_0 [9]),
        .Q(adc0_pll_divider0[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \adc0_pll_refdiv[6]_i_2 
       (.I0(\adc0_pll_refdiv[6]_i_4_n_0 ),
        .I1(tx3_u_dac[5]),
        .I2(tx3_u_dac[1]),
        .I3(tx3_u_dac[4]),
        .I4(tx3_u_dac[3]),
        .I5(tx3_u_dac[2]),
        .O(\adc0_pll_refdiv[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \adc0_pll_refdiv[6]_i_4 
       (.I0(tx3_u_dac[0]),
        .I1(tx3_u_dac[9]),
        .I2(tx3_u_dac[6]),
        .I3(tx3_u_dac[7]),
        .I4(tx3_u_dac[8]),
        .I5(tx3_u_dac[10]),
        .O(\adc0_pll_refdiv[6]_i_4_n_0 ));
  FDRE \adc0_pll_refdiv_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_adc0_n_77),
        .Q(adc0_pll_refdiv),
        .R(1'b0));
  FDRE adc0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_204),
        .Q(adc0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_66),
        .Q(adc0_restart_pending),
        .R(por_sm_reset));
  FDRE \adc0_start_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[4]),
        .Q(adc0_start_stage_r[0]),
        .R(p_0_in8_in));
  FDRE \adc0_start_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[5]),
        .Q(adc0_start_stage_r[1]),
        .R(p_0_in8_in));
  FDRE \adc0_start_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[6]),
        .Q(adc0_start_stage_r[2]),
        .R(p_0_in8_in));
  FDRE \adc0_start_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\adc0_end_stage_r_reg[0]_0 ),
        .D(p_47_in[7]),
        .Q(adc0_start_stage_r[3]),
        .R(p_0_in8_in));
  FDRE adc1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_205),
        .Q(adc1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_69),
        .Q(adc1_restart_pending),
        .R(por_sm_reset));
  FDRE adc2_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_206),
        .Q(adc2_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc2_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_70),
        .Q(adc2_restart_pending),
        .R(por_sm_reset));
  FDRE adc3_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_207),
        .Q(adc3_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc3_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_71),
        .Q(adc3_restart_pending),
        .R(por_sm_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm bgt_fsm_adc
       (.D({D[15:9],D[0]}),
        .Q({p_1_in,p_0_in__0_5}),
        .adc0_bgt_reset_i(adc0_bgt_reset_i),
        .adc0_reset_i(adc0_reset_i),
        .adc0_sm_reset_i_0(adc0_sm_reset_i_0),
        .adc_bgt_gnt(adc_bgt_gnt),
        .adc_bgt_req(adc_bgt_req),
        .adc_drp_rdy_bgt(adc_drp_rdy_bgt),
        .bgt_sm_done_adc(bgt_sm_done_adc),
        .bgt_sm_start_adc(bgt_sm_start_adc),
        .drp_addr({adc_drp_addr_bgt[10],adc_drp_addr_bgt[6:5]}),
        .drp_den(adc_drp_den_bgt),
        .drp_di(adc_drp_di_bgt),
        .drp_wen(adc_drp_wen_bgt),
        .\drpdi_por_i[0]_i_4 (por_fsm_adc0_n_12),
        .\drpdi_por_i[0]_i_4_0 (por_fsm_adc0_n_19),
        .\drpdi_por_i[0]_i_4_1 (por_fsm_adc0_n_43),
        .\drpdi_por_i[1]_i_5 (por_fsm_adc0_n_18),
        .\drpdi_por_i[1]_i_5_0 (mem_data_adc0[1]),
        .\drpdi_por_i[8]_i_2 (por_fsm_adc0_n_17),
        .\drpdi_por_i_reg[10] (por_fsm_adc0_n_15),
        .\drpdi_por_i_reg[10]_0 (por_fsm_adc0_n_16),
        .\drpdi_por_i_reg[10]_1 (por_fsm_adc0_n_10),
        .\drpdi_por_i_reg[3] (por_fsm_adc0_n_55),
        .\drpdi_por_i_reg[4] (por_fsm_adc0_n_54),
        .\drpdi_por_i_reg[4]_0 (por_fsm_adc0_n_11),
        .\drpdi_por_i_reg[4]_1 (por_fsm_adc0_n_20),
        .\drpdi_por_i_reg[4]_2 (por_fsm_adc0_n_56),
        .p_47_in(p_47_in[7:6]),
        .\rdata_reg[9] (bgt_fsm_adc_n_4),
        .s_axi_aclk(s_axi_aclk),
        .\timer_125ns_count_reg[0]_0 (power_ok_r_reg),
        .trim_code({trim_code_adc[4],trim_code_adc[1:0]}),
        .\trim_code_reg[0]_0 (bgt_fsm_adc_n_10),
        .\trim_code_reg[1]_0 (bgt_fsm_adc_n_11),
        .\trim_code_reg[2]_0 (bgt_fsm_adc_n_8),
        .\trim_code_reg[3]_0 (bgt_fsm_adc_n_5),
        .\trim_code_reg[3]_1 (bgt_fsm_adc_n_7),
        .\trim_code_reg[4]_0 (bgt_fsm_adc_n_0),
        .\trim_code_reg[4]_1 (bgt_fsm_adc_n_6),
        .\trim_code_reg[5]_0 (bgt_fsm_adc_n_9),
        .\trim_code_reg[5]_1 (bgt_fsm_adc_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm_32 bgt_fsm_dac
       (.Q({mem_data_dac0[10:9],mem_data_dac0[5:4]}),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .bgt_sm_start_dac(bgt_sm_start_dac),
        .dac0_bgt_reset_i(dac0_bgt_reset_i),
        .dac0_reset_i(dac0_reset_i),
        .dac0_sm_reset_i_1(dac0_sm_reset_i_1),
        .dac_bgt_gnt(dac_bgt_gnt),
        .dac_bgt_req(dac_bgt_req),
        .dac_drp_rdy_bgt(dac_drp_rdy_bgt),
        .drp_addr({dac_drp_addr_bgt[10],dac_drp_addr_bgt[6:5]}),
        .drp_den(dac_drp_den_bgt),
        .drp_di(dac_drp_di_bgt),
        .drp_wen(dac_drp_wen_bgt),
        .\drpdi_por_i[10]_i_2 (por_fsm_dac0_n_44),
        .\drpdi_por_i[10]_i_2_0 (por_fsm_dac0_n_41),
        .\drpdi_por_i[10]_i_3__0_0 (por_fsm_dac0_n_27),
        .\drpdi_por_i[10]_i_3__0_1 ({por_fsm_dac0_n_28,p_3_in,por_fsm_dac0_n_30,por_fsm_dac0_n_31}),
        .\drpdi_por_i[10]_i_3__0_2 (por_fsm_dac0_n_26),
        .\drpdi_por_i[6]_i_4__0 (por_fsm_dac0_n_22),
        .\drpdi_por_i[7]_i_2__0 (por_fsm_dac0_n_40),
        .\drpdi_por_i[9]_i_2__0_0 (por_fsm_dac0_n_34),
        .\drpdi_por_i[9]_i_2__0_1 (por_fsm_dac0_n_39),
        .\drpdi_por_i_reg[4] (por_fsm_dac0_n_36),
        .\drpdi_por_i_reg[5] (por_fsm_dac0_n_23),
        .\drpdi_por_i_reg[5]_0 (por_fsm_dac0_n_24),
        .\drpdi_por_i_reg[9] (por_fsm_dac0_n_35),
        .\drpdi_por_i_reg[9]_0 (por_fsm_dac0_n_25),
        .\drpdi_por_i_reg[9]_1 (por_fsm_dac0_n_37),
        .\mem_data_dac0_reg[10] (bgt_fsm_dac_n_7),
        .\mem_data_dac0_reg[5] (bgt_fsm_dac_n_6),
        .\rdata_ctrl_reg[15]_0 ({\rdata_reg[15]_2 [15:9],\rdata_reg[15]_2 [0]}),
        .s_axi_aclk(s_axi_aclk),
        .\timer_125ns_count_reg[0]_0 (power_ok_r_reg_0),
        .\timer_125ns_count_reg[0]_1 (\dac0_start_stage_r_reg[3]_0 [3:2]),
        .trim_code(trim_code_dac),
        .\trim_code_reg[0]_0 (bgt_fsm_dac_n_9),
        .\trim_code_reg[1]_0 (bgt_fsm_dac_n_12),
        .\trim_code_reg[2]_0 (bgt_fsm_dac_n_8),
        .\trim_code_reg[3]_0 (bgt_fsm_dac_n_10),
        .\trim_code_reg[4]_0 (bgt_fsm_dac_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_clk_detection clk_detection_adc0
       (.adc0_clk_ok(adc0_clk_ok),
        .adc1_distr_ok(adc1_distr_ok),
        .adc2_distr_ok(adc2_distr_ok),
        .adc3_distr_ok(adc3_distr_ok),
        .clocks_ok_r_i_4_0(por_fsm_adc0_n_65),
        .clocks_ok_r_i_4_1(por_fsm_dac0_n_42),
        .clocks_ok_r_i_4_2(clocks_ok_r_i_4),
        .clocks_ok_r_reg(clocks_ok_r_reg),
        .clocks_ok_r_reg_0(clocks_ok_r_reg_0),
        .dac0_clk_is_distributed(dac0_clk_is_distributed),
        .dac0_distr_ok(dac0_distr_ok),
        .dac1_distr_ok(dac1_distr_ok),
        .dac2_distr_ok(dac2_distr_ok),
        .dac3_distr_ok(dac3_distr_ok));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_clk_detection_33 clk_detection_dac0
       (.adc0_clk_is_distributed(adc0_clk_is_distributed),
        .adc1_distr_ok(adc1_distr_ok),
        .adc2_distr_ok(adc2_distr_ok),
        .adc3_distr_ok(adc3_distr_ok),
        .clocks_ok_r_i_3_0(por_fsm_adc0_n_37),
        .clocks_ok_r_i_3_1(por_fsm_adc0_n_53),
        .clocks_ok_r_i_3_2(clocks_ok_r_reg_0),
        .clocks_ok_r_i_4_0(por_fsm_adc0_n_65),
        .clocks_ok_r_i_4_1(clocks_ok_r_i_4),
        .clocks_ok_r_reg(clocks_ok_r_reg_1),
        .dac0_clk_ok(dac0_clk_ok),
        .dac0_distr_ok(dac0_distr_ok),
        .dac1_distr_ok(dac1_distr_ok),
        .dac2_distr_ok(dac2_distr_ok),
        .dac3_distr_ok(dac3_distr_ok));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    clocks_ok_r_i_10__0
       (.I0(por_timer_start_reg[1]),
        .I1(por_timer_start_reg_0[1]),
        .I2(clocks_ok_r_reg[9]),
        .I3(por_timer_start_reg_1[1]),
        .I4(clocks_ok_r_i_12_n_0),
        .O(dac0_clk_is_distributed));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clocks_ok_r_i_11__0
       (.I0(clocks_ok_r_i_10__0_0[0]),
        .I1(clocks_ok_r_reg_1[1]),
        .I2(clocks_ok_r_i_10__0_1[0]),
        .I3(clocks_ok_r_i_10__0_2[0]),
        .O(clocks_ok_r_i_11__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clocks_ok_r_i_12
       (.I0(clocks_ok_r_i_10__0_0[2]),
        .I1(clocks_ok_r_reg_1[9]),
        .I2(clocks_ok_r_i_10__0_1[2]),
        .I3(clocks_ok_r_i_10__0_2[2]),
        .O(clocks_ok_r_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    clocks_ok_r_i_9
       (.I0(por_timer_start_reg[0]),
        .I1(por_timer_start_reg_0[0]),
        .I2(clocks_ok_r_reg[1]),
        .I3(por_timer_start_reg_1[0]),
        .I4(clocks_ok_r_i_11__0_n_0),
        .O(adc0_clk_is_distributed));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_constants_config constants_config
       (.D({data_stop_adc0,por_fsm_adc0_n_75,por_fsm_adc0_n_76}),
        .\FSM_sequential_const_sm_state_adc0_reg[0]_0 (drp_arbiter_adc0_n_50),
        .\FSM_sequential_fsm_cs_reg[1] (por_fsm_adc0_n_60),
        .Q({const_sm_state_adc0[2],const_sm_state_adc0[0]}),
        .adc0_cal_done(adc0_cal_done),
        .adc0_cal_start(adc0_cal_start),
        .adc0_done_reg_0(adc2_restart_i_reg_n_0),
        .adc0_done_reg_1(adc1_restart_i_reg_n_0),
        .adc0_done_reg_2(adc3_restart_i_reg_n_0),
        .adc0_done_reg_3(p_0_in8_in),
        .adc0_drp_req(adc0_drp_req),
        .\adc0_drpaddr_reg[10]_0 ({adc0_drpaddr_const[10:8],adc0_drpaddr_const[6:0]}),
        .\adc0_drpdi[10]_i_2_0 (rx0_u_adc[0]),
        .\adc0_drpdi_reg[15]_0 ({adc0_drpdi_const[15],adc0_drpdi_const[12:0]}),
        .adc0_drpen_const(adc0_drpen_const),
        .adc0_drprdy_const(adc0_drprdy_const),
        .adc0_reset_i(adc0_reset_i),
        .adc0_sm_reset_i_0(adc0_sm_reset_i_0),
        .adc_bgt_req(adc_bgt_req),
        .const_gnt_adc0(const_gnt_adc0),
        .\data_index_adc0_reg[5]_0 (por_fsm_adc0_n_83),
        .drp_req_adc0(tc_req_adc0),
        .drp_req_adc0_reg_0(drp_req_adc0_reg),
        .drp_req_adc0_reg_1(constants_config_n_4),
        .\mu_adc0_reg[1]_0 (adc0_operation),
        .\mu_adc0_reg[3]_0 (mu_adc0),
        .reset_const_i(reset_const_i),
        .s_axi_aclk(s_axi_aclk),
        .\slice_enables_adc0_reg[3]_0 (constants_config_n_7),
        .\slice_enables_adc0_reg[3]_1 ({por_fsm_adc0_n_67,por_fsm_adc0_n_68,por_fsm_adc0_n_69,por_fsm_adc0_n_70}));
  FDSE \dac0_end_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [0]),
        .Q(dac0_end_stage_r[0]),
        .S(p_0_in8_in));
  FDSE \dac0_end_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [1]),
        .Q(dac0_end_stage_r[1]),
        .S(p_0_in8_in));
  FDSE \dac0_end_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [2]),
        .Q(dac0_end_stage_r[2]),
        .S(p_0_in8_in));
  FDSE \dac0_end_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_end_stage_r_reg[3]_0 [3]),
        .Q(dac0_end_stage_r[3]),
        .S(p_0_in8_in));
  LUT6 #(
    .INIT(64'h00000000EAAA2AAA)) 
    \dac0_pll_refdiv[6]_i_1 
       (.I0(dac0_pll_refdiv),
        .I1(bank2_write),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(\adc0_pll_refdiv[6]_i_2_n_0 ),
        .I4(\adc0_pll_divider0_reg[15]_0 [6]),
        .I5(\tc_enable_reg_n_0_[4] ),
        .O(\dac0_pll_refdiv[6]_i_1_n_0 ));
  FDRE \dac0_pll_refdiv_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dac0_pll_refdiv[6]_i_1_n_0 ),
        .Q(dac0_pll_refdiv),
        .R(1'b0));
  FDRE dac0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_208),
        .Q(dac0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_72),
        .Q(dac0_restart_pending),
        .R(por_sm_reset));
  FDRE \dac0_start_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [0]),
        .Q(dac0_start_stage_r[0]),
        .R(p_0_in8_in));
  FDRE \dac0_start_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [1]),
        .Q(dac0_start_stage_r[1]),
        .R(p_0_in8_in));
  FDRE \dac0_start_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [2]),
        .Q(dac0_start_stage_r[2]),
        .R(p_0_in8_in));
  FDRE \dac0_start_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac0_end_stage_r_reg[0]_0 ),
        .D(\dac0_start_stage_r_reg[3]_0 [3]),
        .Q(dac0_start_stage_r[3]),
        .R(p_0_in8_in));
  FDRE dac1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_209),
        .Q(dac1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_73),
        .Q(dac1_restart_pending),
        .R(por_sm_reset));
  FDRE dac2_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_210),
        .Q(dac2_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac2_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_74),
        .Q(dac2_restart_pending),
        .R(por_sm_reset));
  FDRE dac3_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_211),
        .Q(dac3_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac3_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_75),
        .Q(dac3_restart_pending),
        .R(por_sm_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_adc drp_arbiter_adc0
       (.DADDR(DADDR),
        .DI(DI),
        .\FSM_onehot_state_reg[2] (\FSM_sequential_fsm_cs[0]_i_2 [1:0]),
        .\FSM_onehot_tc_sm_state[6]_i_5 (\tc_enable_reg_n_0_[1] ),
        .\FSM_sequential_const_sm_state_adc0_reg[0] (constants_config_n_7),
        .\FSM_sequential_fsm_cs_reg[0]_0 (drp_req_adc0_reg),
        .\FSM_sequential_fsm_cs_reg[0]_1 (por_fsm_adc0_n_58),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (constants_config_n_4),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (\FSM_sequential_fsm_cs_reg[2]_7 ),
        .\FSM_sequential_fsm_cs_reg[2]_3 (\FSM_sequential_fsm_cs_reg[2]_17 ),
        .\FSM_sequential_fsm_cs_reg[2]_4 (por_fsm_adc0_n_57),
        .Q({Q,fsm_cs}),
        .adc0_drpdi_por({adc0_drpdi_por[15:8],adc0_drpdi_por[6:0]}),
        .adc0_drpen_const(adc0_drpen_const),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drpen_status(adc0_drpen_status),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_const(adc0_drprdy_const),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drprdy_status(adc0_drprdy_status),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_drpwe_por(adc0_drpwe_por),
        .\adc0_pll_refdiv[6]_i_3 ({adc0_start_stage_r[3],adc0_start_stage_r[1]}),
        .\adc0_pll_refdiv[6]_i_3_0 ({mem_data_adc0[32],mem_data_adc0[30]}),
        .\adc0_pll_refdiv[6]_i_3_1 (por_fsm_adc0_n_42),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_reset_i(adc0_reset_i),
        .\adc0_start_stage_r_reg[3] (drp_arbiter_adc0_n_48),
        .adc0_status_gnt(adc0_status_gnt),
        .adc0_status_req(adc0_status_req),
        .adc_bgt_gnt(adc_bgt_gnt),
        .adc_bgt_req(adc_bgt_req),
        .adc_drp_rdy_bgt(adc_drp_rdy_bgt),
        .bank10_write(bank10_write),
        .const_config_drp_drdy_reg_0(drp_arbiter_adc0_n_50),
        .const_gnt_adc0(const_gnt_adc0),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_0),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0] ),
        .drp_RdAck_r_reg_1(user_drp_drdy_reg_4),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_3),
        .drp_addr({adc_drp_addr_bgt[10],adc_drp_addr_bgt[6:5]}),
        .\drp_addr_reg[6] (drp_arbiter_adc0_n_44),
        .drp_den(adc_drp_den_bgt),
        .drp_di(adc_drp_di_bgt),
        .drp_req_adc0(tc_req_adc0),
        .drp_wen(adc_drp_wen_bgt),
        .dummy_read_req(dummy_read_req),
        .p_0_in(p_0_in),
        .\pll_state_machine.status_req_reg (drp_arbiter_adc0_n_45),
        .rx0_u_adc(tile_config_n_9),
        .rx0_u_adc_0(tile_config_n_35),
        .rx0_u_adc_1(tile_config_n_36),
        .rx0_u_adc_10(tile_config_n_45),
        .rx0_u_adc_11(tile_config_n_46),
        .rx0_u_adc_12(tile_config_n_47),
        .rx0_u_adc_13(tile_config_n_48),
        .rx0_u_adc_14(tile_config_n_49),
        .rx0_u_adc_15(tile_config_n_50),
        .rx0_u_adc_16(tile_config_n_51),
        .rx0_u_adc_17(tile_config_n_52),
        .rx0_u_adc_18(tile_config_n_53),
        .rx0_u_adc_19({adc0_drpaddr_por[10:8],adc0_drpaddr_por[6:0]}),
        .rx0_u_adc_2(tile_config_n_37),
        .rx0_u_adc_20(tile_config_n_54),
        .rx0_u_adc_21(tx3_u_dac),
        .rx0_u_adc_22(tile_config_n_55),
        .rx0_u_adc_23(tile_config_n_56),
        .rx0_u_adc_24(tile_config_n_57),
        .rx0_u_adc_25(tile_config_n_58),
        .rx0_u_adc_26(tile_config_n_59),
        .rx0_u_adc_27(\adc0_pll_divider0_reg[15]_0 ),
        .rx0_u_adc_28(por_fsm_adc0_n_59),
        .rx0_u_adc_29({adc0_drpaddr_status[10],adc0_drpaddr_status[6],adc0_drpaddr_status[3]}),
        .rx0_u_adc_3(tile_config_n_38),
        .rx0_u_adc_4(tile_config_n_39),
        .rx0_u_adc_5(tile_config_n_40),
        .rx0_u_adc_6(tile_config_n_41),
        .rx0_u_adc_7(tile_config_n_42),
        .rx0_u_adc_8(tile_config_n_43),
        .rx0_u_adc_9(tile_config_n_44),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_drp_arb_gnt(tc_gnt_adc1),
        .tile_config_drp_arb_gnt_reg_0(drp_arbiter_adc0_n_51),
        .tile_config_drp_drdy_reg_0(tile_config_drp_drdy_reg),
        .user_drp_drdy_reg_0(user_drp_drdy_reg),
        .user_drp_drdy_reg_1(user_drp_drdy_reg_3),
        .user_drp_drdy_reg_2(drp_arbiter_adc0_n_49));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter drp_arbiter_adc1
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0] ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_8 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_11 ),
        .Q(adc1_drpdi_por),
        .adc1_drp_req(adc1_drp_req),
        .adc1_drp_we(adc1_drp_we),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpdi_tc(adc1_drpdi_tc),
        .adc1_drpen_tc(adc1_drpen_tc),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .bank12_write(bank12_write),
        .\drp_addr_reg[10] (\drp_addr_reg[10] ),
        .\drp_di_reg[15] (\drp_di_reg[15] ),
        .drpen_por(adc1_drpen_por),
        .drpwe_por(adc1_drpwe_por),
        .drpwe_por_reg(drpwe_por_reg),
        .dummy_read_req_reg_0(drp_arbiter_dac1_n_6),
        .dummy_read_req_reg_1(drp_arbiter_dac1_n_7),
        .p_12_in(p_12_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg),
        .rx1_u_adc(tile_config_n_86),
        .rx1_u_adc_0(\adc0_pll_divider0_reg[15]_0 ),
        .rx1_u_adc_1({p_0_in0,tile_config_n_11,tile_config_n_12,tile_config_n_13,tile_config_n_14,tile_config_n_15,tile_config_n_16,tile_config_n_17,tile_config_n_18}),
        .rx1_u_adc_2(tile_config_n_169),
        .rx1_u_adc_3(tx3_u_dac),
        .s_axi_aclk(s_axi_aclk),
        .tc_req_adc1(tc_req_adc1),
        .tile_config_drp_arb_gnt(tc_gnt_adc1),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i),
        .tile_config_drp_drdy_reg_0(p_0_in8_in),
        .tile_config_drp_drdy_reg_1(adc1_restart_i_reg_n_0),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_34 drp_arbiter_adc2
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_9 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_12 ),
        .Q(adc2_drpdi_por),
        .access_type_reg(access_type_reg_0),
        .adc2_drp_req(adc2_drp_req),
        .adc2_drp_we(adc2_drp_we),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drpen_tc(adc2_drpen_tc),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .bank14_write(bank14_write),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_1),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .drp_RdAck_r_reg_1(user_drp_drdy_reg_6),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_4),
        .\drp_addr_reg[10] (\drp_addr_reg[10]_0 ),
        .\drp_di_reg[15] (\drp_di_reg[15]_0 ),
        .drpen_por(adc2_drpen_por),
        .drpwe_por(adc2_drpwe_por),
        .drpwe_por_reg(drpwe_por_reg_0),
        .dummy_read_req_reg_0(drp_arbiter_dac1_n_6),
        .dummy_read_req_reg_1(drp_arbiter_dac1_n_7),
        .p_13_in(p_13_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_0),
        .rx2_u_adc(tile_config_n_87),
        .rx2_u_adc_0(\adc0_pll_divider0_reg[15]_0 ),
        .rx2_u_adc_1({p_0_in0,tile_config_n_11,tile_config_n_12,tile_config_n_13,tile_config_n_14,tile_config_n_15,tile_config_n_16,tile_config_n_17,tile_config_n_18}),
        .rx2_u_adc_2(tile_config_n_150),
        .rx2_u_adc_3(tx3_u_dac),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc2(tc_gnt_adc2),
        .tc_req_adc2(tc_req_adc2),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i_0),
        .tile_config_drp_drdy_reg_0(p_0_in8_in),
        .tile_config_drp_drdy_reg_1(adc2_restart_i_reg_n_0),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_5),
        .user_drp_drdy_reg_1(drp_arbiter_adc2_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_35 drp_arbiter_adc3
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_5 ),
        .\FSM_onehot_tc_sm_state_reg[0] (\tc_enable_reg_n_0_[3] ),
        .\FSM_onehot_tc_sm_state_reg[0]_0 (\tc_enable_reg_n_0_[2] ),
        .\FSM_onehot_tc_sm_state_reg[0]_1 (drp_arbiter_adc0_n_51),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_10 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_13 ),
        .Q({p_0_in0,tile_config_n_11,tile_config_n_12,tile_config_n_13,tile_config_n_14,tile_config_n_15,tile_config_n_16,tile_config_n_17,tile_config_n_18}),
        .adc3_drp_req(adc3_drp_req),
        .adc3_drp_we(adc3_drp_we),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drpen_tc(adc3_drpen_tc),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .bank16_write(bank16_write),
        .\drp_addr_reg[10] (\drp_addr_reg[10]_1 ),
        .\drp_di_reg[15] (\drp_di_reg[15]_1 ),
        .drpen_por(adc3_drpen_por),
        .drpwe_por(adc3_drpwe_por),
        .drpwe_por_reg(drpwe_por_reg_1),
        .dummy_read_req_reg_0(drp_arbiter_dac1_n_6),
        .dummy_read_req_reg_1(drp_arbiter_dac1_n_7),
        .p_14_in(p_14_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_1),
        .rx3_u_adc(tile_config_n_114),
        .rx3_u_adc_0(tx3_u_dac),
        .rx3_u_adc_1(tile_config_n_88),
        .rx3_u_adc_2(\adc0_pll_divider0_reg[15]_0 ),
        .rx3_u_adc_3(adc3_drpdi_por),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc2(tc_gnt_adc2),
        .tc_req_adc3(tc_req_adc3),
        .tc_sm_state20_out(tc_sm_state20_out),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i_1),
        .tile_config_drp_drdy_reg_0(p_0_in8_in),
        .tile_config_drp_drdy_reg_1(adc3_restart_i_reg_n_0),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0 drp_arbiter_dac0
       (.D(por_fsm_dac0_n_9),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_tc_sm_state[6]_i_6_0 (\tc_enable_reg_n_0_[4] ),
        .\FSM_onehot_tc_sm_state[6]_i_6_1 (\tc_enable_reg_n_0_[7] ),
        .\FSM_onehot_tc_sm_state[6]_i_6_2 (tc_gnt_dac3),
        .\FSM_onehot_tc_sm_state[6]_i_6_3 (\tc_enable_reg_n_0_[6] ),
        .\FSM_onehot_tc_sm_state[6]_i_6_4 (tc_gnt_dac2),
        .\FSM_onehot_tc_sm_state_reg[0] (tile_config_n_68),
        .\FSM_onehot_tc_sm_state_reg[0]_0 (\tc_enable_reg_n_0_[5] ),
        .\FSM_onehot_tc_sm_state_reg[1] (drp_arbiter_dac0_n_46),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_2 (drp_arbiter_dac0_n_40),
        .\FSM_sequential_fsm_cs_reg[1]_3 (por_fsm_dac0_n_10),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (\FSM_sequential_fsm_cs_reg[2]_3 ),
        .Q(fsm_cs_2),
        .bank2_write(bank2_write),
        .dac0_drp_req(dac0_drp_req),
        .dac0_drpaddr_tc(dac0_drpaddr_tc),
        .dac0_drpen_por(dac0_drpen_por),
        .dac0_drpen_status(dac0_drpen_status),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_drprdy_status(dac0_drprdy_status),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_drpwe_por(dac0_drpwe_por),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .dac0_reset_i(dac0_reset_i),
        .dac0_status_gnt(dac0_status_gnt),
        .dac0_status_req(dac0_status_req),
        .dac_bgt_gnt(dac_bgt_gnt),
        .dac_bgt_req(dac_bgt_req),
        .dac_drp_rdy_bgt(dac_drp_rdy_bgt),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_2),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_2 ),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_5),
        .drp_addr({dac_drp_addr_bgt[10],dac_drp_addr_bgt[6:5]}),
        .\drp_addr_reg[1] (\drp_addr_reg[1] ),
        .drp_den(dac_drp_den_bgt),
        .drp_di(dac_drp_di_bgt),
        .drp_wen(dac_drp_wen_bgt),
        .\drpaddr_por_reg[10] (\drpaddr_por_reg[10] ),
        .dummy_read_req_reg_0(drp_arbiter_dac0_n_41),
        .dummy_read_req_reg_1(dummy_read_req_reg),
        .s_axi_aclk(s_axi_aclk),
        .tc_req_dac0(tc_req_dac0),
        .tile_config_drp_arb_gnt(tc_gnt_dac1),
        .tx0_u_dac(tile_config_n_60),
        .tx0_u_dac_0(tx3_u_dac),
        .tx0_u_dac_1(tile_config_n_152),
        .tx0_u_dac_10(tile_config_n_63),
        .tx0_u_dac_11(tile_config_n_64),
        .tx0_u_dac_12(tile_config_n_65),
        .tx0_u_dac_13(dac0_drpaddr_status[10]),
        .tx0_u_dac_2(tile_config_n_93),
        .tx0_u_dac_3(dac0_drpdi_por),
        .tx0_u_dac_4(\adc0_pll_divider0_reg[15]_0 ),
        .tx0_u_dac_5(tile_config_n_92),
        .tx0_u_dac_6({p_0_in0,tile_config_n_13,tile_config_n_18,tile_config_n_19,tile_config_n_20,tile_config_n_21,tile_config_n_22,tile_config_n_23,tile_config_n_24,tile_config_n_25,tile_config_n_26,tile_config_n_27,tile_config_n_28,tile_config_n_29,tile_config_n_30,tile_config_n_31,tile_config_n_32,tile_config_n_33,tile_config_n_34}),
        .tx0_u_dac_7({dac0_drpaddr_por[10:8],dac0_drpaddr_por[6:0]}),
        .tx0_u_dac_8(tile_config_n_61),
        .tx0_u_dac_9(tile_config_n_62),
        .user_drp_drdy(user_drp_drdy),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_0),
        .user_drp_drdy_reg_1(user_drp_drdy_reg_7),
        .user_drp_drdy_reg_2(drp_arbiter_dac0_n_45),
        .user_drp_drdy_reg_3(user_drp_drdy_reg_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0_36 drp_arbiter_dac1
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_14 ),
        .Q({p_0_in0,tile_config_n_11,tile_config_n_12,tile_config_n_13,tile_config_n_14,tile_config_n_15,tile_config_n_16,tile_config_n_17,tile_config_n_18}),
        .bank4_write(bank4_write),
        .dac1_drp_req(dac1_drp_req),
        .dac1_drp_we(dac1_drp_we),
        .dac1_drpaddr_por(dac1_drpaddr_por),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drpen_tc(dac1_drpen_tc),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .\drp_addr_reg[10] (\drp_addr_reg[10]_2 ),
        .\drp_addr_reg[1] (drp_arbiter_dac1_n_7),
        .\drp_addr_reg[6] (drp_arbiter_dac1_n_6),
        .\drp_di_reg[15] (\drp_di_reg[15]_2 ),
        .drpen_por(dac1_drpen_por),
        .drpwe_por(dac1_drpwe_por),
        .drpwe_por_reg(drpwe_por_reg_2),
        .p_17_in(p_17_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_2),
        .s_axi_aclk(s_axi_aclk),
        .tc_req_dac1(tc_req_dac1),
        .tile_config_drp_arb_gnt(tc_gnt_dac1),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i_3),
        .tile_config_drp_drdy_reg_0(p_0_in8_in),
        .tile_config_drp_drdy_reg_1(dac1_restart_i_reg_n_0),
        .tx1_u_dac(tx3_u_dac),
        .tx1_u_dac_0(tile_config_n_89),
        .tx1_u_dac_1(tile_config_n_186),
        .tx1_u_dac_2(\adc0_pll_divider0_reg[15]_0 ),
        .tx1_u_dac_3(dac1_drpdi_por),
        .user_drp_drdy(user_drp_drdy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0_37 drp_arbiter_dac2
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_3 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_5 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_15 ),
        .Q(dac2_drpdi_por),
        .access_type_reg(access_type_reg),
        .bank6_write(bank6_write),
        .dac2_drp_req(dac2_drp_req),
        .dac2_drp_we(dac2_drp_we),
        .dac2_drpaddr_por(dac2_drpaddr_por),
        .dac2_drpdi_tc(dac2_drpdi_tc),
        .dac2_drpen_tc(dac2_drpen_tc),
        .dac2_drprdy_por(dac2_drprdy_por),
        .dac2_drprdy_tc(dac2_drprdy_tc),
        .dac2_por_gnt(dac2_por_gnt),
        .dac2_por_req(dac2_por_req),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_RdAck_r_reg_0(drp_arbiter_dac0_n_45),
        .drp_RdAck_r_reg_1(drp_arbiter_adc2_n_8),
        .drp_RdAck_r_reg_2(drp_arbiter_adc0_n_49),
        .drp_RdAck_r_reg_3(\FSM_sequential_fsm_cs_reg[0]_4 ),
        .drp_RdAck_r_reg_4(user_drp_drdy_reg_2),
        .drp_RdAck_r_reg_5(drp_RdAck_r_reg_6),
        .\drp_addr_reg[10] (\drp_addr_reg[10]_3 ),
        .\drp_di_reg[15] (\drp_di_reg[15]_3 ),
        .drpen_por(dac2_drpen_por),
        .drpwe_por(dac2_drpwe_por),
        .drpwe_por_reg(drpwe_por_reg_3),
        .dummy_read_req_reg_0(drp_arbiter_dac1_n_6),
        .dummy_read_req_reg_1(drp_arbiter_dac1_n_7),
        .p_18_in(p_18_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_3),
        .s_axi_aclk(s_axi_aclk),
        .tc_req_dac2(tc_req_dac2),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i_4),
        .tile_config_drp_arb_gnt_reg_0(tc_gnt_dac2),
        .tile_config_drp_drdy_reg_0(p_0_in8_in),
        .tile_config_drp_drdy_reg_1(dac2_restart_i_reg_n_0),
        .tx2_u_dac(tile_config_n_90),
        .tx2_u_dac_0(\adc0_pll_divider0_reg[15]_0 ),
        .tx2_u_dac_1({p_0_in0,tile_config_n_11,tile_config_n_12,tile_config_n_13,tile_config_n_14,tile_config_n_15,tile_config_n_16,tile_config_n_17,tile_config_n_18}),
        .tx2_u_dac_2(tile_config_n_203),
        .tx2_u_dac_3(tx3_u_dac),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_1),
        .user_drp_drdy_reg_1(user_drp_drdy_reg_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0_38 drp_arbiter_dac3
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_6 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_16 ),
        .Q({p_0_in0,tile_config_n_11,tile_config_n_12,tile_config_n_13,tile_config_n_14,tile_config_n_15,tile_config_n_16,tile_config_n_17,tile_config_n_18}),
        .bank8_write(bank8_write),
        .dac3_drp_req(dac3_drp_req),
        .dac3_drp_we(dac3_drp_we),
        .dac3_drpaddr_por(dac3_drpaddr_por),
        .dac3_drpdi_tc(dac3_drpdi_tc),
        .dac3_drpen_tc(dac3_drpen_tc),
        .dac3_por_req(dac3_por_req),
        .\drp_addr_reg[10] (\drp_addr_reg[10]_4 ),
        .\drp_di_reg[15] (\drp_di_reg[15]_4 ),
        .drp_wen(drp_wen),
        .drpen_por(dac3_drpen_por),
        .drpwe_por(dac3_drpwe_por),
        .drpwe_por_reg(drpwe_por_reg_4),
        .dummy_read_req_reg_0(drp_arbiter_dac1_n_6),
        .dummy_read_req_reg_1(drp_arbiter_dac1_n_7),
        .p_19_in(p_19_in),
        .por_drp_arb_gnt(dac3_por_gnt),
        .por_drp_drdy(dac3_drprdy_por),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_4),
        .s_axi_aclk(s_axi_aclk),
        .tc_req_dac3(tc_req_dac3),
        .tile_config_drp_arb_gnt(tc_gnt_dac3),
        .tile_config_drp_drdy(dac3_drprdy_tc),
        .tile_config_drp_drdy_reg_0(p_0_in8_in),
        .tile_config_drp_drdy_reg_1(dac3_restart_i_reg_n_0),
        .tx3_u_dac(tx3_u_dac),
        .tx3_u_dac_0(tile_config_n_132),
        .tx3_u_dac_1(\adc0_pll_divider0_reg[15]_0 ),
        .tx3_u_dac_2(dac3_drpdi_por),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_2));
  LUT6 #(
    .INIT(64'h8F80CFCF8F80C0C0)) 
    \mem_data_adc0[0]_i_1 
       (.I0(mem_addr_adc0[1]),
        .I1(\mem_data_adc0[29]_i_2_n_0 ),
        .I2(mem_addr_adc0[7]),
        .I3(\mem_data_adc0[0]_i_2_n_0 ),
        .I4(mem_addr_adc0[0]),
        .I5(\mem_data_adc0[0]_i_3_n_0 ),
        .O(instr_adc0[0]));
  LUT6 #(
    .INIT(64'h5CC4DC8C26802811)) 
    \mem_data_adc0[0]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[6]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC20D82048D01841)) 
    \mem_data_adc0[0]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000000200000000)) 
    \mem_data_adc0[10]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4800100000000000)) 
    \mem_data_adc0[10]_i_3 
       (.I0(mem_addr_adc0[6]),
        .I1(mem_addr_adc0[5]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[3]),
        .I5(mem_addr_adc0[1]),
        .O(\mem_data_adc0[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000004240000800)) 
    \mem_data_adc0[11]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2800002080200440)) 
    \mem_data_adc0[11]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9005020000200000)) 
    \mem_data_adc0[12]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[3]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800802000404000)) 
    \mem_data_adc0[12]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[6]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000040001820)) 
    \mem_data_adc0[13]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4810010000000000)) 
    \mem_data_adc0[13]_i_3 
       (.I0(mem_addr_adc0[6]),
        .I1(mem_addr_adc0[5]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[3]),
        .I5(mem_addr_adc0[1]),
        .O(\mem_data_adc0[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF088F088F033F000)) 
    \mem_data_adc0[14]_i_1 
       (.I0(\mem_data_adc0[14]_i_2_n_0 ),
        .I1(mem_addr_adc0[0]),
        .I2(\mem_data_adc0[14]_i_3_n_0 ),
        .I3(mem_addr_adc0[1]),
        .I4(\mem_data_adc0[14]_i_4_n_0 ),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_data_adc0[14]_i_2 
       (.I0(mem_addr_adc0[4]),
        .I1(mem_addr_adc0[2]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[6]),
        .O(\mem_data_adc0[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \mem_data_adc0[14]_i_3 
       (.I0(mem_addr_adc0[6]),
        .I1(mem_addr_adc0[5]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[3]),
        .O(\mem_data_adc0[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_data_adc0[14]_i_4 
       (.I0(mem_addr_adc0[4]),
        .I1(mem_addr_adc0[5]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[6]),
        .O(\mem_data_adc0[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00C500C000500000)) 
    \mem_data_adc0[15]_i_1 
       (.I0(mem_addr_adc0[0]),
        .I1(\mem_data_adc0[15]_i_2_n_0 ),
        .I2(mem_addr_adc0[1]),
        .I3(mem_addr_adc0[6]),
        .I4(\mem_data_adc0[15]_i_3_n_0 ),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem_data_adc0[15]_i_2 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[2]),
        .I2(mem_addr_adc0[4]),
        .O(\mem_data_adc0[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mem_data_adc0[15]_i_3 
       (.I0(mem_addr_adc0[5]),
        .I1(mem_addr_adc0[2]),
        .I2(mem_addr_adc0[4]),
        .O(\mem_data_adc0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F400F0F4F400000)) 
    \mem_data_adc0[16]_i_1 
       (.I0(mem_addr_adc0[1]),
        .I1(\mem_data_adc0[29]_i_2_n_0 ),
        .I2(mem_addr_adc0[7]),
        .I3(\mem_data_adc0[16]_i_2_n_0 ),
        .I4(mem_addr_adc0[0]),
        .I5(\mem_data_adc0[16]_i_3_n_0 ),
        .O(instr_adc0[16]));
  LUT6 #(
    .INIT(64'h9C22080500200004)) 
    \mem_data_adc0[16]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04C8013100791046)) 
    \mem_data_adc0[16]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[6]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \mem_data_adc0[17]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[17]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[17]_i_3_n_0 ),
        .O(instr_adc0[17]));
  LUT6 #(
    .INIT(64'hA805231480000080)) 
    \mem_data_adc0[17]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9400800D0023C1A0)) 
    \mem_data_adc0[17]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[2]),
        .O(\mem_data_adc0[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F80CFCF8F80C0C0)) 
    \mem_data_adc0[18]_i_1 
       (.I0(mem_addr_adc0[1]),
        .I1(\mem_data_adc0[29]_i_2_n_0 ),
        .I2(mem_addr_adc0[7]),
        .I3(\mem_data_adc0[18]_i_2_n_0 ),
        .I4(mem_addr_adc0[0]),
        .I5(\mem_data_adc0[18]_i_3_n_0 ),
        .O(instr_adc0[18]));
  LUT6 #(
    .INIT(64'h5D10E802FAA98626)) 
    \mem_data_adc0[18]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hECCA3351571A3806)) 
    \mem_data_adc0[18]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \mem_data_adc0[19]_i_1 
       (.I0(mem_addr_adc0[1]),
        .I1(\mem_data_adc0[29]_i_2_n_0 ),
        .I2(mem_addr_adc0[7]),
        .I3(\mem_data_adc0[19]_i_2_n_0 ),
        .I4(mem_addr_adc0[0]),
        .I5(\mem_data_adc0[19]_i_3_n_0 ),
        .O(instr_adc0[19]));
  LUT6 #(
    .INIT(64'h60A0080000000002)) 
    \mem_data_adc0[19]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80008000C0040300)) 
    \mem_data_adc0[19]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F40CFCF4F40C0C0)) 
    \mem_data_adc0[1]_i_1 
       (.I0(mem_addr_adc0[1]),
        .I1(\mem_data_adc0[29]_i_2_n_0 ),
        .I2(mem_addr_adc0[7]),
        .I3(\mem_data_adc0[1]_i_2_n_0 ),
        .I4(mem_addr_adc0[0]),
        .I5(\mem_data_adc0[1]_i_3_n_0 ),
        .O(instr_adc0[1]));
  LUT6 #(
    .INIT(64'hCC00D8A0C444D881)) 
    \mem_data_adc0[1]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC24986898C00841)) 
    \mem_data_adc0[1]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h31C040C230387CA0)) 
    \mem_data_adc0[20]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30E022C332383A60)) 
    \mem_data_adc0[20]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_data_adc0[21]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[21]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[21]_i_3_n_0 ),
        .O(instr_adc0[21]));
  LUT6 #(
    .INIT(64'h810202081A091744)) 
    \mem_data_adc0[21]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0117030D021B0C86)) 
    \mem_data_adc0[21]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[2]),
        .O(\mem_data_adc0[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h31C040C230387EA0)) 
    \mem_data_adc0[22]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h32EC333602022880)) 
    \mem_data_adc0[22]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \mem_data_adc0[24]_i_1 
       (.I0(mem_addr_adc0[0]),
        .I1(\mem_data_adc0[29]_i_2_n_0 ),
        .I2(mem_addr_adc0[1]),
        .I3(\mem_data_adc0[24]_i_2_n_0 ),
        .I4(mem_addr_adc0[7]),
        .I5(\mem_data_adc0_reg[24]_i_3_n_0 ),
        .O(instr_adc0[24]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \mem_data_adc0[24]_i_2 
       (.I0(mem_addr_adc0[6]),
        .I1(mem_addr_adc0[5]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[3]),
        .O(\mem_data_adc0[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE93B1FA546771996)) 
    \mem_data_adc0[24]_i_4 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[2]),
        .O(\mem_data_adc0[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6D05303A1A37B91F)) 
    \mem_data_adc0[24]_i_5 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \mem_data_adc0[25]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[1]),
        .I2(mem_addr_adc0[0]),
        .I3(\mem_data_adc0[30]_i_2_n_0 ),
        .I4(mem_addr_adc0[7]),
        .I5(\mem_data_adc0_reg[25]_i_2_n_0 ),
        .O(instr_adc0[25]));
  LUT6 #(
    .INIT(64'h00031F4702031946)) 
    \mem_data_adc0[25]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[2]),
        .O(\mem_data_adc0[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01C010C21A811596)) 
    \mem_data_adc0[25]_i_4 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \mem_data_adc0[26]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[1]),
        .I2(mem_addr_adc0[0]),
        .I3(\mem_data_adc0[30]_i_2_n_0 ),
        .I4(mem_addr_adc0[7]),
        .I5(\mem_data_adc0_reg[26]_i_2_n_0 ),
        .O(instr_adc0[26]));
  LUT6 #(
    .INIT(64'h0003174502031956)) 
    \mem_data_adc0[26]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[2]),
        .O(\mem_data_adc0[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h011AC1811015C296)) 
    \mem_data_adc0[26]_i_4 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[2]),
        .O(\mem_data_adc0[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data_adc0[27]_i_1 
       (.I0(\mem_data_adc0[30]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[27]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[27]_i_3_n_0 ),
        .O(instr_adc0[27]));
  LUT6 #(
    .INIT(64'h40C9D0D525268899)) 
    \mem_data_adc0[27]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC028B044D452905B)) 
    \mem_data_adc0[27]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \mem_data_adc0[28]_i_1 
       (.I0(\mem_data_adc0[30]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[28]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[28]_i_3_n_0 ),
        .O(instr_adc0[28]));
  LUT6 #(
    .INIT(64'h4020C08000201001)) 
    \mem_data_adc0[28]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000804010101003)) 
    \mem_data_adc0[28]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_data_adc0[29]_i_1 
       (.I0(\mem_data_adc0[32]_i_2_n_0 ),
        .I1(\mem_data_adc0[29]_i_2_n_0 ),
        .I2(mem_addr_adc0[7]),
        .I3(\mem_data_adc0[29]_i_3_n_0 ),
        .I4(mem_addr_adc0[0]),
        .I5(\mem_data_adc0[29]_i_4_n_0 ),
        .O(instr_adc0[29]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \mem_data_adc0[29]_i_2 
       (.I0(mem_addr_adc0[6]),
        .I1(mem_addr_adc0[5]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[3]),
        .O(\mem_data_adc0[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1E3C4FDF3050F)) 
    \mem_data_adc0[29]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1C3C4F9F3051B)) 
    \mem_data_adc0[29]_i_4 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data_adc0[2]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[2]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[2]_i_3_n_0 ),
        .O(instr_adc0[2]));
  LUT6 #(
    .INIT(64'h40C4CA8404C01091)) 
    \mem_data_adc0[2]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[6]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC00A86018800801)) 
    \mem_data_adc0[2]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_data_adc0[30]_i_1 
       (.I0(\mem_data_adc0[30]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[30]_i_3_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[30]_i_4_n_0 ),
        .O(instr_adc0[30]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \mem_data_adc0[30]_i_2 
       (.I0(mem_addr_adc0[3]),
        .I1(mem_addr_adc0[4]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[6]),
        .I5(mem_addr_adc0[1]),
        .O(\mem_data_adc0[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FC16E83C)) 
    \mem_data_adc0[30]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E01030C08061C)) 
    \mem_data_adc0[30]_i_4 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_data_adc0[31]_i_1 
       (.I0(\mem_data_adc0[32]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[31]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[31]_i_3_n_0 ),
        .O(instr_adc0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF0780)) 
    \mem_data_adc0[31]_i_2 
       (.I0(mem_addr_adc0[2]),
        .I1(mem_addr_adc0[1]),
        .I2(mem_addr_adc0[3]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF13FFFFFE80)) 
    \mem_data_adc0[31]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[6]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[5]),
        .O(\mem_data_adc0[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_adc0[32]_i_1 
       (.I0(\mem_data_adc0[32]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[32]_i_3_n_0 ),
        .O(instr_adc0[32]));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \mem_data_adc0[32]_i_2 
       (.I0(mem_addr_adc0[2]),
        .I1(mem_addr_adc0[1]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF80000)) 
    \mem_data_adc0[32]_i_3 
       (.I0(mem_addr_adc0[2]),
        .I1(mem_addr_adc0[1]),
        .I2(mem_addr_adc0[3]),
        .I3(mem_addr_adc0[4]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[32]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data_adc0[3]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[3]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[3]_i_3_n_0 ),
        .O(instr_adc0[3]));
  LUT6 #(
    .INIT(64'h40C2CA88044010D1)) 
    \mem_data_adc0[3]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[6]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC00886018800801)) 
    \mem_data_adc0[3]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[6]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[4]),
        .O(\mem_data_adc0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data_adc0[4]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[4]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[4]_i_3_n_0 ),
        .O(instr_adc0[4]));
  LUT6 #(
    .INIT(64'h4000818088248C20)) 
    \mem_data_adc0[4]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[2]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h81800444C0080028)) 
    \mem_data_adc0[4]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data_adc0[5]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[5]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[5]_i_3_n_0 ),
        .O(instr_adc0[5]));
  LUT6 #(
    .INIT(64'h4B88ED12884A2040)) 
    \mem_data_adc0[5]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1848642C0042020)) 
    \mem_data_adc0[5]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data_adc0[6]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[6]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[6]_i_3_n_0 ),
        .O(instr_adc0[6]));
  LUT6 #(
    .INIT(64'h4182404880A04080)) 
    \mem_data_adc0[6]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h82824080D2000008)) 
    \mem_data_adc0[6]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_data_adc0[7]_i_1 
       (.I0(\mem_data_adc0[29]_i_2_n_0 ),
        .I1(mem_addr_adc0[7]),
        .I2(\mem_data_adc0[7]_i_2_n_0 ),
        .I3(mem_addr_adc0[0]),
        .I4(\mem_data_adc0[7]_i_3_n_0 ),
        .O(instr_adc0[7]));
  LUT6 #(
    .INIT(64'h60A2808000000000)) 
    \mem_data_adc0[7]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80800000C1000008)) 
    \mem_data_adc0[7]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000041000008)) 
    \mem_data_adc0[8]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[3]),
        .I2(mem_addr_adc0[4]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[5]),
        .I5(mem_addr_adc0[6]),
        .O(\mem_data_adc0[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2082C00000000000)) 
    \mem_data_adc0[8]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9002000200000000)) 
    \mem_data_adc0[9]_i_2 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[5]),
        .I3(mem_addr_adc0[2]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2802000004000000)) 
    \mem_data_adc0[9]_i_3 
       (.I0(mem_addr_adc0[1]),
        .I1(mem_addr_adc0[6]),
        .I2(mem_addr_adc0[2]),
        .I3(mem_addr_adc0[5]),
        .I4(mem_addr_adc0[4]),
        .I5(mem_addr_adc0[3]),
        .O(\mem_data_adc0[9]_i_3_n_0 ));
  FDRE \mem_data_adc0_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[0]),
        .Q(mem_data_adc0[0]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[10]_i_1_n_0 ),
        .Q(mem_data_adc0[10]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[10]_i_1 
       (.I0(\mem_data_adc0[10]_i_2_n_0 ),
        .I1(\mem_data_adc0[10]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[10]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[11]_i_1_n_0 ),
        .Q(mem_data_adc0[11]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[11]_i_1 
       (.I0(\mem_data_adc0[11]_i_2_n_0 ),
        .I1(\mem_data_adc0[11]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[11]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[12]_i_1_n_0 ),
        .Q(mem_data_adc0[12]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[12]_i_1 
       (.I0(\mem_data_adc0[12]_i_2_n_0 ),
        .I1(\mem_data_adc0[12]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[12]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[13]_i_1_n_0 ),
        .Q(mem_data_adc0[13]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[13]_i_1 
       (.I0(\mem_data_adc0[13]_i_2_n_0 ),
        .I1(\mem_data_adc0[13]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[13]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0[14]_i_1_n_0 ),
        .Q(mem_data_adc0[14]),
        .R(mem_addr_adc0[7]));
  FDRE \mem_data_adc0_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0[15]_i_1_n_0 ),
        .Q(mem_data_adc0[15]),
        .R(mem_addr_adc0[7]));
  FDRE \mem_data_adc0_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[16]),
        .Q(mem_data_adc0[16]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[17]),
        .Q(mem_data_adc0[17]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[18]),
        .Q(mem_data_adc0[18]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[19]),
        .Q(mem_data_adc0[19]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[1]),
        .Q(mem_data_adc0[1]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[20]_i_1_n_0 ),
        .Q(mem_data_adc0[20]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[20]_i_1 
       (.I0(\mem_data_adc0[20]_i_2_n_0 ),
        .I1(\mem_data_adc0[20]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[20]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[21]),
        .Q(mem_data_adc0[21]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[22]_i_1_n_0 ),
        .Q(mem_data_adc0[22]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[22]_i_1 
       (.I0(\mem_data_adc0[22]_i_2_n_0 ),
        .I1(\mem_data_adc0[22]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[22]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[24]),
        .Q(mem_data_adc0[24]),
        .R(1'b0));
  MUXF7 \mem_data_adc0_reg[24]_i_3 
       (.I0(\mem_data_adc0[24]_i_4_n_0 ),
        .I1(\mem_data_adc0[24]_i_5_n_0 ),
        .O(\mem_data_adc0_reg[24]_i_3_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[25]),
        .Q(mem_data_adc0[25]),
        .R(1'b0));
  MUXF7 \mem_data_adc0_reg[25]_i_2 
       (.I0(\mem_data_adc0[25]_i_3_n_0 ),
        .I1(\mem_data_adc0[25]_i_4_n_0 ),
        .O(\mem_data_adc0_reg[25]_i_2_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[26]),
        .Q(mem_data_adc0[26]),
        .R(1'b0));
  MUXF7 \mem_data_adc0_reg[26]_i_2 
       (.I0(\mem_data_adc0[26]_i_3_n_0 ),
        .I1(\mem_data_adc0[26]_i_4_n_0 ),
        .O(\mem_data_adc0_reg[26]_i_2_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[27]),
        .Q(mem_data_adc0[27]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[28]),
        .Q(mem_data_adc0[28]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[29]),
        .Q(mem_data_adc0[29]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[2]),
        .Q(mem_data_adc0[2]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[30]),
        .Q(mem_data_adc0[30]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[31]),
        .Q(mem_data_adc0[31]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[32]),
        .Q(mem_data_adc0[32]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[3]),
        .Q(mem_data_adc0[3]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[4]),
        .Q(mem_data_adc0[4]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[5]),
        .Q(mem_data_adc0[5]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[6]),
        .Q(mem_data_adc0[6]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_adc0[7]),
        .Q(mem_data_adc0[7]),
        .R(1'b0));
  FDRE \mem_data_adc0_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[8]_i_1_n_0 ),
        .Q(mem_data_adc0[8]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[8]_i_1 
       (.I0(\mem_data_adc0[8]_i_2_n_0 ),
        .I1(\mem_data_adc0[8]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[8]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  FDRE \mem_data_adc0_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_adc0_reg[9]_i_1_n_0 ),
        .Q(mem_data_adc0[9]),
        .R(mem_addr_adc0[7]));
  MUXF7 \mem_data_adc0_reg[9]_i_1 
       (.I0(\mem_data_adc0[9]_i_2_n_0 ),
        .I1(\mem_data_adc0[9]_i_3_n_0 ),
        .O(\mem_data_adc0_reg[9]_i_1_n_0 ),
        .S(mem_addr_adc0[0]));
  LUT6 #(
    .INIT(64'h202020BA10420089)) 
    \mem_data_dac0[0]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[1]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[2]),
        .O(instr_dac0[0]));
  LUT6 #(
    .INIT(64'h2020000000100400)) 
    \mem_data_dac0[10]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[1]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[10]));
  LUT6 #(
    .INIT(64'h2000200000040000)) 
    \mem_data_dac0[11]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[11]));
  LUT6 #(
    .INIT(64'h000000008C028000)) 
    \mem_data_dac0[12]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[0]),
        .I3(mem_addr_dac0[1]),
        .I4(mem_addr_dac0[3]),
        .I5(mem_addr_dac0[4]),
        .O(instr_dac0[12]));
  LUT6 #(
    .INIT(64'h000000008C000000)) 
    \mem_data_dac0[13]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[0]),
        .I3(mem_addr_dac0[1]),
        .I4(mem_addr_dac0[3]),
        .I5(mem_addr_dac0[4]),
        .O(instr_dac0[13]));
  LUT6 #(
    .INIT(64'h2020004001000000)) 
    \mem_data_dac0[14]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[1]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[14]));
  LUT6 #(
    .INIT(64'h0000000098000110)) 
    \mem_data_dac0[15]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[0]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[3]),
        .I5(mem_addr_dac0[4]),
        .O(instr_dac0[15]));
  LUT6 #(
    .INIT(64'h0034745021070516)) 
    \mem_data_dac0[16]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[16]));
  LUT6 #(
    .INIT(64'h2020205010E80098)) 
    \mem_data_dac0[17]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[17]));
  LUT6 #(
    .INIT(64'h220474426145ADAE)) 
    \mem_data_dac0[18]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[18]));
  LUT6 #(
    .INIT(64'h200020400000C898)) 
    \mem_data_dac0[19]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[19]));
  LUT6 #(
    .INIT(64'h2020242620100001)) 
    \mem_data_dac0[1]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[1]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[2]),
        .O(instr_dac0[1]));
  LUT6 #(
    .INIT(64'h0050001010020200)) 
    \mem_data_dac0[20]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[1]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[2]),
        .O(instr_dac0[20]));
  LUT6 #(
    .INIT(64'h0234541211479DBE)) 
    \mem_data_dac0[21]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[21]));
  LUT6 #(
    .INIT(64'h0000150000020008)) 
    \mem_data_dac0[22]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[0]),
        .I2(mem_addr_dac0[4]),
        .I3(mem_addr_dac0[3]),
        .I4(mem_addr_dac0[1]),
        .I5(mem_addr_dac0[2]),
        .O(instr_dac0[22]));
  LUT6 #(
    .INIT(64'h03145450C9CDCDFE)) 
    \mem_data_dac0[24]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[24]));
  LUT6 #(
    .INIT(64'h0214C9CD5451CDFE)) 
    \mem_data_dac0[25]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[1]),
        .I5(mem_addr_dac0[0]),
        .O(instr_dac0[25]));
  LUT6 #(
    .INIT(64'h42145450C9CDCDBE)) 
    \mem_data_dac0[26]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[26]));
  LUT6 #(
    .INIT(64'h7051A0E040359491)) 
    \mem_data_dac0[27]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[0]),
        .I3(mem_addr_dac0[3]),
        .I4(mem_addr_dac0[1]),
        .I5(mem_addr_dac0[2]),
        .O(instr_dac0[27]));
  LUT6 #(
    .INIT(64'hCC00CC0080800003)) 
    \mem_data_dac0[28]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[5]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[1]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[4]),
        .O(instr_dac0[28]));
  LUT6 #(
    .INIT(64'hD9DBCCCC43421515)) 
    \mem_data_dac0[29]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[29]));
  LUT6 #(
    .INIT(64'h2420202044002221)) 
    \mem_data_dac0[2]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[2]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[1]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[2]));
  LUT6 #(
    .INIT(64'hFCFBFCF3FCC3FFC0)) 
    \mem_data_dac0[30]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[5]),
        .I2(mem_addr_dac0[4]),
        .I3(mem_addr_dac0[3]),
        .I4(mem_addr_dac0[1]),
        .I5(mem_addr_dac0[2]),
        .O(instr_dac0[30]));
  LUT6 #(
    .INIT(64'hF3F3B3B0F0F0B0B0)) 
    \mem_data_dac0[31]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[5]),
        .I2(mem_addr_dac0[4]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[1]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[31]));
  LUT6 #(
    .INIT(64'h2420202000004621)) 
    \mem_data_dac0[3]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[2]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[1]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[3]));
  LUT6 #(
    .INIT(64'h2000210022162000)) 
    \mem_data_dac0[4]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[4]));
  LUT6 #(
    .INIT(64'h2424202000100204)) 
    \mem_data_dac0[5]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[1]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[2]),
        .O(instr_dac0[5]));
  LUT6 #(
    .INIT(64'h2020000044100002)) 
    \mem_data_dac0[6]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[1]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[6]));
  LUT6 #(
    .INIT(64'h2060000004100000)) 
    \mem_data_dac0[7]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[1]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[7]));
  LUT6 #(
    .INIT(64'h2000610014000000)) 
    \mem_data_dac0[8]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[3]),
        .I3(mem_addr_dac0[2]),
        .I4(mem_addr_dac0[0]),
        .I5(mem_addr_dac0[1]),
        .O(instr_dac0[8]));
  LUT6 #(
    .INIT(64'h2020000004140200)) 
    \mem_data_dac0[9]_i_1 
       (.I0(mem_addr_dac0[5]),
        .I1(mem_addr_dac0[4]),
        .I2(mem_addr_dac0[1]),
        .I3(mem_addr_dac0[0]),
        .I4(mem_addr_dac0[2]),
        .I5(mem_addr_dac0[3]),
        .O(instr_dac0[9]));
  FDRE \mem_data_dac0_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[0]),
        .Q(mem_data_dac0[0]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[10]),
        .Q(mem_data_dac0[10]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[11]),
        .Q(mem_data_dac0[11]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[12]),
        .Q(mem_data_dac0[12]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[13]),
        .Q(mem_data_dac0[13]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[14]),
        .Q(mem_data_dac0[14]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[15]),
        .Q(mem_data_dac0[15]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[16]),
        .Q(mem_data_dac0[16]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[17]),
        .Q(mem_data_dac0[17]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[18]),
        .Q(mem_data_dac0[18]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[19]),
        .Q(mem_data_dac0[19]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[1]),
        .Q(mem_data_dac0[1]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[20]),
        .Q(mem_data_dac0[20]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[21]),
        .Q(mem_data_dac0[21]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[22]),
        .Q(mem_data_dac0[22]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[24]),
        .Q(mem_data_dac0[24]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[25]),
        .Q(mem_data_dac0[25]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[26]),
        .Q(mem_data_dac0[26]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[27]),
        .Q(mem_data_dac0[27]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[28]),
        .Q(mem_data_dac0[28]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[29]),
        .Q(mem_data_dac0[29]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[2]),
        .Q(mem_data_dac0[2]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[30]),
        .Q(mem_data_dac0[30]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[31]),
        .Q(mem_data_dac0[31]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mem_addr_dac0[5]),
        .Q(mem_data_dac0[32]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[3]),
        .Q(mem_data_dac0[3]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[4]),
        .Q(mem_data_dac0[4]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[5]),
        .Q(mem_data_dac0[5]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[6]),
        .Q(mem_data_dac0[6]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[7]),
        .Q(mem_data_dac0[7]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[8]),
        .Q(mem_data_dac0[8]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[9]),
        .Q(mem_data_dac0[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm por_fsm_adc0
       (.CONTROL_ADC1(CONTROL_ADC1),
        .CONTROL_COMMON(CONTROL_COMMON),
        .D(D),
        .E(adc0_pll_divider00),
        .\FSM_sequential_fsm_cs[0]_i_2 ({\FSM_sequential_fsm_cs[0]_i_2 [3:2],\FSM_sequential_fsm_cs[0]_i_2 [0]}),
        .\FSM_sequential_fsm_cs[1]_i_2 ({Q[0],fsm_cs}),
        .\FSM_sequential_fsm_cs[1]_i_2_0 (drp_req_adc0_reg),
        .\FSM_sequential_fsm_cs_reg[0] (por_fsm_adc0_n_59),
        .\FSM_sequential_fsm_cs_reg[2] (drp_arbiter_adc0_n_45),
        .\FSM_sequential_por_sm_state[1]_i_4_0 (adc0_done_i_reg),
        .\FSM_sequential_por_sm_state[2]_i_2_0 (adc0_end_stage_r),
        .\FSM_sequential_por_sm_state_reg[0]_0 (tile_config_done),
        .Q({p_1_in,p_0_in__0_5}),
        .adc00_cal_freeze_reg(adc00_cal_freeze_reg),
        .adc0_bgt_reset_i(adc0_bgt_reset_i),
        .adc0_cal_done(adc0_cal_done),
        .adc0_cal_start(adc0_cal_start),
        .\adc0_clk_detect_reg[0] (por_fsm_adc0_n_53),
        .\adc0_clk_network_ctrl1_reg[2] ({tx3_u_dac[10:8],tx3_u_dac[5:0]}),
        .\adc0_clk_network_ctrl1_reg[2]_0 (drp_arbiter_adc0_n_44),
        .adc0_clk_ok(adc0_clk_ok),
        .adc0_done_i(adc0_done_i),
        .adc0_drp_req(adc0_drp_req),
        .adc0_drpdi_por({adc0_drpdi_por[15:8],adc0_drpdi_por[6:0]}),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drpen_status(adc0_drpen_status),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drprdy_status(adc0_drprdy_status),
        .adc0_drpwe_por(adc0_drpwe_por),
        .adc0_pll_refdiv(adc0_pll_refdiv),
        .\adc0_pll_refdiv_reg[6] (por_fsm_adc0_n_77),
        .\adc0_pll_refdiv_reg[6]_0 (\adc0_pll_refdiv[6]_i_2_n_0 ),
        .\adc0_pll_refdiv_reg[6]_1 (\adc0_pll_divider0_reg[15]_0 [6]),
        .\adc0_pll_refdiv_reg[6]_2 (drp_arbiter_adc0_n_48),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_reset_i(adc0_reset_i),
        .\adc0_sim_level_reg[2] (por_fsm_adc0_n_37),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .adc0_sm_reset_i_0(adc0_sm_reset_i_0),
        .adc0_status_gnt(adc0_status_gnt),
        .adc0_status_req(adc0_status_req),
        .adc0_tile_config_done(adc0_tile_config_done),
        .adc_bgt_req(adc_bgt_req),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bgt_sm_done_adc(bgt_sm_done_adc),
        .bgt_sm_start_adc(bgt_sm_start_adc),
        .cleared_r_reg_0(por_fsm_adc0_n_42),
        .cleared_reg_0(por_fsm_adc0_n_15),
        .clocks_ok_r_i_5(clocks_ok_r_reg[0]),
        .\const_operation_reg[0]_0 (p_0_in8_in),
        .\const_operation_reg[0]_1 (adc0_restart_i_reg_n_0),
        .\const_operation_reg[4]_0 ({por_fsm_adc0_n_67,por_fsm_adc0_n_68,por_fsm_adc0_n_69,por_fsm_adc0_n_70}),
        .\const_operation_reg[4]_1 ({data_stop_adc0,por_fsm_adc0_n_75,por_fsm_adc0_n_76}),
        .\const_operation_reg[5]_0 (adc0_operation),
        .\const_operation_reg[5]_1 (por_fsm_adc0_n_83),
        .\const_operation_reg[9]_0 (mu_adc0),
        .\data_stop_adc0_reg[3] ({const_sm_state_adc0[2],const_sm_state_adc0[0]}),
        .dest_out(dest_out),
        .\drp_addr_reg[1] (adc0_clk_distr_ctrl0),
        .\drp_addr_reg[3] (adc0_clk_network_ctrl10),
        .drp_req_adc0(tc_req_adc0),
        .\drpaddr_por_reg[10]_0 ({adc0_drpaddr_por[10:8],adc0_drpaddr_por[6:0]}),
        .\drpdi_por_i[1]_i_2_0 (bgt_fsm_adc_n_9),
        .\drpdi_por_i_reg[0]_0 (bgt_fsm_adc_n_6),
        .\drpdi_por_i_reg[10]_0 (bgt_fsm_adc_n_0),
        .\drpdi_por_i_reg[3]_0 (bgt_fsm_adc_n_8),
        .\drpdi_por_i_reg[4]_0 (bgt_fsm_adc_n_7),
        .\drpdi_por_i_reg[5]_0 (bgt_fsm_adc_n_10),
        .\drpdi_por_i_reg[6]_0 (bgt_fsm_adc_n_11),
        .\drpdi_por_i_reg[7]_0 (bgt_fsm_adc_n_5),
        .\drpdi_por_i_reg[8]_0 (bgt_fsm_adc_n_12),
        .\drpdi_por_i_reg[9]_0 (bgt_fsm_adc_n_4),
        .dummy_read_req(dummy_read_req),
        .\mem_addr_reg[7]_0 (mem_addr_adc0),
        .mem_data_adc0({mem_data_adc0[32:24],mem_data_adc0[22:0]}),
        .\mem_data_adc0_reg[16] (por_fsm_adc0_n_10),
        .\mem_data_adc0_reg[17] (por_fsm_adc0_n_54),
        .\mem_data_adc0_reg[21] (por_fsm_adc0_n_16),
        .\mem_data_adc0_reg[21]_0 (por_fsm_adc0_n_17),
        .\mem_data_adc0_reg[21]_1 (por_fsm_adc0_n_44),
        .\mem_data_adc0_reg[22] (por_fsm_adc0_n_11),
        .\mem_data_adc0_reg[22]_0 (por_fsm_adc0_n_18),
        .\mem_data_adc0_reg[29] (\mem_data_adc0_reg[29]_0 ),
        .\mem_data_adc0_reg[29]_0 (\mem_data_adc0_reg[29]_1 ),
        .\mem_data_adc0_reg[29]_1 (por_fsm_adc0_n_43),
        .\mem_data_adc0_reg[30] (por_fsm_adc0_n_19),
        .\mem_data_adc0_reg[30]_0 (por_fsm_adc0_n_20),
        .\mem_data_adc0_reg[30]_1 (\mem_data_adc0_reg[30]_0 ),
        .\mem_data_adc0_reg[30]_2 (por_fsm_adc0_n_65),
        .\mem_data_adc0_reg[31] (\mem_data_adc0_reg[31]_0 ),
        .\mem_data_adc0_reg[32] (por_fsm_adc0_n_12),
        .\mem_data_adc0_reg[32]_0 (\mem_data_adc0_reg[32]_0 ),
        .\mem_data_adc0_reg[3] (por_fsm_adc0_n_55),
        .\mem_data_adc0_reg[4] (por_fsm_adc0_n_56),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .p_47_in(p_47_in[7:6]),
        .pll_ok_r_reg_0(pll_ok_r_reg),
        .\pll_state_machine.drpaddr_status_reg[10]_0 ({adc0_drpaddr_status[10],adc0_drpaddr_status[6],adc0_drpaddr_status[3]}),
        .\pll_state_machine.status_req_reg_0 (por_fsm_adc0_n_60),
        .por_req_reg_0(por_req_reg),
        .por_req_reg_1(por_fsm_adc0_n_57),
        .por_req_reg_2(por_fsm_adc0_n_58),
        .\por_timer_start_val[26]_i_2_0 (\por_timer_start_val[26]_i_2 ),
        .\por_timer_start_val[26]_i_3_0 (\por_timer_start_val[26]_i_3 ),
        .\por_timer_start_val[26]_i_3_1 (\por_timer_start_val[26]_i_3_0 ),
        .\por_timer_start_val[26]_i_3_2 (\por_timer_start_val[26]_i_3_1 ),
        .\por_timer_start_val[26]_i_3_3 (\por_timer_start_val[26]_i_3_2 ),
        .\por_timer_start_val_reg[15]_0 (\por_timer_start_val_reg[19] ),
        .\por_timer_start_val_reg[25]_0 (\por_timer_start_val_reg[25] ),
        .\por_timer_start_val_reg[31]_0 (\por_timer_start_val_reg[31] ),
        .power_ok_r_reg_0(power_ok_r_reg),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .rx0_u_adc(rx0_u_adc),
        .rx0_u_adc_0(adc0_start_stage_r),
        .rx0_u_adc_1(adc0_done_reg_0),
        .rx0_u_adc_i_101_0(rx0_u_adc_i_150_n_0),
        .rx0_u_adc_i_101_1(rx0_u_adc_i_151_n_0),
        .rx0_u_adc_i_111_0(rx0_u_adc_i_163_n_0),
        .rx0_u_adc_i_111_1(rx0_u_adc_i_167_n_0),
        .rx0_u_adc_i_118_0({adc0_clk_network_ctrl1[15:13],adc0_clk_network_ctrl1[11:2]}),
        .rx0_u_adc_i_118_1(adc0_pll_divider0),
        .rx0_u_adc_i_118_2(adc0_clk_distr_ctrl),
        .rx0_u_adc_i_122_0(rx0_u_adc_i_179_n_0),
        .rx0_u_adc_i_128_0(rx0_u_adc_i_181_n_0),
        .rx0_u_adc_i_131_0(rx0_u_adc_i_156_n_0),
        .rx0_u_adc_i_131_1(rx0_u_adc_i_182_n_0),
        .rx0_u_adc_i_140_0(rx0_u_adc_i_184_n_0),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r),
        .src_in(src_in),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0] ),
        .\syncstages_ff_reg[0]_0 (\syncstages_ff_reg[0]_0 ),
        .\syncstages_ff_reg[0]_1 (\syncstages_ff_reg[0]_1 ),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3] ),
        .trim_code({trim_code_adc[4],trim_code_adc[1:0]}),
        .wait_event_i_3_0(wait_event_i_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 por_fsm_dac0
       (.D(por_fsm_dac0_n_9),
        .\FSM_sequential_fsm_cs_reg[2] (drp_arbiter_dac0_n_40),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_18 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (drp_arbiter_dac0_n_41),
        .\FSM_sequential_por_sm_state_reg[0]_0 (tile_config_done),
        .\FSM_sequential_por_sm_state_reg[0]_1 (\tc_enable_reg_n_0_[4] ),
        .\FSM_sequential_por_sm_state_reg[1]_0 (dac0_end_stage_r),
        .Q(fsm_cs_2[0]),
        .bgt_sm_start_dac(bgt_sm_start_dac),
        .bgt_sm_start_reg_0(p_0_in8_in),
        .bgt_sm_start_reg_1(dac0_restart_i_reg_n_0),
        .clear_interrupt_reg_0(dac0_start_stage_r),
        .cleared_reg_0(por_fsm_dac0_n_25),
        .dac0_bgt_reset_i(dac0_bgt_reset_i),
        .\dac0_clk_detect_reg[8] (por_fsm_dac0_n_35),
        .\dac0_clk_detect_reg[8]_0 (por_fsm_dac0_n_42),
        .dac0_clk_ok(dac0_clk_ok),
        .dac0_distr_ok(dac0_distr_ok),
        .dac0_done_i(dac0_done_i),
        .dac0_done_i_reg(dac0_done_i_reg),
        .dac0_done_i_reg_0(\dac0_end_stage_r_reg[3]_0 [3:1]),
        .dac0_drp_req(dac0_drp_req),
        .dac0_drpen_por(dac0_drpen_por),
        .dac0_drpen_status(dac0_drpen_status),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_drprdy_status(dac0_drprdy_status),
        .dac0_drpwe_por(dac0_drpwe_por),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_pll_refdiv(dac0_pll_refdiv),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .dac0_reset_i(dac0_reset_i),
        .dac0_sm_reset_i(dac0_sm_reset_i),
        .dac0_sm_reset_i_1(dac0_sm_reset_i_1),
        .dac0_status_gnt(dac0_status_gnt),
        .dac0_status_req(dac0_status_req),
        .dac0_tile_config_done(dac0_tile_config_done),
        .dac_bgt_req(dac_bgt_req),
        .done_reg_0(done_reg),
        .drp_req_dac0_reg(por_fsm_dac0_n_10),
        .\drpaddr_por_reg[10]_0 ({dac0_drpaddr_por[10:8],dac0_drpaddr_por[6:0]}),
        .\drpdi_por_i_reg[10]_0 (bgt_fsm_dac_n_7),
        .\drpdi_por_i_reg[15]_0 (dac0_drpdi_por),
        .\drpdi_por_i_reg[1]_0 (clocks_ok_r_reg_1[8]),
        .\drpdi_por_i_reg[4]_0 (bgt_fsm_dac_n_10),
        .\drpdi_por_i_reg[5]_0 (bgt_fsm_dac_n_6),
        .\drpdi_por_i_reg[6]_0 (bgt_fsm_dac_n_12),
        .\drpdi_por_i_reg[7]_0 (bgt_fsm_dac_n_8),
        .\drpdi_por_i_reg[8]_0 (bgt_fsm_dac_n_11),
        .\drpdi_por_i_reg[9]_0 (bgt_fsm_dac_n_9),
        .\mem_addr_reg[5]_0 (mem_addr_dac0),
        .\mem_data_dac0_reg[10] (por_fsm_dac0_n_44),
        .\mem_data_dac0_reg[16] (por_fsm_dac0_n_26),
        .\mem_data_dac0_reg[16]_0 (por_fsm_dac0_n_36),
        .\mem_data_dac0_reg[19] (por_fsm_dac0_n_22),
        .\mem_data_dac0_reg[21] (por_fsm_dac0_n_27),
        .\mem_data_dac0_reg[22] (por_fsm_dac0_n_40),
        .\mem_data_dac0_reg[22]_0 (por_fsm_dac0_n_41),
        .\mem_data_dac0_reg[24] (por_fsm_dac0_n_23),
        .\mem_data_dac0_reg[24]_0 (por_fsm_dac0_n_34),
        .\mem_data_dac0_reg[24]_1 (por_fsm_dac0_n_39),
        .\mem_data_dac0_reg[29] (\mem_data_dac0_reg[29]_0 ),
        .\mem_data_dac0_reg[29]_0 (por_fsm_dac0_n_24),
        .\mem_data_dac0_reg[30] (\mem_data_dac0_reg[30]_0 ),
        .\mem_data_dac0_reg[31] (\mem_data_dac0_reg[31]_0 ),
        .\mem_data_dac0_reg[32] (\mem_data_dac0_reg[32]_0 ),
        .pll_ok_r_reg_0(pll_ok_r_reg_0),
        .\pll_state_machine.drpaddr_status_reg[10]_0 ({dac0_drpaddr_status[10],dac0_drpaddr_status[6],dac0_drpaddr_status[3]}),
        .\por_timer_count_reg[0]_0 (por_fsm_dac0_n_38),
        .\por_timer_start_val_reg[19]_0 (\por_timer_start_val_reg[19] ),
        .\por_timer_start_val_reg[1]_0 ({mem_data_dac0[32:24],mem_data_dac0[22:0]}),
        .\por_timer_start_val_reg[2]_0 (\por_timer_start_val_reg[2] ),
        .power_ok_r_reg_0(power_ok_r_reg_0),
        .powerup_state_r_reg_0(powerup_state_r_reg),
        .\rdata_reg[10]_0 ({por_fsm_dac0_n_28,p_3_in,por_fsm_dac0_n_30,por_fsm_dac0_n_31}),
        .\rdata_reg[15]_0 (\rdata_reg[15]_2 ),
        .\rdata_reg[9]_0 (por_fsm_dac0_n_37),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0_0(sm_reset_pulse0_0),
        .sm_reset_r_1(sm_reset_r_1),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3]_0 ),
        .tc_req_dac0(tc_req_dac0),
        .\timer_125ns_count_reg[2] (\dac0_start_stage_r_reg[3]_0 [3:2]),
        .trim_code(trim_code_dac),
        .wait_event_reg_0(por_fsm_disabled_dac1_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled por_fsm_disabled_adc1
       (.Q(p_0_in8_in),
        .adc1_distr_ok(adc1_distr_ok),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .done_reg_0(done_reg_0),
        .done_reg_1(done_reg_6),
        .drpdi_por(adc1_drpdi_por),
        .drpen_por(adc1_drpen_por),
        .drpwe_por(adc1_drpwe_por),
        .p_12_in(p_12_in),
        .\por_timer_count_reg[0]_0 (\por_timer_count_reg[0] ),
        .\por_timer_count_reg[3]_0 (adc1_restart_i_reg_n_0),
        .por_timer_start_reg_0(clocks_ok_r_i_10__0_1[1]),
        .\rdata_reg[15]_0 (\rdata_reg[15] ),
        .s_axi_aclk(s_axi_aclk),
        .status(status),
        .\status_reg[3]_0 (tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_39 por_fsm_disabled_adc2
       (.Q(p_0_in8_in),
        .adc2_distr_ok(adc2_distr_ok),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .done_reg_0(done_reg_1),
        .done_reg_1(done_reg_7),
        .drpdi_por(adc2_drpdi_por),
        .drpen_por(adc2_drpen_por),
        .drpwe_por(adc2_drpwe_por),
        .p_13_in(p_13_in),
        .\por_timer_count_reg[0]_0 (\por_timer_count_reg[0]_0 ),
        .\por_timer_count_reg[3]_0 (adc2_restart_i_reg_n_0),
        .por_timer_start_reg_0(clocks_ok_r_i_10__0_2[1]),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .s_axi_aclk(s_axi_aclk),
        .\status_reg[3]_0 (\status_reg[3] ),
        .\status_reg[3]_1 (tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_40 por_fsm_disabled_adc3
       (.Q(p_0_in8_in),
        .adc3_distr_ok(adc3_distr_ok),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .done_reg_0(done_reg_2),
        .done_reg_1(done_reg_8),
        .drpdi_por(adc3_drpdi_por),
        .drpen_por(adc3_drpen_por),
        .drpwe_por(adc3_drpwe_por),
        .p_14_in(p_14_in),
        .\por_timer_count_reg[0]_0 (\por_timer_count_reg[0]_1 ),
        .\por_timer_count_reg[3]_0 (adc3_restart_i_reg_n_0),
        .por_timer_start_reg_0(clocks_ok_r_i_10__0_0[1]),
        .\rdata_reg[15]_0 (\rdata_reg[15]_1 ),
        .s_axi_aclk(s_axi_aclk),
        .\status_reg[3]_0 (\status_reg[3]_0 ),
        .\status_reg[3]_1 (tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0 por_fsm_disabled_dac1
       (.Q(p_0_in8_in),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .dac0_clk_ok(dac0_clk_ok),
        .dac1_distr_ok(dac1_distr_ok),
        .dac1_drpaddr_por(dac1_drpaddr_por),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .done_reg_0(done_reg_3),
        .done_reg_1(done_reg_9),
        .drpdi_por(dac1_drpdi_por),
        .drpen_por(dac1_drpen_por),
        .drpwe_por(dac1_drpwe_por),
        .p_17_in(p_17_in),
        .\por_timer_count_reg[3]_0 (dac1_restart_i_reg_n_0),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7] ),
        .por_timer_start_reg_0(por_timer_start_reg_0[2]),
        .\rdata_reg[15]_0 (\rdata_reg[15]_3 ),
        .s_axi_aclk(s_axi_aclk),
        .\status_reg[3]_0 (\status_reg[3]_1 ),
        .\status_reg[3]_1 (tile_config_done),
        .\syncstages_ff_reg[3] (por_fsm_disabled_dac1_n_1),
        .wait_event_reg(power_ok_r_reg_0),
        .wait_event_reg_0(mem_data_dac0[25:24]),
        .wait_event_reg_1(por_fsm_dac0_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_41 por_fsm_disabled_dac2
       (.Q(p_0_in8_in),
        .dac2_distr_ok(dac2_distr_ok),
        .dac2_drpaddr_por(dac2_drpaddr_por),
        .dac2_drprdy_por(dac2_drprdy_por),
        .dac2_por_gnt(dac2_por_gnt),
        .dac2_por_req(dac2_por_req),
        .done_reg_0(done_reg_4),
        .done_reg_1(done_reg_10),
        .drpdi_por(dac2_drpdi_por),
        .drpen_por(dac2_drpen_por),
        .drpwe_por(dac2_drpwe_por),
        .p_18_in(p_18_in),
        .\por_timer_count_reg[3]_0 (dac2_restart_i_reg_n_0),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .por_timer_start_reg_0(por_timer_start_reg[2]),
        .\rdata_reg[15]_0 (\rdata_reg[15]_4 ),
        .s_axi_aclk(s_axi_aclk),
        .\status_reg[3]_0 (\status_reg[3]_2 ),
        .\status_reg[3]_1 (tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_42 por_fsm_disabled_dac3
       (.Q(p_0_in8_in),
        .dac3_distr_ok(dac3_distr_ok),
        .dac3_drpaddr_por(dac3_drpaddr_por),
        .dac3_por_req(dac3_por_req),
        .done_reg_0(done_reg_5),
        .done_reg_1(done_reg_11),
        .drpdi_por(dac3_drpdi_por),
        .drpen_por(dac3_drpen_por),
        .drpwe_por(dac3_drpwe_por),
        .p_19_in(p_19_in),
        .por_drp_arb_gnt(dac3_por_gnt),
        .por_drp_drdy(dac3_drprdy_por),
        .\por_timer_count_reg[3]_0 (dac3_restart_i_reg_n_0),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_1 ),
        .por_timer_start_reg_0(por_timer_start_reg_1[2]),
        .\rdata_reg[15]_0 (\rdata_reg[15]_5 ),
        .s_axi_aclk(s_axi_aclk),
        .\status_reg[3]_0 (\status_reg[3]_3 ),
        .\status_reg[3]_1 (tile_config_done));
  FDSE \reset_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(p_0_in__0[1]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(p_0_in__0[2]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(p_0_in__0[3]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(p_0_in__0[4]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(p_0_in8_in),
        .S(por_sm_reset));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    rx0_u_adc_i_150
       (.I0(mem_data_adc0[24]),
        .I1(mem_data_adc0[17]),
        .I2(mem_data_adc0[25]),
        .I3(mem_data_adc0[21]),
        .O(rx0_u_adc_i_150_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    rx0_u_adc_i_151
       (.I0(mem_data_adc0[16]),
        .I1(mem_data_adc0[26]),
        .I2(mem_data_adc0[20]),
        .O(rx0_u_adc_i_151_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    rx0_u_adc_i_156
       (.I0(adc0_pll_divider0[6]),
        .I1(adc0_pll_divider0[7]),
        .I2(adc0_pll_divider0[10]),
        .I3(adc0_pll_divider0[11]),
        .O(rx0_u_adc_i_156_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    rx0_u_adc_i_163
       (.I0(adc0_pll_divider0[11]),
        .I1(adc0_pll_divider0[10]),
        .I2(adc0_pll_divider0[6]),
        .I3(adc0_pll_divider0[7]),
        .O(rx0_u_adc_i_163_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    rx0_u_adc_i_167
       (.I0(adc0_pll_divider0[1]),
        .I1(adc0_pll_divider0[0]),
        .I2(adc0_pll_divider0[2]),
        .O(rx0_u_adc_i_167_n_0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    rx0_u_adc_i_179
       (.I0(por_fsm_adc0_n_44),
        .I1(mem_data_adc0[19]),
        .I2(mem_data_adc0[25]),
        .I3(mem_data_adc0[18]),
        .I4(mem_data_adc0[24]),
        .O(rx0_u_adc_i_179_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rx0_u_adc_i_181
       (.I0(mem_data_adc0[17]),
        .I1(mem_data_adc0[22]),
        .O(rx0_u_adc_i_181_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    rx0_u_adc_i_182
       (.I0(mem_data_adc0[18]),
        .I1(mem_data_adc0[17]),
        .O(rx0_u_adc_i_182_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h7)) 
    rx0_u_adc_i_184
       (.I0(adc0_pll_divider0[0]),
        .I1(adc0_pll_divider0[1]),
        .O(rx0_u_adc_i_184_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[0]_i_2 
       (.I0(p_47_in[7]),
        .I1(p_47_in[6]),
        .I2(p_47_in[4]),
        .I3(p_47_in[5]),
        .O(tc_enable_reg138_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[0]_i_3 
       (.I0(p_47_in[3]),
        .I1(p_47_in[2]),
        .I2(p_47_in[0]),
        .I3(p_47_in[1]),
        .O(tc_enable_reg137_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[1]_i_2 
       (.I0(\tc_enable_reg[1]_0 [3]),
        .I1(\tc_enable_reg[1]_0 [2]),
        .I2(\tc_enable_reg[1]_0 [0]),
        .I3(\tc_enable_reg[1]_0 [1]),
        .O(tc_enable_reg135_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[1]_i_3 
       (.I0(\tc_enable_reg[1]_1 [3]),
        .I1(\tc_enable_reg[1]_1 [2]),
        .I2(\tc_enable_reg[1]_1 [0]),
        .I3(\tc_enable_reg[1]_1 [1]),
        .O(tc_enable_reg134_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[2]_i_2 
       (.I0(\tc_enable_reg[2]_0 [3]),
        .I1(\tc_enable_reg[2]_0 [2]),
        .I2(\tc_enable_reg[2]_0 [0]),
        .I3(\tc_enable_reg[2]_0 [1]),
        .O(tc_enable_reg132_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[2]_i_3 
       (.I0(\tc_enable_reg[2]_1 [3]),
        .I1(\tc_enable_reg[2]_1 [2]),
        .I2(\tc_enable_reg[2]_1 [0]),
        .I3(\tc_enable_reg[2]_1 [1]),
        .O(tc_enable_reg131_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[3]_i_2 
       (.I0(\tc_enable_reg[3]_0 [3]),
        .I1(\tc_enable_reg[3]_0 [2]),
        .I2(\tc_enable_reg[3]_0 [0]),
        .I3(\tc_enable_reg[3]_0 [1]),
        .O(tc_enable_reg129_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[3]_i_3 
       (.I0(\tc_enable_reg[3]_1 [3]),
        .I1(\tc_enable_reg[3]_1 [2]),
        .I2(\tc_enable_reg[3]_1 [0]),
        .I3(\tc_enable_reg[3]_1 [1]),
        .O(tc_enable_reg128_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[4]_i_2 
       (.I0(\dac0_start_stage_r_reg[3]_0 [3]),
        .I1(\dac0_start_stage_r_reg[3]_0 [2]),
        .I2(\dac0_start_stage_r_reg[3]_0 [0]),
        .I3(\dac0_start_stage_r_reg[3]_0 [1]),
        .O(tc_enable_reg126_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[4]_i_3 
       (.I0(\dac0_end_stage_r_reg[3]_0 [3]),
        .I1(\dac0_end_stage_r_reg[3]_0 [2]),
        .I2(\dac0_end_stage_r_reg[3]_0 [0]),
        .I3(\dac0_end_stage_r_reg[3]_0 [1]),
        .O(tc_enable_reg125_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[5]_i_2 
       (.I0(p_52_in[7]),
        .I1(p_52_in[6]),
        .I2(p_52_in[4]),
        .I3(p_52_in[5]),
        .O(tc_enable_reg123_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[5]_i_3 
       (.I0(p_52_in[3]),
        .I1(p_52_in[2]),
        .I2(p_52_in[0]),
        .I3(p_52_in[1]),
        .O(tc_enable_reg122_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[6]_i_2 
       (.I0(\tc_enable_reg[6]_0 [3]),
        .I1(\tc_enable_reg[6]_0 [2]),
        .I2(\tc_enable_reg[6]_0 [0]),
        .I3(\tc_enable_reg[6]_0 [1]),
        .O(tc_enable_reg120_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[6]_i_3 
       (.I0(\tc_enable_reg[6]_1 [3]),
        .I1(\tc_enable_reg[6]_1 [2]),
        .I2(\tc_enable_reg[6]_1 [0]),
        .I3(\tc_enable_reg[6]_1 [1]),
        .O(tc_enable_reg119_in));
  LUT4 #(
    .INIT(16'h0001)) 
    \tc_enable[7]_i_2 
       (.I0(\tc_enable_reg[7]_0 [3]),
        .I1(\tc_enable_reg[7]_0 [2]),
        .I2(\tc_enable_reg[7]_0 [0]),
        .I3(\tc_enable_reg[7]_0 [1]),
        .O(tc_enable_reg118_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[7]_i_3 
       (.I0(\tc_enable_reg[7]_1 [3]),
        .I1(\tc_enable_reg[7]_1 [2]),
        .I2(\tc_enable_reg[7]_1 [0]),
        .I3(\tc_enable_reg[7]_1 [1]),
        .O(tc_enable_reg1));
  FDSE \tc_enable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_76),
        .Q(p_0_in),
        .S(p_0_in8_in));
  FDSE \tc_enable_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_77),
        .Q(\tc_enable_reg_n_0_[1] ),
        .S(p_0_in8_in));
  FDSE \tc_enable_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_78),
        .Q(\tc_enable_reg_n_0_[2] ),
        .S(p_0_in8_in));
  FDSE \tc_enable_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_79),
        .Q(\tc_enable_reg_n_0_[3] ),
        .S(p_0_in8_in));
  FDSE \tc_enable_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_80),
        .Q(\tc_enable_reg_n_0_[4] ),
        .S(p_0_in8_in));
  FDSE \tc_enable_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_81),
        .Q(\tc_enable_reg_n_0_[5] ),
        .S(p_0_in8_in));
  FDSE \tc_enable_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_82),
        .Q(\tc_enable_reg_n_0_[6] ),
        .S(p_0_in8_in));
  FDSE \tc_enable_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_83),
        .Q(\tc_enable_reg_n_0_[7] ),
        .S(p_0_in8_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_tile_config tile_config
       (.\FSM_onehot_state_reg[1] (tile_config_n_86),
        .\FSM_onehot_state_reg[1]_0 (tile_config_n_87),
        .\FSM_onehot_state_reg[1]_1 (tile_config_n_88),
        .\FSM_onehot_state_reg[1]_2 (tile_config_n_89),
        .\FSM_onehot_state_reg[1]_3 (tile_config_n_90),
        .\FSM_onehot_tc_sm_state_reg[0]_0 (drp_arbiter_dac0_n_46),
        .\FSM_onehot_tc_sm_state_reg[6]_0 ({tile_config_done,tile_config_n_68}),
        .\FSM_onehot_tc_sm_state_reg[6]_1 (tile_config_n_76),
        .\FSM_onehot_tc_sm_state_reg[6]_2 (tile_config_n_80),
        .Q({p_0_in0,tile_config_n_11,tile_config_n_12,tile_config_n_13,tile_config_n_14,tile_config_n_15,tile_config_n_16,tile_config_n_17,tile_config_n_18,tile_config_n_19,tile_config_n_20,tile_config_n_21,tile_config_n_22,tile_config_n_23,tile_config_n_24,tile_config_n_25,tile_config_n_26,tile_config_n_27,tile_config_n_28,tile_config_n_29,tile_config_n_30,tile_config_n_31,tile_config_n_32,tile_config_n_33,tile_config_n_34}),
        .\adc0_drpaddr_reg[0] (tile_config_n_50),
        .\adc0_drpaddr_reg[10] (tile_config_n_58),
        .\adc0_drpaddr_reg[1] (tile_config_n_51),
        .\adc0_drpaddr_reg[2] (tile_config_n_52),
        .\adc0_drpaddr_reg[3] (tile_config_n_53),
        .\adc0_drpaddr_reg[4] (tile_config_n_54),
        .\adc0_drpaddr_reg[5] (tile_config_n_55),
        .\adc0_drpaddr_reg[6] (tile_config_n_56),
        .\adc0_drpaddr_reg[8] (tile_config_n_57),
        .\adc0_drpaddr_reg[9] (tile_config_n_59),
        .\adc0_drpdi_reg[0] (tile_config_n_9),
        .\adc0_drpdi_reg[10] (tile_config_n_44),
        .\adc0_drpdi_reg[11] (tile_config_n_45),
        .\adc0_drpdi_reg[12] (tile_config_n_46),
        .\adc0_drpdi_reg[15] (tile_config_n_47),
        .\adc0_drpdi_reg[15]_0 (tile_config_n_48),
        .\adc0_drpdi_reg[15]_1 (tile_config_n_49),
        .\adc0_drpdi_reg[1] (tile_config_n_35),
        .\adc0_drpdi_reg[2] (tile_config_n_36),
        .\adc0_drpdi_reg[3] (tile_config_n_37),
        .\adc0_drpdi_reg[4] (tile_config_n_38),
        .\adc0_drpdi_reg[5] (tile_config_n_39),
        .\adc0_drpdi_reg[6] (tile_config_n_40),
        .\adc0_drpdi_reg[7] (tile_config_n_41),
        .\adc0_drpdi_reg[8] (tile_config_n_42),
        .\adc0_drpdi_reg[9] (tile_config_n_43),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_reset_i(adc0_reset_i),
        .adc0_restart_i_reg(tile_config_n_204),
        .adc0_restart_i_reg_0(adc0_restart_i_reg_n_0),
        .adc0_restart_pending(adc0_restart_pending),
        .adc0_restart_pending_reg(tile_config_n_66),
        .adc0_restart_pending_reg_0(\adc0_end_stage_r_reg[0]_0 ),
        .adc0_tile_config_done(adc0_tile_config_done),
        .adc1_drpdi_tc(adc1_drpdi_tc),
        .adc1_drpen_tc(adc1_drpen_tc),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_restart_i_reg(tile_config_n_77),
        .adc1_restart_i_reg_0(tile_config_n_205),
        .adc1_restart_i_reg_1(adc1_restart_i_reg_n_0),
        .adc1_restart_pending(adc1_restart_pending),
        .adc1_restart_pending_reg(tile_config_n_69),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg_0),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drpen_tc(adc2_drpen_tc),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_restart_i_reg(tile_config_n_78),
        .adc2_restart_i_reg_0(tile_config_n_206),
        .adc2_restart_i_reg_1(adc2_restart_i_reg_n_0),
        .adc2_restart_pending(adc2_restart_pending),
        .adc2_restart_pending_reg(tile_config_n_70),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg_0),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drpen_tc(adc3_drpen_tc),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_restart_i_reg(tile_config_n_79),
        .adc3_restart_i_reg_0(tile_config_n_207),
        .adc3_restart_i_reg_1(adc3_restart_i_reg_n_0),
        .adc3_restart_pending(adc3_restart_pending),
        .adc3_restart_pending_reg(tile_config_n_71),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg_0),
        .dac0_drpaddr_tc(dac0_drpaddr_tc),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_reset_i(dac0_reset_i),
        .dac0_restart_i_reg(tile_config_n_208),
        .dac0_restart_i_reg_0(dac0_restart_i_reg_n_0),
        .dac0_restart_pending(dac0_restart_pending),
        .dac0_restart_pending_reg(tile_config_n_72),
        .dac0_restart_pending_reg_0(\dac0_end_stage_r_reg[0]_0 ),
        .dac0_tile_config_done(dac0_tile_config_done),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drpen_tc(dac1_drpen_tc),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_restart_i_reg(tile_config_n_81),
        .dac1_restart_i_reg_0(tile_config_n_209),
        .dac1_restart_i_reg_1(dac1_restart_i_reg_n_0),
        .dac1_restart_pending(dac1_restart_pending),
        .dac1_restart_pending_reg(tile_config_n_73),
        .dac1_restart_pending_reg_0(dac1_restart_pending_reg_0),
        .dac2_drpdi_tc(dac2_drpdi_tc),
        .dac2_drpen_tc(dac2_drpen_tc),
        .dac2_drprdy_tc(dac2_drprdy_tc),
        .dac2_restart_i_reg(tile_config_n_82),
        .dac2_restart_i_reg_0(tile_config_n_210),
        .dac2_restart_i_reg_1(dac2_restart_i_reg_n_0),
        .dac2_restart_pending(dac2_restart_pending),
        .dac2_restart_pending_reg(tile_config_n_74),
        .dac2_restart_pending_reg_0(dac2_restart_pending_reg_0),
        .dac3_drpdi_tc(dac3_drpdi_tc),
        .dac3_drpen_tc(dac3_drpen_tc),
        .dac3_restart_i_reg(tile_config_n_83),
        .dac3_restart_i_reg_0(tile_config_n_211),
        .dac3_restart_i_reg_1(dac3_restart_i_reg_n_0),
        .dac3_restart_pending(dac3_restart_pending),
        .dac3_restart_pending_reg(tile_config_n_75),
        .dac3_restart_pending_reg_0(dac3_restart_pending_reg_0),
        .\data_reg[26] (tile_config_n_114),
        .\data_reg[26]_0 (tile_config_n_203),
        .\data_reg[27] (tile_config_n_60),
        .\data_reg[27]_0 (tile_config_n_93),
        .\data_reg[27]_1 (tile_config_n_150),
        .\data_reg[27]_2 (tile_config_n_186),
        .\data_reg[28] (tile_config_n_92),
        .\data_reg[28]_0 (tile_config_n_132),
        .\data_reg[28]_1 (tile_config_n_169),
        .drp_den_reg_0(tile_config_n_152),
        .drp_req_adc0(tc_req_adc0),
        .drp_req_adc1_reg_0(\tc_enable_reg_n_0_[1] ),
        .drp_req_adc2_reg_0(\tc_enable_reg_n_0_[2] ),
        .drp_req_adc3_reg_0(\tc_enable_reg_n_0_[3] ),
        .drp_req_dac0_reg_0(\tc_enable_reg_n_0_[4] ),
        .drp_req_dac1_reg_0(\tc_enable_reg_n_0_[5] ),
        .drp_req_dac2_reg_0(\tc_enable_reg_n_0_[6] ),
        .drp_req_dac2_reg_1(p_0_in8_in),
        .drp_req_dac3_reg_0(\tc_enable_reg_n_0_[7] ),
        .drp_wen(drp_wen),
        .p_0_in(p_0_in),
        .\pll_state_machine.drpaddr_status_reg[10] (tile_config_n_65),
        .\pll_state_machine.drpaddr_status_reg[3] (tile_config_n_62),
        .\pll_state_machine.drpaddr_status_reg[3]_0 (tile_config_n_63),
        .\pll_state_machine.drpaddr_status_reg[6] (tile_config_n_61),
        .\pll_state_machine.drpaddr_status_reg[6]_0 (tile_config_n_64),
        .por_sm_reset(por_sm_reset),
        .reset_const_i(reset_const_i),
        .rx0_u_adc({adc0_drpdi_const[15],adc0_drpdi_const[12:0]}),
        .rx0_u_adc_0({Q[0],fsm_cs}),
        .rx0_u_adc_1(\adc0_pll_divider0_reg[15]_0 ),
        .rx0_u_adc_2({adc0_drpaddr_const[10:8],adc0_drpaddr_const[6:0]}),
        .rx0_u_adc_3({tx3_u_dac[10:8],tx3_u_dac[6:5],tx3_u_dac[3:0]}),
        .rx1_u_adc(\FSM_onehot_state_reg[2]_3 [0]),
        .rx1_u_adc_0(\FSM_sequential_fsm_cs_reg[0] ),
        .rx2_u_adc(\FSM_onehot_state_reg[2]_4 [0]),
        .rx2_u_adc_0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .rx3_u_adc(\FSM_onehot_state_reg[2]_5 [0]),
        .rx3_u_adc_0(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .s_axi_aclk(s_axi_aclk),
        .tc_enable_reg1(tc_enable_reg1),
        .tc_enable_reg118_in(tc_enable_reg118_in),
        .tc_enable_reg119_in(tc_enable_reg119_in),
        .tc_enable_reg120_in(tc_enable_reg120_in),
        .tc_enable_reg122_in(tc_enable_reg122_in),
        .tc_enable_reg123_in(tc_enable_reg123_in),
        .tc_enable_reg125_in(tc_enable_reg125_in),
        .tc_enable_reg126_in(tc_enable_reg126_in),
        .tc_enable_reg128_in(tc_enable_reg128_in),
        .tc_enable_reg129_in(tc_enable_reg129_in),
        .tc_enable_reg131_in(tc_enable_reg131_in),
        .tc_enable_reg132_in(tc_enable_reg132_in),
        .tc_enable_reg134_in(tc_enable_reg134_in),
        .tc_enable_reg135_in(tc_enable_reg135_in),
        .tc_enable_reg137_in(tc_enable_reg137_in),
        .tc_enable_reg138_in(tc_enable_reg138_in),
        .tc_req_adc1(tc_req_adc1),
        .tc_req_adc2(tc_req_adc2),
        .tc_req_adc3(tc_req_adc3),
        .tc_req_dac0(tc_req_dac0),
        .tc_req_dac1(tc_req_dac1),
        .tc_req_dac2(tc_req_dac2),
        .tc_req_dac3(tc_req_dac3),
        .tc_sm_state20_out(tc_sm_state20_out),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i),
        .tile_config_drp_arb_gnt_i_0(tile_config_drp_arb_gnt_i_0),
        .tile_config_drp_arb_gnt_i_1(tile_config_drp_arb_gnt_i_1),
        .tile_config_drp_arb_gnt_i_2(tile_config_drp_arb_gnt_i_3),
        .tile_config_drp_arb_gnt_i_3(tile_config_drp_arb_gnt_i_4),
        .tile_config_drp_drdy(dac3_drprdy_tc),
        .tx0_u_dac(fsm_cs_2),
        .tx0_u_dac_0({dac0_drpaddr_status[10],dac0_drpaddr_status[6],dac0_drpaddr_status[3]}),
        .tx1_u_dac(\FSM_onehot_state_reg[2]_0 [0]),
        .tx1_u_dac_0(\FSM_sequential_fsm_cs_reg[0]_2 ),
        .tx2_u_dac(\FSM_onehot_state_reg[2]_1 [0]),
        .tx2_u_dac_0(\FSM_sequential_fsm_cs_reg[0]_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_powerup_state_irq
   (read_ack_tog,
    read_ack_tog_r,
    read_ack_tog_reg,
    read_ack_tog_r_reg,
    adc0_powerup_state_irq,
    dac0_powerup_state_irq,
    read_ack_tog_r_reg_0,
    read_ack_tog_r_reg_1,
    read_ack_tog_r_reg_2,
    axi_read_req_r_reg,
    s_axi_aclk,
    axi_read_req_r_reg_0,
    axi_read_req_r_reg_1,
    axi_read_req_r_reg_2,
    axi_read_req_r_reg_3,
    axi_read_req_r_reg_4,
    axi_read_req_r_reg_5,
    axi_read_req_r_reg_6,
    axi_read_req_tog_reg,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_read_req_tog_reg_2,
    axi_read_req_tog_reg_3,
    axi_read_req_tog_reg_4,
    axi_read_req_tog_reg_5,
    adc22_overvol_ack,
    axi_RdAck_r,
    axi_RdAck_i_4,
    axi_RdAck_i_4_0,
    axi_RdAck_i_5,
    axi_RdAck_i_5_0,
    adc0_powerup_state_out_reg_0,
    s_axi_aresetn,
    adc0_powerup_state_out_reg_1,
    dac0_powerup_state_out_reg_0,
    dac0_powerup_state_out_reg_1);
  output read_ack_tog;
  output read_ack_tog_r;
  output read_ack_tog_reg;
  output read_ack_tog_r_reg;
  output adc0_powerup_state_irq;
  output dac0_powerup_state_irq;
  output read_ack_tog_r_reg_0;
  output read_ack_tog_r_reg_1;
  input read_ack_tog_r_reg_2;
  input [0:0]axi_read_req_r_reg;
  input s_axi_aclk;
  input [0:0]axi_read_req_r_reg_0;
  input [0:0]axi_read_req_r_reg_1;
  input [0:0]axi_read_req_r_reg_2;
  input [0:0]axi_read_req_r_reg_3;
  input [0:0]axi_read_req_r_reg_4;
  input [0:0]axi_read_req_r_reg_5;
  input [0:0]axi_read_req_r_reg_6;
  input axi_read_req_tog_reg;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_read_req_tog_reg_2;
  input axi_read_req_tog_reg_3;
  input axi_read_req_tog_reg_4;
  input axi_read_req_tog_reg_5;
  input adc22_overvol_ack;
  input axi_RdAck_r;
  input axi_RdAck_i_4;
  input axi_RdAck_i_4_0;
  input axi_RdAck_i_5;
  input axi_RdAck_i_5_0;
  input adc0_powerup_state_out_reg_0;
  input s_axi_aresetn;
  input adc0_powerup_state_out_reg_1;
  input dac0_powerup_state_out_reg_0;
  input dac0_powerup_state_out_reg_1;

  wire adc0_powerup_state_irq;
  wire adc0_powerup_state_out_reg_0;
  wire adc0_powerup_state_out_reg_1;
  wire adc22_overvol_ack;
  wire axi_RdAck_i_4;
  wire axi_RdAck_i_4_0;
  wire axi_RdAck_i_5;
  wire axi_RdAck_i_5_0;
  wire axi_RdAck_r;
  wire [0:0]axi_read_req_r_reg;
  wire [0:0]axi_read_req_r_reg_0;
  wire [0:0]axi_read_req_r_reg_1;
  wire [0:0]axi_read_req_r_reg_2;
  wire [0:0]axi_read_req_r_reg_3;
  wire [0:0]axi_read_req_r_reg_4;
  wire [0:0]axi_read_req_r_reg_5;
  wire [0:0]axi_read_req_r_reg_6;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_2;
  wire axi_read_req_tog_reg_3;
  wire axi_read_req_tog_reg_4;
  wire axi_read_req_tog_reg_5;
  wire dac0_powerup_state_irq;
  wire dac0_powerup_state_out_reg_0;
  wire dac0_powerup_state_out_reg_1;
  wire i_adc0_powerup_state_ack_n_2;
  wire i_adc1_powerup_state_ack_n_0;
  wire i_adc1_powerup_state_ack_n_1;
  wire i_adc3_powerup_state_ack_n_0;
  wire i_dac0_powerup_state_ack_n_0;
  wire i_dac0_powerup_state_ack_n_1;
  wire i_dac0_powerup_state_ack_n_2;
  wire i_dac1_powerup_state_ack_n_0;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_2;
  wire read_ack_tog_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  FDRE adc0_powerup_state_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc0_powerup_state_ack_n_2),
        .Q(adc0_powerup_state_irq),
        .R(1'b0));
  FDRE dac0_powerup_state_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_dac0_powerup_state_ack_n_2),
        .Q(dac0_powerup_state_irq),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_8 i_adc0_powerup_state_ack
       (.adc0_powerup_state_out_reg(adc0_powerup_state_out_reg_0),
        .adc0_powerup_state_out_reg_0(adc0_powerup_state_out_reg_1),
        .axi_read_req_r_reg_0(axi_read_req_r_reg),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_2),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_adc0_powerup_state_ack_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_9 i_adc1_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .read_ack_tog_r_reg_0(i_adc1_powerup_state_ack_n_1),
        .read_ack_tog_r_reg_1(read_ack_tog_r_reg_2),
        .read_ack_tog_reg_0(i_adc1_powerup_state_ack_n_0),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_10 i_adc2_powerup_state_ack
       (.axi_RdAck_i_4(axi_RdAck_i_4),
        .axi_RdAck_i_4_0(axi_RdAck_i_4_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_1),
        .read_ack_tog_r_reg_1(read_ack_tog_r_reg_2),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_11 i_adc3_powerup_state_ack
       (.axi_RdAck_i_5(axi_RdAck_i_5),
        .axi_RdAck_i_5_0(axi_RdAck_i_5_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(i_adc3_powerup_state_ack_n_0),
        .read_ack_tog_r_reg_1(read_ack_tog_r_reg_2),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_12 i_dac0_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_3),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_5),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .dac0_powerup_state_out_reg(dac0_powerup_state_out_reg_0),
        .dac0_powerup_state_out_reg_0(dac0_powerup_state_out_reg_1),
        .read_ack_tog_r_reg_0(i_dac0_powerup_state_ack_n_1),
        .read_ack_tog_r_reg_1(read_ack_tog_r_reg_2),
        .read_ack_tog_reg_0(i_dac0_powerup_state_ack_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_dac0_powerup_state_ack_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_13 i_dac1_powerup_state_ack
       (.adc22_overvol_ack(adc22_overvol_ack),
        .axi_RdAck_i_5(i_adc1_powerup_state_ack_n_0),
        .axi_RdAck_i_5_0(i_adc1_powerup_state_ack_n_1),
        .axi_RdAck_r(axi_RdAck_r),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_4),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_4),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_2),
        .read_ack_tog_reg_0(i_dac1_powerup_state_ack_n_0),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_14 i_dac2_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_5),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_3),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg),
        .read_ack_tog_r_reg_1(read_ack_tog_r_reg_2),
        .read_ack_tog_reg_0(read_ack_tog_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_15 i_dac3_powerup_state_ack
       (.axi_RdAck_reg(i_adc3_powerup_state_ack_n_0),
        .axi_RdAck_reg_0(i_dac0_powerup_state_ack_n_1),
        .axi_RdAck_reg_1(i_dac0_powerup_state_ack_n_0),
        .axi_RdAck_reg_2(i_dac1_powerup_state_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_6),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_0),
        .read_ack_tog_r_reg_1(read_ack_tog_r_reg_2),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_register_decode
   (\bus2ip_addr_reg_reg[3] ,
    \bus2ip_addr_reg_reg[9] ,
    \bus2ip_addr_reg_reg[2] ,
    \bus2ip_addr_reg_reg[2]_0 ,
    \bus2ip_addr_reg_reg[2]_1 ,
    \bus2ip_addr_reg_reg[7] ,
    \bus2ip_addr_reg_reg[2]_2 ,
    \bus2ip_addr_reg_reg[6] ,
    \bus2ip_addr_reg_reg[9]_0 ,
    \bus2ip_addr_reg_reg[7]_0 ,
    \bus2ip_addr_reg_reg[9]_1 ,
    \bus2ip_addr_reg_reg[8] ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[9]_2 ,
    \bus2ip_addr_reg_reg[7]_1 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[9]_3 ,
    \bus2ip_addr_reg_reg[2]_3 ,
    \bus2ip_addr_reg_reg[6]_0 ,
    \bus2ip_addr_reg_reg[5]_1 ,
    \bus2ip_addr_reg_reg[9]_4 ,
    \bus2ip_addr_reg_reg[2]_4 ,
    \bus2ip_addr_reg_reg[9]_5 ,
    \bus2ip_addr_reg_reg[7]_2 ,
    \bus2ip_addr_reg_reg[2]_5 ,
    \bus2ip_addr_reg_reg[4] ,
    \bus2ip_addr_reg_reg[2]_6 ,
    \bus2ip_addr_reg_reg[9]_6 ,
    \bus2ip_addr_reg_reg[2]_7 ,
    \bus2ip_addr_reg_reg[5]_2 ,
    \bus2ip_addr_reg_reg[9]_7 ,
    \bus2ip_addr_reg_reg[3]_0 ,
    \bus2ip_addr_reg_reg[5]_3 ,
    \bus2ip_addr_reg_reg[9]_8 ,
    \bus2ip_addr_reg_reg[3]_1 ,
    \bus2ip_addr_reg_reg[5]_4 ,
    \bus2ip_addr_reg_reg[5]_5 ,
    \bus2ip_addr_reg_reg[4]_0 ,
    \bus2ip_addr_reg_reg[9]_9 ,
    \bus2ip_addr_reg_reg[5]_6 ,
    \bus2ip_addr_reg_reg[5]_7 ,
    \bus2ip_addr_reg_reg[9]_10 ,
    \bus2ip_addr_reg_reg[5]_8 ,
    \bus2ip_addr_reg_reg[9]_11 ,
    \bus2ip_addr_reg_reg[9]_12 ,
    \bus2ip_addr_reg_reg[4]_1 ,
    \bus2ip_addr_reg_reg[3]_2 ,
    \bus2ip_addr_reg_reg[9]_13 ,
    \bus2ip_addr_reg_reg[9]_14 ,
    \bus2ip_addr_reg_reg[5]_9 ,
    \bus2ip_addr_reg_reg[5]_10 ,
    \bus2ip_addr_reg_reg[9]_15 ,
    \bus2ip_addr_reg_reg[5]_11 ,
    \bus2ip_addr_reg_reg[9]_16 ,
    \bus2ip_addr_reg_reg[3]_3 ,
    \bus2ip_addr_reg_reg[9]_17 ,
    \bus2ip_addr_reg_reg[3]_4 ,
    \bus2ip_addr_reg_reg[4]_2 ,
    \bus2ip_addr_reg_reg[3]_5 ,
    \bus2ip_addr_reg_reg[9]_18 ,
    \bus2ip_addr_reg_reg[5]_12 ,
    \bus2ip_addr_reg_reg[2]_8 ,
    \bus2ip_addr_reg_reg[9]_19 ,
    \bus2ip_addr_reg_reg[7]_3 ,
    \bus2ip_addr_reg_reg[8]_0 ,
    \bus2ip_addr_reg_reg[5]_13 ,
    \bus2ip_addr_reg_reg[9]_20 ,
    \bus2ip_addr_reg_reg[9]_21 ,
    \bus2ip_addr_reg_reg[2]_9 ,
    \bus2ip_addr_reg_reg[4]_3 ,
    \bus2ip_addr_reg_reg[2]_10 ,
    \bus2ip_addr_reg_reg[5]_14 ,
    \bus2ip_addr_reg_reg[6]_1 ,
    \bus2ip_addr_reg_reg[6]_2 ,
    \bus2ip_addr_reg_reg[6]_3 ,
    \bus2ip_addr_reg_reg[4]_4 ,
    \bus2ip_addr_reg_reg[4]_5 ,
    \bus2ip_addr_reg_reg[9]_22 ,
    \dac0_ref_clk_freq_reg[0] );
  output \bus2ip_addr_reg_reg[3] ;
  output \bus2ip_addr_reg_reg[9] ;
  output \bus2ip_addr_reg_reg[2] ;
  output \bus2ip_addr_reg_reg[2]_0 ;
  output \bus2ip_addr_reg_reg[2]_1 ;
  output \bus2ip_addr_reg_reg[7] ;
  output \bus2ip_addr_reg_reg[2]_2 ;
  output \bus2ip_addr_reg_reg[6] ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output \bus2ip_addr_reg_reg[7]_0 ;
  output \bus2ip_addr_reg_reg[9]_1 ;
  output \bus2ip_addr_reg_reg[8] ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[9]_2 ;
  output \bus2ip_addr_reg_reg[7]_1 ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[9]_3 ;
  output \bus2ip_addr_reg_reg[2]_3 ;
  output \bus2ip_addr_reg_reg[6]_0 ;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output \bus2ip_addr_reg_reg[9]_4 ;
  output \bus2ip_addr_reg_reg[2]_4 ;
  output \bus2ip_addr_reg_reg[9]_5 ;
  output \bus2ip_addr_reg_reg[7]_2 ;
  output \bus2ip_addr_reg_reg[2]_5 ;
  output \bus2ip_addr_reg_reg[4] ;
  output \bus2ip_addr_reg_reg[2]_6 ;
  output \bus2ip_addr_reg_reg[9]_6 ;
  output \bus2ip_addr_reg_reg[2]_7 ;
  output \bus2ip_addr_reg_reg[5]_2 ;
  output \bus2ip_addr_reg_reg[9]_7 ;
  output \bus2ip_addr_reg_reg[3]_0 ;
  output \bus2ip_addr_reg_reg[5]_3 ;
  output \bus2ip_addr_reg_reg[9]_8 ;
  output \bus2ip_addr_reg_reg[3]_1 ;
  output \bus2ip_addr_reg_reg[5]_4 ;
  output \bus2ip_addr_reg_reg[5]_5 ;
  output \bus2ip_addr_reg_reg[4]_0 ;
  output \bus2ip_addr_reg_reg[9]_9 ;
  output \bus2ip_addr_reg_reg[5]_6 ;
  output \bus2ip_addr_reg_reg[5]_7 ;
  output \bus2ip_addr_reg_reg[9]_10 ;
  output \bus2ip_addr_reg_reg[5]_8 ;
  output \bus2ip_addr_reg_reg[9]_11 ;
  output \bus2ip_addr_reg_reg[9]_12 ;
  output \bus2ip_addr_reg_reg[4]_1 ;
  output \bus2ip_addr_reg_reg[3]_2 ;
  output \bus2ip_addr_reg_reg[9]_13 ;
  output \bus2ip_addr_reg_reg[9]_14 ;
  output \bus2ip_addr_reg_reg[5]_9 ;
  output \bus2ip_addr_reg_reg[5]_10 ;
  output \bus2ip_addr_reg_reg[9]_15 ;
  output \bus2ip_addr_reg_reg[5]_11 ;
  output \bus2ip_addr_reg_reg[9]_16 ;
  output \bus2ip_addr_reg_reg[3]_3 ;
  output \bus2ip_addr_reg_reg[9]_17 ;
  output \bus2ip_addr_reg_reg[3]_4 ;
  output \bus2ip_addr_reg_reg[4]_2 ;
  output \bus2ip_addr_reg_reg[3]_5 ;
  output \bus2ip_addr_reg_reg[9]_18 ;
  output \bus2ip_addr_reg_reg[5]_12 ;
  output \bus2ip_addr_reg_reg[2]_8 ;
  output \bus2ip_addr_reg_reg[9]_19 ;
  output \bus2ip_addr_reg_reg[7]_3 ;
  output \bus2ip_addr_reg_reg[8]_0 ;
  output \bus2ip_addr_reg_reg[5]_13 ;
  output \bus2ip_addr_reg_reg[9]_20 ;
  output \bus2ip_addr_reg_reg[9]_21 ;
  output \bus2ip_addr_reg_reg[2]_9 ;
  output \bus2ip_addr_reg_reg[4]_3 ;
  output \bus2ip_addr_reg_reg[2]_10 ;
  output \bus2ip_addr_reg_reg[5]_14 ;
  output \bus2ip_addr_reg_reg[6]_1 ;
  output \bus2ip_addr_reg_reg[6]_2 ;
  output \bus2ip_addr_reg_reg[6]_3 ;
  output \bus2ip_addr_reg_reg[4]_4 ;
  output \bus2ip_addr_reg_reg[4]_5 ;
  output \bus2ip_addr_reg_reg[9]_22 ;
  input [7:0]\dac0_ref_clk_freq_reg[0] ;

  wire \bus2ip_addr_reg_reg[2] ;
  wire \bus2ip_addr_reg_reg[2]_0 ;
  wire \bus2ip_addr_reg_reg[2]_1 ;
  wire \bus2ip_addr_reg_reg[2]_10 ;
  wire \bus2ip_addr_reg_reg[2]_2 ;
  wire \bus2ip_addr_reg_reg[2]_3 ;
  wire \bus2ip_addr_reg_reg[2]_4 ;
  wire \bus2ip_addr_reg_reg[2]_5 ;
  wire \bus2ip_addr_reg_reg[2]_6 ;
  wire \bus2ip_addr_reg_reg[2]_7 ;
  wire \bus2ip_addr_reg_reg[2]_8 ;
  wire \bus2ip_addr_reg_reg[2]_9 ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[3]_0 ;
  wire \bus2ip_addr_reg_reg[3]_1 ;
  wire \bus2ip_addr_reg_reg[3]_2 ;
  wire \bus2ip_addr_reg_reg[3]_3 ;
  wire \bus2ip_addr_reg_reg[3]_4 ;
  wire \bus2ip_addr_reg_reg[3]_5 ;
  wire \bus2ip_addr_reg_reg[4] ;
  wire \bus2ip_addr_reg_reg[4]_0 ;
  wire \bus2ip_addr_reg_reg[4]_1 ;
  wire \bus2ip_addr_reg_reg[4]_2 ;
  wire \bus2ip_addr_reg_reg[4]_3 ;
  wire \bus2ip_addr_reg_reg[4]_4 ;
  wire \bus2ip_addr_reg_reg[4]_5 ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[5]_10 ;
  wire \bus2ip_addr_reg_reg[5]_11 ;
  wire \bus2ip_addr_reg_reg[5]_12 ;
  wire \bus2ip_addr_reg_reg[5]_13 ;
  wire \bus2ip_addr_reg_reg[5]_14 ;
  wire \bus2ip_addr_reg_reg[5]_2 ;
  wire \bus2ip_addr_reg_reg[5]_3 ;
  wire \bus2ip_addr_reg_reg[5]_4 ;
  wire \bus2ip_addr_reg_reg[5]_5 ;
  wire \bus2ip_addr_reg_reg[5]_6 ;
  wire \bus2ip_addr_reg_reg[5]_7 ;
  wire \bus2ip_addr_reg_reg[5]_8 ;
  wire \bus2ip_addr_reg_reg[5]_9 ;
  wire \bus2ip_addr_reg_reg[6] ;
  wire \bus2ip_addr_reg_reg[6]_0 ;
  wire \bus2ip_addr_reg_reg[6]_1 ;
  wire \bus2ip_addr_reg_reg[6]_2 ;
  wire \bus2ip_addr_reg_reg[6]_3 ;
  wire \bus2ip_addr_reg_reg[7] ;
  wire \bus2ip_addr_reg_reg[7]_0 ;
  wire \bus2ip_addr_reg_reg[7]_1 ;
  wire \bus2ip_addr_reg_reg[7]_2 ;
  wire \bus2ip_addr_reg_reg[7]_3 ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire \bus2ip_addr_reg_reg[8]_0 ;
  wire \bus2ip_addr_reg_reg[9] ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire \bus2ip_addr_reg_reg[9]_1 ;
  wire \bus2ip_addr_reg_reg[9]_10 ;
  wire \bus2ip_addr_reg_reg[9]_11 ;
  wire \bus2ip_addr_reg_reg[9]_12 ;
  wire \bus2ip_addr_reg_reg[9]_13 ;
  wire \bus2ip_addr_reg_reg[9]_14 ;
  wire \bus2ip_addr_reg_reg[9]_15 ;
  wire \bus2ip_addr_reg_reg[9]_16 ;
  wire \bus2ip_addr_reg_reg[9]_17 ;
  wire \bus2ip_addr_reg_reg[9]_18 ;
  wire \bus2ip_addr_reg_reg[9]_19 ;
  wire \bus2ip_addr_reg_reg[9]_2 ;
  wire \bus2ip_addr_reg_reg[9]_20 ;
  wire \bus2ip_addr_reg_reg[9]_21 ;
  wire \bus2ip_addr_reg_reg[9]_22 ;
  wire \bus2ip_addr_reg_reg[9]_3 ;
  wire \bus2ip_addr_reg_reg[9]_4 ;
  wire \bus2ip_addr_reg_reg[9]_5 ;
  wire \bus2ip_addr_reg_reg[9]_6 ;
  wire \bus2ip_addr_reg_reg[9]_7 ;
  wire \bus2ip_addr_reg_reg[9]_8 ;
  wire \bus2ip_addr_reg_reg[9]_9 ;
  wire [7:0]\dac0_ref_clk_freq_reg[0] ;

  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \IP2Bus_Data[0]_i_152 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_2 ),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_14 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[0]_i_153 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_2 ),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \IP2Bus_Data[13]_i_45 
       (.I0(\bus2ip_addr_reg_reg[6] ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[2]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \IP2Bus_Data[13]_i_77 
       (.I0(\dac0_ref_clk_freq_reg[0] [2]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \IP2Bus_Data[14]_i_114 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \IP2Bus_Data[15]_i_82 
       (.I0(\bus2ip_addr_reg_reg[7]_1 ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [3]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .O(\bus2ip_addr_reg_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[17]_i_26 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .O(\bus2ip_addr_reg_reg[5]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \IP2Bus_Data[21]_i_26 
       (.I0(\bus2ip_addr_reg_reg[7]_2 ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [3]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .O(\bus2ip_addr_reg_reg[2]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \IP2Bus_Data[21]_i_27 
       (.I0(\bus2ip_addr_reg_reg[7]_2 ),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [3]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .O(\bus2ip_addr_reg_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[23]_i_48 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [1]),
        .I5(\bus2ip_addr_reg_reg[7]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[23]_i_84 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [4]),
        .O(\bus2ip_addr_reg_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[25]_i_31 
       (.I0(\dac0_ref_clk_freq_reg[0] [2]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \IP2Bus_Data[25]_i_35 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_2 ),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[25]_i_38 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[5]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[25]_i_39 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \IP2Bus_Data[25]_i_40 
       (.I0(\dac0_ref_clk_freq_reg[0] [4]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\dac0_ref_clk_freq_reg[0] [5]),
        .I3(\dac0_ref_clk_freq_reg[0] [7]),
        .O(\bus2ip_addr_reg_reg[6]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[25]_i_42 
       (.I0(\dac0_ref_clk_freq_reg[0] [2]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[25]_i_44 
       (.I0(\dac0_ref_clk_freq_reg[0] [4]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\dac0_ref_clk_freq_reg[0] [5]),
        .I3(\dac0_ref_clk_freq_reg[0] [7]),
        .O(\bus2ip_addr_reg_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[25]_i_45 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \IP2Bus_Data[25]_i_46 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[5]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[25]_i_47 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[29]_i_28 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \IP2Bus_Data[29]_i_30 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[5]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[31]_i_67 
       (.I0(\dac0_ref_clk_freq_reg[0] [2]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[4]_i_83 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .O(\bus2ip_addr_reg_reg[9]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \IP2Bus_Data[5]_i_47 
       (.I0(\bus2ip_addr_reg_reg[7]_1 ),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [3]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .O(\bus2ip_addr_reg_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \IP2Bus_Data[7]_i_25 
       (.I0(\bus2ip_addr_reg_reg[7]_1 ),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [2]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [1]),
        .I5(\dac0_ref_clk_freq_reg[0] [7]),
        .O(\bus2ip_addr_reg_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[9]_i_49 
       (.I0(\dac0_ref_clk_freq_reg[0] [1]),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[9]_i_50 
       (.I0(\dac0_ref_clk_freq_reg[0] [2]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc00_cal_freeze_reg_i_2
       (.I0(\dac0_ref_clk_freq_reg[0] [0]),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[2]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \adc00_dsa_code_reg[4]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [5]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\dac0_ref_clk_freq_reg[0] [4]),
        .O(\bus2ip_addr_reg_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \adc0_calibration_shift0[2]_i_2 
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \adc0_calibration_shift1[2]_i_2 
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[2]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \adc0_calibration_shift4[2]_i_2 
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [3]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .O(\bus2ip_addr_reg_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    adc0_dsa_update_reg_i_2
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \adc0_fifo_disable[1]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [2]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [0]),
        .I5(\bus2ip_addr_reg_reg[7]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h1111010000000000)) 
    \adc2_calibration_delay_i[31]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [0]),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [4]),
        .I5(\bus2ip_addr_reg_reg[7] ),
        .O(\bus2ip_addr_reg_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \adc2_calibration_delay_i[31]_i_3 
       (.I0(\dac0_ref_clk_freq_reg[0] [5]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [4]),
        .I3(\dac0_ref_clk_freq_reg[0] [6]),
        .I4(\dac0_ref_clk_freq_reg[0] [7]),
        .O(\bus2ip_addr_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \adc2_calibration_shift2[2]_i_2 
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \adc2_calibration_shift3[2]_i_2 
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \adc2_calibration_shift3[2]_i_3 
       (.I0(\dac0_ref_clk_freq_reg[0] [4]),
        .I1(\dac0_ref_clk_freq_reg[0] [7]),
        .I2(\dac0_ref_clk_freq_reg[0] [6]),
        .I3(\dac0_ref_clk_freq_reg[0] [5]),
        .O(\bus2ip_addr_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc2_calibration_timer_i[23]_i_2 
       (.I0(\bus2ip_addr_reg_reg[9] ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \adc3_end_stage[3]_i_3 
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\bus2ip_addr_reg_reg[7]_1 ),
        .I5(\dac0_ref_clk_freq_reg[0] [7]),
        .O(\bus2ip_addr_reg_reg[5]_10 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    axi_read_req_r_i_2
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_1 ),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    axi_read_req_r_i_2__0
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    axi_read_req_r_i_2__1
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [0]),
        .I5(\bus2ip_addr_reg_reg[7]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    axi_read_req_r_i_2__2
       (.I0(\dac0_ref_clk_freq_reg[0] [2]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    axi_read_req_r_i_2__3
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_1 ),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    axi_read_req_r_i_2__4
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    axi_read_req_r_i_2__5
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_1 ),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_13 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    axi_read_req_r_i_2__6
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .I2(\dac0_ref_clk_freq_reg[0] [2]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [1]),
        .I5(\bus2ip_addr_reg_reg[7]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_2__7
       (.I0(\dac0_ref_clk_freq_reg[0] [1]),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_read_req_r_i_2__8
       (.I0(\dac0_ref_clk_freq_reg[0] [5]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\dac0_ref_clk_freq_reg[0] [4]),
        .O(\bus2ip_addr_reg_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'h40)) 
    axi_read_req_r_i_3
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\bus2ip_addr_reg_reg[7]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'h40)) 
    axi_read_req_r_i_3__0
       (.I0(\dac0_ref_clk_freq_reg[0] [6]),
        .I1(\dac0_ref_clk_freq_reg[0] [7]),
        .I2(\bus2ip_addr_reg_reg[7]_0 ),
        .O(\bus2ip_addr_reg_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    axi_read_req_r_i_3__1
       (.I0(\dac0_ref_clk_freq_reg[0] [5]),
        .I1(\dac0_ref_clk_freq_reg[0] [4]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT2 #(
    .INIT(4'h1)) 
    axi_read_req_r_i_3__2
       (.I0(\dac0_ref_clk_freq_reg[0] [0]),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[2]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    axi_read_req_r_i_3__3
       (.I0(\dac0_ref_clk_freq_reg[0] [3]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[5]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_3__4
       (.I0(\dac0_ref_clk_freq_reg[0] [2]),
        .I1(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    axi_read_req_r_i_4
       (.I0(\dac0_ref_clk_freq_reg[0] [4]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\dac0_ref_clk_freq_reg[0] [5]),
        .I3(\dac0_ref_clk_freq_reg[0] [7]),
        .O(\bus2ip_addr_reg_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac00_irq_en_i_3
       (.I0(\dac0_ref_clk_freq_reg[0] [6]),
        .I1(\dac0_ref_clk_freq_reg[0] [7]),
        .I2(\bus2ip_addr_reg_reg[7]_3 ),
        .O(\bus2ip_addr_reg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \dac00_tdd_mode_reg[1]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [0]),
        .I5(\bus2ip_addr_reg_reg[7]_2 ),
        .O(\bus2ip_addr_reg_reg[9]_5 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \dac01_tdd_mode_reg[1]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [0]),
        .I5(\bus2ip_addr_reg_reg[7]_2 ),
        .O(\bus2ip_addr_reg_reg[9]_21 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \dac02_tdd_mode_reg[1]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [1]),
        .I5(\bus2ip_addr_reg_reg[7]_2 ),
        .O(\bus2ip_addr_reg_reg[9]_17 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \dac03_tdd_mode_reg[1]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [1]),
        .I5(\bus2ip_addr_reg_reg[7]_2 ),
        .O(\bus2ip_addr_reg_reg[9]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \dac0_clk_detect[15]_i_2 
       (.I0(\bus2ip_addr_reg_reg[6] ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \dac0_clk_detect[15]_i_3 
       (.I0(\dac0_ref_clk_freq_reg[0] [4]),
        .I1(\dac0_ref_clk_freq_reg[0] [7]),
        .I2(\dac0_ref_clk_freq_reg[0] [6]),
        .I3(\dac0_ref_clk_freq_reg[0] [5]),
        .O(\bus2ip_addr_reg_reg[6] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \dac0_cmn_en[15]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [1]),
        .I5(\bus2ip_addr_reg_reg[7]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    dac0_irq_en_i_2
       (.I0(\dac0_ref_clk_freq_reg[0] [5]),
        .I1(\dac0_ref_clk_freq_reg[0] [4]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[7]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \dac0_multi_band[2]_i_2 
       (.I0(\bus2ip_addr_reg_reg[9] ),
        .I1(\dac0_ref_clk_freq_reg[0] [0]),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac0_ref_clk_freq[31]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\dac0_ref_clk_freq_reg[0] [5]),
        .I3(\dac0_ref_clk_freq_reg[0] [4]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dac0_reset_i_2
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\bus2ip_addr_reg_reg[7]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \dac0_sample_rate[31]_i_2 
       (.I0(\bus2ip_addr_reg_reg[9] ),
        .I1(\dac0_ref_clk_freq_reg[0] [1]),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .O(\bus2ip_addr_reg_reg[3] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \dac0_slice0_irq_en[15]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_1 ),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [2]),
        .I4(\dac0_ref_clk_freq_reg[0] [0]),
        .I5(\dac0_ref_clk_freq_reg[0] [1]),
        .O(\bus2ip_addr_reg_reg[9]_10 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dac0_slice1_irq_en[15]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_1 ),
        .I2(\dac0_ref_clk_freq_reg[0] [0]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \dac0_slice2_irq_en[15]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\bus2ip_addr_reg_reg[7]_1 ),
        .I2(\dac0_ref_clk_freq_reg[0] [1]),
        .I3(\dac0_ref_clk_freq_reg[0] [0]),
        .I4(\dac0_ref_clk_freq_reg[0] [2]),
        .I5(\dac0_ref_clk_freq_reg[0] [3]),
        .O(\bus2ip_addr_reg_reg[9]_8 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \dac0_slice3_irq_en[15]_i_2 
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [2]),
        .I2(\dac0_ref_clk_freq_reg[0] [3]),
        .I3(\dac0_ref_clk_freq_reg[0] [1]),
        .I4(\dac0_ref_clk_freq_reg[0] [0]),
        .I5(\bus2ip_addr_reg_reg[7]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dac3_restart_i_2
       (.I0(\dac0_ref_clk_freq_reg[0] [7]),
        .I1(\dac0_ref_clk_freq_reg[0] [6]),
        .I2(\bus2ip_addr_reg_reg[7]_3 ),
        .O(\bus2ip_addr_reg_reg[9]_19 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    sm_reset_r,
    Q,
    sm_reset_pulse_reg_0,
    bank9_read,
    s_axi_aclk,
    adc0_sm_reset_i,
    sm_reset_pulse0,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output sm_reset_r;
  output [7:0]Q;
  input sm_reset_pulse_reg_0;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input adc0_sm_reset_i;
  input sm_reset_pulse0;
  input s_axi_aresetn;

  wire [7:0]Q;
  wire adc0_sm_reset_i;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__24_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank9_read;
  wire count0;
  wire \count[7]_i_1__0_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire [7:0]p_0_in__0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sm_reset_pulse;
  wire sm_reset_pulse0;
  wire sm_reset_pulse_reg_0;
  wire sm_reset_r;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(sm_reset_pulse_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__24
       (.I0(axi_read_req_r),
        .I1(bank9_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__24_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__24_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(sm_reset_pulse_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1__0 
       (.I0(Q[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\count[7]_i_4_n_0 ),
        .O(p_0_in__0[6]));
  LUT3 #(
    .INIT(8'h6F)) 
    \count[7]_i_1__0 
       (.I0(read_ack_tog_r_reg_0),
        .I1(read_ack_tog_reg_0),
        .I2(s_axi_aresetn),
        .O(\count[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \count[7]_i_2__0 
       (.I0(sm_reset_pulse),
        .I1(Q[6]),
        .I2(\count[7]_i_4_n_0 ),
        .I3(Q[7]),
        .O(count0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[7]_i_3__0 
       (.I0(Q[7]),
        .I1(\count[7]_i_4_n_0 ),
        .I2(Q[6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count[7]_i_4 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count[7]_i_4_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[0]),
        .Q(Q[0]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[1]),
        .Q(Q[1]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[2]),
        .Q(Q[2]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[3]),
        .Q(Q[3]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[4]),
        .Q(Q[4]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[5]),
        .Q(Q[5]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[6]),
        .Q(Q[6]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in__0[7]),
        .Q(Q[7]),
        .R(\count[7]_i_1__0_n_0 ));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(sm_reset_pulse_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(sm_reset_pulse_reg_0));
  FDRE sm_reset_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_reset_pulse0),
        .Q(sm_reset_pulse),
        .R(sm_reset_pulse_reg_0));
  FDRE sm_reset_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_sm_reset_i),
        .Q(sm_reset_r),
        .R(sm_reset_pulse_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_usp_rf_data_converter_0_0_reset_count" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count_0
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    sm_reset_r,
    Q,
    sm_reset_pulse_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    dac0_sm_reset_i,
    sm_reset_pulse0,
    s_axi_aresetn);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output sm_reset_r;
  output [7:0]Q;
  input sm_reset_pulse_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input dac0_sm_reset_i;
  input sm_reset_pulse0;
  input s_axi_aresetn;

  wire [7:0]Q;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__25_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire count0;
  wire \count[7]_i_1_n_0 ;
  wire \count[7]_i_4__0_n_0 ;
  wire dac0_sm_reset_i;
  wire [7:0]p_0_in;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sm_reset_pulse;
  wire sm_reset_pulse0;
  wire sm_reset_pulse_reg_0;
  wire sm_reset_r;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(sm_reset_pulse_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__25
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__25_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__25_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(sm_reset_pulse_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[6]_i_1 
       (.I0(Q[6]),
        .I1(\count[7]_i_4__0_n_0 ),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h6F)) 
    \count[7]_i_1 
       (.I0(read_ack_tog_r_reg_0),
        .I1(read_ack_tog_reg_0),
        .I2(s_axi_aresetn),
        .O(\count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \count[7]_i_2 
       (.I0(sm_reset_pulse),
        .I1(Q[7]),
        .I2(\count[7]_i_4__0_n_0 ),
        .I3(Q[6]),
        .O(count0));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[7]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\count[7]_i_4__0_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count[7]_i_4__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\count[7]_i_4__0_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\count[7]_i_1_n_0 ));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(sm_reset_pulse_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(sm_reset_pulse_reg_0));
  FDRE sm_reset_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_reset_pulse0),
        .Q(sm_reset_pulse),
        .R(sm_reset_pulse_reg_0));
  FDRE sm_reset_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_sm_reset_i),
        .Q(sm_reset_r),
        .R(sm_reset_pulse_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_rf_wrapper
   (s00_axis_tready,
    m00_axis_tvalid,
    STATUS_COMMON,
    rx1_u_adc_0,
    rx2_u_adc_0,
    rx3_u_adc_0,
    tx0_u_dac_0,
    tx1_u_dac_0,
    tx2_u_dac_0,
    tx3_u_dac_0,
    adc0_por_req,
    adc0_drp_rdy,
    dac0_drp_rdy,
    adc0_done_reg,
    clk_dac0,
    vout00_n,
    vout00_p,
    D,
    dac00_irq,
    dac01_irq,
    dac02_irq,
    dac03_irq,
    tx1_u_dac_1,
    dac10_irq,
    dac11_irq,
    dac12_irq,
    dac13_irq,
    tx2_u_dac_1,
    dac20_irq,
    dac21_irq,
    dac22_irq,
    dac23_irq,
    tx3_u_dac_1,
    dac30_irq,
    dac31_irq,
    dac32_irq,
    dac33_irq,
    clk_adc0,
    rx0_u_adc_0,
    m00_axis_tdata,
    adc00_irq,
    adc01_irq,
    adc02_irq,
    adc03_irq,
    adc00_cal_freeze_reg_reg,
    rx1_u_adc_1,
    adc10_irq,
    adc11_irq,
    adc12_irq,
    adc13_irq,
    rx2_u_adc_1,
    adc20_irq,
    adc21_irq,
    adc22_irq,
    adc23_irq,
    rx3_u_adc_1,
    adc30_irq,
    adc31_irq,
    adc32_irq,
    adc33_irq,
    \mem_data_adc0_reg[29] ,
    \mem_data_adc0_reg[32] ,
    \mem_data_adc0_reg[31] ,
    \mem_data_adc0_reg[30] ,
    \mem_data_adc0_reg[29]_0 ,
    \FSM_sequential_fsm_cs_reg[2] ,
    adc0_drp_gnt,
    const_req_adc0,
    \FSM_sequential_fsm_cs_reg[1] ,
    \syncstages_ff_reg[3] ,
    \syncstages_ff_reg[3]_0 ,
    \mem_data_dac0_reg[31] ,
    \mem_data_dac0_reg[29] ,
    \mem_data_dac0_reg[30] ,
    \mem_data_dac0_reg[32] ,
    tx1_u_dac_2,
    rx2_u_adc_2,
    rx2_u_adc_3,
    rx2_u_adc_4,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    user_drp_drdy,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    user_drp_drdy_reg,
    access_type_reg,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    user_drp_drdy_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    user_drp_drdy_reg_1,
    \FSM_sequential_fsm_cs_reg[2]_5 ,
    user_drp_drdy_reg_2,
    \FSM_sequential_fsm_cs_reg[2]_6 ,
    user_drp_drdy_reg_3,
    access_type_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_7 ,
    user_drp_drdy_reg_4,
    user_drp_drdy_reg_5,
    sm_reset_pulse0,
    sm_reset_pulse0_0,
    done_reg,
    \drp_addr_reg[1] ,
    adc0_sm_reset_i,
    dac0_sm_reset_i,
    user_drp_drdy_reg_6,
    adc1_drp_gnt,
    adc2_drp_gnt,
    adc3_drp_gnt,
    dac1_drp_gnt,
    dac2_drp_gnt,
    dac3_drp_gnt,
    status,
    done_reg_0,
    \status_reg[3] ,
    done_reg_1,
    \status_reg[3]_0 ,
    done_reg_2,
    \status_reg[3]_1 ,
    done_reg_3,
    \status_reg[3]_2 ,
    done_reg_4,
    \status_reg[3]_3 ,
    done_reg_5,
    s0_axis_aclk,
    m0_axis_aclk,
    s_axi_aclk,
    dac0_clk_n,
    dac0_clk_p,
    sysref_in_n,
    sysref_in_p,
    Q,
    tx0_u_dac_1,
    tx0_u_dac_2,
    tx0_u_dac_3,
    s00_axis_tdata,
    tx1_u_dac_3,
    tx1_u_dac_4,
    tx1_u_dac_5,
    tx1_u_dac_6,
    tx2_u_dac_2,
    tx2_u_dac_3,
    tx2_u_dac_4,
    tx2_u_dac_5,
    tx3_u_dac_2,
    tx3_u_dac_3,
    tx3_u_dac_4,
    tx3_u_dac_5,
    adc0_clk_n,
    adc0_clk_p,
    vin0_01_n,
    vin0_01_p,
    CONTROL_ADC0,
    CONTROL_ADC1,
    rx0_u_adc_1,
    rx0_u_adc_2,
    rx1_u_adc_2,
    rx1_u_adc_3,
    rx1_u_adc_4,
    rx1_u_adc_5,
    rx2_u_adc_5,
    rx2_u_adc_6,
    rx2_u_adc_7,
    rx2_u_adc_8,
    rx3_u_adc_2,
    rx3_u_adc_3,
    rx3_u_adc_4,
    rx3_u_adc_5,
    rx0_u_adc_3,
    clocks_ok_r_reg,
    wait_event_i_3,
    \por_timer_start_val_reg[19] ,
    \por_timer_start_val_reg[31] ,
    dest_out,
    \por_timer_start_val[26]_i_3 ,
    \por_timer_start_val_reg[25] ,
    \por_timer_start_val[26]_i_3_0 ,
    \por_timer_start_val[26]_i_3_1 ,
    \por_timer_start_val[26]_i_3_2 ,
    \FSM_sequential_fsm_cs[0]_i_2 ,
    bank10_write,
    \FSM_sequential_fsm_cs_reg[2]_8 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    adc0_drp_req,
    bank10_read,
    \adc0_pll_divider0_reg[15] ,
    tx3_u_dac_6,
    bank2_write,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req_reg,
    dac0_drp_req,
    \FSM_sequential_fsm_cs_reg[2]_9 ,
    p_1_out,
    adc0_powerup_state_irq,
    dac0_powerup_state_irq,
    \IP2Bus_Data[10]_i_11 ,
    \IP2Bus_Data[15]_i_8 ,
    adc00_cal_freeze_reg,
    read_ack_tog_r,
    read_ack_tog,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[2]_1 ,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2]_2 ,
    drp_RdAck_r_reg_0,
    \FSM_onehot_state_reg[2]_3 ,
    \FSM_onehot_state_reg[2]_4 ,
    drp_RdAck_r_reg_1,
    \FSM_onehot_state_reg[2]_5 ,
    drp_RdAck_r_reg_2,
    sm_reset_r,
    sm_reset_r_1,
    \por_timer_count_reg[7] ,
    \por_timer_count_reg[7]_0 ,
    \por_timer_count_reg[7]_1 ,
    clocks_ok_r_reg_0,
    \tc_enable_reg[1] ,
    \tc_enable_reg[1]_0 ,
    \tc_enable_reg[2] ,
    \tc_enable_reg[2]_0 ,
    \tc_enable_reg[3] ,
    \tc_enable_reg[3]_0 ,
    p_52_in,
    \tc_enable_reg[6] ,
    \tc_enable_reg[6]_0 ,
    \tc_enable_reg[7] ,
    \tc_enable_reg[7]_0 ,
    por_timer_start_reg,
    por_timer_start_reg_0,
    por_timer_start_reg_1,
    clocks_ok_r_i_10__0,
    clocks_ok_r_i_10__0_0,
    clocks_ok_r_i_10__0_1,
    \adc0_end_stage_r_reg[0] ,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    \dac0_end_stage_r_reg[0] ,
    dac1_restart_pending_reg,
    dac2_restart_pending_reg,
    dac3_restart_pending_reg,
    p_47_in,
    \dac0_start_stage_r_reg[3] ,
    \dac0_end_stage_r_reg[3] ,
    por_sm_reset_reg_0,
    adc0_done_i_reg_0,
    dac0_fifo_disable,
    dac0_done_i_reg_0,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4,
    drp_RdAck_r_reg_5,
    drp_RdAck_r_reg_6,
    \por_timer_start_val[26]_i_2 ,
    \por_timer_count_reg[0] ,
    adc1_drp_we,
    bank12_write,
    adc1_drp_req,
    \por_timer_count_reg[0]_0 ,
    adc2_drp_req,
    adc2_drp_we,
    bank14_write,
    \por_timer_count_reg[0]_1 ,
    adc3_drp_req,
    adc3_drp_we,
    bank16_write,
    dac1_drp_we,
    bank4_write,
    dac1_drp_req,
    dac2_drp_req,
    dac2_drp_we,
    bank6_write,
    dac3_drp_req,
    dac3_drp_we,
    bank8_write,
    \por_timer_start_val_reg[2] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output s00_axis_tready;
  output m00_axis_tvalid;
  output [23:0]STATUS_COMMON;
  output [23:0]rx1_u_adc_0;
  output [23:0]rx2_u_adc_0;
  output [23:0]rx3_u_adc_0;
  output [23:0]tx0_u_dac_0;
  output [22:0]tx1_u_dac_0;
  output [23:0]tx2_u_dac_0;
  output [23:0]tx3_u_dac_0;
  output adc0_por_req;
  output adc0_drp_rdy;
  output dac0_drp_rdy;
  output adc0_done_reg;
  output clk_dac0;
  output vout00_n;
  output vout00_p;
  output [15:0]D;
  output [1:0]dac00_irq;
  output [1:0]dac01_irq;
  output [1:0]dac02_irq;
  output [1:0]dac03_irq;
  output [15:0]tx1_u_dac_1;
  output [1:0]dac10_irq;
  output [1:0]dac11_irq;
  output [1:0]dac12_irq;
  output [1:0]dac13_irq;
  output [15:0]tx2_u_dac_1;
  output [1:0]dac20_irq;
  output [1:0]dac21_irq;
  output [1:0]dac22_irq;
  output [1:0]dac23_irq;
  output [15:0]tx3_u_dac_1;
  output [1:0]dac30_irq;
  output [1:0]dac31_irq;
  output [1:0]dac32_irq;
  output [1:0]dac33_irq;
  output clk_adc0;
  output [15:0]rx0_u_adc_0;
  output [15:0]m00_axis_tdata;
  output [5:0]adc00_irq;
  output [5:0]adc01_irq;
  output [5:0]adc02_irq;
  output [5:0]adc03_irq;
  output [0:0]adc00_cal_freeze_reg_reg;
  output [15:0]rx1_u_adc_1;
  output [5:0]adc10_irq;
  output [5:0]adc11_irq;
  output [5:0]adc12_irq;
  output [5:0]adc13_irq;
  output [12:0]rx2_u_adc_1;
  output [5:0]adc20_irq;
  output [5:0]adc21_irq;
  output [5:0]adc22_irq;
  output [5:0]adc23_irq;
  output [15:0]rx3_u_adc_1;
  output [5:0]adc30_irq;
  output [5:0]adc31_irq;
  output [5:0]adc32_irq;
  output [5:0]adc33_irq;
  output \mem_data_adc0_reg[29] ;
  output \mem_data_adc0_reg[32] ;
  output \mem_data_adc0_reg[31] ;
  output \mem_data_adc0_reg[30] ;
  output \mem_data_adc0_reg[29]_0 ;
  output [1:0]\FSM_sequential_fsm_cs_reg[2] ;
  output adc0_drp_gnt;
  output const_req_adc0;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output \syncstages_ff_reg[3] ;
  output \syncstages_ff_reg[3]_0 ;
  output \mem_data_dac0_reg[31] ;
  output \mem_data_dac0_reg[29] ;
  output \mem_data_dac0_reg[30] ;
  output \mem_data_dac0_reg[32] ;
  output tx1_u_dac_2;
  output rx2_u_adc_2;
  output rx2_u_adc_3;
  output rx2_u_adc_4;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  output user_drp_drdy;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output user_drp_drdy_reg;
  output access_type_reg;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  output user_drp_drdy_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  output user_drp_drdy_reg_1;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  output user_drp_drdy_reg_2;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_6 ;
  output user_drp_drdy_reg_3;
  output access_type_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_7 ;
  output user_drp_drdy_reg_4;
  output user_drp_drdy_reg_5;
  output sm_reset_pulse0;
  output sm_reset_pulse0_0;
  output done_reg;
  output \drp_addr_reg[1] ;
  output adc0_sm_reset_i;
  output dac0_sm_reset_i;
  output user_drp_drdy_reg_6;
  output adc1_drp_gnt;
  output adc2_drp_gnt;
  output adc3_drp_gnt;
  output dac1_drp_gnt;
  output dac2_drp_gnt;
  output dac3_drp_gnt;
  output [3:0]status;
  output done_reg_0;
  output [3:0]\status_reg[3] ;
  output done_reg_1;
  output [3:0]\status_reg[3]_0 ;
  output done_reg_2;
  output [3:0]\status_reg[3]_1 ;
  output done_reg_3;
  output [3:0]\status_reg[3]_2 ;
  output done_reg_4;
  output [3:0]\status_reg[3]_3 ;
  output done_reg_5;
  input s0_axis_aclk;
  input m0_axis_aclk;
  input s_axi_aclk;
  input dac0_clk_n;
  input dac0_clk_p;
  input sysref_in_n;
  input sysref_in_p;
  input [1:0]Q;
  input [1:0]tx0_u_dac_1;
  input [1:0]tx0_u_dac_2;
  input [1:0]tx0_u_dac_3;
  input [15:0]s00_axis_tdata;
  input [1:0]tx1_u_dac_3;
  input [1:0]tx1_u_dac_4;
  input [1:0]tx1_u_dac_5;
  input [1:0]tx1_u_dac_6;
  input [1:0]tx2_u_dac_2;
  input [1:0]tx2_u_dac_3;
  input [1:0]tx2_u_dac_4;
  input [1:0]tx2_u_dac_5;
  input [1:0]tx3_u_dac_2;
  input [1:0]tx3_u_dac_3;
  input [1:0]tx3_u_dac_4;
  input [1:0]tx3_u_dac_5;
  input adc0_clk_n;
  input adc0_clk_p;
  input vin0_01_n;
  input vin0_01_p;
  input [7:0]CONTROL_ADC0;
  input [2:0]CONTROL_ADC1;
  input [1:0]rx0_u_adc_1;
  input [1:0]rx0_u_adc_2;
  input [1:0]rx1_u_adc_2;
  input [1:0]rx1_u_adc_3;
  input [1:0]rx1_u_adc_4;
  input [1:0]rx1_u_adc_5;
  input [1:0]rx2_u_adc_5;
  input [1:0]rx2_u_adc_6;
  input [1:0]rx2_u_adc_7;
  input [1:0]rx2_u_adc_8;
  input [1:0]rx3_u_adc_2;
  input [1:0]rx3_u_adc_3;
  input [1:0]rx3_u_adc_4;
  input [1:0]rx3_u_adc_5;
  input [2:0]rx0_u_adc_3;
  input [15:0]clocks_ok_r_reg;
  input wait_event_i_3;
  input [15:0]\por_timer_start_val_reg[19] ;
  input [29:0]\por_timer_start_val_reg[31] ;
  input dest_out;
  input [2:0]\por_timer_start_val[26]_i_3 ;
  input [2:0]\por_timer_start_val_reg[25] ;
  input [2:0]\por_timer_start_val[26]_i_3_0 ;
  input [2:0]\por_timer_start_val[26]_i_3_1 ;
  input [2:0]\por_timer_start_val[26]_i_3_2 ;
  input [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  input bank10_write;
  input \FSM_sequential_fsm_cs_reg[2]_8 ;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input adc0_drp_req;
  input bank10_read;
  input [15:0]\adc0_pll_divider0_reg[15] ;
  input [10:0]tx3_u_dac_6;
  input bank2_write;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req_reg;
  input dac0_drp_req;
  input \FSM_sequential_fsm_cs_reg[2]_9 ;
  input [0:0]p_1_out;
  input adc0_powerup_state_irq;
  input dac0_powerup_state_irq;
  input \IP2Bus_Data[10]_i_11 ;
  input \IP2Bus_Data[15]_i_8 ;
  input adc00_cal_freeze_reg;
  input read_ack_tog_r;
  input read_ack_tog;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input drp_RdAck_r_reg_0;
  input [1:0]\FSM_onehot_state_reg[2]_3 ;
  input [1:0]\FSM_onehot_state_reg[2]_4 ;
  input drp_RdAck_r_reg_1;
  input [1:0]\FSM_onehot_state_reg[2]_5 ;
  input drp_RdAck_r_reg_2;
  input sm_reset_r;
  input sm_reset_r_1;
  input [0:0]\por_timer_count_reg[7] ;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input [0:0]\por_timer_count_reg[7]_1 ;
  input [15:0]clocks_ok_r_reg_0;
  input [3:0]\tc_enable_reg[1] ;
  input [3:0]\tc_enable_reg[1]_0 ;
  input [3:0]\tc_enable_reg[2] ;
  input [3:0]\tc_enable_reg[2]_0 ;
  input [3:0]\tc_enable_reg[3] ;
  input [3:0]\tc_enable_reg[3]_0 ;
  input [7:0]p_52_in;
  input [3:0]\tc_enable_reg[6] ;
  input [3:0]\tc_enable_reg[6]_0 ;
  input [3:0]\tc_enable_reg[7] ;
  input [3:0]\tc_enable_reg[7]_0 ;
  input [2:0]por_timer_start_reg;
  input [2:0]por_timer_start_reg_0;
  input [2:0]por_timer_start_reg_1;
  input [2:0]clocks_ok_r_i_10__0;
  input [2:0]clocks_ok_r_i_10__0_0;
  input [2:0]clocks_ok_r_i_10__0_1;
  input \adc0_end_stage_r_reg[0] ;
  input adc1_restart_pending_reg;
  input adc2_restart_pending_reg;
  input adc3_restart_pending_reg;
  input \dac0_end_stage_r_reg[0] ;
  input dac1_restart_pending_reg;
  input dac2_restart_pending_reg;
  input dac3_restart_pending_reg;
  input [7:0]p_47_in;
  input [3:0]\dac0_start_stage_r_reg[3] ;
  input [3:0]\dac0_end_stage_r_reg[3] ;
  input por_sm_reset_reg_0;
  input [0:0]adc0_done_i_reg_0;
  input [0:0]dac0_fifo_disable;
  input dac0_done_i_reg_0;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;
  input drp_RdAck_r_reg_5;
  input drp_RdAck_r_reg_6;
  input [23:0]\por_timer_start_val[26]_i_2 ;
  input [1:0]\por_timer_count_reg[0] ;
  input adc1_drp_we;
  input bank12_write;
  input adc1_drp_req;
  input [1:0]\por_timer_count_reg[0]_0 ;
  input adc2_drp_req;
  input adc2_drp_we;
  input bank14_write;
  input [1:0]\por_timer_count_reg[0]_1 ;
  input adc3_drp_req;
  input adc3_drp_we;
  input bank16_write;
  input dac1_drp_we;
  input bank4_write;
  input dac1_drp_req;
  input dac2_drp_req;
  input dac2_drp_we;
  input bank6_write;
  input dac3_drp_req;
  input dac3_drp_we;
  input bank8_write;
  input [0:0]\por_timer_start_val_reg[2] ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;
  output lopt_5;

  wire [7:0]CONTROL_ADC0;
  wire [2:0]CONTROL_ADC1;
  wire [15:0]D;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [1:0]\FSM_onehot_state_reg[2]_3 ;
  wire [1:0]\FSM_onehot_state_reg[2]_4 ;
  wire [1:0]\FSM_onehot_state_reg[2]_5 ;
  wire [3:0]\FSM_sequential_fsm_cs[0]_i_2 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_6 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_7 ;
  wire \FSM_sequential_fsm_cs_reg[2]_8 ;
  wire \FSM_sequential_fsm_cs_reg[2]_9 ;
  wire \IP2Bus_Data[10]_i_11 ;
  wire \IP2Bus_Data[15]_i_8 ;
  wire [1:0]Q;
  wire [23:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire adc00_cal_freeze_reg;
  wire [0:0]adc00_cal_freeze_reg_reg;
  wire adc00_cov;
  wire [5:0]adc00_irq;
  wire [5:0]adc01_irq;
  wire [5:0]adc02_irq;
  wire [5:0]adc03_irq;
  wire adc0_clk_n;
  wire adc0_clk_p;
  wire adc0_clk_present_sync;
  (* DONT_TOUCH *) wire adc0_done_i;
  wire [0:0]adc0_done_i_reg_0;
  wire adc0_done_reg;
  wire adc0_drp_gnt;
  wire adc0_drp_rdy;
  wire adc0_drp_req;
  wire \adc0_end_stage_r_reg[0] ;
  (* DONT_TOUCH *) wire adc0_obs_done_i;
  wire [15:0]\adc0_pll_divider0_reg[15] ;
  wire adc0_por_req;
  wire adc0_powerup_state_irq;
  wire adc0_powerup_state_sync;
  wire adc0_sm_reset_i;
  wire adc0_supplies_up_sync;
  wire [5:0]adc10_irq;
  wire [5:0]adc11_irq;
  wire [5:0]adc12_irq;
  wire [5:0]adc13_irq;
  (* DONT_TOUCH *) wire adc1_done_i;
  wire adc1_drp_gnt;
  wire adc1_drp_req;
  wire adc1_drp_we;
  (* DONT_TOUCH *) wire adc1_obs_done_i;
  wire adc1_restart_pending_reg;
  wire adc1_supplies_up_sync;
  wire [5:0]adc20_irq;
  wire [5:0]adc21_irq;
  wire [5:0]adc22_irq;
  wire [5:0]adc23_irq;
  (* DONT_TOUCH *) wire adc2_done_i;
  wire adc2_drp_gnt;
  wire adc2_drp_req;
  wire adc2_drp_we;
  (* DONT_TOUCH *) wire adc2_obs_done_i;
  wire adc2_restart_pending_reg;
  wire adc2_supplies_up_sync;
  wire [5:0]adc30_irq;
  wire [5:0]adc31_irq;
  wire [5:0]adc32_irq;
  wire [5:0]adc33_irq;
  (* DONT_TOUCH *) wire adc3_done_i;
  wire adc3_drp_gnt;
  wire adc3_drp_req;
  wire adc3_drp_we;
  (* DONT_TOUCH *) wire adc3_obs_done_i;
  wire adc3_restart_pending_reg;
  wire adc3_supplies_up_sync;
  wire bank10_read;
  wire bank10_write;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_write;
  wire bank4_write;
  wire bank6_write;
  wire bank8_write;
  wire cdc_adc0_pll_lock_i_n_0;
  wire cdc_dac0_pll_lock_i_n_0;
  wire clk_adc0;
  wire clk_dac0;
  wire clk_dac_to_adc;
  wire clk_north_1;
  wire clk_north_2;
  wire clk_north_3;
  wire clk_north_5;
  wire clk_north_6;
  wire clk_north_7;
  wire clk_south_1;
  wire clk_south_2;
  wire clk_south_3;
  wire clk_south_5;
  wire clk_south_6;
  wire clk_south_7;
  wire [2:0]clocks_ok_r_i_10__0;
  wire [2:0]clocks_ok_r_i_10__0_0;
  wire [2:0]clocks_ok_r_i_10__0_1;
  wire [15:0]clocks_ok_r_reg;
  wire [15:0]clocks_ok_r_reg_0;
  wire const_req_adc0;
  wire [1:0]dac00_irq;
  wire [1:0]dac01_irq;
  wire [1:0]dac02_irq;
  wire [1:0]dac03_irq;
  wire dac0_clk_n;
  wire dac0_clk_p;
  wire dac0_clk_present_sync;
  wire dac0_done_i;
  wire dac0_done_i_reg_0;
  wire dac0_done_i_reg_n_0;
  wire dac0_drp_rdy;
  wire dac0_drp_req;
  wire \dac0_end_stage_r_reg[0] ;
  wire [3:0]\dac0_end_stage_r_reg[3] ;
  wire [0:0]dac0_fifo_disable;
  wire dac0_powerup_state_irq;
  wire dac0_powerup_state_sync;
  wire dac0_sm_reset_i;
  wire [3:0]\dac0_start_stage_r_reg[3] ;
  wire dac0_supplies_up_sync;
  wire [1:0]dac10_irq;
  wire [1:0]dac11_irq;
  wire [1:0]dac12_irq;
  wire [1:0]dac13_irq;
  wire [10:10]dac1_common_stat;
  wire dac1_drp_gnt;
  wire dac1_drp_req;
  wire dac1_drp_we;
  wire dac1_restart_pending_reg;
  wire dac1_supplies_up_sync;
  wire [1:0]dac20_irq;
  wire [1:0]dac21_irq;
  wire [1:0]dac22_irq;
  wire [1:0]dac23_irq;
  wire dac2_drp_gnt;
  wire dac2_drp_req;
  wire dac2_drp_we;
  wire dac2_restart_pending_reg;
  wire dac2_supplies_up_sync;
  wire [1:0]dac30_irq;
  wire [1:0]dac31_irq;
  wire [1:0]dac32_irq;
  wire [1:0]dac33_irq;
  wire dac3_drp_gnt;
  wire dac3_drp_req;
  wire dac3_drp_we;
  wire dac3_restart_pending_reg;
  wire dac3_supplies_up_sync;
  wire dest_out;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire done_reg_3;
  wire done_reg_4;
  wire done_reg_5;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire drp_RdAck_r_reg_5;
  wire drp_RdAck_r_reg_6;
  wire \drp_addr_reg[1] ;
  wire dummy_read_req_reg;
  wire lopt;
  wire lopt_1;
  wire [15:0]m00_axis_tdata;
  wire m00_axis_tvalid;
  wire m0_axis_aclk;
  wire \mem_data_adc0_reg[29] ;
  wire \mem_data_adc0_reg[29]_0 ;
  wire \mem_data_adc0_reg[30] ;
  wire \mem_data_adc0_reg[31] ;
  wire \mem_data_adc0_reg[32] ;
  wire \mem_data_dac0_reg[29] ;
  wire \mem_data_dac0_reg[30] ;
  wire \mem_data_dac0_reg[31] ;
  wire \mem_data_dac0_reg[32] ;
  wire [0:0]p_1_out;
  wire [7:0]p_47_in;
  wire [7:0]p_52_in;
  wire por_sm_reset;
  wire por_sm_reset_i;
  wire por_sm_reset_i_2_n_0;
  wire por_sm_reset_reg_0;
  wire por_state_machine_i_n_10;
  wire por_state_machine_i_n_104;
  wire por_state_machine_i_n_119;
  wire por_state_machine_i_n_120;
  wire por_state_machine_i_n_121;
  wire por_state_machine_i_n_122;
  wire por_state_machine_i_n_123;
  wire por_state_machine_i_n_124;
  wire por_state_machine_i_n_125;
  wire por_state_machine_i_n_126;
  wire por_state_machine_i_n_127;
  wire por_state_machine_i_n_128;
  wire por_state_machine_i_n_129;
  wire por_state_machine_i_n_130;
  wire por_state_machine_i_n_131;
  wire por_state_machine_i_n_132;
  wire por_state_machine_i_n_133;
  wire por_state_machine_i_n_134;
  wire por_state_machine_i_n_135;
  wire por_state_machine_i_n_136;
  wire por_state_machine_i_n_137;
  wire por_state_machine_i_n_138;
  wire por_state_machine_i_n_139;
  wire por_state_machine_i_n_140;
  wire por_state_machine_i_n_141;
  wire por_state_machine_i_n_142;
  wire por_state_machine_i_n_143;
  wire por_state_machine_i_n_144;
  wire por_state_machine_i_n_145;
  wire por_state_machine_i_n_146;
  wire por_state_machine_i_n_147;
  wire por_state_machine_i_n_15;
  wire por_state_machine_i_n_153;
  wire por_state_machine_i_n_154;
  wire por_state_machine_i_n_155;
  wire por_state_machine_i_n_156;
  wire por_state_machine_i_n_157;
  wire por_state_machine_i_n_158;
  wire por_state_machine_i_n_159;
  wire por_state_machine_i_n_16;
  wire por_state_machine_i_n_160;
  wire por_state_machine_i_n_161;
  wire por_state_machine_i_n_162;
  wire por_state_machine_i_n_163;
  wire por_state_machine_i_n_164;
  wire por_state_machine_i_n_165;
  wire por_state_machine_i_n_166;
  wire por_state_machine_i_n_167;
  wire por_state_machine_i_n_168;
  wire por_state_machine_i_n_169;
  wire por_state_machine_i_n_17;
  wire por_state_machine_i_n_170;
  wire por_state_machine_i_n_171;
  wire por_state_machine_i_n_172;
  wire por_state_machine_i_n_173;
  wire por_state_machine_i_n_174;
  wire por_state_machine_i_n_175;
  wire por_state_machine_i_n_176;
  wire por_state_machine_i_n_177;
  wire por_state_machine_i_n_178;
  wire por_state_machine_i_n_179;
  wire por_state_machine_i_n_18;
  wire por_state_machine_i_n_180;
  wire por_state_machine_i_n_181;
  wire por_state_machine_i_n_187;
  wire por_state_machine_i_n_188;
  wire por_state_machine_i_n_189;
  wire por_state_machine_i_n_19;
  wire por_state_machine_i_n_190;
  wire por_state_machine_i_n_191;
  wire por_state_machine_i_n_192;
  wire por_state_machine_i_n_193;
  wire por_state_machine_i_n_194;
  wire por_state_machine_i_n_195;
  wire por_state_machine_i_n_196;
  wire por_state_machine_i_n_197;
  wire por_state_machine_i_n_198;
  wire por_state_machine_i_n_199;
  wire por_state_machine_i_n_20;
  wire por_state_machine_i_n_200;
  wire por_state_machine_i_n_201;
  wire por_state_machine_i_n_202;
  wire por_state_machine_i_n_203;
  wire por_state_machine_i_n_204;
  wire por_state_machine_i_n_205;
  wire por_state_machine_i_n_206;
  wire por_state_machine_i_n_207;
  wire por_state_machine_i_n_208;
  wire por_state_machine_i_n_209;
  wire por_state_machine_i_n_21;
  wire por_state_machine_i_n_210;
  wire por_state_machine_i_n_211;
  wire por_state_machine_i_n_212;
  wire por_state_machine_i_n_213;
  wire por_state_machine_i_n_214;
  wire por_state_machine_i_n_215;
  wire por_state_machine_i_n_22;
  wire por_state_machine_i_n_221;
  wire por_state_machine_i_n_222;
  wire por_state_machine_i_n_223;
  wire por_state_machine_i_n_224;
  wire por_state_machine_i_n_225;
  wire por_state_machine_i_n_226;
  wire por_state_machine_i_n_227;
  wire por_state_machine_i_n_228;
  wire por_state_machine_i_n_229;
  wire por_state_machine_i_n_23;
  wire por_state_machine_i_n_230;
  wire por_state_machine_i_n_231;
  wire por_state_machine_i_n_232;
  wire por_state_machine_i_n_233;
  wire por_state_machine_i_n_234;
  wire por_state_machine_i_n_235;
  wire por_state_machine_i_n_236;
  wire por_state_machine_i_n_237;
  wire por_state_machine_i_n_238;
  wire por_state_machine_i_n_239;
  wire por_state_machine_i_n_24;
  wire por_state_machine_i_n_240;
  wire por_state_machine_i_n_241;
  wire por_state_machine_i_n_242;
  wire por_state_machine_i_n_243;
  wire por_state_machine_i_n_244;
  wire por_state_machine_i_n_245;
  wire por_state_machine_i_n_246;
  wire por_state_machine_i_n_247;
  wire por_state_machine_i_n_248;
  wire por_state_machine_i_n_249;
  wire por_state_machine_i_n_25;
  wire por_state_machine_i_n_255;
  wire por_state_machine_i_n_256;
  wire por_state_machine_i_n_257;
  wire por_state_machine_i_n_258;
  wire por_state_machine_i_n_259;
  wire por_state_machine_i_n_26;
  wire por_state_machine_i_n_260;
  wire por_state_machine_i_n_261;
  wire por_state_machine_i_n_262;
  wire por_state_machine_i_n_263;
  wire por_state_machine_i_n_264;
  wire por_state_machine_i_n_265;
  wire por_state_machine_i_n_266;
  wire por_state_machine_i_n_267;
  wire por_state_machine_i_n_268;
  wire por_state_machine_i_n_269;
  wire por_state_machine_i_n_27;
  wire por_state_machine_i_n_270;
  wire por_state_machine_i_n_271;
  wire por_state_machine_i_n_272;
  wire por_state_machine_i_n_273;
  wire por_state_machine_i_n_274;
  wire por_state_machine_i_n_275;
  wire por_state_machine_i_n_276;
  wire por_state_machine_i_n_277;
  wire por_state_machine_i_n_278;
  wire por_state_machine_i_n_279;
  wire por_state_machine_i_n_28;
  wire por_state_machine_i_n_280;
  wire por_state_machine_i_n_281;
  wire por_state_machine_i_n_282;
  wire por_state_machine_i_n_283;
  wire por_state_machine_i_n_289;
  wire por_state_machine_i_n_29;
  wire por_state_machine_i_n_290;
  wire por_state_machine_i_n_291;
  wire por_state_machine_i_n_292;
  wire por_state_machine_i_n_293;
  wire por_state_machine_i_n_294;
  wire por_state_machine_i_n_295;
  wire por_state_machine_i_n_296;
  wire por_state_machine_i_n_297;
  wire por_state_machine_i_n_298;
  wire por_state_machine_i_n_299;
  wire por_state_machine_i_n_30;
  wire por_state_machine_i_n_300;
  wire por_state_machine_i_n_301;
  wire por_state_machine_i_n_302;
  wire por_state_machine_i_n_303;
  wire por_state_machine_i_n_304;
  wire por_state_machine_i_n_305;
  wire por_state_machine_i_n_306;
  wire por_state_machine_i_n_307;
  wire por_state_machine_i_n_308;
  wire por_state_machine_i_n_309;
  wire por_state_machine_i_n_31;
  wire por_state_machine_i_n_310;
  wire por_state_machine_i_n_311;
  wire por_state_machine_i_n_312;
  wire por_state_machine_i_n_313;
  wire por_state_machine_i_n_314;
  wire por_state_machine_i_n_315;
  wire por_state_machine_i_n_316;
  wire por_state_machine_i_n_317;
  wire por_state_machine_i_n_32;
  wire por_state_machine_i_n_33;
  wire por_state_machine_i_n_34;
  wire por_state_machine_i_n_35;
  wire por_state_machine_i_n_36;
  wire por_state_machine_i_n_37;
  wire por_state_machine_i_n_38;
  wire por_state_machine_i_n_39;
  wire por_state_machine_i_n_40;
  wire por_state_machine_i_n_41;
  wire por_state_machine_i_n_42;
  wire por_state_machine_i_n_43;
  wire por_state_machine_i_n_45;
  wire por_state_machine_i_n_46;
  wire por_state_machine_i_n_47;
  wire por_state_machine_i_n_48;
  wire por_state_machine_i_n_49;
  wire por_state_machine_i_n_50;
  wire por_state_machine_i_n_51;
  wire por_state_machine_i_n_52;
  wire por_state_machine_i_n_53;
  wire por_state_machine_i_n_54;
  wire por_state_machine_i_n_55;
  wire por_state_machine_i_n_56;
  wire por_state_machine_i_n_57;
  wire por_state_machine_i_n_58;
  wire por_state_machine_i_n_59;
  wire por_state_machine_i_n_60;
  wire por_state_machine_i_n_61;
  wire por_state_machine_i_n_62;
  wire por_state_machine_i_n_63;
  wire por_state_machine_i_n_64;
  wire por_state_machine_i_n_65;
  wire por_state_machine_i_n_66;
  wire por_state_machine_i_n_67;
  wire por_state_machine_i_n_68;
  wire por_state_machine_i_n_69;
  wire por_state_machine_i_n_70;
  wire por_state_machine_i_n_71;
  wire por_state_machine_i_n_72;
  wire por_state_machine_i_n_9;
  wire [1:0]\por_timer_count_reg[0] ;
  wire [1:0]\por_timer_count_reg[0]_0 ;
  wire [1:0]\por_timer_count_reg[0]_1 ;
  wire [0:0]\por_timer_count_reg[7] ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire [0:0]\por_timer_count_reg[7]_1 ;
  wire [2:0]por_timer_start_reg;
  wire [2:0]por_timer_start_reg_0;
  wire [2:0]por_timer_start_reg_1;
  wire [23:0]\por_timer_start_val[26]_i_2 ;
  wire [2:0]\por_timer_start_val[26]_i_3 ;
  wire [2:0]\por_timer_start_val[26]_i_3_0 ;
  wire [2:0]\por_timer_start_val[26]_i_3_1 ;
  wire [2:0]\por_timer_start_val[26]_i_3_2 ;
  wire [15:0]\por_timer_start_val_reg[19] ;
  wire [2:0]\por_timer_start_val_reg[25] ;
  wire [0:0]\por_timer_start_val_reg[2] ;
  wire [29:0]\por_timer_start_val_reg[31] ;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire [15:0]rx0_u_adc_0;
  wire [1:0]rx0_u_adc_1;
  wire [1:0]rx0_u_adc_2;
  wire [2:0]rx0_u_adc_3;
  wire rx0_u_adc_n_100;
  wire rx0_u_adc_n_101;
  wire rx0_u_adc_n_102;
  wire rx0_u_adc_n_103;
  wire rx0_u_adc_n_104;
  wire rx0_u_adc_n_105;
  wire rx0_u_adc_n_106;
  wire rx0_u_adc_n_107;
  wire rx0_u_adc_n_108;
  wire rx0_u_adc_n_109;
  wire rx0_u_adc_n_110;
  wire rx0_u_adc_n_111;
  wire rx0_u_adc_n_112;
  wire rx0_u_adc_n_113;
  wire rx0_u_adc_n_114;
  wire rx0_u_adc_n_115;
  wire rx0_u_adc_n_116;
  wire rx0_u_adc_n_117;
  wire rx0_u_adc_n_118;
  wire rx0_u_adc_n_119;
  wire rx0_u_adc_n_120;
  wire rx0_u_adc_n_121;
  wire rx0_u_adc_n_122;
  wire rx0_u_adc_n_123;
  wire rx0_u_adc_n_124;
  wire rx0_u_adc_n_125;
  wire rx0_u_adc_n_126;
  wire rx0_u_adc_n_127;
  wire rx0_u_adc_n_128;
  wire rx0_u_adc_n_129;
  wire rx0_u_adc_n_130;
  wire rx0_u_adc_n_131;
  wire rx0_u_adc_n_132;
  wire rx0_u_adc_n_133;
  wire rx0_u_adc_n_134;
  wire rx0_u_adc_n_135;
  wire rx0_u_adc_n_136;
  wire rx0_u_adc_n_137;
  wire rx0_u_adc_n_138;
  wire rx0_u_adc_n_139;
  wire rx0_u_adc_n_140;
  wire rx0_u_adc_n_141;
  wire rx0_u_adc_n_142;
  wire rx0_u_adc_n_143;
  wire rx0_u_adc_n_144;
  wire rx0_u_adc_n_145;
  wire rx0_u_adc_n_146;
  wire rx0_u_adc_n_147;
  wire rx0_u_adc_n_148;
  wire rx0_u_adc_n_149;
  wire rx0_u_adc_n_150;
  wire rx0_u_adc_n_151;
  wire rx0_u_adc_n_152;
  wire rx0_u_adc_n_153;
  wire rx0_u_adc_n_154;
  wire rx0_u_adc_n_155;
  wire rx0_u_adc_n_156;
  wire rx0_u_adc_n_157;
  wire rx0_u_adc_n_158;
  wire rx0_u_adc_n_159;
  wire rx0_u_adc_n_160;
  wire rx0_u_adc_n_161;
  wire rx0_u_adc_n_162;
  wire rx0_u_adc_n_163;
  wire rx0_u_adc_n_164;
  wire rx0_u_adc_n_165;
  wire rx0_u_adc_n_166;
  wire rx0_u_adc_n_167;
  wire rx0_u_adc_n_168;
  wire rx0_u_adc_n_169;
  wire rx0_u_adc_n_170;
  wire rx0_u_adc_n_171;
  wire rx0_u_adc_n_172;
  wire rx0_u_adc_n_173;
  wire rx0_u_adc_n_174;
  wire rx0_u_adc_n_175;
  wire rx0_u_adc_n_176;
  wire rx0_u_adc_n_177;
  wire rx0_u_adc_n_178;
  wire rx0_u_adc_n_179;
  wire rx0_u_adc_n_180;
  wire rx0_u_adc_n_181;
  wire rx0_u_adc_n_182;
  wire rx0_u_adc_n_183;
  wire rx0_u_adc_n_184;
  wire rx0_u_adc_n_185;
  wire rx0_u_adc_n_186;
  wire rx0_u_adc_n_187;
  wire rx0_u_adc_n_188;
  wire rx0_u_adc_n_189;
  wire rx0_u_adc_n_190;
  wire rx0_u_adc_n_191;
  wire rx0_u_adc_n_192;
  wire rx0_u_adc_n_193;
  wire rx0_u_adc_n_194;
  wire rx0_u_adc_n_195;
  wire rx0_u_adc_n_196;
  wire rx0_u_adc_n_197;
  wire rx0_u_adc_n_198;
  wire rx0_u_adc_n_199;
  wire rx0_u_adc_n_200;
  wire rx0_u_adc_n_25;
  wire rx0_u_adc_n_26;
  wire rx0_u_adc_n_27;
  wire rx0_u_adc_n_28;
  wire rx0_u_adc_n_29;
  wire rx0_u_adc_n_3;
  wire rx0_u_adc_n_30;
  wire rx0_u_adc_n_31;
  wire rx0_u_adc_n_32;
  wire rx0_u_adc_n_33;
  wire rx0_u_adc_n_34;
  wire rx0_u_adc_n_35;
  wire rx0_u_adc_n_36;
  wire rx0_u_adc_n_37;
  wire rx0_u_adc_n_38;
  wire rx0_u_adc_n_39;
  wire rx0_u_adc_n_4;
  wire rx0_u_adc_n_40;
  wire rx0_u_adc_n_41;
  wire rx0_u_adc_n_42;
  wire rx0_u_adc_n_43;
  wire rx0_u_adc_n_44;
  wire rx0_u_adc_n_45;
  wire rx0_u_adc_n_46;
  wire rx0_u_adc_n_47;
  wire rx0_u_adc_n_48;
  wire rx0_u_adc_n_49;
  wire rx0_u_adc_n_50;
  wire rx0_u_adc_n_51;
  wire rx0_u_adc_n_52;
  wire rx0_u_adc_n_53;
  wire rx0_u_adc_n_54;
  wire rx0_u_adc_n_55;
  wire rx0_u_adc_n_56;
  wire rx0_u_adc_n_57;
  wire rx0_u_adc_n_58;
  wire rx0_u_adc_n_59;
  wire rx0_u_adc_n_60;
  wire rx0_u_adc_n_61;
  wire rx0_u_adc_n_62;
  wire rx0_u_adc_n_63;
  wire rx0_u_adc_n_64;
  wire rx0_u_adc_n_65;
  wire rx0_u_adc_n_66;
  wire rx0_u_adc_n_67;
  wire rx0_u_adc_n_68;
  wire rx0_u_adc_n_69;
  wire rx0_u_adc_n_70;
  wire rx0_u_adc_n_71;
  wire rx0_u_adc_n_72;
  wire rx0_u_adc_n_73;
  wire rx0_u_adc_n_74;
  wire rx0_u_adc_n_75;
  wire rx0_u_adc_n_76;
  wire rx0_u_adc_n_77;
  wire rx0_u_adc_n_78;
  wire rx0_u_adc_n_79;
  wire rx0_u_adc_n_793;
  wire rx0_u_adc_n_794;
  wire rx0_u_adc_n_795;
  wire rx0_u_adc_n_796;
  wire rx0_u_adc_n_799;
  wire rx0_u_adc_n_80;
  wire rx0_u_adc_n_800;
  wire rx0_u_adc_n_803;
  wire rx0_u_adc_n_804;
  wire rx0_u_adc_n_805;
  wire rx0_u_adc_n_806;
  wire rx0_u_adc_n_807;
  wire rx0_u_adc_n_808;
  wire rx0_u_adc_n_809;
  wire rx0_u_adc_n_81;
  wire rx0_u_adc_n_810;
  wire rx0_u_adc_n_811;
  wire rx0_u_adc_n_812;
  wire rx0_u_adc_n_815;
  wire rx0_u_adc_n_816;
  wire rx0_u_adc_n_817;
  wire rx0_u_adc_n_818;
  wire rx0_u_adc_n_819;
  wire rx0_u_adc_n_82;
  wire rx0_u_adc_n_820;
  wire rx0_u_adc_n_823;
  wire rx0_u_adc_n_824;
  wire rx0_u_adc_n_827;
  wire rx0_u_adc_n_828;
  wire rx0_u_adc_n_829;
  wire rx0_u_adc_n_83;
  wire rx0_u_adc_n_830;
  wire rx0_u_adc_n_831;
  wire rx0_u_adc_n_832;
  wire rx0_u_adc_n_833;
  wire rx0_u_adc_n_834;
  wire rx0_u_adc_n_835;
  wire rx0_u_adc_n_836;
  wire rx0_u_adc_n_839;
  wire rx0_u_adc_n_84;
  wire rx0_u_adc_n_840;
  wire rx0_u_adc_n_841;
  wire rx0_u_adc_n_842;
  wire rx0_u_adc_n_843;
  wire rx0_u_adc_n_844;
  wire rx0_u_adc_n_847;
  wire rx0_u_adc_n_848;
  wire rx0_u_adc_n_85;
  wire rx0_u_adc_n_851;
  wire rx0_u_adc_n_852;
  wire rx0_u_adc_n_853;
  wire rx0_u_adc_n_854;
  wire rx0_u_adc_n_855;
  wire rx0_u_adc_n_856;
  wire rx0_u_adc_n_857;
  wire rx0_u_adc_n_858;
  wire rx0_u_adc_n_859;
  wire rx0_u_adc_n_86;
  wire rx0_u_adc_n_860;
  wire rx0_u_adc_n_863;
  wire rx0_u_adc_n_864;
  wire rx0_u_adc_n_865;
  wire rx0_u_adc_n_866;
  wire rx0_u_adc_n_867;
  wire rx0_u_adc_n_868;
  wire rx0_u_adc_n_87;
  wire rx0_u_adc_n_871;
  wire rx0_u_adc_n_872;
  wire rx0_u_adc_n_875;
  wire rx0_u_adc_n_876;
  wire rx0_u_adc_n_877;
  wire rx0_u_adc_n_878;
  wire rx0_u_adc_n_879;
  wire rx0_u_adc_n_88;
  wire rx0_u_adc_n_880;
  wire rx0_u_adc_n_881;
  wire rx0_u_adc_n_882;
  wire rx0_u_adc_n_883;
  wire rx0_u_adc_n_884;
  wire rx0_u_adc_n_887;
  wire rx0_u_adc_n_888;
  wire rx0_u_adc_n_89;
  wire rx0_u_adc_n_90;
  wire rx0_u_adc_n_91;
  wire rx0_u_adc_n_92;
  wire rx0_u_adc_n_93;
  wire rx0_u_adc_n_94;
  wire rx0_u_adc_n_95;
  wire rx0_u_adc_n_96;
  wire rx0_u_adc_n_97;
  wire rx0_u_adc_n_98;
  wire rx0_u_adc_n_99;
  wire [23:0]rx1_u_adc_0;
  wire [15:0]rx1_u_adc_1;
  wire [1:0]rx1_u_adc_2;
  wire [1:0]rx1_u_adc_3;
  wire [1:0]rx1_u_adc_4;
  wire [1:0]rx1_u_adc_5;
  wire rx1_u_adc_n_0;
  wire rx1_u_adc_n_3;
  wire rx1_u_adc_n_4;
  wire rx1_u_adc_n_793;
  wire rx1_u_adc_n_794;
  wire rx1_u_adc_n_795;
  wire rx1_u_adc_n_796;
  wire rx1_u_adc_n_799;
  wire rx1_u_adc_n_800;
  wire rx1_u_adc_n_803;
  wire rx1_u_adc_n_804;
  wire rx1_u_adc_n_805;
  wire rx1_u_adc_n_806;
  wire rx1_u_adc_n_807;
  wire rx1_u_adc_n_808;
  wire rx1_u_adc_n_809;
  wire rx1_u_adc_n_810;
  wire rx1_u_adc_n_811;
  wire rx1_u_adc_n_812;
  wire rx1_u_adc_n_815;
  wire rx1_u_adc_n_816;
  wire rx1_u_adc_n_817;
  wire rx1_u_adc_n_818;
  wire rx1_u_adc_n_819;
  wire rx1_u_adc_n_820;
  wire rx1_u_adc_n_823;
  wire rx1_u_adc_n_824;
  wire rx1_u_adc_n_827;
  wire rx1_u_adc_n_828;
  wire rx1_u_adc_n_829;
  wire rx1_u_adc_n_830;
  wire rx1_u_adc_n_831;
  wire rx1_u_adc_n_832;
  wire rx1_u_adc_n_833;
  wire rx1_u_adc_n_834;
  wire rx1_u_adc_n_835;
  wire rx1_u_adc_n_836;
  wire rx1_u_adc_n_839;
  wire rx1_u_adc_n_840;
  wire rx1_u_adc_n_841;
  wire rx1_u_adc_n_842;
  wire rx1_u_adc_n_843;
  wire rx1_u_adc_n_844;
  wire rx1_u_adc_n_847;
  wire rx1_u_adc_n_848;
  wire rx1_u_adc_n_851;
  wire rx1_u_adc_n_852;
  wire rx1_u_adc_n_853;
  wire rx1_u_adc_n_854;
  wire rx1_u_adc_n_855;
  wire rx1_u_adc_n_856;
  wire rx1_u_adc_n_857;
  wire rx1_u_adc_n_858;
  wire rx1_u_adc_n_859;
  wire rx1_u_adc_n_860;
  wire rx1_u_adc_n_863;
  wire rx1_u_adc_n_864;
  wire rx1_u_adc_n_865;
  wire rx1_u_adc_n_866;
  wire rx1_u_adc_n_867;
  wire rx1_u_adc_n_868;
  wire rx1_u_adc_n_871;
  wire rx1_u_adc_n_872;
  wire rx1_u_adc_n_875;
  wire rx1_u_adc_n_876;
  wire rx1_u_adc_n_877;
  wire rx1_u_adc_n_878;
  wire rx1_u_adc_n_879;
  wire rx1_u_adc_n_880;
  wire rx1_u_adc_n_881;
  wire rx1_u_adc_n_882;
  wire rx1_u_adc_n_883;
  wire rx1_u_adc_n_884;
  wire rx1_u_adc_n_887;
  wire rx1_u_adc_n_888;
  wire [23:0]rx2_u_adc_0;
  wire [12:0]rx2_u_adc_1;
  wire rx2_u_adc_2;
  wire rx2_u_adc_3;
  wire rx2_u_adc_4;
  wire [1:0]rx2_u_adc_5;
  wire [1:0]rx2_u_adc_6;
  wire [1:0]rx2_u_adc_7;
  wire [1:0]rx2_u_adc_8;
  wire rx2_u_adc_n_0;
  wire rx2_u_adc_n_13;
  wire rx2_u_adc_n_16;
  wire rx2_u_adc_n_3;
  wire rx2_u_adc_n_4;
  wire rx2_u_adc_n_793;
  wire rx2_u_adc_n_794;
  wire rx2_u_adc_n_795;
  wire rx2_u_adc_n_796;
  wire rx2_u_adc_n_799;
  wire rx2_u_adc_n_800;
  wire rx2_u_adc_n_803;
  wire rx2_u_adc_n_804;
  wire rx2_u_adc_n_805;
  wire rx2_u_adc_n_806;
  wire rx2_u_adc_n_807;
  wire rx2_u_adc_n_808;
  wire rx2_u_adc_n_809;
  wire rx2_u_adc_n_810;
  wire rx2_u_adc_n_811;
  wire rx2_u_adc_n_812;
  wire rx2_u_adc_n_815;
  wire rx2_u_adc_n_816;
  wire rx2_u_adc_n_817;
  wire rx2_u_adc_n_818;
  wire rx2_u_adc_n_819;
  wire rx2_u_adc_n_820;
  wire rx2_u_adc_n_823;
  wire rx2_u_adc_n_824;
  wire rx2_u_adc_n_827;
  wire rx2_u_adc_n_828;
  wire rx2_u_adc_n_829;
  wire rx2_u_adc_n_830;
  wire rx2_u_adc_n_831;
  wire rx2_u_adc_n_832;
  wire rx2_u_adc_n_833;
  wire rx2_u_adc_n_834;
  wire rx2_u_adc_n_835;
  wire rx2_u_adc_n_836;
  wire rx2_u_adc_n_839;
  wire rx2_u_adc_n_840;
  wire rx2_u_adc_n_841;
  wire rx2_u_adc_n_842;
  wire rx2_u_adc_n_843;
  wire rx2_u_adc_n_844;
  wire rx2_u_adc_n_847;
  wire rx2_u_adc_n_848;
  wire rx2_u_adc_n_851;
  wire rx2_u_adc_n_852;
  wire rx2_u_adc_n_853;
  wire rx2_u_adc_n_854;
  wire rx2_u_adc_n_855;
  wire rx2_u_adc_n_856;
  wire rx2_u_adc_n_857;
  wire rx2_u_adc_n_858;
  wire rx2_u_adc_n_859;
  wire rx2_u_adc_n_860;
  wire rx2_u_adc_n_863;
  wire rx2_u_adc_n_864;
  wire rx2_u_adc_n_865;
  wire rx2_u_adc_n_866;
  wire rx2_u_adc_n_867;
  wire rx2_u_adc_n_868;
  wire rx2_u_adc_n_871;
  wire rx2_u_adc_n_872;
  wire rx2_u_adc_n_875;
  wire rx2_u_adc_n_876;
  wire rx2_u_adc_n_877;
  wire rx2_u_adc_n_878;
  wire rx2_u_adc_n_879;
  wire rx2_u_adc_n_880;
  wire rx2_u_adc_n_881;
  wire rx2_u_adc_n_882;
  wire rx2_u_adc_n_883;
  wire rx2_u_adc_n_884;
  wire rx2_u_adc_n_887;
  wire rx2_u_adc_n_888;
  wire rx2_u_adc_n_9;
  wire [23:0]rx3_u_adc_0;
  wire [15:0]rx3_u_adc_1;
  wire [1:0]rx3_u_adc_2;
  wire [1:0]rx3_u_adc_3;
  wire [1:0]rx3_u_adc_4;
  wire [1:0]rx3_u_adc_5;
  wire rx3_u_adc_n_0;
  wire rx3_u_adc_n_3;
  wire rx3_u_adc_n_4;
  wire rx3_u_adc_n_793;
  wire rx3_u_adc_n_794;
  wire rx3_u_adc_n_795;
  wire rx3_u_adc_n_796;
  wire rx3_u_adc_n_799;
  wire rx3_u_adc_n_800;
  wire rx3_u_adc_n_803;
  wire rx3_u_adc_n_804;
  wire rx3_u_adc_n_805;
  wire rx3_u_adc_n_806;
  wire rx3_u_adc_n_807;
  wire rx3_u_adc_n_808;
  wire rx3_u_adc_n_809;
  wire rx3_u_adc_n_810;
  wire rx3_u_adc_n_811;
  wire rx3_u_adc_n_812;
  wire rx3_u_adc_n_815;
  wire rx3_u_adc_n_816;
  wire rx3_u_adc_n_817;
  wire rx3_u_adc_n_818;
  wire rx3_u_adc_n_819;
  wire rx3_u_adc_n_820;
  wire rx3_u_adc_n_823;
  wire rx3_u_adc_n_824;
  wire rx3_u_adc_n_827;
  wire rx3_u_adc_n_828;
  wire rx3_u_adc_n_829;
  wire rx3_u_adc_n_830;
  wire rx3_u_adc_n_831;
  wire rx3_u_adc_n_832;
  wire rx3_u_adc_n_833;
  wire rx3_u_adc_n_834;
  wire rx3_u_adc_n_835;
  wire rx3_u_adc_n_836;
  wire rx3_u_adc_n_839;
  wire rx3_u_adc_n_840;
  wire rx3_u_adc_n_841;
  wire rx3_u_adc_n_842;
  wire rx3_u_adc_n_843;
  wire rx3_u_adc_n_844;
  wire rx3_u_adc_n_847;
  wire rx3_u_adc_n_848;
  wire rx3_u_adc_n_851;
  wire rx3_u_adc_n_852;
  wire rx3_u_adc_n_853;
  wire rx3_u_adc_n_854;
  wire rx3_u_adc_n_855;
  wire rx3_u_adc_n_856;
  wire rx3_u_adc_n_857;
  wire rx3_u_adc_n_858;
  wire rx3_u_adc_n_859;
  wire rx3_u_adc_n_860;
  wire rx3_u_adc_n_863;
  wire rx3_u_adc_n_864;
  wire rx3_u_adc_n_865;
  wire rx3_u_adc_n_866;
  wire rx3_u_adc_n_867;
  wire rx3_u_adc_n_868;
  wire rx3_u_adc_n_871;
  wire rx3_u_adc_n_872;
  wire rx3_u_adc_n_875;
  wire rx3_u_adc_n_876;
  wire rx3_u_adc_n_877;
  wire rx3_u_adc_n_878;
  wire rx3_u_adc_n_879;
  wire rx3_u_adc_n_880;
  wire rx3_u_adc_n_881;
  wire rx3_u_adc_n_882;
  wire rx3_u_adc_n_883;
  wire rx3_u_adc_n_884;
  wire rx3_u_adc_n_887;
  wire rx3_u_adc_n_888;
  wire [15:0]s00_axis_tdata;
  wire s00_axis_tready;
  wire s0_axis_aclk;
  wire s_axi_aclk;
  wire sm_reset_pulse0;
  wire sm_reset_pulse0_0;
  wire sm_reset_r;
  wire sm_reset_r_1;
  wire [3:0]status;
  wire [3:0]\status_reg[3] ;
  wire [3:0]\status_reg[3]_0 ;
  wire [3:0]\status_reg[3]_1 ;
  wire [3:0]\status_reg[3]_2 ;
  wire [3:0]\status_reg[3]_3 ;
  wire \syncstages_ff_reg[3] ;
  wire \syncstages_ff_reg[3]_0 ;
  wire sysref_in_n;
  wire sysref_in_p;
  wire sysref_north_1;
  wire sysref_north_2;
  wire sysref_north_3;
  wire sysref_north_4;
  wire sysref_north_5;
  wire sysref_north_6;
  wire sysref_north_7;
  wire sysref_south_1;
  wire sysref_south_2;
  wire sysref_south_3;
  wire sysref_south_4;
  wire sysref_south_5;
  wire sysref_south_6;
  wire sysref_south_7;
  wire t1_allowed_1;
  wire t1_allowed_2;
  wire t1_allowed_3;
  wire t1_allowed_4;
  wire t1_allowed_5;
  wire t1_allowed_6;
  wire t1_allowed_7;
  wire [3:0]\tc_enable_reg[1] ;
  wire [3:0]\tc_enable_reg[1]_0 ;
  wire [3:0]\tc_enable_reg[2] ;
  wire [3:0]\tc_enable_reg[2]_0 ;
  wire [3:0]\tc_enable_reg[3] ;
  wire [3:0]\tc_enable_reg[3]_0 ;
  wire [3:0]\tc_enable_reg[6] ;
  wire [3:0]\tc_enable_reg[6]_0 ;
  wire [3:0]\tc_enable_reg[7] ;
  wire [3:0]\tc_enable_reg[7]_0 ;
  wire [23:0]tx0_u_dac_0;
  wire [1:0]tx0_u_dac_1;
  wire [1:0]tx0_u_dac_2;
  wire [1:0]tx0_u_dac_3;
  wire tx0_u_dac_n_100;
  wire tx0_u_dac_n_101;
  wire tx0_u_dac_n_102;
  wire tx0_u_dac_n_103;
  wire tx0_u_dac_n_104;
  wire tx0_u_dac_n_105;
  wire tx0_u_dac_n_106;
  wire tx0_u_dac_n_107;
  wire tx0_u_dac_n_108;
  wire tx0_u_dac_n_109;
  wire tx0_u_dac_n_110;
  wire tx0_u_dac_n_111;
  wire tx0_u_dac_n_112;
  wire tx0_u_dac_n_115;
  wire tx0_u_dac_n_116;
  wire tx0_u_dac_n_117;
  wire tx0_u_dac_n_118;
  wire tx0_u_dac_n_119;
  wire tx0_u_dac_n_120;
  wire tx0_u_dac_n_121;
  wire tx0_u_dac_n_122;
  wire tx0_u_dac_n_123;
  wire tx0_u_dac_n_124;
  wire tx0_u_dac_n_125;
  wire tx0_u_dac_n_126;
  wire tx0_u_dac_n_127;
  wire tx0_u_dac_n_128;
  wire tx0_u_dac_n_129;
  wire tx0_u_dac_n_130;
  wire tx0_u_dac_n_131;
  wire tx0_u_dac_n_132;
  wire tx0_u_dac_n_133;
  wire tx0_u_dac_n_134;
  wire tx0_u_dac_n_135;
  wire tx0_u_dac_n_136;
  wire tx0_u_dac_n_139;
  wire tx0_u_dac_n_140;
  wire tx0_u_dac_n_141;
  wire tx0_u_dac_n_142;
  wire tx0_u_dac_n_143;
  wire tx0_u_dac_n_144;
  wire tx0_u_dac_n_145;
  wire tx0_u_dac_n_146;
  wire tx0_u_dac_n_147;
  wire tx0_u_dac_n_148;
  wire tx0_u_dac_n_149;
  wire tx0_u_dac_n_150;
  wire tx0_u_dac_n_151;
  wire tx0_u_dac_n_152;
  wire tx0_u_dac_n_3;
  wire tx0_u_dac_n_4;
  wire tx0_u_dac_n_57;
  wire tx0_u_dac_n_58;
  wire tx0_u_dac_n_59;
  wire tx0_u_dac_n_60;
  wire tx0_u_dac_n_61;
  wire tx0_u_dac_n_62;
  wire tx0_u_dac_n_63;
  wire tx0_u_dac_n_64;
  wire tx0_u_dac_n_67;
  wire tx0_u_dac_n_68;
  wire tx0_u_dac_n_69;
  wire tx0_u_dac_n_70;
  wire tx0_u_dac_n_71;
  wire tx0_u_dac_n_72;
  wire tx0_u_dac_n_73;
  wire tx0_u_dac_n_74;
  wire tx0_u_dac_n_75;
  wire tx0_u_dac_n_76;
  wire tx0_u_dac_n_77;
  wire tx0_u_dac_n_78;
  wire tx0_u_dac_n_79;
  wire tx0_u_dac_n_80;
  wire tx0_u_dac_n_81;
  wire tx0_u_dac_n_82;
  wire tx0_u_dac_n_83;
  wire tx0_u_dac_n_84;
  wire tx0_u_dac_n_85;
  wire tx0_u_dac_n_86;
  wire tx0_u_dac_n_87;
  wire tx0_u_dac_n_88;
  wire tx0_u_dac_n_91;
  wire tx0_u_dac_n_92;
  wire tx0_u_dac_n_93;
  wire tx0_u_dac_n_94;
  wire tx0_u_dac_n_95;
  wire tx0_u_dac_n_96;
  wire tx0_u_dac_n_97;
  wire tx0_u_dac_n_98;
  wire tx0_u_dac_n_99;
  wire [22:0]tx1_u_dac_0;
  wire [15:0]tx1_u_dac_1;
  wire tx1_u_dac_2;
  wire [1:0]tx1_u_dac_3;
  wire [1:0]tx1_u_dac_4;
  wire [1:0]tx1_u_dac_5;
  wire [1:0]tx1_u_dac_6;
  wire tx1_u_dac_n_0;
  wire tx1_u_dac_n_100;
  wire tx1_u_dac_n_101;
  wire tx1_u_dac_n_102;
  wire tx1_u_dac_n_103;
  wire tx1_u_dac_n_104;
  wire tx1_u_dac_n_105;
  wire tx1_u_dac_n_106;
  wire tx1_u_dac_n_107;
  wire tx1_u_dac_n_108;
  wire tx1_u_dac_n_109;
  wire tx1_u_dac_n_110;
  wire tx1_u_dac_n_111;
  wire tx1_u_dac_n_112;
  wire tx1_u_dac_n_115;
  wire tx1_u_dac_n_116;
  wire tx1_u_dac_n_117;
  wire tx1_u_dac_n_118;
  wire tx1_u_dac_n_119;
  wire tx1_u_dac_n_120;
  wire tx1_u_dac_n_121;
  wire tx1_u_dac_n_122;
  wire tx1_u_dac_n_123;
  wire tx1_u_dac_n_124;
  wire tx1_u_dac_n_125;
  wire tx1_u_dac_n_126;
  wire tx1_u_dac_n_127;
  wire tx1_u_dac_n_128;
  wire tx1_u_dac_n_129;
  wire tx1_u_dac_n_130;
  wire tx1_u_dac_n_131;
  wire tx1_u_dac_n_132;
  wire tx1_u_dac_n_133;
  wire tx1_u_dac_n_134;
  wire tx1_u_dac_n_135;
  wire tx1_u_dac_n_136;
  wire tx1_u_dac_n_139;
  wire tx1_u_dac_n_140;
  wire tx1_u_dac_n_141;
  wire tx1_u_dac_n_142;
  wire tx1_u_dac_n_143;
  wire tx1_u_dac_n_144;
  wire tx1_u_dac_n_145;
  wire tx1_u_dac_n_146;
  wire tx1_u_dac_n_147;
  wire tx1_u_dac_n_148;
  wire tx1_u_dac_n_149;
  wire tx1_u_dac_n_150;
  wire tx1_u_dac_n_151;
  wire tx1_u_dac_n_152;
  wire tx1_u_dac_n_3;
  wire tx1_u_dac_n_4;
  wire tx1_u_dac_n_57;
  wire tx1_u_dac_n_58;
  wire tx1_u_dac_n_59;
  wire tx1_u_dac_n_60;
  wire tx1_u_dac_n_61;
  wire tx1_u_dac_n_62;
  wire tx1_u_dac_n_63;
  wire tx1_u_dac_n_64;
  wire tx1_u_dac_n_67;
  wire tx1_u_dac_n_68;
  wire tx1_u_dac_n_69;
  wire tx1_u_dac_n_70;
  wire tx1_u_dac_n_71;
  wire tx1_u_dac_n_72;
  wire tx1_u_dac_n_73;
  wire tx1_u_dac_n_74;
  wire tx1_u_dac_n_75;
  wire tx1_u_dac_n_76;
  wire tx1_u_dac_n_77;
  wire tx1_u_dac_n_78;
  wire tx1_u_dac_n_79;
  wire tx1_u_dac_n_80;
  wire tx1_u_dac_n_81;
  wire tx1_u_dac_n_82;
  wire tx1_u_dac_n_83;
  wire tx1_u_dac_n_84;
  wire tx1_u_dac_n_85;
  wire tx1_u_dac_n_86;
  wire tx1_u_dac_n_87;
  wire tx1_u_dac_n_88;
  wire tx1_u_dac_n_91;
  wire tx1_u_dac_n_92;
  wire tx1_u_dac_n_93;
  wire tx1_u_dac_n_94;
  wire tx1_u_dac_n_95;
  wire tx1_u_dac_n_96;
  wire tx1_u_dac_n_97;
  wire tx1_u_dac_n_98;
  wire tx1_u_dac_n_99;
  wire [23:0]tx2_u_dac_0;
  wire [15:0]tx2_u_dac_1;
  wire [1:0]tx2_u_dac_2;
  wire [1:0]tx2_u_dac_3;
  wire [1:0]tx2_u_dac_4;
  wire [1:0]tx2_u_dac_5;
  wire tx2_u_dac_n_0;
  wire tx2_u_dac_n_100;
  wire tx2_u_dac_n_101;
  wire tx2_u_dac_n_102;
  wire tx2_u_dac_n_103;
  wire tx2_u_dac_n_104;
  wire tx2_u_dac_n_105;
  wire tx2_u_dac_n_106;
  wire tx2_u_dac_n_107;
  wire tx2_u_dac_n_108;
  wire tx2_u_dac_n_109;
  wire tx2_u_dac_n_110;
  wire tx2_u_dac_n_111;
  wire tx2_u_dac_n_112;
  wire tx2_u_dac_n_115;
  wire tx2_u_dac_n_116;
  wire tx2_u_dac_n_117;
  wire tx2_u_dac_n_118;
  wire tx2_u_dac_n_119;
  wire tx2_u_dac_n_120;
  wire tx2_u_dac_n_121;
  wire tx2_u_dac_n_122;
  wire tx2_u_dac_n_123;
  wire tx2_u_dac_n_124;
  wire tx2_u_dac_n_125;
  wire tx2_u_dac_n_126;
  wire tx2_u_dac_n_127;
  wire tx2_u_dac_n_128;
  wire tx2_u_dac_n_129;
  wire tx2_u_dac_n_130;
  wire tx2_u_dac_n_131;
  wire tx2_u_dac_n_132;
  wire tx2_u_dac_n_133;
  wire tx2_u_dac_n_134;
  wire tx2_u_dac_n_135;
  wire tx2_u_dac_n_136;
  wire tx2_u_dac_n_139;
  wire tx2_u_dac_n_140;
  wire tx2_u_dac_n_141;
  wire tx2_u_dac_n_142;
  wire tx2_u_dac_n_143;
  wire tx2_u_dac_n_144;
  wire tx2_u_dac_n_145;
  wire tx2_u_dac_n_146;
  wire tx2_u_dac_n_147;
  wire tx2_u_dac_n_148;
  wire tx2_u_dac_n_149;
  wire tx2_u_dac_n_150;
  wire tx2_u_dac_n_151;
  wire tx2_u_dac_n_152;
  wire tx2_u_dac_n_3;
  wire tx2_u_dac_n_4;
  wire tx2_u_dac_n_57;
  wire tx2_u_dac_n_58;
  wire tx2_u_dac_n_59;
  wire tx2_u_dac_n_60;
  wire tx2_u_dac_n_61;
  wire tx2_u_dac_n_62;
  wire tx2_u_dac_n_63;
  wire tx2_u_dac_n_64;
  wire tx2_u_dac_n_67;
  wire tx2_u_dac_n_68;
  wire tx2_u_dac_n_69;
  wire tx2_u_dac_n_70;
  wire tx2_u_dac_n_71;
  wire tx2_u_dac_n_72;
  wire tx2_u_dac_n_73;
  wire tx2_u_dac_n_74;
  wire tx2_u_dac_n_75;
  wire tx2_u_dac_n_76;
  wire tx2_u_dac_n_77;
  wire tx2_u_dac_n_78;
  wire tx2_u_dac_n_79;
  wire tx2_u_dac_n_80;
  wire tx2_u_dac_n_81;
  wire tx2_u_dac_n_82;
  wire tx2_u_dac_n_83;
  wire tx2_u_dac_n_84;
  wire tx2_u_dac_n_85;
  wire tx2_u_dac_n_86;
  wire tx2_u_dac_n_87;
  wire tx2_u_dac_n_88;
  wire tx2_u_dac_n_91;
  wire tx2_u_dac_n_92;
  wire tx2_u_dac_n_93;
  wire tx2_u_dac_n_94;
  wire tx2_u_dac_n_95;
  wire tx2_u_dac_n_96;
  wire tx2_u_dac_n_97;
  wire tx2_u_dac_n_98;
  wire tx2_u_dac_n_99;
  wire [23:0]tx3_u_dac_0;
  wire [15:0]tx3_u_dac_1;
  wire [1:0]tx3_u_dac_2;
  wire [1:0]tx3_u_dac_3;
  wire [1:0]tx3_u_dac_4;
  wire [1:0]tx3_u_dac_5;
  wire [10:0]tx3_u_dac_6;
  wire tx3_u_dac_n_0;
  wire tx3_u_dac_n_100;
  wire tx3_u_dac_n_101;
  wire tx3_u_dac_n_102;
  wire tx3_u_dac_n_103;
  wire tx3_u_dac_n_104;
  wire tx3_u_dac_n_105;
  wire tx3_u_dac_n_106;
  wire tx3_u_dac_n_107;
  wire tx3_u_dac_n_108;
  wire tx3_u_dac_n_109;
  wire tx3_u_dac_n_110;
  wire tx3_u_dac_n_111;
  wire tx3_u_dac_n_112;
  wire tx3_u_dac_n_115;
  wire tx3_u_dac_n_116;
  wire tx3_u_dac_n_117;
  wire tx3_u_dac_n_118;
  wire tx3_u_dac_n_119;
  wire tx3_u_dac_n_120;
  wire tx3_u_dac_n_121;
  wire tx3_u_dac_n_122;
  wire tx3_u_dac_n_123;
  wire tx3_u_dac_n_124;
  wire tx3_u_dac_n_125;
  wire tx3_u_dac_n_126;
  wire tx3_u_dac_n_127;
  wire tx3_u_dac_n_128;
  wire tx3_u_dac_n_129;
  wire tx3_u_dac_n_130;
  wire tx3_u_dac_n_131;
  wire tx3_u_dac_n_132;
  wire tx3_u_dac_n_133;
  wire tx3_u_dac_n_134;
  wire tx3_u_dac_n_135;
  wire tx3_u_dac_n_136;
  wire tx3_u_dac_n_139;
  wire tx3_u_dac_n_140;
  wire tx3_u_dac_n_141;
  wire tx3_u_dac_n_142;
  wire tx3_u_dac_n_143;
  wire tx3_u_dac_n_144;
  wire tx3_u_dac_n_145;
  wire tx3_u_dac_n_146;
  wire tx3_u_dac_n_147;
  wire tx3_u_dac_n_148;
  wire tx3_u_dac_n_149;
  wire tx3_u_dac_n_150;
  wire tx3_u_dac_n_151;
  wire tx3_u_dac_n_152;
  wire tx3_u_dac_n_3;
  wire tx3_u_dac_n_4;
  wire tx3_u_dac_n_57;
  wire tx3_u_dac_n_58;
  wire tx3_u_dac_n_59;
  wire tx3_u_dac_n_60;
  wire tx3_u_dac_n_61;
  wire tx3_u_dac_n_62;
  wire tx3_u_dac_n_63;
  wire tx3_u_dac_n_64;
  wire tx3_u_dac_n_67;
  wire tx3_u_dac_n_68;
  wire tx3_u_dac_n_69;
  wire tx3_u_dac_n_70;
  wire tx3_u_dac_n_71;
  wire tx3_u_dac_n_72;
  wire tx3_u_dac_n_73;
  wire tx3_u_dac_n_74;
  wire tx3_u_dac_n_75;
  wire tx3_u_dac_n_76;
  wire tx3_u_dac_n_77;
  wire tx3_u_dac_n_78;
  wire tx3_u_dac_n_79;
  wire tx3_u_dac_n_80;
  wire tx3_u_dac_n_81;
  wire tx3_u_dac_n_82;
  wire tx3_u_dac_n_83;
  wire tx3_u_dac_n_84;
  wire tx3_u_dac_n_85;
  wire tx3_u_dac_n_86;
  wire tx3_u_dac_n_87;
  wire tx3_u_dac_n_88;
  wire tx3_u_dac_n_91;
  wire tx3_u_dac_n_92;
  wire tx3_u_dac_n_93;
  wire tx3_u_dac_n_94;
  wire tx3_u_dac_n_95;
  wire tx3_u_dac_n_96;
  wire tx3_u_dac_n_97;
  wire tx3_u_dac_n_98;
  wire tx3_u_dac_n_99;
  wire user_drp_drdy;
  wire user_drp_drdy_reg;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire user_drp_drdy_reg_3;
  wire user_drp_drdy_reg_4;
  wire user_drp_drdy_reg_5;
  wire user_drp_drdy_reg_6;
  wire vin0_01_n;
  wire vin0_01_p;
  wire vout00_n;
  wire vout00_p;
  wire wait_event_i_3;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;
  wire NLW_rx0_u_adc_CLK_DIST_IN_SOUTH_UNCONNECTED;
  wire NLW_rx0_u_adc_CLK_DIST_OUT_SOUTH_UNCONNECTED;
  wire NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx0_u_adc_T1_ALLOWED_SOUTH_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED;
  wire [191:0]NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED;
  wire [191:0]NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED;
  wire [191:0]NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED;
  wire [191:0]NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED;
  wire [191:0]NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED;
  wire [191:0]NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED;
  wire [191:0]NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED;
  wire [191:0]NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED;
  wire [191:0]NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED;
  wire [191:0]NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED;
  wire [191:0]NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx3_u_adc_CLK_DIST_OUT_NORTH_UNCONNECTED;
  wire NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED;
  wire [191:0]NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED;
  wire [191:0]NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED;
  wire [191:0]NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED;
  wire [191:0]NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_tx0_u_dac_CLK_DIST_IN_SOUTH_UNCONNECTED;
  wire NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_P_UNCONNECTED;
  wire NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_N_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_P_UNCONNECTED;
  wire NLW_tx2_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx2_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx2_u_dac_SYSREF_N_UNCONNECTED;
  wire NLW_tx2_u_dac_SYSREF_P_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx2_u_dac_VOUT3_P_UNCONNECTED;
  wire NLW_tx3_u_dac_CLK_DIST_IN_NORTH_UNCONNECTED;
  wire NLW_tx3_u_dac_CLK_DIST_OUT_NORTH_UNCONNECTED;
  wire NLW_tx3_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx3_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx3_u_dac_SYSREF_N_UNCONNECTED;
  wire NLW_tx3_u_dac_SYSREF_OUT_NORTH_UNCONNECTED;
  wire NLW_tx3_u_dac_SYSREF_P_UNCONNECTED;
  wire NLW_tx3_u_dac_T1_ALLOWED_NORTH_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx3_u_dac_VOUT3_P_UNCONNECTED;

  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_4 = xlnx_opt__2;
  assign lopt_5 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(clk_adc0),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(lopt),
        .CESYNC(xlnx_opt__2),
        .CLK(clk_dac0),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__3));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[10]_i_32 
       (.I0(dac1_common_stat),
        .I1(\IP2Bus_Data[10]_i_11 ),
        .O(tx1_u_dac_2));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[11]_i_22 
       (.I0(rx2_u_adc_n_13),
        .I1(\IP2Bus_Data[15]_i_8 ),
        .O(rx2_u_adc_3));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_30 
       (.I0(rx2_u_adc_n_9),
        .I1(\IP2Bus_Data[15]_i_8 ),
        .O(rx2_u_adc_4));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[8]_i_20 
       (.I0(rx2_u_adc_n_16),
        .I1(\IP2Bus_Data[15]_i_8 ),
        .O(rx2_u_adc_2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE adc0_done_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_state_machine_i_n_104),
        .Q(adc0_done_i),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39 cdc_adc0_clk_present_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_clk_present_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[0]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35 cdc_adc0_done_i
       (.dest_clk(m0_axis_aclk),
        .dest_out(m00_axis_tvalid),
        .src_clk(1'b0),
        .src_in(adc0_done_i));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36 cdc_adc0_pll_lock_i
       (.dest_clk(s_axi_aclk),
        .dest_out(cdc_adc0_pll_lock_i_n_0),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[3]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37 cdc_adc0_powerup_state_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_powerup_state_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[2]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38 cdc_adc0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40 cdc_adc1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(rx1_u_adc_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41 cdc_adc2_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(rx2_u_adc_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42 cdc_adc3_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(rx3_u_adc_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46 cdc_dac0_clk_present_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac0_clk_present_sync),
        .src_clk(1'b0),
        .src_in(tx0_u_dac_0[0]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34 cdc_dac0_done_i
       (.dest_clk(s0_axis_aclk),
        .dest_out(s00_axis_tready),
        .src_clk(1'b0),
        .src_in(dac0_done_i_reg_n_0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43 cdc_dac0_pll_lock_i
       (.dest_clk(s_axi_aclk),
        .dest_out(cdc_dac0_pll_lock_i_n_0),
        .src_clk(1'b0),
        .src_in(tx0_u_dac_0[3]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44 cdc_dac0_powerup_state_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac0_powerup_state_sync),
        .src_clk(1'b0),
        .src_in(tx0_u_dac_0[2]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45 cdc_dac0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(tx0_u_dac_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47 cdc_dac1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(tx1_u_dac_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48 cdc_dac2_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac2_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(tx2_u_dac_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49 cdc_dac3_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac3_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(tx3_u_dac_0[1]));
  FDRE dac0_done_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_done_i),
        .Q(dac0_done_i_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(adc0_obs_done_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(adc1_done_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(adc1_obs_done_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(adc2_done_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(adc2_obs_done_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(adc3_done_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(adc3_obs_done_i));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    por_sm_reset_i_1
       (.I0(por_sm_reset_reg_0),
        .I1(por_sm_reset_i_2_n_0),
        .I2(rx1_u_adc_0[6]),
        .I3(STATUS_COMMON[6]),
        .I4(rx3_u_adc_0[6]),
        .I5(rx2_u_adc_0[6]),
        .O(por_sm_reset_i));
  LUT4 #(
    .INIT(16'h7FFF)) 
    por_sm_reset_i_2
       (.I0(tx1_u_dac_0[6]),
        .I1(tx0_u_dac_0[6]),
        .I2(tx3_u_dac_0[6]),
        .I3(tx2_u_dac_0[6]),
        .O(por_sm_reset_i_2_n_0));
  FDRE por_sm_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_sm_reset_i),
        .Q(por_sm_reset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_top por_state_machine_i
       (.CONTROL_ADC1({adc00_cov,adc00_cal_freeze_reg_reg}),
        .CONTROL_COMMON(por_state_machine_i_n_72),
        .D(rx0_u_adc_0),
        .DADDR({por_state_machine_i_n_31,por_state_machine_i_n_32,por_state_machine_i_n_33,por_state_machine_i_n_34,por_state_machine_i_n_35,por_state_machine_i_n_36,por_state_machine_i_n_37,por_state_machine_i_n_38,por_state_machine_i_n_39,por_state_machine_i_n_40,por_state_machine_i_n_41}),
        .DI({por_state_machine_i_n_15,por_state_machine_i_n_16,por_state_machine_i_n_17,por_state_machine_i_n_18,por_state_machine_i_n_19,por_state_machine_i_n_20,por_state_machine_i_n_21,por_state_machine_i_n_22,por_state_machine_i_n_23,por_state_machine_i_n_24,por_state_machine_i_n_25,por_state_machine_i_n_26,por_state_machine_i_n_27,por_state_machine_i_n_28,por_state_machine_i_n_29,por_state_machine_i_n_30}),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_onehot_state_reg[2]_1 (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_onehot_state_reg[2]_2 (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_onehot_state_reg[2]_3 (\FSM_onehot_state_reg[2]_3 ),
        .\FSM_onehot_state_reg[2]_4 (\FSM_onehot_state_reg[2]_4 ),
        .\FSM_onehot_state_reg[2]_5 (\FSM_onehot_state_reg[2]_5 ),
        .\FSM_sequential_fsm_cs[0]_i_2 (\FSM_sequential_fsm_cs[0]_i_2 ),
        .\FSM_sequential_fsm_cs_reg[0] (adc1_drp_gnt),
        .\FSM_sequential_fsm_cs_reg[0]_0 (adc2_drp_gnt),
        .\FSM_sequential_fsm_cs_reg[0]_1 (adc3_drp_gnt),
        .\FSM_sequential_fsm_cs_reg[0]_2 (dac1_drp_gnt),
        .\FSM_sequential_fsm_cs_reg[0]_3 (dac2_drp_gnt),
        .\FSM_sequential_fsm_cs_reg[0]_4 (dac3_drp_gnt),
        .\FSM_sequential_fsm_cs_reg[1] (adc0_drp_gnt),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_1 ({por_state_machine_i_n_45,por_state_machine_i_n_46,por_state_machine_i_n_47,por_state_machine_i_n_48,por_state_machine_i_n_49,por_state_machine_i_n_50,por_state_machine_i_n_51,por_state_machine_i_n_52,por_state_machine_i_n_53,por_state_machine_i_n_54,por_state_machine_i_n_55,por_state_machine_i_n_56,por_state_machine_i_n_57,por_state_machine_i_n_58,por_state_machine_i_n_59,por_state_machine_i_n_60}),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[2] (por_state_machine_i_n_9),
        .\FSM_sequential_fsm_cs_reg[2]_0 (por_state_machine_i_n_10),
        .\FSM_sequential_fsm_cs_reg[2]_1 (por_state_machine_i_n_42),
        .\FSM_sequential_fsm_cs_reg[2]_10 (\FSM_sequential_fsm_cs_reg[2]_7 ),
        .\FSM_sequential_fsm_cs_reg[2]_11 (por_state_machine_i_n_119),
        .\FSM_sequential_fsm_cs_reg[2]_12 (por_state_machine_i_n_153),
        .\FSM_sequential_fsm_cs_reg[2]_13 (por_state_machine_i_n_187),
        .\FSM_sequential_fsm_cs_reg[2]_14 (por_state_machine_i_n_221),
        .\FSM_sequential_fsm_cs_reg[2]_15 (por_state_machine_i_n_255),
        .\FSM_sequential_fsm_cs_reg[2]_16 (por_state_machine_i_n_289),
        .\FSM_sequential_fsm_cs_reg[2]_17 (\FSM_sequential_fsm_cs_reg[2]_8 ),
        .\FSM_sequential_fsm_cs_reg[2]_18 (\FSM_sequential_fsm_cs_reg[2]_9 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (por_state_machine_i_n_43),
        .\FSM_sequential_fsm_cs_reg[2]_3 (\FSM_sequential_fsm_cs_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_4 (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_5 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_6 (\FSM_sequential_fsm_cs_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[2]_7 (\FSM_sequential_fsm_cs_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_8 (\FSM_sequential_fsm_cs_reg[2]_5 ),
        .\FSM_sequential_fsm_cs_reg[2]_9 (\FSM_sequential_fsm_cs_reg[2]_6 ),
        .Q(\FSM_sequential_fsm_cs_reg[2] ),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .adc00_cal_freeze_reg(adc00_cal_freeze_reg),
        .adc0_done_i_reg(dest_out),
        .adc0_done_i_reg_0(adc0_done_i_reg_0),
        .adc0_done_reg_0(adc0_done_reg),
        .adc0_drp_req(adc0_drp_req),
        .\adc0_end_stage_r_reg[0]_0 (\adc0_end_stage_r_reg[0] ),
        .\adc0_end_stage_reg[3] (por_state_machine_i_n_104),
        .\adc0_pll_divider0_reg[15]_0 (\adc0_pll_divider0_reg[15] ),
        .adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_sm_reset_i(adc0_sm_reset_i),
        .adc1_drp_req(adc1_drp_req),
        .adc1_drp_we(adc1_drp_we),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg),
        .adc2_drp_req(adc2_drp_req),
        .adc2_drp_we(adc2_drp_we),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg),
        .adc3_drp_req(adc3_drp_req),
        .adc3_drp_we(adc3_drp_we),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_write(bank2_write),
        .bank4_write(bank4_write),
        .bank6_write(bank6_write),
        .bank8_write(bank8_write),
        .clocks_ok_r_i_10__0_0(clocks_ok_r_i_10__0),
        .clocks_ok_r_i_10__0_1(clocks_ok_r_i_10__0_0),
        .clocks_ok_r_i_10__0_2(clocks_ok_r_i_10__0_1),
        .clocks_ok_r_i_4(dac0_clk_present_sync),
        .clocks_ok_r_reg(clocks_ok_r_reg),
        .clocks_ok_r_reg_0(adc0_clk_present_sync),
        .clocks_ok_r_reg_1(clocks_ok_r_reg_0),
        .dac0_done_i(dac0_done_i),
        .dac0_done_i_reg(dac0_done_i_reg_0),
        .dac0_drp_req(dac0_drp_req),
        .\dac0_end_stage_r_reg[0]_0 (\dac0_end_stage_r_reg[0] ),
        .\dac0_end_stage_r_reg[3]_0 (\dac0_end_stage_r_reg[3] ),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .dac0_sm_reset_i(dac0_sm_reset_i),
        .\dac0_start_stage_r_reg[3]_0 (\dac0_start_stage_r_reg[3] ),
        .dac1_drp_req(dac1_drp_req),
        .dac1_drp_we(dac1_drp_we),
        .dac1_restart_pending_reg_0(dac1_restart_pending_reg),
        .dac2_drp_req(dac2_drp_req),
        .dac2_drp_we(dac2_drp_we),
        .dac2_restart_pending_reg_0(dac2_restart_pending_reg),
        .dac3_drp_req(dac3_drp_req),
        .dac3_drp_we(dac3_drp_we),
        .dac3_restart_pending_reg_0(dac3_restart_pending_reg),
        .dest_out(adc0_powerup_state_sync),
        .done_reg(done_reg),
        .done_reg_0(done_reg_0),
        .done_reg_1(done_reg_1),
        .done_reg_10(dac2_supplies_up_sync),
        .done_reg_11(dac3_supplies_up_sync),
        .done_reg_2(done_reg_2),
        .done_reg_3(done_reg_3),
        .done_reg_4(done_reg_4),
        .done_reg_5(done_reg_5),
        .done_reg_6(adc1_supplies_up_sync),
        .done_reg_7(adc2_supplies_up_sync),
        .done_reg_8(adc3_supplies_up_sync),
        .done_reg_9(dac1_supplies_up_sync),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_RdAck_r_reg_0(drp_RdAck_r_reg_0),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_1),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_2),
        .drp_RdAck_r_reg_3(drp_RdAck_r_reg_3),
        .drp_RdAck_r_reg_4(drp_RdAck_r_reg_4),
        .drp_RdAck_r_reg_5(drp_RdAck_r_reg_5),
        .drp_RdAck_r_reg_6(drp_RdAck_r_reg_6),
        .\drp_addr_reg[10] ({por_state_machine_i_n_137,por_state_machine_i_n_138,por_state_machine_i_n_139,por_state_machine_i_n_140,por_state_machine_i_n_141,por_state_machine_i_n_142,por_state_machine_i_n_143,por_state_machine_i_n_144,por_state_machine_i_n_145,por_state_machine_i_n_146,por_state_machine_i_n_147}),
        .\drp_addr_reg[10]_0 ({por_state_machine_i_n_171,por_state_machine_i_n_172,por_state_machine_i_n_173,por_state_machine_i_n_174,por_state_machine_i_n_175,por_state_machine_i_n_176,por_state_machine_i_n_177,por_state_machine_i_n_178,por_state_machine_i_n_179,por_state_machine_i_n_180,por_state_machine_i_n_181}),
        .\drp_addr_reg[10]_1 ({por_state_machine_i_n_189,por_state_machine_i_n_190,por_state_machine_i_n_191,por_state_machine_i_n_192,por_state_machine_i_n_193,por_state_machine_i_n_194,por_state_machine_i_n_195,por_state_machine_i_n_196,por_state_machine_i_n_197,por_state_machine_i_n_198,por_state_machine_i_n_199}),
        .\drp_addr_reg[10]_2 ({por_state_machine_i_n_223,por_state_machine_i_n_224,por_state_machine_i_n_225,por_state_machine_i_n_226,por_state_machine_i_n_227,por_state_machine_i_n_228,por_state_machine_i_n_229,por_state_machine_i_n_230,por_state_machine_i_n_231,por_state_machine_i_n_232,por_state_machine_i_n_233}),
        .\drp_addr_reg[10]_3 ({por_state_machine_i_n_273,por_state_machine_i_n_274,por_state_machine_i_n_275,por_state_machine_i_n_276,por_state_machine_i_n_277,por_state_machine_i_n_278,por_state_machine_i_n_279,por_state_machine_i_n_280,por_state_machine_i_n_281,por_state_machine_i_n_282,por_state_machine_i_n_283}),
        .\drp_addr_reg[10]_4 ({por_state_machine_i_n_291,por_state_machine_i_n_292,por_state_machine_i_n_293,por_state_machine_i_n_294,por_state_machine_i_n_295,por_state_machine_i_n_296,por_state_machine_i_n_297,por_state_machine_i_n_298,por_state_machine_i_n_299,por_state_machine_i_n_300,por_state_machine_i_n_301}),
        .\drp_addr_reg[1] (\drp_addr_reg[1] ),
        .\drp_di_reg[15] ({por_state_machine_i_n_121,por_state_machine_i_n_122,por_state_machine_i_n_123,por_state_machine_i_n_124,por_state_machine_i_n_125,por_state_machine_i_n_126,por_state_machine_i_n_127,por_state_machine_i_n_128,por_state_machine_i_n_129,por_state_machine_i_n_130,por_state_machine_i_n_131,por_state_machine_i_n_132,por_state_machine_i_n_133,por_state_machine_i_n_134,por_state_machine_i_n_135,por_state_machine_i_n_136}),
        .\drp_di_reg[15]_0 ({por_state_machine_i_n_155,por_state_machine_i_n_156,por_state_machine_i_n_157,por_state_machine_i_n_158,por_state_machine_i_n_159,por_state_machine_i_n_160,por_state_machine_i_n_161,por_state_machine_i_n_162,por_state_machine_i_n_163,por_state_machine_i_n_164,por_state_machine_i_n_165,por_state_machine_i_n_166,por_state_machine_i_n_167,por_state_machine_i_n_168,por_state_machine_i_n_169,por_state_machine_i_n_170}),
        .\drp_di_reg[15]_1 ({por_state_machine_i_n_200,por_state_machine_i_n_201,por_state_machine_i_n_202,por_state_machine_i_n_203,por_state_machine_i_n_204,por_state_machine_i_n_205,por_state_machine_i_n_206,por_state_machine_i_n_207,por_state_machine_i_n_208,por_state_machine_i_n_209,por_state_machine_i_n_210,por_state_machine_i_n_211,por_state_machine_i_n_212,por_state_machine_i_n_213,por_state_machine_i_n_214,por_state_machine_i_n_215}),
        .\drp_di_reg[15]_2 ({por_state_machine_i_n_234,por_state_machine_i_n_235,por_state_machine_i_n_236,por_state_machine_i_n_237,por_state_machine_i_n_238,por_state_machine_i_n_239,por_state_machine_i_n_240,por_state_machine_i_n_241,por_state_machine_i_n_242,por_state_machine_i_n_243,por_state_machine_i_n_244,por_state_machine_i_n_245,por_state_machine_i_n_246,por_state_machine_i_n_247,por_state_machine_i_n_248,por_state_machine_i_n_249}),
        .\drp_di_reg[15]_3 ({por_state_machine_i_n_257,por_state_machine_i_n_258,por_state_machine_i_n_259,por_state_machine_i_n_260,por_state_machine_i_n_261,por_state_machine_i_n_262,por_state_machine_i_n_263,por_state_machine_i_n_264,por_state_machine_i_n_265,por_state_machine_i_n_266,por_state_machine_i_n_267,por_state_machine_i_n_268,por_state_machine_i_n_269,por_state_machine_i_n_270,por_state_machine_i_n_271,por_state_machine_i_n_272}),
        .\drp_di_reg[15]_4 ({por_state_machine_i_n_302,por_state_machine_i_n_303,por_state_machine_i_n_304,por_state_machine_i_n_305,por_state_machine_i_n_306,por_state_machine_i_n_307,por_state_machine_i_n_308,por_state_machine_i_n_309,por_state_machine_i_n_310,por_state_machine_i_n_311,por_state_machine_i_n_312,por_state_machine_i_n_313,por_state_machine_i_n_314,por_state_machine_i_n_315,por_state_machine_i_n_316,por_state_machine_i_n_317}),
        .drp_req_adc0_reg(const_req_adc0),
        .\drpaddr_por_reg[10] ({por_state_machine_i_n_61,por_state_machine_i_n_62,por_state_machine_i_n_63,por_state_machine_i_n_64,por_state_machine_i_n_65,por_state_machine_i_n_66,por_state_machine_i_n_67,por_state_machine_i_n_68,por_state_machine_i_n_69,por_state_machine_i_n_70,por_state_machine_i_n_71}),
        .drpwe_por_reg(por_state_machine_i_n_120),
        .drpwe_por_reg_0(por_state_machine_i_n_154),
        .drpwe_por_reg_1(por_state_machine_i_n_188),
        .drpwe_por_reg_2(por_state_machine_i_n_222),
        .drpwe_por_reg_3(por_state_machine_i_n_256),
        .drpwe_por_reg_4(por_state_machine_i_n_290),
        .dummy_read_req_reg(dummy_read_req_reg),
        .\mem_data_adc0_reg[29]_0 (\mem_data_adc0_reg[29] ),
        .\mem_data_adc0_reg[29]_1 (\mem_data_adc0_reg[29]_0 ),
        .\mem_data_adc0_reg[30]_0 (\mem_data_adc0_reg[30] ),
        .\mem_data_adc0_reg[31]_0 (\mem_data_adc0_reg[31] ),
        .\mem_data_adc0_reg[32]_0 (\mem_data_adc0_reg[32] ),
        .\mem_data_dac0_reg[29]_0 (\mem_data_dac0_reg[29] ),
        .\mem_data_dac0_reg[30]_0 (\mem_data_dac0_reg[30] ),
        .\mem_data_dac0_reg[31]_0 (\mem_data_dac0_reg[31] ),
        .\mem_data_dac0_reg[32]_0 (\mem_data_dac0_reg[32] ),
        .p_1_out(p_1_out),
        .p_47_in(p_47_in),
        .p_52_in(p_52_in),
        .pll_ok_r_reg(cdc_adc0_pll_lock_i_n_0),
        .pll_ok_r_reg_0(cdc_dac0_pll_lock_i_n_0),
        .por_drp_drdy_reg(rx1_u_adc_n_3),
        .por_drp_drdy_reg_0(rx2_u_adc_n_3),
        .por_drp_drdy_reg_1(rx3_u_adc_n_3),
        .por_drp_drdy_reg_2(tx1_u_dac_n_3),
        .por_drp_drdy_reg_3(tx2_u_dac_n_3),
        .por_drp_drdy_reg_4(tx3_u_dac_n_3),
        .por_req_reg(adc0_por_req),
        .por_sm_reset(por_sm_reset),
        .\por_timer_count_reg[0] (\por_timer_count_reg[0] ),
        .\por_timer_count_reg[0]_0 (\por_timer_count_reg[0]_0 ),
        .\por_timer_count_reg[0]_1 (\por_timer_count_reg[0]_1 ),
        .\por_timer_count_reg[7] (\por_timer_count_reg[7] ),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .\por_timer_count_reg[7]_1 (\por_timer_count_reg[7]_1 ),
        .por_timer_start_reg(por_timer_start_reg),
        .por_timer_start_reg_0(por_timer_start_reg_0),
        .por_timer_start_reg_1(por_timer_start_reg_1),
        .\por_timer_start_val[26]_i_2 (\por_timer_start_val[26]_i_2 ),
        .\por_timer_start_val[26]_i_3 (\por_timer_start_val[26]_i_3 ),
        .\por_timer_start_val[26]_i_3_0 (\por_timer_start_val[26]_i_3_0 ),
        .\por_timer_start_val[26]_i_3_1 (\por_timer_start_val[26]_i_3_1 ),
        .\por_timer_start_val[26]_i_3_2 (\por_timer_start_val[26]_i_3_2 ),
        .\por_timer_start_val_reg[19] (\por_timer_start_val_reg[19] ),
        .\por_timer_start_val_reg[25] (\por_timer_start_val_reg[25] ),
        .\por_timer_start_val_reg[2] (\por_timer_start_val_reg[2] ),
        .\por_timer_start_val_reg[31] (\por_timer_start_val_reg[31] ),
        .power_ok_r_reg(adc0_supplies_up_sync),
        .power_ok_r_reg_0(dac0_supplies_up_sync),
        .powerup_state_r_reg(dac0_powerup_state_sync),
        .\rdata_reg[15] (rx1_u_adc_1),
        .\rdata_reg[15]_0 ({rx2_u_adc_n_9,rx2_u_adc_1[12:10],rx2_u_adc_n_13,rx2_u_adc_1[9:8],rx2_u_adc_n_16,rx2_u_adc_1[7:0]}),
        .\rdata_reg[15]_1 (rx3_u_adc_1),
        .\rdata_reg[15]_2 (D),
        .\rdata_reg[15]_3 (tx1_u_dac_1),
        .\rdata_reg[15]_4 (tx2_u_dac_1),
        .\rdata_reg[15]_5 (tx3_u_dac_1),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .rx0_u_adc(rx0_u_adc_3),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_pulse0_0(sm_reset_pulse0_0),
        .sm_reset_r(sm_reset_r),
        .sm_reset_r_1(sm_reset_r_1),
        .src_in(rx0_u_adc_n_816),
        .status(status),
        .\status_reg[3] (\status_reg[3] ),
        .\status_reg[3]_0 (\status_reg[3]_0 ),
        .\status_reg[3]_1 (\status_reg[3]_1 ),
        .\status_reg[3]_2 (\status_reg[3]_2 ),
        .\status_reg[3]_3 (\status_reg[3]_3 ),
        .\syncstages_ff_reg[0] (rx0_u_adc_n_840),
        .\syncstages_ff_reg[0]_0 (rx0_u_adc_n_864),
        .\syncstages_ff_reg[0]_1 (rx0_u_adc_n_888),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3] ),
        .\syncstages_ff_reg[3]_0 (\syncstages_ff_reg[3]_0 ),
        .\tc_enable_reg[1]_0 (\tc_enable_reg[1] ),
        .\tc_enable_reg[1]_1 (\tc_enable_reg[1]_0 ),
        .\tc_enable_reg[2]_0 (\tc_enable_reg[2] ),
        .\tc_enable_reg[2]_1 (\tc_enable_reg[2]_0 ),
        .\tc_enable_reg[3]_0 (\tc_enable_reg[3] ),
        .\tc_enable_reg[3]_1 (\tc_enable_reg[3]_0 ),
        .\tc_enable_reg[6]_0 (\tc_enable_reg[6] ),
        .\tc_enable_reg[6]_1 (\tc_enable_reg[6]_0 ),
        .\tc_enable_reg[7]_0 (\tc_enable_reg[7] ),
        .\tc_enable_reg[7]_1 (\tc_enable_reg[7]_0 ),
        .tile_config_drp_drdy_reg(rx0_u_adc_n_3),
        .tx3_u_dac(tx3_u_dac_6),
        .user_drp_drdy(user_drp_drdy),
        .user_drp_drdy_reg(adc0_drp_rdy),
        .user_drp_drdy_reg_0(dac0_drp_rdy),
        .user_drp_drdy_reg_1(user_drp_drdy_reg),
        .user_drp_drdy_reg_2(user_drp_drdy_reg_0),
        .user_drp_drdy_reg_3(user_drp_drdy_reg_1),
        .user_drp_drdy_reg_4(user_drp_drdy_reg_2),
        .user_drp_drdy_reg_5(user_drp_drdy_reg_3),
        .user_drp_drdy_reg_6(user_drp_drdy_reg_4),
        .user_drp_drdy_reg_7(user_drp_drdy_reg_5),
        .user_drp_drdy_reg_8(user_drp_drdy_reg_6),
        .user_drp_drdy_reg_9(tx0_u_dac_n_3),
        .wait_event_i_3(wait_event_i_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFADC #(
    .LD_DEVICE(0),
    .OPT_ANALOG(0),
    .OPT_CLK_DIST(224),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(10),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_ADCS("1I"),
    .XPA_NUM_DDCS(1),
    .XPA_PLL_USED("INTERNAL_PLL"),
    .XPA_SAMPLE_RATE_MSPS(4915)) 
    rx0_u_adc
       (.ADC_CLK_N(adc0_clk_n),
        .ADC_CLK_P(adc0_clk_p),
        .CLK_ADC(clk_adc0),
        .CLK_DIST_IN_NORTH(clk_south_1),
        .CLK_DIST_IN_SOUTH(NLW_rx0_u_adc_CLK_DIST_IN_SOUTH_UNCONNECTED),
        .CLK_DIST_OUT_NORTH(clk_north_1),
        .CLK_DIST_OUT_SOUTH(NLW_rx0_u_adc_CLK_DIST_OUT_SOUTH_UNCONNECTED),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({CONTROL_ADC0[7:5],1'b0,1'b0,1'b0,1'b0,1'b0,adc00_cov,CONTROL_ADC0[4:0],adc00_cal_freeze_reg_reg,1'b0}),
        .CONTROL_ADC1({CONTROL_ADC1,1'b0,1'b0,1'b0,1'b0,1'b0,adc00_cov,CONTROL_ADC0[4:0],adc00_cal_freeze_reg_reg,1'b0}),
        .CONTROL_ADC2({1'b0,rx0_u_adc_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,rx0_u_adc_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({m00_axis_tvalid,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,por_state_machine_i_n_72,1'b0,1'b0,1'b0}),
        .DADDR({1'b0,por_state_machine_i_n_31,por_state_machine_i_n_32,por_state_machine_i_n_33,por_state_machine_i_n_34,por_state_machine_i_n_35,por_state_machine_i_n_36,por_state_machine_i_n_37,por_state_machine_i_n_38,por_state_machine_i_n_39,por_state_machine_i_n_40,por_state_machine_i_n_41}),
        .DATA_ADC0({rx0_u_adc_n_25,rx0_u_adc_n_26,rx0_u_adc_n_27,rx0_u_adc_n_28,rx0_u_adc_n_29,rx0_u_adc_n_30,rx0_u_adc_n_31,rx0_u_adc_n_32,rx0_u_adc_n_33,rx0_u_adc_n_34,rx0_u_adc_n_35,rx0_u_adc_n_36,rx0_u_adc_n_37,rx0_u_adc_n_38,rx0_u_adc_n_39,rx0_u_adc_n_40,rx0_u_adc_n_41,rx0_u_adc_n_42,rx0_u_adc_n_43,rx0_u_adc_n_44,rx0_u_adc_n_45,rx0_u_adc_n_46,rx0_u_adc_n_47,rx0_u_adc_n_48,rx0_u_adc_n_49,rx0_u_adc_n_50,rx0_u_adc_n_51,rx0_u_adc_n_52,rx0_u_adc_n_53,rx0_u_adc_n_54,rx0_u_adc_n_55,rx0_u_adc_n_56,rx0_u_adc_n_57,rx0_u_adc_n_58,rx0_u_adc_n_59,rx0_u_adc_n_60,rx0_u_adc_n_61,rx0_u_adc_n_62,rx0_u_adc_n_63,rx0_u_adc_n_64,rx0_u_adc_n_65,rx0_u_adc_n_66,rx0_u_adc_n_67,rx0_u_adc_n_68,rx0_u_adc_n_69,rx0_u_adc_n_70,rx0_u_adc_n_71,rx0_u_adc_n_72,rx0_u_adc_n_73,rx0_u_adc_n_74,rx0_u_adc_n_75,rx0_u_adc_n_76,rx0_u_adc_n_77,rx0_u_adc_n_78,rx0_u_adc_n_79,rx0_u_adc_n_80,rx0_u_adc_n_81,rx0_u_adc_n_82,rx0_u_adc_n_83,rx0_u_adc_n_84,rx0_u_adc_n_85,rx0_u_adc_n_86,rx0_u_adc_n_87,rx0_u_adc_n_88,rx0_u_adc_n_89,rx0_u_adc_n_90,rx0_u_adc_n_91,rx0_u_adc_n_92,rx0_u_adc_n_93,rx0_u_adc_n_94,rx0_u_adc_n_95,rx0_u_adc_n_96,rx0_u_adc_n_97,rx0_u_adc_n_98,rx0_u_adc_n_99,rx0_u_adc_n_100,rx0_u_adc_n_101,rx0_u_adc_n_102,rx0_u_adc_n_103,rx0_u_adc_n_104,rx0_u_adc_n_105,rx0_u_adc_n_106,rx0_u_adc_n_107,rx0_u_adc_n_108,rx0_u_adc_n_109,rx0_u_adc_n_110,rx0_u_adc_n_111,rx0_u_adc_n_112,rx0_u_adc_n_113,rx0_u_adc_n_114,rx0_u_adc_n_115,rx0_u_adc_n_116,rx0_u_adc_n_117,rx0_u_adc_n_118,rx0_u_adc_n_119,rx0_u_adc_n_120,rx0_u_adc_n_121,rx0_u_adc_n_122,rx0_u_adc_n_123,rx0_u_adc_n_124,rx0_u_adc_n_125,rx0_u_adc_n_126,rx0_u_adc_n_127,rx0_u_adc_n_128,rx0_u_adc_n_129,rx0_u_adc_n_130,rx0_u_adc_n_131,rx0_u_adc_n_132,rx0_u_adc_n_133,rx0_u_adc_n_134,rx0_u_adc_n_135,rx0_u_adc_n_136,rx0_u_adc_n_137,rx0_u_adc_n_138,rx0_u_adc_n_139,rx0_u_adc_n_140,rx0_u_adc_n_141,rx0_u_adc_n_142,rx0_u_adc_n_143,rx0_u_adc_n_144,rx0_u_adc_n_145,rx0_u_adc_n_146,rx0_u_adc_n_147,rx0_u_adc_n_148,rx0_u_adc_n_149,rx0_u_adc_n_150,rx0_u_adc_n_151,rx0_u_adc_n_152,rx0_u_adc_n_153,rx0_u_adc_n_154,rx0_u_adc_n_155,rx0_u_adc_n_156,rx0_u_adc_n_157,rx0_u_adc_n_158,rx0_u_adc_n_159,rx0_u_adc_n_160,rx0_u_adc_n_161,rx0_u_adc_n_162,rx0_u_adc_n_163,rx0_u_adc_n_164,rx0_u_adc_n_165,rx0_u_adc_n_166,rx0_u_adc_n_167,rx0_u_adc_n_168,rx0_u_adc_n_169,rx0_u_adc_n_170,rx0_u_adc_n_171,rx0_u_adc_n_172,rx0_u_adc_n_173,rx0_u_adc_n_174,rx0_u_adc_n_175,rx0_u_adc_n_176,rx0_u_adc_n_177,rx0_u_adc_n_178,rx0_u_adc_n_179,rx0_u_adc_n_180,rx0_u_adc_n_181,rx0_u_adc_n_182,rx0_u_adc_n_183,rx0_u_adc_n_184,rx0_u_adc_n_185,rx0_u_adc_n_186,rx0_u_adc_n_187,rx0_u_adc_n_188,rx0_u_adc_n_189,rx0_u_adc_n_190,rx0_u_adc_n_191,rx0_u_adc_n_192,rx0_u_adc_n_193,rx0_u_adc_n_194,rx0_u_adc_n_195,rx0_u_adc_n_196,rx0_u_adc_n_197,rx0_u_adc_n_198,rx0_u_adc_n_199,rx0_u_adc_n_200,m00_axis_tdata}),
        .DATA_ADC1(NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED[191:0]),
        .DATA_ADC2(NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED[191:0]),
        .DATA_ADC3(NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED[191:0]),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_9),
        .DI({por_state_machine_i_n_15,por_state_machine_i_n_16,por_state_machine_i_n_17,por_state_machine_i_n_18,por_state_machine_i_n_19,por_state_machine_i_n_20,por_state_machine_i_n_21,por_state_machine_i_n_22,por_state_machine_i_n_23,por_state_machine_i_n_24,por_state_machine_i_n_25,por_state_machine_i_n_26,por_state_machine_i_n_27,por_state_machine_i_n_28,por_state_machine_i_n_29,por_state_machine_i_n_30}),
        .DOUT(rx0_u_adc_0),
        .DRDY(rx0_u_adc_n_3),
        .DWE(por_state_machine_i_n_10),
        .FABRIC_CLK(m0_axis_aclk),
        .PLL_DMON_OUT(rx0_u_adc_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0({rx0_u_adc_n_793,rx0_u_adc_n_794,rx0_u_adc_n_795,rx0_u_adc_n_796,adc00_irq[5:4],rx0_u_adc_n_799,rx0_u_adc_n_800,adc00_irq[3:2],rx0_u_adc_n_803,rx0_u_adc_n_804,rx0_u_adc_n_805,rx0_u_adc_n_806,rx0_u_adc_n_807,rx0_u_adc_n_808,rx0_u_adc_n_809,rx0_u_adc_n_810,rx0_u_adc_n_811,rx0_u_adc_n_812,adc00_irq[1:0],rx0_u_adc_n_815,rx0_u_adc_n_816}),
        .STATUS_ADC1({rx0_u_adc_n_817,rx0_u_adc_n_818,rx0_u_adc_n_819,rx0_u_adc_n_820,adc01_irq[5:4],rx0_u_adc_n_823,rx0_u_adc_n_824,adc01_irq[3:2],rx0_u_adc_n_827,rx0_u_adc_n_828,rx0_u_adc_n_829,rx0_u_adc_n_830,rx0_u_adc_n_831,rx0_u_adc_n_832,rx0_u_adc_n_833,rx0_u_adc_n_834,rx0_u_adc_n_835,rx0_u_adc_n_836,adc01_irq[1:0],rx0_u_adc_n_839,rx0_u_adc_n_840}),
        .STATUS_ADC2({rx0_u_adc_n_841,rx0_u_adc_n_842,rx0_u_adc_n_843,rx0_u_adc_n_844,adc02_irq[5:4],rx0_u_adc_n_847,rx0_u_adc_n_848,adc02_irq[3:2],rx0_u_adc_n_851,rx0_u_adc_n_852,rx0_u_adc_n_853,rx0_u_adc_n_854,rx0_u_adc_n_855,rx0_u_adc_n_856,rx0_u_adc_n_857,rx0_u_adc_n_858,rx0_u_adc_n_859,rx0_u_adc_n_860,adc02_irq[1:0],rx0_u_adc_n_863,rx0_u_adc_n_864}),
        .STATUS_ADC3({rx0_u_adc_n_865,rx0_u_adc_n_866,rx0_u_adc_n_867,rx0_u_adc_n_868,adc03_irq[5:4],rx0_u_adc_n_871,rx0_u_adc_n_872,adc03_irq[3:2],rx0_u_adc_n_875,rx0_u_adc_n_876,rx0_u_adc_n_877,rx0_u_adc_n_878,rx0_u_adc_n_879,rx0_u_adc_n_880,rx0_u_adc_n_881,rx0_u_adc_n_882,rx0_u_adc_n_883,rx0_u_adc_n_884,adc03_irq[1:0],rx0_u_adc_n_887,rx0_u_adc_n_888}),
        .STATUS_COMMON(STATUS_COMMON),
        .SYSREF_IN_NORTH(sysref_south_1),
        .SYSREF_IN_SOUTH(1'b0),
        .SYSREF_N(NLW_rx0_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_1),
        .SYSREF_OUT_SOUTH(NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED),
        .SYSREF_P(NLW_rx0_u_adc_SYSREF_P_UNCONNECTED),
        .T1_ALLOWED_NORTH(t1_allowed_1),
        .T1_ALLOWED_SOUTH(NLW_rx0_u_adc_T1_ALLOWED_SOUTH_UNCONNECTED),
        .VIN0_N(NLW_rx0_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx0_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx0_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx0_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx0_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx0_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx0_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx0_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(vin0_01_n),
        .VIN_I01_P(vin0_01_p),
        .VIN_I23_N(NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFADC #(
    .LD_DEVICE(0),
    .OPT_ANALOG(0),
    .OPT_CLK_DIST(225),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("EXTERNAL"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx1_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx1_u_adc_n_0),
        .CLK_DIST_IN_NORTH(clk_south_2),
        .CLK_DIST_IN_SOUTH(clk_north_1),
        .CLK_DIST_OUT_NORTH(clk_north_2),
        .CLK_DIST_OUT_SOUTH(clk_south_1),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,rx1_u_adc_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,rx1_u_adc_3,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,rx1_u_adc_4,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,rx1_u_adc_5,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DADDR({1'b0,por_state_machine_i_n_137,por_state_machine_i_n_138,por_state_machine_i_n_139,por_state_machine_i_n_140,por_state_machine_i_n_141,por_state_machine_i_n_142,por_state_machine_i_n_143,por_state_machine_i_n_144,por_state_machine_i_n_145,por_state_machine_i_n_146,por_state_machine_i_n_147}),
        .DATA_ADC0(NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED[191:0]),
        .DATA_ADC1(NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED[191:0]),
        .DATA_ADC2(NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED[191:0]),
        .DATA_ADC3(NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED[191:0]),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_119),
        .DI({por_state_machine_i_n_121,por_state_machine_i_n_122,por_state_machine_i_n_123,por_state_machine_i_n_124,por_state_machine_i_n_125,por_state_machine_i_n_126,por_state_machine_i_n_127,por_state_machine_i_n_128,por_state_machine_i_n_129,por_state_machine_i_n_130,por_state_machine_i_n_131,por_state_machine_i_n_132,por_state_machine_i_n_133,por_state_machine_i_n_134,por_state_machine_i_n_135,por_state_machine_i_n_136}),
        .DOUT(rx1_u_adc_1),
        .DRDY(rx1_u_adc_n_3),
        .DWE(por_state_machine_i_n_120),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(rx1_u_adc_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0({rx1_u_adc_n_793,rx1_u_adc_n_794,rx1_u_adc_n_795,rx1_u_adc_n_796,adc10_irq[5:4],rx1_u_adc_n_799,rx1_u_adc_n_800,adc10_irq[3:2],rx1_u_adc_n_803,rx1_u_adc_n_804,rx1_u_adc_n_805,rx1_u_adc_n_806,rx1_u_adc_n_807,rx1_u_adc_n_808,rx1_u_adc_n_809,rx1_u_adc_n_810,rx1_u_adc_n_811,rx1_u_adc_n_812,adc10_irq[1:0],rx1_u_adc_n_815,rx1_u_adc_n_816}),
        .STATUS_ADC1({rx1_u_adc_n_817,rx1_u_adc_n_818,rx1_u_adc_n_819,rx1_u_adc_n_820,adc11_irq[5:4],rx1_u_adc_n_823,rx1_u_adc_n_824,adc11_irq[3:2],rx1_u_adc_n_827,rx1_u_adc_n_828,rx1_u_adc_n_829,rx1_u_adc_n_830,rx1_u_adc_n_831,rx1_u_adc_n_832,rx1_u_adc_n_833,rx1_u_adc_n_834,rx1_u_adc_n_835,rx1_u_adc_n_836,adc11_irq[1:0],rx1_u_adc_n_839,rx1_u_adc_n_840}),
        .STATUS_ADC2({rx1_u_adc_n_841,rx1_u_adc_n_842,rx1_u_adc_n_843,rx1_u_adc_n_844,adc12_irq[5:4],rx1_u_adc_n_847,rx1_u_adc_n_848,adc12_irq[3:2],rx1_u_adc_n_851,rx1_u_adc_n_852,rx1_u_adc_n_853,rx1_u_adc_n_854,rx1_u_adc_n_855,rx1_u_adc_n_856,rx1_u_adc_n_857,rx1_u_adc_n_858,rx1_u_adc_n_859,rx1_u_adc_n_860,adc12_irq[1:0],rx1_u_adc_n_863,rx1_u_adc_n_864}),
        .STATUS_ADC3({rx1_u_adc_n_865,rx1_u_adc_n_866,rx1_u_adc_n_867,rx1_u_adc_n_868,adc13_irq[5:4],rx1_u_adc_n_871,rx1_u_adc_n_872,adc13_irq[3:2],rx1_u_adc_n_875,rx1_u_adc_n_876,rx1_u_adc_n_877,rx1_u_adc_n_878,rx1_u_adc_n_879,rx1_u_adc_n_880,rx1_u_adc_n_881,rx1_u_adc_n_882,rx1_u_adc_n_883,rx1_u_adc_n_884,adc13_irq[1:0],rx1_u_adc_n_887,rx1_u_adc_n_888}),
        .STATUS_COMMON(rx1_u_adc_0),
        .SYSREF_IN_NORTH(sysref_south_2),
        .SYSREF_IN_SOUTH(sysref_north_1),
        .SYSREF_N(NLW_rx1_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_2),
        .SYSREF_OUT_SOUTH(sysref_south_1),
        .SYSREF_P(NLW_rx1_u_adc_SYSREF_P_UNCONNECTED),
        .T1_ALLOWED_NORTH(t1_allowed_2),
        .T1_ALLOWED_SOUTH(t1_allowed_1),
        .VIN0_N(NLW_rx1_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx1_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx1_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx1_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx1_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx1_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx1_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx1_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFADC #(
    .LD_DEVICE(0),
    .OPT_ANALOG(0),
    .OPT_CLK_DIST(226),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("EXTERNAL"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx2_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx2_u_adc_n_0),
        .CLK_DIST_IN_NORTH(clk_south_3),
        .CLK_DIST_IN_SOUTH(clk_north_2),
        .CLK_DIST_OUT_NORTH(clk_north_3),
        .CLK_DIST_OUT_SOUTH(clk_south_2),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,rx2_u_adc_5,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,rx2_u_adc_6,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,rx2_u_adc_7,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,rx2_u_adc_8,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DADDR({1'b0,por_state_machine_i_n_171,por_state_machine_i_n_172,por_state_machine_i_n_173,por_state_machine_i_n_174,por_state_machine_i_n_175,por_state_machine_i_n_176,por_state_machine_i_n_177,por_state_machine_i_n_178,por_state_machine_i_n_179,por_state_machine_i_n_180,por_state_machine_i_n_181}),
        .DATA_ADC0(NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED[191:0]),
        .DATA_ADC1(NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED[191:0]),
        .DATA_ADC2(NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED[191:0]),
        .DATA_ADC3(NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED[191:0]),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_153),
        .DI({por_state_machine_i_n_155,por_state_machine_i_n_156,por_state_machine_i_n_157,por_state_machine_i_n_158,por_state_machine_i_n_159,por_state_machine_i_n_160,por_state_machine_i_n_161,por_state_machine_i_n_162,por_state_machine_i_n_163,por_state_machine_i_n_164,por_state_machine_i_n_165,por_state_machine_i_n_166,por_state_machine_i_n_167,por_state_machine_i_n_168,por_state_machine_i_n_169,por_state_machine_i_n_170}),
        .DOUT({rx2_u_adc_n_9,rx2_u_adc_1[12:10],rx2_u_adc_n_13,rx2_u_adc_1[9:8],rx2_u_adc_n_16,rx2_u_adc_1[7:0]}),
        .DRDY(rx2_u_adc_n_3),
        .DWE(por_state_machine_i_n_154),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(rx2_u_adc_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0({rx2_u_adc_n_793,rx2_u_adc_n_794,rx2_u_adc_n_795,rx2_u_adc_n_796,adc20_irq[5:4],rx2_u_adc_n_799,rx2_u_adc_n_800,adc20_irq[3:2],rx2_u_adc_n_803,rx2_u_adc_n_804,rx2_u_adc_n_805,rx2_u_adc_n_806,rx2_u_adc_n_807,rx2_u_adc_n_808,rx2_u_adc_n_809,rx2_u_adc_n_810,rx2_u_adc_n_811,rx2_u_adc_n_812,adc20_irq[1:0],rx2_u_adc_n_815,rx2_u_adc_n_816}),
        .STATUS_ADC1({rx2_u_adc_n_817,rx2_u_adc_n_818,rx2_u_adc_n_819,rx2_u_adc_n_820,adc21_irq[5:4],rx2_u_adc_n_823,rx2_u_adc_n_824,adc21_irq[3:2],rx2_u_adc_n_827,rx2_u_adc_n_828,rx2_u_adc_n_829,rx2_u_adc_n_830,rx2_u_adc_n_831,rx2_u_adc_n_832,rx2_u_adc_n_833,rx2_u_adc_n_834,rx2_u_adc_n_835,rx2_u_adc_n_836,adc21_irq[1:0],rx2_u_adc_n_839,rx2_u_adc_n_840}),
        .STATUS_ADC2({rx2_u_adc_n_841,rx2_u_adc_n_842,rx2_u_adc_n_843,rx2_u_adc_n_844,adc22_irq[5:4],rx2_u_adc_n_847,rx2_u_adc_n_848,adc22_irq[3:2],rx2_u_adc_n_851,rx2_u_adc_n_852,rx2_u_adc_n_853,rx2_u_adc_n_854,rx2_u_adc_n_855,rx2_u_adc_n_856,rx2_u_adc_n_857,rx2_u_adc_n_858,rx2_u_adc_n_859,rx2_u_adc_n_860,adc22_irq[1:0],rx2_u_adc_n_863,rx2_u_adc_n_864}),
        .STATUS_ADC3({rx2_u_adc_n_865,rx2_u_adc_n_866,rx2_u_adc_n_867,rx2_u_adc_n_868,adc23_irq[5:4],rx2_u_adc_n_871,rx2_u_adc_n_872,adc23_irq[3:2],rx2_u_adc_n_875,rx2_u_adc_n_876,rx2_u_adc_n_877,rx2_u_adc_n_878,rx2_u_adc_n_879,rx2_u_adc_n_880,rx2_u_adc_n_881,rx2_u_adc_n_882,rx2_u_adc_n_883,rx2_u_adc_n_884,adc23_irq[1:0],rx2_u_adc_n_887,rx2_u_adc_n_888}),
        .STATUS_COMMON(rx2_u_adc_0),
        .SYSREF_IN_NORTH(sysref_south_3),
        .SYSREF_IN_SOUTH(sysref_north_2),
        .SYSREF_N(NLW_rx2_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_3),
        .SYSREF_OUT_SOUTH(sysref_south_2),
        .SYSREF_P(NLW_rx2_u_adc_SYSREF_P_UNCONNECTED),
        .T1_ALLOWED_NORTH(t1_allowed_3),
        .T1_ALLOWED_SOUTH(t1_allowed_2),
        .VIN0_N(NLW_rx2_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx2_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx2_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx2_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx2_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx2_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx2_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx2_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFADC #(
    .LD_DEVICE(0),
    .OPT_ANALOG(0),
    .OPT_CLK_DIST(227),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("EXTERNAL"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx3_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx3_u_adc_n_0),
        .CLK_DIST_IN_NORTH(clk_dac_to_adc),
        .CLK_DIST_IN_SOUTH(clk_north_3),
        .CLK_DIST_OUT_NORTH(NLW_rx3_u_adc_CLK_DIST_OUT_NORTH_UNCONNECTED),
        .CLK_DIST_OUT_SOUTH(clk_south_3),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,rx3_u_adc_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,rx3_u_adc_3,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,rx3_u_adc_4,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,rx3_u_adc_5,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DADDR({1'b0,por_state_machine_i_n_189,por_state_machine_i_n_190,por_state_machine_i_n_191,por_state_machine_i_n_192,por_state_machine_i_n_193,por_state_machine_i_n_194,por_state_machine_i_n_195,por_state_machine_i_n_196,por_state_machine_i_n_197,por_state_machine_i_n_198,por_state_machine_i_n_199}),
        .DATA_ADC0(NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED[191:0]),
        .DATA_ADC1(NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED[191:0]),
        .DATA_ADC2(NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED[191:0]),
        .DATA_ADC3(NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED[191:0]),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_187),
        .DI({por_state_machine_i_n_200,por_state_machine_i_n_201,por_state_machine_i_n_202,por_state_machine_i_n_203,por_state_machine_i_n_204,por_state_machine_i_n_205,por_state_machine_i_n_206,por_state_machine_i_n_207,por_state_machine_i_n_208,por_state_machine_i_n_209,por_state_machine_i_n_210,por_state_machine_i_n_211,por_state_machine_i_n_212,por_state_machine_i_n_213,por_state_machine_i_n_214,por_state_machine_i_n_215}),
        .DOUT(rx3_u_adc_1),
        .DRDY(rx3_u_adc_n_3),
        .DWE(por_state_machine_i_n_188),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(rx3_u_adc_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0({rx3_u_adc_n_793,rx3_u_adc_n_794,rx3_u_adc_n_795,rx3_u_adc_n_796,adc30_irq[5:4],rx3_u_adc_n_799,rx3_u_adc_n_800,adc30_irq[3:2],rx3_u_adc_n_803,rx3_u_adc_n_804,rx3_u_adc_n_805,rx3_u_adc_n_806,rx3_u_adc_n_807,rx3_u_adc_n_808,rx3_u_adc_n_809,rx3_u_adc_n_810,rx3_u_adc_n_811,rx3_u_adc_n_812,adc30_irq[1:0],rx3_u_adc_n_815,rx3_u_adc_n_816}),
        .STATUS_ADC1({rx3_u_adc_n_817,rx3_u_adc_n_818,rx3_u_adc_n_819,rx3_u_adc_n_820,adc31_irq[5:4],rx3_u_adc_n_823,rx3_u_adc_n_824,adc31_irq[3:2],rx3_u_adc_n_827,rx3_u_adc_n_828,rx3_u_adc_n_829,rx3_u_adc_n_830,rx3_u_adc_n_831,rx3_u_adc_n_832,rx3_u_adc_n_833,rx3_u_adc_n_834,rx3_u_adc_n_835,rx3_u_adc_n_836,adc31_irq[1:0],rx3_u_adc_n_839,rx3_u_adc_n_840}),
        .STATUS_ADC2({rx3_u_adc_n_841,rx3_u_adc_n_842,rx3_u_adc_n_843,rx3_u_adc_n_844,adc32_irq[5:4],rx3_u_adc_n_847,rx3_u_adc_n_848,adc32_irq[3:2],rx3_u_adc_n_851,rx3_u_adc_n_852,rx3_u_adc_n_853,rx3_u_adc_n_854,rx3_u_adc_n_855,rx3_u_adc_n_856,rx3_u_adc_n_857,rx3_u_adc_n_858,rx3_u_adc_n_859,rx3_u_adc_n_860,adc32_irq[1:0],rx3_u_adc_n_863,rx3_u_adc_n_864}),
        .STATUS_ADC3({rx3_u_adc_n_865,rx3_u_adc_n_866,rx3_u_adc_n_867,rx3_u_adc_n_868,adc33_irq[5:4],rx3_u_adc_n_871,rx3_u_adc_n_872,adc33_irq[3:2],rx3_u_adc_n_875,rx3_u_adc_n_876,rx3_u_adc_n_877,rx3_u_adc_n_878,rx3_u_adc_n_879,rx3_u_adc_n_880,rx3_u_adc_n_881,rx3_u_adc_n_882,rx3_u_adc_n_883,rx3_u_adc_n_884,adc33_irq[1:0],rx3_u_adc_n_887,rx3_u_adc_n_888}),
        .STATUS_COMMON(rx3_u_adc_0),
        .SYSREF_IN_NORTH(sysref_south_4),
        .SYSREF_IN_SOUTH(sysref_north_3),
        .SYSREF_N(NLW_rx3_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_4),
        .SYSREF_OUT_SOUTH(sysref_south_3),
        .SYSREF_P(NLW_rx3_u_adc_SYSREF_P_UNCONNECTED),
        .T1_ALLOWED_NORTH(t1_allowed_4),
        .T1_ALLOWED_SOUTH(t1_allowed_3),
        .VIN0_N(NLW_rx3_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx3_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx3_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx3_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx3_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx3_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx3_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx3_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFDAC #(
    .LD_DEVICE(0),
    .OPT_CLK_DIST(228),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(10),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_DACS(1),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("INTERNAL_PLL"),
    .XPA_SAMPLE_RATE_MSPS(4915)) 
    tx0_u_dac
       (.CLK_DAC(clk_dac0),
        .CLK_DIST_IN_NORTH(clk_south_5),
        .CLK_DIST_IN_SOUTH(NLW_tx0_u_dac_CLK_DIST_IN_SOUTH_UNCONNECTED),
        .CLK_DIST_OUT_NORTH(clk_north_5),
        .CLK_DIST_OUT_SOUTH(clk_dac_to_adc),
        .CLK_FIFO_LM(NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({s00_axis_tready,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC0({1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,tx0_u_dac_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,tx0_u_dac_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,tx0_u_dac_3,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(dac0_clk_n),
        .DAC_CLK_P(dac0_clk_p),
        .DADDR({1'b0,por_state_machine_i_n_61,por_state_machine_i_n_62,por_state_machine_i_n_63,por_state_machine_i_n_64,por_state_machine_i_n_65,por_state_machine_i_n_66,por_state_machine_i_n_67,por_state_machine_i_n_68,por_state_machine_i_n_69,por_state_machine_i_n_70,por_state_machine_i_n_71}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_axis_tdata}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_42),
        .DI({por_state_machine_i_n_45,por_state_machine_i_n_46,por_state_machine_i_n_47,por_state_machine_i_n_48,por_state_machine_i_n_49,por_state_machine_i_n_50,por_state_machine_i_n_51,por_state_machine_i_n_52,por_state_machine_i_n_53,por_state_machine_i_n_54,por_state_machine_i_n_55,por_state_machine_i_n_56,por_state_machine_i_n_57,por_state_machine_i_n_58,por_state_machine_i_n_59,por_state_machine_i_n_60}),
        .DOUT(D),
        .DRDY(tx0_u_dac_n_3),
        .DWE(por_state_machine_i_n_43),
        .FABRIC_CLK(s0_axis_aclk),
        .PLL_DMON_OUT(tx0_u_dac_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(tx0_u_dac_0),
        .STATUS_DAC0({tx0_u_dac_n_57,tx0_u_dac_n_58,tx0_u_dac_n_59,tx0_u_dac_n_60,tx0_u_dac_n_61,tx0_u_dac_n_62,tx0_u_dac_n_63,tx0_u_dac_n_64,dac00_irq,tx0_u_dac_n_67,tx0_u_dac_n_68,tx0_u_dac_n_69,tx0_u_dac_n_70,tx0_u_dac_n_71,tx0_u_dac_n_72,tx0_u_dac_n_73,tx0_u_dac_n_74,tx0_u_dac_n_75,tx0_u_dac_n_76,tx0_u_dac_n_77,tx0_u_dac_n_78,tx0_u_dac_n_79,tx0_u_dac_n_80}),
        .STATUS_DAC1({tx0_u_dac_n_81,tx0_u_dac_n_82,tx0_u_dac_n_83,tx0_u_dac_n_84,tx0_u_dac_n_85,tx0_u_dac_n_86,tx0_u_dac_n_87,tx0_u_dac_n_88,dac01_irq,tx0_u_dac_n_91,tx0_u_dac_n_92,tx0_u_dac_n_93,tx0_u_dac_n_94,tx0_u_dac_n_95,tx0_u_dac_n_96,tx0_u_dac_n_97,tx0_u_dac_n_98,tx0_u_dac_n_99,tx0_u_dac_n_100,tx0_u_dac_n_101,tx0_u_dac_n_102,tx0_u_dac_n_103,tx0_u_dac_n_104}),
        .STATUS_DAC2({tx0_u_dac_n_105,tx0_u_dac_n_106,tx0_u_dac_n_107,tx0_u_dac_n_108,tx0_u_dac_n_109,tx0_u_dac_n_110,tx0_u_dac_n_111,tx0_u_dac_n_112,dac02_irq,tx0_u_dac_n_115,tx0_u_dac_n_116,tx0_u_dac_n_117,tx0_u_dac_n_118,tx0_u_dac_n_119,tx0_u_dac_n_120,tx0_u_dac_n_121,tx0_u_dac_n_122,tx0_u_dac_n_123,tx0_u_dac_n_124,tx0_u_dac_n_125,tx0_u_dac_n_126,tx0_u_dac_n_127,tx0_u_dac_n_128}),
        .STATUS_DAC3({tx0_u_dac_n_129,tx0_u_dac_n_130,tx0_u_dac_n_131,tx0_u_dac_n_132,tx0_u_dac_n_133,tx0_u_dac_n_134,tx0_u_dac_n_135,tx0_u_dac_n_136,dac03_irq,tx0_u_dac_n_139,tx0_u_dac_n_140,tx0_u_dac_n_141,tx0_u_dac_n_142,tx0_u_dac_n_143,tx0_u_dac_n_144,tx0_u_dac_n_145,tx0_u_dac_n_146,tx0_u_dac_n_147,tx0_u_dac_n_148,tx0_u_dac_n_149,tx0_u_dac_n_150,tx0_u_dac_n_151,tx0_u_dac_n_152}),
        .SYSREF_IN_NORTH(sysref_south_5),
        .SYSREF_IN_SOUTH(sysref_north_4),
        .SYSREF_N(sysref_in_n),
        .SYSREF_OUT_NORTH(sysref_north_5),
        .SYSREF_OUT_SOUTH(sysref_south_4),
        .SYSREF_P(sysref_in_p),
        .T1_ALLOWED_NORTH(t1_allowed_5),
        .T1_ALLOWED_SOUTH(t1_allowed_4),
        .VOUT0_N(vout00_n),
        .VOUT0_P(vout00_p),
        .VOUT1_N(NLW_tx0_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx0_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx0_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx0_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx0_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx0_u_dac_VOUT3_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFDAC #(
    .LD_DEVICE(0),
    .OPT_CLK_DIST(229),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_DACS(0),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("EXTERNAL"),
    .XPA_SAMPLE_RATE_MSPS(6400)) 
    tx1_u_dac
       (.CLK_DAC(tx1_u_dac_n_0),
        .CLK_DIST_IN_NORTH(clk_south_6),
        .CLK_DIST_IN_SOUTH(clk_north_5),
        .CLK_DIST_OUT_NORTH(clk_north_6),
        .CLK_DIST_OUT_SOUTH(clk_south_5),
        .CLK_FIFO_LM(NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC0({1'b0,tx1_u_dac_3,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,tx1_u_dac_4,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,tx1_u_dac_5,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,tx1_u_dac_6,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(1'b0),
        .DAC_CLK_P(1'b0),
        .DADDR({1'b0,por_state_machine_i_n_223,por_state_machine_i_n_224,por_state_machine_i_n_225,por_state_machine_i_n_226,por_state_machine_i_n_227,por_state_machine_i_n_228,por_state_machine_i_n_229,por_state_machine_i_n_230,por_state_machine_i_n_231,por_state_machine_i_n_232,por_state_machine_i_n_233}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_221),
        .DI({por_state_machine_i_n_234,por_state_machine_i_n_235,por_state_machine_i_n_236,por_state_machine_i_n_237,por_state_machine_i_n_238,por_state_machine_i_n_239,por_state_machine_i_n_240,por_state_machine_i_n_241,por_state_machine_i_n_242,por_state_machine_i_n_243,por_state_machine_i_n_244,por_state_machine_i_n_245,por_state_machine_i_n_246,por_state_machine_i_n_247,por_state_machine_i_n_248,por_state_machine_i_n_249}),
        .DOUT(tx1_u_dac_1),
        .DRDY(tx1_u_dac_n_3),
        .DWE(por_state_machine_i_n_222),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(tx1_u_dac_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON({tx1_u_dac_0[22:10],dac1_common_stat,tx1_u_dac_0[9:0]}),
        .STATUS_DAC0({tx1_u_dac_n_57,tx1_u_dac_n_58,tx1_u_dac_n_59,tx1_u_dac_n_60,tx1_u_dac_n_61,tx1_u_dac_n_62,tx1_u_dac_n_63,tx1_u_dac_n_64,dac10_irq,tx1_u_dac_n_67,tx1_u_dac_n_68,tx1_u_dac_n_69,tx1_u_dac_n_70,tx1_u_dac_n_71,tx1_u_dac_n_72,tx1_u_dac_n_73,tx1_u_dac_n_74,tx1_u_dac_n_75,tx1_u_dac_n_76,tx1_u_dac_n_77,tx1_u_dac_n_78,tx1_u_dac_n_79,tx1_u_dac_n_80}),
        .STATUS_DAC1({tx1_u_dac_n_81,tx1_u_dac_n_82,tx1_u_dac_n_83,tx1_u_dac_n_84,tx1_u_dac_n_85,tx1_u_dac_n_86,tx1_u_dac_n_87,tx1_u_dac_n_88,dac11_irq,tx1_u_dac_n_91,tx1_u_dac_n_92,tx1_u_dac_n_93,tx1_u_dac_n_94,tx1_u_dac_n_95,tx1_u_dac_n_96,tx1_u_dac_n_97,tx1_u_dac_n_98,tx1_u_dac_n_99,tx1_u_dac_n_100,tx1_u_dac_n_101,tx1_u_dac_n_102,tx1_u_dac_n_103,tx1_u_dac_n_104}),
        .STATUS_DAC2({tx1_u_dac_n_105,tx1_u_dac_n_106,tx1_u_dac_n_107,tx1_u_dac_n_108,tx1_u_dac_n_109,tx1_u_dac_n_110,tx1_u_dac_n_111,tx1_u_dac_n_112,dac12_irq,tx1_u_dac_n_115,tx1_u_dac_n_116,tx1_u_dac_n_117,tx1_u_dac_n_118,tx1_u_dac_n_119,tx1_u_dac_n_120,tx1_u_dac_n_121,tx1_u_dac_n_122,tx1_u_dac_n_123,tx1_u_dac_n_124,tx1_u_dac_n_125,tx1_u_dac_n_126,tx1_u_dac_n_127,tx1_u_dac_n_128}),
        .STATUS_DAC3({tx1_u_dac_n_129,tx1_u_dac_n_130,tx1_u_dac_n_131,tx1_u_dac_n_132,tx1_u_dac_n_133,tx1_u_dac_n_134,tx1_u_dac_n_135,tx1_u_dac_n_136,dac13_irq,tx1_u_dac_n_139,tx1_u_dac_n_140,tx1_u_dac_n_141,tx1_u_dac_n_142,tx1_u_dac_n_143,tx1_u_dac_n_144,tx1_u_dac_n_145,tx1_u_dac_n_146,tx1_u_dac_n_147,tx1_u_dac_n_148,tx1_u_dac_n_149,tx1_u_dac_n_150,tx1_u_dac_n_151,tx1_u_dac_n_152}),
        .SYSREF_IN_NORTH(sysref_south_6),
        .SYSREF_IN_SOUTH(sysref_north_5),
        .SYSREF_N(NLW_tx1_u_dac_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_6),
        .SYSREF_OUT_SOUTH(sysref_south_5),
        .SYSREF_P(NLW_tx1_u_dac_SYSREF_P_UNCONNECTED),
        .T1_ALLOWED_NORTH(t1_allowed_6),
        .T1_ALLOWED_SOUTH(t1_allowed_5),
        .VOUT0_N(NLW_tx1_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx1_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx1_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx1_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx1_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx1_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx1_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx1_u_dac_VOUT3_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFDAC #(
    .LD_DEVICE(0),
    .OPT_CLK_DIST(230),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_DACS(0),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("EXTERNAL"),
    .XPA_SAMPLE_RATE_MSPS(6400)) 
    tx2_u_dac
       (.CLK_DAC(tx2_u_dac_n_0),
        .CLK_DIST_IN_NORTH(clk_south_7),
        .CLK_DIST_IN_SOUTH(clk_north_6),
        .CLK_DIST_OUT_NORTH(clk_north_7),
        .CLK_DIST_OUT_SOUTH(clk_south_6),
        .CLK_FIFO_LM(NLW_tx2_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC0({1'b0,tx2_u_dac_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,tx2_u_dac_3,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,tx2_u_dac_4,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,tx2_u_dac_5,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(1'b0),
        .DAC_CLK_P(1'b0),
        .DADDR({1'b0,por_state_machine_i_n_273,por_state_machine_i_n_274,por_state_machine_i_n_275,por_state_machine_i_n_276,por_state_machine_i_n_277,por_state_machine_i_n_278,por_state_machine_i_n_279,por_state_machine_i_n_280,por_state_machine_i_n_281,por_state_machine_i_n_282,por_state_machine_i_n_283}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_255),
        .DI({por_state_machine_i_n_257,por_state_machine_i_n_258,por_state_machine_i_n_259,por_state_machine_i_n_260,por_state_machine_i_n_261,por_state_machine_i_n_262,por_state_machine_i_n_263,por_state_machine_i_n_264,por_state_machine_i_n_265,por_state_machine_i_n_266,por_state_machine_i_n_267,por_state_machine_i_n_268,por_state_machine_i_n_269,por_state_machine_i_n_270,por_state_machine_i_n_271,por_state_machine_i_n_272}),
        .DOUT(tx2_u_dac_1),
        .DRDY(tx2_u_dac_n_3),
        .DWE(por_state_machine_i_n_256),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(tx2_u_dac_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx2_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(tx2_u_dac_0),
        .STATUS_DAC0({tx2_u_dac_n_57,tx2_u_dac_n_58,tx2_u_dac_n_59,tx2_u_dac_n_60,tx2_u_dac_n_61,tx2_u_dac_n_62,tx2_u_dac_n_63,tx2_u_dac_n_64,dac20_irq,tx2_u_dac_n_67,tx2_u_dac_n_68,tx2_u_dac_n_69,tx2_u_dac_n_70,tx2_u_dac_n_71,tx2_u_dac_n_72,tx2_u_dac_n_73,tx2_u_dac_n_74,tx2_u_dac_n_75,tx2_u_dac_n_76,tx2_u_dac_n_77,tx2_u_dac_n_78,tx2_u_dac_n_79,tx2_u_dac_n_80}),
        .STATUS_DAC1({tx2_u_dac_n_81,tx2_u_dac_n_82,tx2_u_dac_n_83,tx2_u_dac_n_84,tx2_u_dac_n_85,tx2_u_dac_n_86,tx2_u_dac_n_87,tx2_u_dac_n_88,dac21_irq,tx2_u_dac_n_91,tx2_u_dac_n_92,tx2_u_dac_n_93,tx2_u_dac_n_94,tx2_u_dac_n_95,tx2_u_dac_n_96,tx2_u_dac_n_97,tx2_u_dac_n_98,tx2_u_dac_n_99,tx2_u_dac_n_100,tx2_u_dac_n_101,tx2_u_dac_n_102,tx2_u_dac_n_103,tx2_u_dac_n_104}),
        .STATUS_DAC2({tx2_u_dac_n_105,tx2_u_dac_n_106,tx2_u_dac_n_107,tx2_u_dac_n_108,tx2_u_dac_n_109,tx2_u_dac_n_110,tx2_u_dac_n_111,tx2_u_dac_n_112,dac22_irq,tx2_u_dac_n_115,tx2_u_dac_n_116,tx2_u_dac_n_117,tx2_u_dac_n_118,tx2_u_dac_n_119,tx2_u_dac_n_120,tx2_u_dac_n_121,tx2_u_dac_n_122,tx2_u_dac_n_123,tx2_u_dac_n_124,tx2_u_dac_n_125,tx2_u_dac_n_126,tx2_u_dac_n_127,tx2_u_dac_n_128}),
        .STATUS_DAC3({tx2_u_dac_n_129,tx2_u_dac_n_130,tx2_u_dac_n_131,tx2_u_dac_n_132,tx2_u_dac_n_133,tx2_u_dac_n_134,tx2_u_dac_n_135,tx2_u_dac_n_136,dac23_irq,tx2_u_dac_n_139,tx2_u_dac_n_140,tx2_u_dac_n_141,tx2_u_dac_n_142,tx2_u_dac_n_143,tx2_u_dac_n_144,tx2_u_dac_n_145,tx2_u_dac_n_146,tx2_u_dac_n_147,tx2_u_dac_n_148,tx2_u_dac_n_149,tx2_u_dac_n_150,tx2_u_dac_n_151,tx2_u_dac_n_152}),
        .SYSREF_IN_NORTH(sysref_south_7),
        .SYSREF_IN_SOUTH(sysref_north_6),
        .SYSREF_N(NLW_tx2_u_dac_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_7),
        .SYSREF_OUT_SOUTH(sysref_south_6),
        .SYSREF_P(NLW_tx2_u_dac_SYSREF_P_UNCONNECTED),
        .T1_ALLOWED_NORTH(t1_allowed_7),
        .T1_ALLOWED_SOUTH(t1_allowed_6),
        .VOUT0_N(NLW_tx2_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx2_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx2_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx2_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx2_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx2_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx2_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx2_u_dac_VOUT3_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RFDAC #(
    .LD_DEVICE(0),
    .OPT_CLK_DIST(231),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_ACTIVE_DUTYCYCLE(100),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_CFG2(0),
    .XPA_NUM_DACS(0),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("EXTERNAL"),
    .XPA_SAMPLE_RATE_MSPS(6400)) 
    tx3_u_dac
       (.CLK_DAC(tx3_u_dac_n_0),
        .CLK_DIST_IN_NORTH(NLW_tx3_u_dac_CLK_DIST_IN_NORTH_UNCONNECTED),
        .CLK_DIST_IN_SOUTH(clk_north_7),
        .CLK_DIST_OUT_NORTH(NLW_tx3_u_dac_CLK_DIST_OUT_NORTH_UNCONNECTED),
        .CLK_DIST_OUT_SOUTH(clk_south_7),
        .CLK_FIFO_LM(NLW_tx3_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC0({1'b0,tx3_u_dac_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,tx3_u_dac_3,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,tx3_u_dac_4,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,tx3_u_dac_5,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(1'b0),
        .DAC_CLK_P(1'b0),
        .DADDR({1'b0,por_state_machine_i_n_291,por_state_machine_i_n_292,por_state_machine_i_n_293,por_state_machine_i_n_294,por_state_machine_i_n_295,por_state_machine_i_n_296,por_state_machine_i_n_297,por_state_machine_i_n_298,por_state_machine_i_n_299,por_state_machine_i_n_300,por_state_machine_i_n_301}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(por_state_machine_i_n_289),
        .DI({por_state_machine_i_n_302,por_state_machine_i_n_303,por_state_machine_i_n_304,por_state_machine_i_n_305,por_state_machine_i_n_306,por_state_machine_i_n_307,por_state_machine_i_n_308,por_state_machine_i_n_309,por_state_machine_i_n_310,por_state_machine_i_n_311,por_state_machine_i_n_312,por_state_machine_i_n_313,por_state_machine_i_n_314,por_state_machine_i_n_315,por_state_machine_i_n_316,por_state_machine_i_n_317}),
        .DOUT(tx3_u_dac_1),
        .DRDY(tx3_u_dac_n_3),
        .DWE(por_state_machine_i_n_290),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(tx3_u_dac_n_4),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx3_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(tx3_u_dac_0),
        .STATUS_DAC0({tx3_u_dac_n_57,tx3_u_dac_n_58,tx3_u_dac_n_59,tx3_u_dac_n_60,tx3_u_dac_n_61,tx3_u_dac_n_62,tx3_u_dac_n_63,tx3_u_dac_n_64,dac30_irq,tx3_u_dac_n_67,tx3_u_dac_n_68,tx3_u_dac_n_69,tx3_u_dac_n_70,tx3_u_dac_n_71,tx3_u_dac_n_72,tx3_u_dac_n_73,tx3_u_dac_n_74,tx3_u_dac_n_75,tx3_u_dac_n_76,tx3_u_dac_n_77,tx3_u_dac_n_78,tx3_u_dac_n_79,tx3_u_dac_n_80}),
        .STATUS_DAC1({tx3_u_dac_n_81,tx3_u_dac_n_82,tx3_u_dac_n_83,tx3_u_dac_n_84,tx3_u_dac_n_85,tx3_u_dac_n_86,tx3_u_dac_n_87,tx3_u_dac_n_88,dac31_irq,tx3_u_dac_n_91,tx3_u_dac_n_92,tx3_u_dac_n_93,tx3_u_dac_n_94,tx3_u_dac_n_95,tx3_u_dac_n_96,tx3_u_dac_n_97,tx3_u_dac_n_98,tx3_u_dac_n_99,tx3_u_dac_n_100,tx3_u_dac_n_101,tx3_u_dac_n_102,tx3_u_dac_n_103,tx3_u_dac_n_104}),
        .STATUS_DAC2({tx3_u_dac_n_105,tx3_u_dac_n_106,tx3_u_dac_n_107,tx3_u_dac_n_108,tx3_u_dac_n_109,tx3_u_dac_n_110,tx3_u_dac_n_111,tx3_u_dac_n_112,dac32_irq,tx3_u_dac_n_115,tx3_u_dac_n_116,tx3_u_dac_n_117,tx3_u_dac_n_118,tx3_u_dac_n_119,tx3_u_dac_n_120,tx3_u_dac_n_121,tx3_u_dac_n_122,tx3_u_dac_n_123,tx3_u_dac_n_124,tx3_u_dac_n_125,tx3_u_dac_n_126,tx3_u_dac_n_127,tx3_u_dac_n_128}),
        .STATUS_DAC3({tx3_u_dac_n_129,tx3_u_dac_n_130,tx3_u_dac_n_131,tx3_u_dac_n_132,tx3_u_dac_n_133,tx3_u_dac_n_134,tx3_u_dac_n_135,tx3_u_dac_n_136,dac33_irq,tx3_u_dac_n_139,tx3_u_dac_n_140,tx3_u_dac_n_141,tx3_u_dac_n_142,tx3_u_dac_n_143,tx3_u_dac_n_144,tx3_u_dac_n_145,tx3_u_dac_n_146,tx3_u_dac_n_147,tx3_u_dac_n_148,tx3_u_dac_n_149,tx3_u_dac_n_150,tx3_u_dac_n_151,tx3_u_dac_n_152}),
        .SYSREF_IN_NORTH(1'b0),
        .SYSREF_IN_SOUTH(sysref_north_7),
        .SYSREF_N(NLW_tx3_u_dac_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(NLW_tx3_u_dac_SYSREF_OUT_NORTH_UNCONNECTED),
        .SYSREF_OUT_SOUTH(sysref_south_7),
        .SYSREF_P(NLW_tx3_u_dac_SYSREF_P_UNCONNECTED),
        .T1_ALLOWED_NORTH(NLW_tx3_u_dac_T1_ALLOWED_NORTH_UNCONNECTED),
        .T1_ALLOWED_SOUTH(t1_allowed_7),
        .VOUT0_N(NLW_tx3_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx3_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx3_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx3_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx3_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx3_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx3_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx3_u_dac_VOUT3_P_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_slave_attachment
   (\FSM_onehot_state_reg[3] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[1] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    \FSM_onehot_state_reg[4] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    D,
    \bus2ip_addr_reg_reg[14]_0 ,
    \bus2ip_addr_reg_reg[12]_0 ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[16]_0 ,
    \IP2Bus_Data[23]_i_70 ,
    \bus2ip_addr_reg_reg[16]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \bus2ip_addr_reg_reg[9]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[5]_1 ,
    \bus2ip_addr_reg_reg[11]_0 ,
    \bus2ip_addr_reg_reg[16]_3 ,
    \bus2ip_addr_reg_reg[14]_3 ,
    \bus2ip_addr_reg_reg[16]_4 ,
    \bus2ip_addr_reg_reg[3]_0 ,
    \bus2ip_addr_reg_reg[9]_1 ,
    E,
    master_reset_reg,
    master_reset_reg_0,
    master_reset_reg_1,
    \bus2ip_addr_reg_reg[17]_0 ,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ,
    dac3_drp_we,
    \FSM_onehot_state_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ,
    dac2_drp_we,
    dac0_drp_req,
    dac1_drp_req,
    \FSM_onehot_state_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ,
    adc3_drp_we,
    \FSM_onehot_state_reg[0]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ,
    adc0_drp_req,
    adc2_drp_we,
    adc1_drp_req,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \FSM_onehot_state_reg[0]_10 ,
    \FSM_onehot_state_reg[0]_11 ,
    \FSM_onehot_state_reg[0]_12 ,
    \FSM_onehot_state_reg[0]_13 ,
    \FSM_onehot_state_reg[0]_14 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ,
    adc3_reset,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    timeout,
    \bus2ip_addr_reg_reg[13]_0 ,
    axi_timeout_r20,
    SR,
    bank1_write,
    bank3_write,
    bank5_write,
    bank7_write,
    bank9_write,
    bank11_write,
    bank13_write,
    bank15_write,
    \bus2ip_addr_reg_reg[9]_2 ,
    \bus2ip_addr_reg_reg[15]_1 ,
    bank0_write,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac3_reset,
    dac2_reset,
    dac1_reset,
    dac0_reset,
    adc0_dsa_update_reg,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac3_restart,
    dac2_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_bvalid,
    Q,
    \FSM_sequential_fsm_cs_reg[1] ,
    adc0_por_req,
    const_req_adc0,
    dummy_read_req_reg,
    \FSM_sequential_fsm_cs_reg[2] ,
    dummy_read_req_reg_0,
    \FSM_onehot_state_reg[1]_0 ,
    \IP2Bus_Data[31]_i_7 ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[15]_i_2 ,
    \IP2Bus_Data[14]_i_3 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[8] ,
    \IP2Bus_Data[23]_i_2 ,
    \IP2Bus_Data[2]_i_10 ,
    \IP2Bus_Data[23]_i_9 ,
    \IP2Bus_Data[31]_i_6 ,
    \dac0_ref_clk_freq_reg[0] ,
    \IP2Bus_Data[2]_i_35 ,
    \IP2Bus_Data[31]_i_18 ,
    \IP2Bus_Data[31]_i_18_0 ,
    \IP2Bus_Data[15]_i_2_0 ,
    \IP2Bus_Data[15]_i_3 ,
    \IP2Bus_Data[15]_i_3_0 ,
    \IP2Bus_Data[14]_i_5 ,
    \IP2Bus_Data_reg[23] ,
    \adc3_sample_rate_reg[0] ,
    \adc3_calibration_delay_i_reg[0] ,
    \IP2Bus_Data[23]_i_3 ,
    \IP2Bus_Data[19]_i_2 ,
    \IP2Bus_Data[18]_i_2 ,
    \IP2Bus_Data[2]_i_11 ,
    \IP2Bus_Data[31]_i_6_0 ,
    \IP2Bus_Data[31]_i_6_1 ,
    \IP2Bus_Data[31]_i_6_2 ,
    \adc3_calibration_shift4_reg[0] ,
    \IP2Bus_Data[23]_i_34 ,
    \IP2Bus_Data[2]_i_104 ,
    \adc3_calibration_timer_i_reg[0] ,
    \adc3_multi_band_reg[0] ,
    axi_read_req_r_reg,
    adc3_cmn_irq_en_reg,
    adc1_cmn_irq_en,
    \IP2Bus_Data[19]_i_2_0 ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data[31]_i_8 ,
    \IP2Bus_Data[31]_i_8_0 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data[23]_i_13 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data[2]_i_4 ,
    \adc3_calibration_shift1_reg[0] ,
    \IP2Bus_Data[2]_i_15 ,
    \IP2Bus_Data[31]_i_3 ,
    \IP2Bus_Data[31]_i_3_0 ,
    \IP2Bus_Data[23]_i_5 ,
    \IP2Bus_Data[15]_i_26 ,
    \IP2Bus_Data[0]_i_23 ,
    adc3_reset_reg,
    \IP2Bus_Data[1]_i_25 ,
    data21__2,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[15]_i_7 ,
    \IP2Bus_Data_reg[15]_0 ,
    \IP2Bus_Data[15]_i_7_0 ,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_92 ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data[31]_i_3_1 ,
    \IP2Bus_Data[31]_i_3_2 ,
    \IP2Bus_Data[2]_i_125 ,
    \IP2Bus_Data[15]_i_27 ,
    \IP2Bus_Data[11]_i_8 ,
    adc31_disable_tdd_obs_input_reg,
    adc33_disable_tdd_obs_input_reg,
    adc32_disable_tdd_obs_input_reg,
    \IP2Bus_Data[2]_i_64 ,
    \IP2Bus_Data[23]_i_5_0 ,
    \IP2Bus_Data[15]_i_29 ,
    \IP2Bus_Data[10]_i_2 ,
    \IP2Bus_Data[15]_i_7_1 ,
    \IP2Bus_Data[31]_i_9 ,
    \IP2Bus_Data[31]_i_9_0 ,
    \IP2Bus_Data[1]_i_30 ,
    \IP2Bus_Data[1]_i_30_0 ,
    data21__0,
    \IP2Bus_Data[2]_i_132 ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[23]_1 ,
    \adc3_cmn_en_reg[0] ,
    \IP2Bus_Data[15]_i_25 ,
    \IP2Bus_Data_reg[15]_1 ,
    \IP2Bus_Data[2]_i_56 ,
    \IP2Bus_Data[0]_i_25 ,
    \IP2Bus_Data[2]_i_49 ,
    \IP2Bus_Data[5]_i_5 ,
    irq_enables,
    \IP2Bus_Data[5]_i_17 ,
    \IP2Bus_Data[5]_i_17_0 ,
    \adc3_start_stage_reg[0] ,
    adc3_restart_reg,
    \IP2Bus_Data[1]_i_35 ,
    adc0_dsa_update_reg_reg,
    \IP2Bus_Data[1]_i_4 ,
    \IP2Bus_Data[4]_i_5 ,
    \IP2Bus_Data[16]_i_35 ,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[31]_i_4 ,
    adc3_master_irq0,
    \IP2Bus_Data[6]_i_5 ,
    \IP2Bus_Data[3]_i_5 ,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data[25]_i_10 ,
    \IP2Bus_Data[25]_i_10_0 ,
    axi_read_req_r_reg_1,
    axi_read_req_r_reg_2,
    \IP2Bus_Data[0]_i_37 ,
    \IP2Bus_Data[0]_i_146 ,
    \IP2Bus_Data[2]_i_10_0 ,
    \adc3_sim_level_reg[0] ,
    adc2_cmn_irq_en,
    \IP2Bus_Data[3]_i_21 ,
    \IP2Bus_Data[0]_i_94 ,
    \adc3_clk_detect_reg[0] ,
    \IP2Bus_Data[3]_i_14 ,
    \IP2Bus_Data[3]_i_14_0 ,
    \IP2Bus_Data[11]_i_4 ,
    \IP2Bus_Data[2]_i_3 ,
    adc00_irq_en,
    p_47_in,
    \IP2Bus_Data[1]_i_16 ,
    adc01_irq_en,
    \IP2Bus_Data[2]_i_17 ,
    \IP2Bus_Data[2]_i_50 ,
    \IP2Bus_Data[3]_i_4 ,
    \IP2Bus_Data[15]_i_21 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[15]_i_4 ,
    \IP2Bus_Data_reg[19]_0 ,
    adc00_cm_overvol_irq,
    adc00_cm_undervol_irq,
    axi_read_req_r_reg_3,
    \adc3_slice0_irq_en_reg[2] ,
    \IP2Bus_Data[7]_i_2 ,
    adc0_cmn_irq_en,
    dac31_irq_en,
    \IP2Bus_Data[1]_i_24 ,
    \IP2Bus_Data[1]_i_24_0 ,
    dac33_irq_en,
    dac3_cmn_irq_en,
    \IP2Bus_Data[11]_i_9 ,
    \IP2Bus_Data[1]_i_9 ,
    \IP2Bus_Data[1]_i_9_0 ,
    dac21_irq_en,
    dac22_irq_en,
    dac23_irq_en,
    \IP2Bus_Data[3]_i_62 ,
    dac2_cmn_irq_en,
    dac20_irq_sync,
    \IP2Bus_Data[15]_i_60 ,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[1]_i_31 ,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_31_0 ,
    \IP2Bus_Data[3]_i_71 ,
    dac13_irq_en,
    dac1_cmn_irq_en,
    \IP2Bus_Data[15]_i_66 ,
    dac10_irq_sync,
    p_52_in,
    \IP2Bus_Data[7]_i_39 ,
    \IP2Bus_Data[1]_i_12 ,
    \IP2Bus_Data[2]_i_19 ,
    dac02_irq_en,
    \IP2Bus_Data[3]_i_21_0 ,
    dac03_irq_en,
    \IP2Bus_Data[0]_i_60 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_55 ,
    dac0_cmn_irq_en,
    dac0_powerup_state_irq,
    \IP2Bus_Data[2]_i_122 ,
    \IP2Bus_Data[0]_i_65 ,
    \IP2Bus_Data[0]_i_113 ,
    \IP2Bus_Data[0]_i_113_0 ,
    \IP2Bus_Data[23]_i_50 ,
    \IP2Bus_Data[25]_i_10_1 ,
    \IP2Bus_Data_reg[0]_i_17 ,
    \IP2Bus_Data_reg[0]_i_17_0 ,
    \IP2Bus_Data[15]_i_29_0 ,
    \IP2Bus_Data[0]_i_21 ,
    \IP2Bus_Data[15]_i_29_1 ,
    \dac3_end_stage_reg[0] ,
    \IP2Bus_Data[1]_i_15 ,
    \IP2Bus_Data[0]_i_65_0 ,
    \IP2Bus_Data[2]_i_122_0 ,
    \IP2Bus_Data[0]_i_51 ,
    adc0_powerup_state_irq,
    dac30_irq_en,
    \IP2Bus_Data[2]_i_60 ,
    dac32_irq_en,
    axi_read_req_r_reg_4,
    \IP2Bus_Data[0]_i_105 ,
    dac20_irq_en,
    \IP2Bus_Data[0]_i_111 ,
    axi_timeout_en_reg,
    \IP2Bus_Data[2]_i_69 ,
    dac12_irq_en,
    \IP2Bus_Data[0]_i_118 ,
    dac00_irq_en,
    \IP2Bus_Data[1]_i_36 ,
    dac01_irq_en,
    axi_RdAck_r_reg,
    \IP2Bus_Data[2]_i_33 ,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_33_0 ,
    \IP2Bus_Data[1]_i_53 ,
    adc21_irq_en,
    \IP2Bus_Data[0]_i_15 ,
    adc20_irq_en,
    \IP2Bus_Data[3]_i_12 ,
    adc23_irq_en,
    \IP2Bus_Data[3]_i_12_0 ,
    \IP2Bus_Data[15]_i_3_1 ,
    \IP2Bus_Data[19]_i_34 ,
    \IP2Bus_Data[19]_i_9 ,
    adc23_irq_sync,
    \IP2Bus_Data[19]_i_34_0 ,
    \IP2Bus_Data[14]_i_21 ,
    \IP2Bus_Data[15]_i_13 ,
    \adc3_slice3_irq_en_reg[2] ,
    \IP2Bus_Data[0]_i_7 ,
    adc10_irq_en,
    \IP2Bus_Data[1]_i_20 ,
    adc11_irq_en,
    \IP2Bus_Data[2]_i_11_0 ,
    adc12_irq_en,
    \IP2Bus_Data[2]_i_11_1 ,
    \IP2Bus_Data[3]_i_29 ,
    adc13_irq_en,
    \IP2Bus_Data[3]_i_29_0 ,
    adc10_irq_sync,
    \IP2Bus_Data[19]_i_8 ,
    adc10_cm_overvol_irq,
    \IP2Bus_Data[2]_i_11_2 ,
    \IP2Bus_Data[3]_i_7 ,
    \adc3_slice2_irq_en_reg[2] ,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[15]_i_11 ,
    \IP2Bus_Data[19]_i_28 ,
    dac33_irq_sync,
    \IP2Bus_Data[15]_i_94 ,
    dac22_irq_sync,
    \IP2Bus_Data[15]_i_61 ,
    \IP2Bus_Data[29]_i_17 ,
    \IP2Bus_Data[30]_i_27 ,
    \IP2Bus_Data[16]_i_34 ,
    \IP2Bus_Data[1]_i_53_0 ,
    \adc3_calibration_shift0_reg[0] ,
    data24__4,
    adc22_disable_tdd_obs_input,
    adc22_tdd_obs_reg,
    adc22_disable_tdd_mode_input,
    \IP2Bus_Data[1]_i_53_1 ,
    \IP2Bus_Data[1]_i_53_2 ,
    \IP2Bus_Data[1]_i_53_3 ,
    data22__5,
    adc30_disable_tdd_obs_input_reg,
    data21__5,
    \adc3_fifo_disable_reg[0] ,
    adc12_disable_tdd_mode_input,
    data21__4,
    data22__4,
    \IP2Bus_Data[1]_i_20_0 ,
    \IP2Bus_Data[15]_i_4_0 ,
    CONTROL_ADC0,
    data23__3,
    data22__3,
    \IP2Bus_Data[1]_i_17 ,
    \IP2Bus_Data[1]_i_25_0 ,
    data22__2,
    dac3_fifo_disable,
    \IP2Bus_Data[1]_i_28 ,
    data22__1,
    \IP2Bus_Data[1]_i_65 ,
    dac2_fifo_disable,
    data21__1,
    data22__0,
    \IP2Bus_Data[1]_i_12_0 ,
    \IP2Bus_Data[1]_i_35_0 ,
    data21,
    dac0_fifo_disable,
    axi_read_req_r_reg_6,
    adc21_irq_sync,
    adc23_cm_overvol_irq,
    adc21_cm_overvol_irq,
    adc21_cm_undervol_irq,
    \IP2Bus_Data[19]_i_34_1 ,
    adc23_cm_undervol_irq,
    adc22_irq_sync,
    adc11_cm_undervol_irq,
    \IP2Bus_Data[19]_i_28_0 ,
    adc11_irq_sync,
    adc11_cm_overvol_irq,
    \IP2Bus_Data[19]_i_28_1 ,
    adc12_irq_sync,
    \IP2Bus_Data[14]_i_20 ,
    \IP2Bus_Data[15]_i_37 ,
    adc12_cm_overvol_irq,
    \IP2Bus_Data[18]_i_28 ,
    \IP2Bus_Data[2]_i_14 ,
    \IP2Bus_Data[3]_i_18 ,
    \IP2Bus_Data[19]_i_15 ,
    adc01_irq_sync,
    \IP2Bus_Data[14]_i_8 ,
    \IP2Bus_Data[15]_i_4_1 ,
    adc02_cm_undervol_irq,
    \IP2Bus_Data[19]_i_40 ,
    axi_read_req_r_reg_7,
    adc01_cm_undervol_irq,
    dac30_irq_sync,
    \IP2Bus_Data[15]_i_56 ,
    dac31_irq_sync,
    \IP2Bus_Data[15]_i_27_0 ,
    \IP2Bus_Data[14]_i_65 ,
    dac21_irq_sync,
    \IP2Bus_Data[14]_i_58 ,
    \IP2Bus_Data[15]_i_66_0 ,
    \IP2Bus_Data[15]_i_29_2 ,
    \IP2Bus_Data[4]_i_19 ,
    axi_read_req_r_reg_8,
    dac01_irq_sync,
    \IP2Bus_Data[15]_i_25_0 ,
    \IP2Bus_Data[2]_i_86 ,
    \IP2Bus_Data[1]_i_97 ,
    \IP2Bus_Data[2]_i_37 ,
    data24__3,
    \IP2Bus_Data[1]_i_51 ,
    \IP2Bus_Data[1]_i_17_0 ,
    \IP2Bus_Data[2]_i_43 ,
    \IP2Bus_Data[1]_i_17_1 ,
    p_1_out,
    data28,
    axi_read_req_r_reg_9,
    adc13_cm_undervol_irq,
    adc03_cm_undervol_irq,
    adc03_cm_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_57 ,
    dac23_irq_sync,
    \IP2Bus_Data[15]_i_98 ,
    \IP2Bus_Data[15]_i_105 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_54 ,
    dac03_irq_sync,
    \IP2Bus_Data[1]_i_51_0 ,
    \IP2Bus_Data[1]_i_51_1 ,
    \IP2Bus_Data[1]_i_51_2 ,
    adc12_tdd_obs_reg,
    adc12_disable_tdd_obs_input,
    data25,
    data26,
    \IP2Bus_Data[1]_i_17_2 ,
    CONTROL_ADC1,
    \IP2Bus_Data[2]_i_126 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_105_0 ,
    \IP2Bus_Data[2]_i_10_1 ,
    \IP2Bus_Data[2]_i_10_2 ,
    \IP2Bus_Data[2]_i_10_3 ,
    \IP2Bus_Data[0]_i_27 ,
    \IP2Bus_Data[2]_i_40 ,
    \IP2Bus_Data[2]_i_40_0 ,
    \IP2Bus_Data[2]_i_40_1 ,
    adc22_cm_undervol_irq,
    adc22_cm_overvol_irq,
    adc12_cm_undervol_irq,
    \IP2Bus_Data[15]_i_57_0 ,
    dac32_irq_sync,
    dac02_irq_sync,
    \IP2Bus_Data[15]_i_54_0 ,
    \IP2Bus_Data[2]_i_15_0 ,
    \adc3_calibration_shift2_reg[0] ,
    \adc3_calibration_shift3_reg[0] ,
    \IP2Bus_Data[2]_i_15_1 ,
    status,
    \IP2Bus_Data[3]_i_31 ,
    \IP2Bus_Data[0]_i_51_0 ,
    \IP2Bus_Data[1]_i_16_0 ,
    \IP2Bus_Data[2]_i_17_0 ,
    \IP2Bus_Data[3]_i_48 ,
    \IP2Bus_Data[3]_i_24 ,
    \IP2Bus_Data[3]_i_24_0 ,
    \IP2Bus_Data[3]_i_62_0 ,
    \IP2Bus_Data[3]_i_62_1 ,
    \IP2Bus_Data[0]_i_111_0 ,
    \IP2Bus_Data[3]_i_27 ,
    \IP2Bus_Data[0]_i_22_0 ,
    \IP2Bus_Data[3]_i_21_1 ,
    \IP2Bus_Data[2]_i_5_0 ,
    \IP2Bus_Data[3]_i_21_2 ,
    adc02_irq_en,
    adc03_irq_en,
    adc00_irq_sync,
    dac1_fifo_disable,
    \IP2Bus_Data[1]_i_61 ,
    \IP2Bus_Data[1]_i_61_0 ,
    data24__2,
    data23__2,
    data24__1,
    data23__1,
    \IP2Bus_Data[1]_i_65_0 ,
    \IP2Bus_Data[1]_i_65_1 ,
    \IP2Bus_Data[1]_i_67 ,
    \IP2Bus_Data[1]_i_67_0 ,
    data24__0,
    data23__0,
    data22,
    data23,
    data24,
    \IP2Bus_Data[1]_i_35_1 ,
    \IP2Bus_Data[1]_i_35_2 ,
    \IP2Bus_Data[0]_i_105_0 ,
    \IP2Bus_Data[0]_i_118_0 ,
    \IP2Bus_Data[0]_i_118_1 ,
    adc00_cal_freeze_reg,
    \IP2Bus_Data[3]_i_17 ,
    data21__3,
    dac10_irq_en,
    \IP2Bus_Data[25]_i_22 ,
    axi_read_req_r_reg_10,
    \FSM_onehot_state_reg[1]_1 ,
    dac3_drp_gnt,
    \FSM_onehot_state_reg[1]_2 ,
    dac2_drp_gnt,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    dac1_drp_gnt,
    access_type_reg,
    user_drp_drdy,
    \FSM_onehot_state_reg[4]_2 ,
    access_type_reg_0,
    \icount_out[12]_i_4 ,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_1,
    \icount_out[12]_i_4_0 ,
    \FSM_onehot_state_reg[1]_3 ,
    adc3_drp_gnt,
    \FSM_onehot_state_reg[4]_4 ,
    access_type_reg_2,
    \icount_out[12]_i_4_1 ,
    \FSM_onehot_state_reg[1]_4 ,
    adc2_drp_gnt,
    \FSM_onehot_state_reg[4]_5 ,
    adc0_drp_gnt,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[4]_6 ,
    adc1_drp_gnt,
    access_type_reg_3,
    s_axi_wready_reg_i_3,
    \FSM_onehot_state_reg[4]_7 ,
    access_type_reg_4,
    \icount_out[12]_i_4_2 ,
    access_type_reg_5,
    access_type_reg_6,
    \FSM_onehot_state_reg[4]_8 ,
    \FSM_onehot_state_reg[4]_9 ,
    \FSM_onehot_state_reg[4]_10 ,
    \FSM_onehot_state_reg[4]_11 ,
    \FSM_onehot_state_reg[4]_12 ,
    \IP2Bus_Data[31]_i_23 ,
    \IP2Bus_Data[31]_i_23_0 ,
    \IP2Bus_Data[23]_i_24 ,
    \IP2Bus_Data[19]_i_36 ,
    adc30_irq_sync,
    \IP2Bus_Data[2]_i_31 ,
    \IP2Bus_Data[2]_i_31_0 ,
    \IP2Bus_Data[2]_i_31_1 ,
    adc3_cmn_irq_en,
    \IP2Bus_Data[11]_i_21 ,
    \IP2Bus_Data[3]_i_32 ,
    \IP2Bus_Data[3]_i_32_0 ,
    \IP2Bus_Data[2]_i_28 ,
    \IP2Bus_Data[0]_i_13 ,
    \IP2Bus_Data[0]_i_13_0 ,
    \IP2Bus_Data[3]_i_10 ,
    \IP2Bus_Data[2]_i_7 ,
    adc32_irq_en,
    \IP2Bus_Data[2]_i_7_0 ,
    \IP2Bus_Data[0]_i_41 ,
    adc30_irq_en,
    \IP2Bus_Data[1]_i_58 ,
    adc31_irq_en,
    adc33_irq_en,
    adc30_cm_overvol_irq,
    adc30_cm_undervol_irq,
    \IP2Bus_Data[2]_i_7_1 ,
    \IP2Bus_Data[19]_i_60 ,
    adc33_irq_sync,
    \IP2Bus_Data[19]_i_36_0 ,
    \IP2Bus_Data[15]_i_31 ,
    \IP2Bus_Data[4]_i_19_0 ,
    \IP2Bus_Data[1]_i_57 ,
    \IP2Bus_Data[1]_i_57_0 ,
    \IP2Bus_Data[1]_i_57_1 ,
    \IP2Bus_Data[1]_i_57_2 ,
    \IP2Bus_Data[4]_i_20 ,
    \IP2Bus_Data[4]_i_20_0 ,
    \IP2Bus_Data[4]_i_20_1 ,
    \IP2Bus_Data[4]_i_20_2 ,
    adc33_cm_undervol_irq,
    adc33_cm_overvol_irq,
    adc32_irq_sync,
    \IP2Bus_Data[19]_i_36_1 ,
    adc31_irq_sync,
    adc31_cm_undervol_irq,
    adc31_cm_overvol_irq,
    adc0_dsa_update_reg_reg_0,
    \IP2Bus_Data[2]_i_81 ,
    \IP2Bus_Data[1]_i_106 ,
    \IP2Bus_Data[2]_i_31_2 ,
    \IP2Bus_Data[2]_i_31_3 ,
    \IP2Bus_Data[3]_i_80 ,
    adc32_cm_undervol_irq,
    adc32_cm_overvol_irq,
    \IP2Bus_Data[15]_i_2_1 ,
    \IP2Bus_Data[0]_i_6 ,
    \IP2Bus_Data[23]_i_52 ,
    \IP2Bus_Data[23]_i_52_0 ,
    \IP2Bus_Data[11]_i_3 ,
    axi_read_req_r_reg_11,
    s_axi_wdata,
    \IP2Bus_Data[11]_i_16 ,
    \IP2Bus_Data[0]_i_16 ,
    \IP2Bus_Data[0]_i_16_0 ,
    \IP2Bus_Data[0]_i_2 ,
    \IP2Bus_Data[0]_i_2_0 ,
    data27,
    \IP2Bus_Data[1]_i_12_1 ,
    axi_timeout_r,
    axi_RdAck,
    drp_RdAck_r,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aresetn,
    adc00_disable_cal_freeze_input_reg,
    axi_read_req_r_reg_12,
    \IP2Bus_Data[2]_i_122_1 ,
    axi_read_req_r_reg_13,
    \icount_out[12]_i_4_3 ,
    s_axi_wready_reg_i_4,
    \icount_out[12]_i_4_4 ,
    s_axi_wready_reg_i_3_0,
    s_axi_arready_reg_reg_0,
    s_axi_aclk,
    s_axi_rready,
    \s_axi_rdata_reg_reg[31]_0 ,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_awaddr,
    s_axi_araddr);
  output \FSM_onehot_state_reg[3] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[1] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output \FSM_onehot_state_reg[4] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output [31:0]D;
  output \bus2ip_addr_reg_reg[14]_0 ;
  output [10:0]\bus2ip_addr_reg_reg[12]_0 ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \IP2Bus_Data[23]_i_70 ;
  output \bus2ip_addr_reg_reg[16]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  output \bus2ip_addr_reg_reg[14]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_2 ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output \bus2ip_addr_reg_reg[11]_0 ;
  output \bus2ip_addr_reg_reg[16]_3 ;
  output [4:0]\bus2ip_addr_reg_reg[14]_3 ;
  output [3:0]\bus2ip_addr_reg_reg[16]_4 ;
  output \bus2ip_addr_reg_reg[3]_0 ;
  output \bus2ip_addr_reg_reg[9]_1 ;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output [0:0]master_reset_reg_0;
  output [0:0]master_reset_reg_1;
  output [0:0]\bus2ip_addr_reg_reg[17]_0 ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  output dac3_drp_we;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  output dac2_drp_we;
  output dac0_drp_req;
  output dac1_drp_req;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  output adc3_drp_we;
  output [1:0]\FSM_onehot_state_reg[0]_4 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  output [1:0]\FSM_onehot_state_reg[0]_5 ;
  output [1:0]\FSM_onehot_state_reg[0]_6 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  output adc0_drp_req;
  output adc2_drp_we;
  output adc1_drp_req;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output \FSM_onehot_state_reg[0]_10 ;
  output \FSM_onehot_state_reg[0]_11 ;
  output \FSM_onehot_state_reg[0]_12 ;
  output \FSM_onehot_state_reg[0]_13 ;
  output \FSM_onehot_state_reg[0]_14 ;
  output [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ;
  output adc3_reset;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output timeout;
  output \bus2ip_addr_reg_reg[13]_0 ;
  output axi_timeout_r20;
  output [0:0]SR;
  output [15:0]bank1_write;
  output [15:0]bank3_write;
  output [15:0]bank5_write;
  output [15:0]bank7_write;
  output [26:0]bank9_write;
  output [23:0]bank11_write;
  output [23:0]bank13_write;
  output [23:0]bank15_write;
  output [0:0]\bus2ip_addr_reg_reg[9]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[15]_1 ;
  output [1:0]bank0_write;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac3_reset;
  output dac2_reset;
  output dac1_reset;
  output dac0_reset;
  output adc0_dsa_update_reg;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac3_restart;
  output dac2_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output s_axi_bvalid;
  input [3:0]Q;
  input [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  input adc0_por_req;
  input const_req_adc0;
  input dummy_read_req_reg;
  input [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  input [3:0]dummy_read_req_reg_0;
  input \FSM_onehot_state_reg[1]_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input [15:0]\IP2Bus_Data[15]_i_2 ;
  input [12:0]\IP2Bus_Data[14]_i_3 ;
  input \IP2Bus_Data_reg[11] ;
  input \IP2Bus_Data_reg[8] ;
  input [23:0]\IP2Bus_Data[23]_i_2 ;
  input [2:0]\IP2Bus_Data[2]_i_10 ;
  input [23:0]\IP2Bus_Data[23]_i_9 ;
  input [31:0]\IP2Bus_Data[31]_i_6 ;
  input \dac0_ref_clk_freq_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_35 ;
  input [31:0]\IP2Bus_Data[31]_i_18 ;
  input [31:0]\IP2Bus_Data[31]_i_18_0 ;
  input [15:0]\IP2Bus_Data[15]_i_2_0 ;
  input [15:0]\IP2Bus_Data[15]_i_3 ;
  input [15:0]\IP2Bus_Data[15]_i_3_0 ;
  input \IP2Bus_Data[14]_i_5 ;
  input [23:0]\IP2Bus_Data_reg[23] ;
  input \adc3_sample_rate_reg[0] ;
  input \adc3_calibration_delay_i_reg[0] ;
  input [23:0]\IP2Bus_Data[23]_i_3 ;
  input \IP2Bus_Data[19]_i_2 ;
  input \IP2Bus_Data[18]_i_2 ;
  input [2:0]\IP2Bus_Data[2]_i_11 ;
  input [31:0]\IP2Bus_Data[31]_i_6_0 ;
  input [31:0]\IP2Bus_Data[31]_i_6_1 ;
  input [31:0]\IP2Bus_Data[31]_i_6_2 ;
  input \adc3_calibration_shift4_reg[0] ;
  input [23:0]\IP2Bus_Data[23]_i_34 ;
  input [2:0]\IP2Bus_Data[2]_i_104 ;
  input \adc3_calibration_timer_i_reg[0] ;
  input \adc3_multi_band_reg[0] ;
  input axi_read_req_r_reg;
  input adc3_cmn_irq_en_reg;
  input adc1_cmn_irq_en;
  input \IP2Bus_Data[19]_i_2_0 ;
  input \IP2Bus_Data_reg[18] ;
  input [31:0]\IP2Bus_Data[31]_i_8 ;
  input [31:0]\IP2Bus_Data[31]_i_8_0 ;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input [23:0]\IP2Bus_Data[23]_i_13 ;
  input [23:0]STATUS_COMMON;
  input [3:0]\IP2Bus_Data_reg[19] ;
  input [2:0]\IP2Bus_Data[2]_i_4 ;
  input \adc3_calibration_shift1_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_15 ;
  input [31:0]\IP2Bus_Data[31]_i_3 ;
  input [31:0]\IP2Bus_Data[31]_i_3_0 ;
  input [23:0]\IP2Bus_Data[23]_i_5 ;
  input [15:0]\IP2Bus_Data[15]_i_26 ;
  input \IP2Bus_Data[0]_i_23 ;
  input adc3_reset_reg;
  input [1:0]\IP2Bus_Data[1]_i_25 ;
  input [0:0]data21__2;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [15:0]\IP2Bus_Data[15]_i_7 ;
  input [15:0]\IP2Bus_Data_reg[15]_0 ;
  input [15:0]\IP2Bus_Data[15]_i_7_0 ;
  input \adc3_slice1_irq_en_reg[2] ;
  input [1:0]\IP2Bus_Data[15]_i_92 ;
  input [23:0]\IP2Bus_Data_reg[23]_0 ;
  input [31:0]\IP2Bus_Data[31]_i_3_1 ;
  input [31:0]\IP2Bus_Data[31]_i_3_2 ;
  input [2:0]\IP2Bus_Data[2]_i_125 ;
  input [15:0]\IP2Bus_Data[15]_i_27 ;
  input [3:0]\IP2Bus_Data[11]_i_8 ;
  input adc31_disable_tdd_obs_input_reg;
  input adc33_disable_tdd_obs_input_reg;
  input adc32_disable_tdd_obs_input_reg;
  input [2:0]\IP2Bus_Data[2]_i_64 ;
  input [22:0]\IP2Bus_Data[23]_i_5_0 ;
  input [15:0]\IP2Bus_Data[15]_i_29 ;
  input \IP2Bus_Data[10]_i_2 ;
  input [15:0]\IP2Bus_Data[15]_i_7_1 ;
  input [31:0]\IP2Bus_Data[31]_i_9 ;
  input [31:0]\IP2Bus_Data[31]_i_9_0 ;
  input [1:0]\IP2Bus_Data[1]_i_30 ;
  input [1:0]\IP2Bus_Data[1]_i_30_0 ;
  input [0:0]data21__0;
  input [2:0]\IP2Bus_Data[2]_i_132 ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [23:0]\IP2Bus_Data_reg[23]_1 ;
  input \adc3_cmn_en_reg[0] ;
  input [15:0]\IP2Bus_Data[15]_i_25 ;
  input [15:0]\IP2Bus_Data_reg[15]_1 ;
  input [2:0]\IP2Bus_Data[2]_i_56 ;
  input \IP2Bus_Data[0]_i_25 ;
  input [2:0]\IP2Bus_Data[2]_i_49 ;
  input \IP2Bus_Data[5]_i_5 ;
  input [7:0]irq_enables;
  input \IP2Bus_Data[5]_i_17 ;
  input \IP2Bus_Data[5]_i_17_0 ;
  input \adc3_start_stage_reg[0] ;
  input adc3_restart_reg;
  input \IP2Bus_Data[1]_i_35 ;
  input adc0_dsa_update_reg_reg;
  input \IP2Bus_Data[1]_i_4 ;
  input \IP2Bus_Data[4]_i_5 ;
  input \IP2Bus_Data[16]_i_35 ;
  input axi_read_req_r_reg_0;
  input \IP2Bus_Data[31]_i_4 ;
  input adc3_master_irq0;
  input \IP2Bus_Data[6]_i_5 ;
  input \IP2Bus_Data[3]_i_5 ;
  input \IP2Bus_Data[2]_i_5 ;
  input \IP2Bus_Data[25]_i_10 ;
  input \IP2Bus_Data[25]_i_10_0 ;
  input axi_read_req_r_reg_1;
  input axi_read_req_r_reg_2;
  input \IP2Bus_Data[0]_i_37 ;
  input \IP2Bus_Data[0]_i_146 ;
  input [2:0]\IP2Bus_Data[2]_i_10_0 ;
  input \adc3_sim_level_reg[0] ;
  input adc2_cmn_irq_en;
  input \IP2Bus_Data[3]_i_21 ;
  input \IP2Bus_Data[0]_i_94 ;
  input \adc3_clk_detect_reg[0] ;
  input [3:0]\IP2Bus_Data[3]_i_14 ;
  input [3:0]\IP2Bus_Data[3]_i_14_0 ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input [2:0]\IP2Bus_Data[2]_i_3 ;
  input adc00_irq_en;
  input [7:0]p_47_in;
  input \IP2Bus_Data[1]_i_16 ;
  input adc01_irq_en;
  input \IP2Bus_Data[2]_i_17 ;
  input [2:0]\IP2Bus_Data[2]_i_50 ;
  input \IP2Bus_Data[3]_i_4 ;
  input [15:0]\IP2Bus_Data[15]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_21_0 ;
  input [15:0]\IP2Bus_Data[15]_i_4 ;
  input [6:0]\IP2Bus_Data_reg[19]_0 ;
  input adc00_cm_overvol_irq;
  input adc00_cm_undervol_irq;
  input axi_read_req_r_reg_3;
  input \adc3_slice0_irq_en_reg[2] ;
  input [7:0]\IP2Bus_Data[7]_i_2 ;
  input adc0_cmn_irq_en;
  input dac31_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_24 ;
  input \IP2Bus_Data[1]_i_24_0 ;
  input dac33_irq_en;
  input dac3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_9 ;
  input [1:0]\IP2Bus_Data[1]_i_9 ;
  input \IP2Bus_Data[1]_i_9_0 ;
  input dac21_irq_en;
  input dac22_irq_en;
  input dac23_irq_en;
  input \IP2Bus_Data[3]_i_62 ;
  input dac2_cmn_irq_en;
  input [1:0]dac20_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_60 ;
  input \IP2Bus_Data[0]_i_22 ;
  input [1:0]\IP2Bus_Data[1]_i_31 ;
  input dac11_irq_en;
  input \IP2Bus_Data[1]_i_31_0 ;
  input \IP2Bus_Data[3]_i_71 ;
  input dac13_irq_en;
  input dac1_cmn_irq_en;
  input [1:0]\IP2Bus_Data[15]_i_66 ;
  input [1:0]dac10_irq_sync;
  input [7:0]p_52_in;
  input [7:0]\IP2Bus_Data[7]_i_39 ;
  input [1:0]\IP2Bus_Data[1]_i_12 ;
  input \IP2Bus_Data[2]_i_19 ;
  input dac02_irq_en;
  input \IP2Bus_Data[3]_i_21_0 ;
  input dac03_irq_en;
  input \IP2Bus_Data[0]_i_60 ;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_55 ;
  input dac0_cmn_irq_en;
  input dac0_powerup_state_irq;
  input \IP2Bus_Data[2]_i_122 ;
  input \IP2Bus_Data[0]_i_65 ;
  input \IP2Bus_Data[0]_i_113 ;
  input \IP2Bus_Data[0]_i_113_0 ;
  input \IP2Bus_Data[23]_i_50 ;
  input \IP2Bus_Data[25]_i_10_1 ;
  input \IP2Bus_Data_reg[0]_i_17 ;
  input \IP2Bus_Data_reg[0]_i_17_0 ;
  input [15:0]\IP2Bus_Data[15]_i_29_0 ;
  input \IP2Bus_Data[0]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_29_1 ;
  input \dac3_end_stage_reg[0] ;
  input \IP2Bus_Data[1]_i_15 ;
  input \IP2Bus_Data[0]_i_65_0 ;
  input \IP2Bus_Data[2]_i_122_0 ;
  input \IP2Bus_Data[0]_i_51 ;
  input adc0_powerup_state_irq;
  input dac30_irq_en;
  input \IP2Bus_Data[2]_i_60 ;
  input dac32_irq_en;
  input axi_read_req_r_reg_4;
  input \IP2Bus_Data[0]_i_105 ;
  input dac20_irq_en;
  input \IP2Bus_Data[0]_i_111 ;
  input axi_timeout_en_reg;
  input \IP2Bus_Data[2]_i_69 ;
  input dac12_irq_en;
  input \IP2Bus_Data[0]_i_118 ;
  input dac00_irq_en;
  input \IP2Bus_Data[1]_i_36 ;
  input dac01_irq_en;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[2]_i_33 ;
  input adc22_irq_en;
  input \IP2Bus_Data[2]_i_33_0 ;
  input \IP2Bus_Data[1]_i_53 ;
  input adc21_irq_en;
  input \IP2Bus_Data[0]_i_15 ;
  input adc20_irq_en;
  input \IP2Bus_Data[3]_i_12 ;
  input adc23_irq_en;
  input \IP2Bus_Data[3]_i_12_0 ;
  input \IP2Bus_Data[15]_i_3_1 ;
  input [6:0]\IP2Bus_Data[19]_i_34 ;
  input [6:0]\IP2Bus_Data[19]_i_9 ;
  input [1:0]adc23_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_34_0 ;
  input \IP2Bus_Data[14]_i_21 ;
  input [15:0]\IP2Bus_Data[15]_i_13 ;
  input \adc3_slice3_irq_en_reg[2] ;
  input \IP2Bus_Data[0]_i_7 ;
  input adc10_irq_en;
  input \IP2Bus_Data[1]_i_20 ;
  input adc11_irq_en;
  input \IP2Bus_Data[2]_i_11_0 ;
  input adc12_irq_en;
  input \IP2Bus_Data[2]_i_11_1 ;
  input \IP2Bus_Data[3]_i_29 ;
  input adc13_irq_en;
  input \IP2Bus_Data[3]_i_29_0 ;
  input [1:0]adc10_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_8 ;
  input adc10_cm_overvol_irq;
  input \IP2Bus_Data[2]_i_11_2 ;
  input \IP2Bus_Data[3]_i_7 ;
  input \adc3_slice2_irq_en_reg[2] ;
  input axi_read_req_r_reg_5;
  input [15:0]\IP2Bus_Data[15]_i_11 ;
  input [6:0]\IP2Bus_Data[19]_i_28 ;
  input [1:0]dac33_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_94 ;
  input [1:0]dac22_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_61 ;
  input \IP2Bus_Data[29]_i_17 ;
  input \IP2Bus_Data[30]_i_27 ;
  input \IP2Bus_Data[16]_i_34 ;
  input [1:0]\IP2Bus_Data[1]_i_53_0 ;
  input \adc3_calibration_shift0_reg[0] ;
  input [2:0]data24__4;
  input adc22_disable_tdd_obs_input;
  input adc22_tdd_obs_reg;
  input adc22_disable_tdd_mode_input;
  input [1:0]\IP2Bus_Data[1]_i_53_1 ;
  input [1:0]\IP2Bus_Data[1]_i_53_2 ;
  input [1:0]\IP2Bus_Data[1]_i_53_3 ;
  input [2:0]data22__5;
  input adc30_disable_tdd_obs_input_reg;
  input [2:0]data21__5;
  input \adc3_fifo_disable_reg[0] ;
  input adc12_disable_tdd_mode_input;
  input [2:0]data21__4;
  input [2:0]data22__4;
  input [1:0]\IP2Bus_Data[1]_i_20_0 ;
  input [15:0]\IP2Bus_Data[15]_i_4_0 ;
  input [7:0]CONTROL_ADC0;
  input [5:0]data23__3;
  input [0:0]data22__3;
  input [1:0]\IP2Bus_Data[1]_i_17 ;
  input [1:0]\IP2Bus_Data[1]_i_25_0 ;
  input [0:0]data22__2;
  input [0:0]dac3_fifo_disable;
  input [1:0]\IP2Bus_Data[1]_i_28 ;
  input [0:0]data22__1;
  input [1:0]\IP2Bus_Data[1]_i_65 ;
  input [0:0]dac2_fifo_disable;
  input [0:0]data21__1;
  input [0:0]data22__0;
  input [1:0]\IP2Bus_Data[1]_i_12_0 ;
  input [1:0]\IP2Bus_Data[1]_i_35_0 ;
  input [0:0]data21;
  input [0:0]dac0_fifo_disable;
  input axi_read_req_r_reg_6;
  input [2:0]adc21_irq_sync;
  input adc23_cm_overvol_irq;
  input adc21_cm_overvol_irq;
  input adc21_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_34_1 ;
  input adc23_cm_undervol_irq;
  input [2:0]adc22_irq_sync;
  input adc11_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_28_0 ;
  input [2:0]adc11_irq_sync;
  input adc11_cm_overvol_irq;
  input [4:0]\IP2Bus_Data[19]_i_28_1 ;
  input [1:0]adc12_irq_sync;
  input \IP2Bus_Data[14]_i_20 ;
  input \IP2Bus_Data[15]_i_37 ;
  input adc12_cm_overvol_irq;
  input \IP2Bus_Data[18]_i_28 ;
  input \IP2Bus_Data[2]_i_14 ;
  input \IP2Bus_Data[3]_i_18 ;
  input [6:0]\IP2Bus_Data[19]_i_15 ;
  input [1:0]adc01_irq_sync;
  input \IP2Bus_Data[14]_i_8 ;
  input \IP2Bus_Data[15]_i_4_1 ;
  input adc02_cm_undervol_irq;
  input [6:0]\IP2Bus_Data[19]_i_40 ;
  input axi_read_req_r_reg_7;
  input adc01_cm_undervol_irq;
  input [1:0]dac30_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_56 ;
  input [1:0]dac31_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_27_0 ;
  input \IP2Bus_Data[14]_i_65 ;
  input [0:0]dac21_irq_sync;
  input \IP2Bus_Data[14]_i_58 ;
  input \IP2Bus_Data[15]_i_66_0 ;
  input [1:0]\IP2Bus_Data[15]_i_29_2 ;
  input \IP2Bus_Data[4]_i_19 ;
  input axi_read_req_r_reg_8;
  input [1:0]dac01_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_25_0 ;
  input [2:0]\IP2Bus_Data[2]_i_86 ;
  input [1:0]\IP2Bus_Data[1]_i_97 ;
  input [2:0]\IP2Bus_Data[2]_i_37 ;
  input [2:0]data24__3;
  input [1:0]\IP2Bus_Data[1]_i_51 ;
  input [1:0]\IP2Bus_Data[1]_i_17_0 ;
  input [2:0]\IP2Bus_Data[2]_i_43 ;
  input [1:0]\IP2Bus_Data[1]_i_17_1 ;
  input [0:0]p_1_out;
  input [2:0]data28;
  input axi_read_req_r_reg_9;
  input adc13_cm_undervol_irq;
  input adc03_cm_undervol_irq;
  input adc03_cm_overvol_irq;
  input [2:0]adc03_irq_sync;
  input \IP2Bus_Data[15]_i_57 ;
  input [1:0]dac23_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_98 ;
  input [1:0]\IP2Bus_Data[15]_i_105 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_54 ;
  input [1:0]dac03_irq_sync;
  input [1:0]\IP2Bus_Data[1]_i_51_0 ;
  input [1:0]\IP2Bus_Data[1]_i_51_1 ;
  input [1:0]\IP2Bus_Data[1]_i_51_2 ;
  input adc12_tdd_obs_reg;
  input adc12_disable_tdd_obs_input;
  input [1:0]data25;
  input [1:0]data26;
  input [0:0]\IP2Bus_Data[1]_i_17_2 ;
  input [2:0]CONTROL_ADC1;
  input \IP2Bus_Data[2]_i_126 ;
  input [1:0]dac12_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_105_0 ;
  input [2:0]\IP2Bus_Data[2]_i_10_1 ;
  input [2:0]\IP2Bus_Data[2]_i_10_2 ;
  input [2:0]\IP2Bus_Data[2]_i_10_3 ;
  input \IP2Bus_Data[0]_i_27 ;
  input [2:0]\IP2Bus_Data[2]_i_40 ;
  input [2:0]\IP2Bus_Data[2]_i_40_0 ;
  input [2:0]\IP2Bus_Data[2]_i_40_1 ;
  input adc22_cm_undervol_irq;
  input adc22_cm_overvol_irq;
  input adc12_cm_undervol_irq;
  input [1:0]\IP2Bus_Data[15]_i_57_0 ;
  input [1:0]dac32_irq_sync;
  input [1:0]dac02_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_54_0 ;
  input [2:0]\IP2Bus_Data[2]_i_15_0 ;
  input \adc3_calibration_shift2_reg[0] ;
  input \adc3_calibration_shift3_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_15_1 ;
  input [3:0]status;
  input [3:0]\IP2Bus_Data[3]_i_31 ;
  input \IP2Bus_Data[0]_i_51_0 ;
  input \IP2Bus_Data[1]_i_16_0 ;
  input \IP2Bus_Data[2]_i_17_0 ;
  input \IP2Bus_Data[3]_i_48 ;
  input [3:0]\IP2Bus_Data[3]_i_24 ;
  input [3:0]\IP2Bus_Data[3]_i_24_0 ;
  input [3:0]\IP2Bus_Data[3]_i_62_0 ;
  input [3:0]\IP2Bus_Data[3]_i_62_1 ;
  input \IP2Bus_Data[0]_i_111_0 ;
  input [3:0]\IP2Bus_Data[3]_i_27 ;
  input \IP2Bus_Data[0]_i_22_0 ;
  input [3:0]\IP2Bus_Data[3]_i_21_1 ;
  input \IP2Bus_Data[2]_i_5_0 ;
  input \IP2Bus_Data[3]_i_21_2 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input [2:0]adc00_irq_sync;
  input [0:0]dac1_fifo_disable;
  input [1:0]\IP2Bus_Data[1]_i_61 ;
  input [1:0]\IP2Bus_Data[1]_i_61_0 ;
  input [0:0]data24__2;
  input [0:0]data23__2;
  input [0:0]data24__1;
  input [0:0]data23__1;
  input [1:0]\IP2Bus_Data[1]_i_65_0 ;
  input [1:0]\IP2Bus_Data[1]_i_65_1 ;
  input [1:0]\IP2Bus_Data[1]_i_67 ;
  input [1:0]\IP2Bus_Data[1]_i_67_0 ;
  input [0:0]data24__0;
  input [0:0]data23__0;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]data24;
  input [1:0]\IP2Bus_Data[1]_i_35_1 ;
  input [1:0]\IP2Bus_Data[1]_i_35_2 ;
  input \IP2Bus_Data[0]_i_105_0 ;
  input \IP2Bus_Data[0]_i_118_0 ;
  input \IP2Bus_Data[0]_i_118_1 ;
  input adc00_cal_freeze_reg;
  input \IP2Bus_Data[3]_i_17 ;
  input [0:0]data21__3;
  input dac10_irq_en;
  input \IP2Bus_Data[25]_i_22 ;
  input axi_read_req_r_reg_10;
  input [1:0]\FSM_onehot_state_reg[1]_1 ;
  input dac3_drp_gnt;
  input [1:0]\FSM_onehot_state_reg[1]_2 ;
  input dac2_drp_gnt;
  input \FSM_onehot_state_reg[4]_0 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input dac1_drp_gnt;
  input access_type_reg;
  input user_drp_drdy;
  input \FSM_onehot_state_reg[4]_2 ;
  input access_type_reg_0;
  input \icount_out[12]_i_4 ;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_1;
  input \icount_out[12]_i_4_0 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input adc3_drp_gnt;
  input \FSM_onehot_state_reg[4]_4 ;
  input access_type_reg_2;
  input \icount_out[12]_i_4_1 ;
  input [1:0]\FSM_onehot_state_reg[1]_4 ;
  input adc2_drp_gnt;
  input \FSM_onehot_state_reg[4]_5 ;
  input adc0_drp_gnt;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[4]_6 ;
  input adc1_drp_gnt;
  input access_type_reg_3;
  input s_axi_wready_reg_i_3;
  input \FSM_onehot_state_reg[4]_7 ;
  input access_type_reg_4;
  input \icount_out[12]_i_4_2 ;
  input access_type_reg_5;
  input access_type_reg_6;
  input \FSM_onehot_state_reg[4]_8 ;
  input \FSM_onehot_state_reg[4]_9 ;
  input \FSM_onehot_state_reg[4]_10 ;
  input \FSM_onehot_state_reg[4]_11 ;
  input \FSM_onehot_state_reg[4]_12 ;
  input [31:0]\IP2Bus_Data[31]_i_23 ;
  input [31:0]\IP2Bus_Data[31]_i_23_0 ;
  input [23:0]\IP2Bus_Data[23]_i_24 ;
  input [6:0]\IP2Bus_Data[19]_i_36 ;
  input [2:0]adc30_irq_sync;
  input [2:0]\IP2Bus_Data[2]_i_31 ;
  input [2:0]\IP2Bus_Data[2]_i_31_0 ;
  input [2:0]\IP2Bus_Data[2]_i_31_1 ;
  input adc3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[11]_i_21 ;
  input [3:0]\IP2Bus_Data[3]_i_32 ;
  input [3:0]\IP2Bus_Data[3]_i_32_0 ;
  input [2:0]\IP2Bus_Data[2]_i_28 ;
  input \IP2Bus_Data[0]_i_13 ;
  input \IP2Bus_Data[0]_i_13_0 ;
  input \IP2Bus_Data[3]_i_10 ;
  input \IP2Bus_Data[2]_i_7 ;
  input adc32_irq_en;
  input \IP2Bus_Data[2]_i_7_0 ;
  input \IP2Bus_Data[0]_i_41 ;
  input adc30_irq_en;
  input \IP2Bus_Data[1]_i_58 ;
  input adc31_irq_en;
  input adc33_irq_en;
  input adc30_cm_overvol_irq;
  input adc30_cm_undervol_irq;
  input \IP2Bus_Data[2]_i_7_1 ;
  input [6:0]\IP2Bus_Data[19]_i_60 ;
  input [2:0]adc33_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_36_0 ;
  input [15:0]\IP2Bus_Data[15]_i_31 ;
  input \IP2Bus_Data[4]_i_19_0 ;
  input [1:0]\IP2Bus_Data[1]_i_57 ;
  input [1:0]\IP2Bus_Data[1]_i_57_0 ;
  input [1:0]\IP2Bus_Data[1]_i_57_1 ;
  input [1:0]\IP2Bus_Data[1]_i_57_2 ;
  input [2:0]\IP2Bus_Data[4]_i_20 ;
  input [2:0]\IP2Bus_Data[4]_i_20_0 ;
  input [2:0]\IP2Bus_Data[4]_i_20_1 ;
  input [2:0]\IP2Bus_Data[4]_i_20_2 ;
  input adc33_cm_undervol_irq;
  input adc33_cm_overvol_irq;
  input [2:0]adc32_irq_sync;
  input [6:0]\IP2Bus_Data[19]_i_36_1 ;
  input [2:0]adc31_irq_sync;
  input adc31_cm_undervol_irq;
  input adc31_cm_overvol_irq;
  input adc0_dsa_update_reg_reg_0;
  input [2:0]\IP2Bus_Data[2]_i_81 ;
  input [1:0]\IP2Bus_Data[1]_i_106 ;
  input [2:0]\IP2Bus_Data[2]_i_31_2 ;
  input [2:0]\IP2Bus_Data[2]_i_31_3 ;
  input \IP2Bus_Data[3]_i_80 ;
  input adc32_cm_undervol_irq;
  input adc32_cm_overvol_irq;
  input \IP2Bus_Data[15]_i_2_1 ;
  input \IP2Bus_Data[0]_i_6 ;
  input \IP2Bus_Data[23]_i_52 ;
  input \IP2Bus_Data[23]_i_52_0 ;
  input [3:0]\IP2Bus_Data[11]_i_3 ;
  input axi_read_req_r_reg_11;
  input [0:0]s_axi_wdata;
  input [3:0]\IP2Bus_Data[11]_i_16 ;
  input \IP2Bus_Data[0]_i_16 ;
  input \IP2Bus_Data[0]_i_16_0 ;
  input \IP2Bus_Data[0]_i_2 ;
  input \IP2Bus_Data[0]_i_2_0 ;
  input [2:0]data27;
  input \IP2Bus_Data[1]_i_12_1 ;
  input axi_timeout_r;
  input axi_RdAck;
  input drp_RdAck_r;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input adc00_disable_cal_freeze_input_reg;
  input axi_read_req_r_reg_12;
  input \IP2Bus_Data[2]_i_122_1 ;
  input axi_read_req_r_reg_13;
  input \icount_out[12]_i_4_3 ;
  input s_axi_wready_reg_i_4;
  input \icount_out[12]_i_4_4 ;
  input s_axi_wready_reg_i_3_0;
  input s_axi_arready_reg_reg_0;
  input s_axi_aclk;
  input s_axi_rready;
  input [31:0]\s_axi_rdata_reg_reg[31]_0 ;
  input s_axi_bready;
  input s_axi_wvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;

  wire [17:13]Bus2IP_Addr;
  wire [7:0]CONTROL_ADC0;
  wire [2:0]CONTROL_ADC1;
  wire [31:0]D;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4 ;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[0]_10 ;
  wire \FSM_onehot_state_reg[0]_11 ;
  wire \FSM_onehot_state_reg[0]_12 ;
  wire \FSM_onehot_state_reg[0]_13 ;
  wire \FSM_onehot_state_reg[0]_14 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire [1:0]\FSM_onehot_state_reg[0]_4 ;
  wire [1:0]\FSM_onehot_state_reg[0]_5 ;
  wire [1:0]\FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire [1:0]\FSM_onehot_state_reg[1]_1 ;
  wire [1:0]\FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire [1:0]\FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_10 ;
  wire \FSM_onehot_state_reg[4]_11 ;
  wire \FSM_onehot_state_reg[4]_12 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire \FSM_onehot_state_reg[4]_6 ;
  wire \FSM_onehot_state_reg[4]_7 ;
  wire \FSM_onehot_state_reg[4]_8 ;
  wire \FSM_onehot_state_reg[4]_9 ;
  wire \FSM_sequential_access_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_6_n_0 ;
  wire [1:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ;
  wire [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ;
  wire [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  wire \IP2Bus_Data[0]_i_105 ;
  wire \IP2Bus_Data[0]_i_105_0 ;
  wire \IP2Bus_Data[0]_i_111 ;
  wire \IP2Bus_Data[0]_i_111_0 ;
  wire \IP2Bus_Data[0]_i_113 ;
  wire \IP2Bus_Data[0]_i_113_0 ;
  wire \IP2Bus_Data[0]_i_118 ;
  wire \IP2Bus_Data[0]_i_118_0 ;
  wire \IP2Bus_Data[0]_i_118_1 ;
  wire \IP2Bus_Data[0]_i_13 ;
  wire \IP2Bus_Data[0]_i_13_0 ;
  wire \IP2Bus_Data[0]_i_146 ;
  wire \IP2Bus_Data[0]_i_15 ;
  wire \IP2Bus_Data[0]_i_16 ;
  wire \IP2Bus_Data[0]_i_16_0 ;
  wire \IP2Bus_Data[0]_i_2 ;
  wire \IP2Bus_Data[0]_i_21 ;
  wire \IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_23 ;
  wire \IP2Bus_Data[0]_i_25 ;
  wire \IP2Bus_Data[0]_i_27 ;
  wire \IP2Bus_Data[0]_i_2_0 ;
  wire \IP2Bus_Data[0]_i_37 ;
  wire \IP2Bus_Data[0]_i_41 ;
  wire \IP2Bus_Data[0]_i_51 ;
  wire \IP2Bus_Data[0]_i_51_0 ;
  wire \IP2Bus_Data[0]_i_6 ;
  wire \IP2Bus_Data[0]_i_60 ;
  wire \IP2Bus_Data[0]_i_63_n_0 ;
  wire \IP2Bus_Data[0]_i_65 ;
  wire \IP2Bus_Data[0]_i_65_0 ;
  wire \IP2Bus_Data[0]_i_67_n_0 ;
  wire \IP2Bus_Data[0]_i_7 ;
  wire \IP2Bus_Data[0]_i_94 ;
  wire \IP2Bus_Data[10]_i_2 ;
  wire [3:0]\IP2Bus_Data[11]_i_16 ;
  wire \IP2Bus_Data[11]_i_20_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_21 ;
  wire [3:0]\IP2Bus_Data[11]_i_3 ;
  wire \IP2Bus_Data[11]_i_33_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire [3:0]\IP2Bus_Data[11]_i_8 ;
  wire [3:0]\IP2Bus_Data[11]_i_9 ;
  wire \IP2Bus_Data[13]_i_55_n_0 ;
  wire \IP2Bus_Data[13]_i_78_n_0 ;
  wire \IP2Bus_Data[14]_i_20 ;
  wire \IP2Bus_Data[14]_i_21 ;
  wire \IP2Bus_Data[14]_i_23_n_0 ;
  wire \IP2Bus_Data[14]_i_27_n_0 ;
  wire [12:0]\IP2Bus_Data[14]_i_3 ;
  wire \IP2Bus_Data[14]_i_5 ;
  wire \IP2Bus_Data[14]_i_58 ;
  wire \IP2Bus_Data[14]_i_65 ;
  wire \IP2Bus_Data[14]_i_8 ;
  wire [1:0]\IP2Bus_Data[15]_i_105 ;
  wire [1:0]\IP2Bus_Data[15]_i_105_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_11 ;
  wire \IP2Bus_Data[15]_i_12_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_13 ;
  wire [15:0]\IP2Bus_Data[15]_i_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_21 ;
  wire [15:0]\IP2Bus_Data[15]_i_21_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_25 ;
  wire [1:0]\IP2Bus_Data[15]_i_25_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_27 ;
  wire [1:0]\IP2Bus_Data[15]_i_27_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_29 ;
  wire [15:0]\IP2Bus_Data[15]_i_29_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_29_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_29_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_0 ;
  wire \IP2Bus_Data[15]_i_2_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_3 ;
  wire [15:0]\IP2Bus_Data[15]_i_31 ;
  wire \IP2Bus_Data[15]_i_37 ;
  wire [15:0]\IP2Bus_Data[15]_i_3_0 ;
  wire \IP2Bus_Data[15]_i_3_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_4 ;
  wire [15:0]\IP2Bus_Data[15]_i_4_0 ;
  wire \IP2Bus_Data[15]_i_4_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_54 ;
  wire [1:0]\IP2Bus_Data[15]_i_54_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_55 ;
  wire [1:0]\IP2Bus_Data[15]_i_56 ;
  wire \IP2Bus_Data[15]_i_57 ;
  wire [1:0]\IP2Bus_Data[15]_i_57_0 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_60 ;
  wire [1:0]\IP2Bus_Data[15]_i_61 ;
  wire [1:0]\IP2Bus_Data[15]_i_66 ;
  wire \IP2Bus_Data[15]_i_66_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_7 ;
  wire [15:0]\IP2Bus_Data[15]_i_7_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_7_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_92 ;
  wire [1:0]\IP2Bus_Data[15]_i_94 ;
  wire [1:0]\IP2Bus_Data[15]_i_98 ;
  wire \IP2Bus_Data[16]_i_34 ;
  wire \IP2Bus_Data[16]_i_35 ;
  wire \IP2Bus_Data[18]_i_2 ;
  wire \IP2Bus_Data[18]_i_28 ;
  wire \IP2Bus_Data[19]_i_12_n_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_15 ;
  wire \IP2Bus_Data[19]_i_2 ;
  wire [6:0]\IP2Bus_Data[19]_i_28 ;
  wire [6:0]\IP2Bus_Data[19]_i_28_0 ;
  wire [4:0]\IP2Bus_Data[19]_i_28_1 ;
  wire \IP2Bus_Data[19]_i_2_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_34 ;
  wire [6:0]\IP2Bus_Data[19]_i_34_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_34_1 ;
  wire [6:0]\IP2Bus_Data[19]_i_36 ;
  wire [6:0]\IP2Bus_Data[19]_i_36_0 ;
  wire [6:0]\IP2Bus_Data[19]_i_36_1 ;
  wire [6:0]\IP2Bus_Data[19]_i_40 ;
  wire [6:0]\IP2Bus_Data[19]_i_60 ;
  wire [6:0]\IP2Bus_Data[19]_i_8 ;
  wire [6:0]\IP2Bus_Data[19]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_106 ;
  wire [1:0]\IP2Bus_Data[1]_i_12 ;
  wire [1:0]\IP2Bus_Data[1]_i_12_0 ;
  wire \IP2Bus_Data[1]_i_12_1 ;
  wire \IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_16 ;
  wire \IP2Bus_Data[1]_i_16_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_17 ;
  wire [1:0]\IP2Bus_Data[1]_i_17_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_17_1 ;
  wire [0:0]\IP2Bus_Data[1]_i_17_2 ;
  wire \IP2Bus_Data[1]_i_20 ;
  wire [1:0]\IP2Bus_Data[1]_i_20_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_24 ;
  wire \IP2Bus_Data[1]_i_24_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_25 ;
  wire [1:0]\IP2Bus_Data[1]_i_25_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_28 ;
  wire [1:0]\IP2Bus_Data[1]_i_30 ;
  wire [1:0]\IP2Bus_Data[1]_i_30_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_31 ;
  wire \IP2Bus_Data[1]_i_31_0 ;
  wire \IP2Bus_Data[1]_i_35 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_35_2 ;
  wire \IP2Bus_Data[1]_i_36 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_4 ;
  wire [1:0]\IP2Bus_Data[1]_i_51 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_51_2 ;
  wire \IP2Bus_Data[1]_i_53 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_53_3 ;
  wire [1:0]\IP2Bus_Data[1]_i_57 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_57_2 ;
  wire \IP2Bus_Data[1]_i_58 ;
  wire [1:0]\IP2Bus_Data[1]_i_61 ;
  wire [1:0]\IP2Bus_Data[1]_i_61_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_65 ;
  wire [1:0]\IP2Bus_Data[1]_i_65_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_65_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_67 ;
  wire [1:0]\IP2Bus_Data[1]_i_67_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_97 ;
  wire \IP2Bus_Data[1]_i_9_0 ;
  wire \IP2Bus_Data[21]_i_13_n_0 ;
  wire [23:0]\IP2Bus_Data[23]_i_13 ;
  wire [23:0]\IP2Bus_Data[23]_i_2 ;
  wire [23:0]\IP2Bus_Data[23]_i_24 ;
  wire [23:0]\IP2Bus_Data[23]_i_3 ;
  wire [23:0]\IP2Bus_Data[23]_i_34 ;
  wire [23:0]\IP2Bus_Data[23]_i_5 ;
  wire \IP2Bus_Data[23]_i_50 ;
  wire \IP2Bus_Data[23]_i_52 ;
  wire \IP2Bus_Data[23]_i_52_0 ;
  wire [22:0]\IP2Bus_Data[23]_i_5_0 ;
  wire \IP2Bus_Data[23]_i_70 ;
  wire [23:0]\IP2Bus_Data[23]_i_9 ;
  wire \IP2Bus_Data[24]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_10 ;
  wire \IP2Bus_Data[25]_i_10_0 ;
  wire \IP2Bus_Data[25]_i_10_1 ;
  wire \IP2Bus_Data[25]_i_17_n_0 ;
  wire \IP2Bus_Data[25]_i_22 ;
  wire \IP2Bus_Data[26]_i_7_n_0 ;
  wire \IP2Bus_Data[29]_i_17 ;
  wire \IP2Bus_Data[29]_i_29_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_10 ;
  wire [2:0]\IP2Bus_Data[2]_i_104 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_10_3 ;
  wire [2:0]\IP2Bus_Data[2]_i_11 ;
  wire \IP2Bus_Data[2]_i_11_0 ;
  wire \IP2Bus_Data[2]_i_11_1 ;
  wire \IP2Bus_Data[2]_i_11_2 ;
  wire \IP2Bus_Data[2]_i_122 ;
  wire \IP2Bus_Data[2]_i_122_0 ;
  wire \IP2Bus_Data[2]_i_122_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_125 ;
  wire \IP2Bus_Data[2]_i_126 ;
  wire [2:0]\IP2Bus_Data[2]_i_132 ;
  wire \IP2Bus_Data[2]_i_14 ;
  wire [2:0]\IP2Bus_Data[2]_i_15 ;
  wire [2:0]\IP2Bus_Data[2]_i_15_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_15_1 ;
  wire \IP2Bus_Data[2]_i_17 ;
  wire \IP2Bus_Data[2]_i_17_0 ;
  wire \IP2Bus_Data[2]_i_19 ;
  wire [2:0]\IP2Bus_Data[2]_i_28 ;
  wire [2:0]\IP2Bus_Data[2]_i_3 ;
  wire [2:0]\IP2Bus_Data[2]_i_31 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_31_3 ;
  wire \IP2Bus_Data[2]_i_33 ;
  wire \IP2Bus_Data[2]_i_33_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_35 ;
  wire [2:0]\IP2Bus_Data[2]_i_37 ;
  wire [2:0]\IP2Bus_Data[2]_i_4 ;
  wire [2:0]\IP2Bus_Data[2]_i_40 ;
  wire [2:0]\IP2Bus_Data[2]_i_40_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_40_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_43 ;
  wire [2:0]\IP2Bus_Data[2]_i_49 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire [2:0]\IP2Bus_Data[2]_i_50 ;
  wire \IP2Bus_Data[2]_i_52_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_56 ;
  wire \IP2Bus_Data[2]_i_5_0 ;
  wire \IP2Bus_Data[2]_i_60 ;
  wire [2:0]\IP2Bus_Data[2]_i_64 ;
  wire \IP2Bus_Data[2]_i_69 ;
  wire \IP2Bus_Data[2]_i_7 ;
  wire \IP2Bus_Data[2]_i_7_0 ;
  wire \IP2Bus_Data[2]_i_7_1 ;
  wire [2:0]\IP2Bus_Data[2]_i_81 ;
  wire [2:0]\IP2Bus_Data[2]_i_86 ;
  wire \IP2Bus_Data[30]_i_19_n_0 ;
  wire \IP2Bus_Data[30]_i_27 ;
  wire \IP2Bus_Data[31]_i_13_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_18 ;
  wire [31:0]\IP2Bus_Data[31]_i_18_0 ;
  wire \IP2Bus_Data[31]_i_22_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_23 ;
  wire [31:0]\IP2Bus_Data[31]_i_23_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_2 ;
  wire \IP2Bus_Data[31]_i_4 ;
  wire \IP2Bus_Data[31]_i_44_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_6 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_6_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_8 ;
  wire [31:0]\IP2Bus_Data[31]_i_8_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_9 ;
  wire [31:0]\IP2Bus_Data[31]_i_9_0 ;
  wire \IP2Bus_Data[3]_i_10 ;
  wire \IP2Bus_Data[3]_i_12 ;
  wire \IP2Bus_Data[3]_i_12_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_14 ;
  wire [3:0]\IP2Bus_Data[3]_i_14_0 ;
  wire \IP2Bus_Data[3]_i_17 ;
  wire \IP2Bus_Data[3]_i_18 ;
  wire \IP2Bus_Data[3]_i_21 ;
  wire \IP2Bus_Data[3]_i_21_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_21_1 ;
  wire \IP2Bus_Data[3]_i_21_2 ;
  wire [3:0]\IP2Bus_Data[3]_i_24 ;
  wire [3:0]\IP2Bus_Data[3]_i_24_0 ;
  wire \IP2Bus_Data[3]_i_25_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_27 ;
  wire \IP2Bus_Data[3]_i_29 ;
  wire \IP2Bus_Data[3]_i_29_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_31 ;
  wire [3:0]\IP2Bus_Data[3]_i_32 ;
  wire [3:0]\IP2Bus_Data[3]_i_32_0 ;
  wire \IP2Bus_Data[3]_i_4 ;
  wire \IP2Bus_Data[3]_i_48 ;
  wire \IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_62 ;
  wire [3:0]\IP2Bus_Data[3]_i_62_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_62_1 ;
  wire \IP2Bus_Data[3]_i_7 ;
  wire \IP2Bus_Data[3]_i_71 ;
  wire \IP2Bus_Data[3]_i_80 ;
  wire \IP2Bus_Data[4]_i_19 ;
  wire \IP2Bus_Data[4]_i_19_0 ;
  wire [2:0]\IP2Bus_Data[4]_i_20 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_0 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_1 ;
  wire [2:0]\IP2Bus_Data[4]_i_20_2 ;
  wire \IP2Bus_Data[4]_i_5 ;
  wire \IP2Bus_Data[5]_i_16_n_0 ;
  wire \IP2Bus_Data[5]_i_17 ;
  wire \IP2Bus_Data[5]_i_17_0 ;
  wire \IP2Bus_Data[5]_i_5 ;
  wire \IP2Bus_Data[6]_i_5 ;
  wire [7:0]\IP2Bus_Data[7]_i_2 ;
  wire [7:0]\IP2Bus_Data[7]_i_39 ;
  wire \IP2Bus_Data_reg[0]_i_17 ;
  wire \IP2Bus_Data_reg[0]_i_17_0 ;
  wire \IP2Bus_Data_reg[11] ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire [15:0]\IP2Bus_Data_reg[15]_0 ;
  wire [15:0]\IP2Bus_Data_reg[15]_1 ;
  wire \IP2Bus_Data_reg[18] ;
  wire [3:0]\IP2Bus_Data_reg[19] ;
  wire [6:0]\IP2Bus_Data_reg[19]_0 ;
  wire [23:0]\IP2Bus_Data_reg[23] ;
  wire [23:0]\IP2Bus_Data_reg[23]_0 ;
  wire [23:0]\IP2Bus_Data_reg[23]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire \IP2Bus_Data_reg[8] ;
  wire I_DECODER_n_133;
  wire I_DECODER_n_302;
  wire I_DECODER_n_303;
  wire I_DECODER_n_304;
  wire I_DECODER_n_305;
  wire I_DECODER_n_306;
  wire I_DECODER_n_307;
  wire I_DECODER_n_308;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [23:0]STATUS_COMMON;
  wire [2:0]access_cs;
  wire [2:0]access_ns;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire access_type_reg_5;
  wire access_type_reg_6;
  wire adc00_cal_freeze_reg;
  wire adc00_cm_overvol_irq;
  wire adc00_cm_undervol_irq;
  wire adc00_disable_cal_freeze_input_reg;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc01_cm_undervol_irq;
  wire adc01_irq_en;
  wire [1:0]adc01_irq_sync;
  wire adc02_cm_undervol_irq;
  wire adc02_irq_en;
  wire adc03_cm_overvol_irq;
  wire adc03_cm_undervol_irq;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc0_cmn_irq_en;
  wire adc0_drp_gnt;
  wire adc0_drp_req;
  wire adc0_dsa_update_reg;
  wire adc0_dsa_update_reg_reg;
  wire adc0_dsa_update_reg_reg_0;
  wire adc0_por_req;
  wire adc0_powerup_state_irq;
  wire adc0_reset;
  wire adc0_restart;
  wire adc10_cm_overvol_irq;
  wire adc10_irq_en;
  wire [1:0]adc10_irq_sync;
  wire adc11_cm_overvol_irq;
  wire adc11_cm_undervol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc12_cm_overvol_irq;
  wire adc12_cm_undervol_irq;
  wire adc12_disable_tdd_mode_input;
  wire adc12_disable_tdd_obs_input;
  wire adc12_irq_en;
  wire [1:0]adc12_irq_sync;
  wire adc12_tdd_obs_reg;
  wire adc13_cm_undervol_irq;
  wire adc13_irq_en;
  wire adc1_cmn_irq_en;
  wire adc1_drp_gnt;
  wire adc1_drp_req;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire adc21_cm_overvol_irq;
  wire adc21_cm_undervol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc22_cm_overvol_irq;
  wire adc22_cm_undervol_irq;
  wire adc22_disable_tdd_mode_input;
  wire adc22_disable_tdd_obs_input;
  wire adc22_irq_en;
  wire [2:0]adc22_irq_sync;
  wire adc22_tdd_obs_reg;
  wire adc23_cm_overvol_irq;
  wire adc23_cm_undervol_irq;
  wire adc23_irq_en;
  wire [1:0]adc23_irq_sync;
  wire adc2_cmn_irq_en;
  wire adc2_drp_gnt;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire adc30_cm_overvol_irq;
  wire adc30_cm_undervol_irq;
  wire adc30_disable_tdd_obs_input_reg;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc31_cm_overvol_irq;
  wire adc31_cm_undervol_irq;
  wire adc31_disable_tdd_obs_input_reg;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc32_cm_overvol_irq;
  wire adc32_cm_undervol_irq;
  wire adc32_disable_tdd_obs_input_reg;
  wire adc32_irq_en;
  wire [2:0]adc32_irq_sync;
  wire adc33_cm_overvol_irq;
  wire adc33_cm_undervol_irq;
  wire adc33_disable_tdd_obs_input_reg;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire \adc3_calibration_delay_i_reg[0] ;
  wire \adc3_calibration_shift0_reg[0] ;
  wire \adc3_calibration_shift1_reg[0] ;
  wire \adc3_calibration_shift2_reg[0] ;
  wire \adc3_calibration_shift3_reg[0] ;
  wire \adc3_calibration_shift4_reg[0] ;
  wire \adc3_calibration_timer_i_reg[0] ;
  wire \adc3_clk_detect_reg[0] ;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire adc3_drp_gnt;
  wire adc3_drp_we;
  wire \adc3_fifo_disable_reg[0] ;
  wire adc3_master_irq0;
  wire \adc3_multi_band_reg[0] ;
  wire adc3_reset;
  wire adc3_reset_reg;
  wire adc3_restart;
  wire adc3_restart_reg;
  wire \adc3_sample_rate_reg[0] ;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire axi_RdAck;
  wire axi_RdAck_r_reg;
  wire axi_avalid;
  wire axi_avalid_reg;
  wire axi_read_req_r_i_2__0_n_0;
  wire axi_read_req_r_i_2__6_n_0;
  wire axi_read_req_r_i_2__7_n_0;
  wire axi_read_req_r_i_2__8_n_0;
  wire axi_read_req_r_i_2_n_0;
  wire axi_read_req_r_i_3__0_n_0;
  wire axi_read_req_r_i_3_n_0;
  wire axi_read_req_r_i_4_n_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_10;
  wire axi_read_req_r_reg_11;
  wire axi_read_req_r_reg_12;
  wire axi_read_req_r_reg_13;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_read_req_r_reg_7;
  wire axi_read_req_r_reg_8;
  wire axi_read_req_r_reg_9;
  wire axi_timeout_en_reg;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [1:0]bank0_write;
  wire [23:0]bank11_write;
  wire [23:0]bank13_write;
  wire [23:0]bank15_write;
  wire [15:0]bank1_write;
  wire [15:0]bank3_write;
  wire [15:0]bank5_write;
  wire [15:0]bank7_write;
  wire [26:0]bank9_write;
  wire [17:2]bus2ip_addr_i;
  wire \bus2ip_addr_reg[17]_i_2_n_0 ;
  wire \bus2ip_addr_reg_reg[11]_0 ;
  wire [10:0]\bus2ip_addr_reg_reg[12]_0 ;
  wire \bus2ip_addr_reg_reg[13]_0 ;
  wire \bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire \bus2ip_addr_reg_reg[14]_2 ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_3 ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[15]_1 ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire \bus2ip_addr_reg_reg[16]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_2 ;
  wire \bus2ip_addr_reg_reg[16]_3 ;
  wire [3:0]\bus2ip_addr_reg_reg[16]_4 ;
  wire [0:0]\bus2ip_addr_reg_reg[17]_0 ;
  wire \bus2ip_addr_reg_reg[3]_0 ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire \bus2ip_addr_reg_reg[9]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[9]_2 ;
  wire bus2ip_rnw_i;
  wire bus2ip_rnw_reg_reg_n_0;
  wire const_req_adc0;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire dac00_irq_en;
  wire [1:0]dac00_irq_sync;
  wire dac01_irq_en;
  wire [1:0]dac01_irq_sync;
  wire dac02_irq_en;
  wire [1:0]dac02_irq_sync;
  wire dac03_irq_en;
  wire [1:0]dac03_irq_sync;
  wire dac0_cmn_irq_en;
  wire dac0_drp_req;
  wire [0:0]dac0_fifo_disable;
  wire dac0_irq_en_i_3_n_0;
  wire dac0_powerup_state_irq;
  wire \dac0_ref_clk_freq_reg[0] ;
  wire dac0_reset;
  wire dac0_restart;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire dac1_drp_gnt;
  wire dac1_drp_req;
  wire [0:0]dac1_fifo_disable;
  wire dac1_reset;
  wire dac1_restart;
  wire dac20_irq_en;
  wire [1:0]dac20_irq_sync;
  wire dac21_irq_en;
  wire [0:0]dac21_irq_sync;
  wire dac22_irq_en;
  wire [1:0]dac22_irq_sync;
  wire dac23_irq_en;
  wire [1:0]dac23_irq_sync;
  wire dac2_cmn_irq_en;
  wire dac2_drp_gnt;
  wire dac2_drp_we;
  wire [0:0]dac2_fifo_disable;
  wire dac2_reset;
  wire dac2_restart;
  wire dac30_irq_en;
  wire [1:0]dac30_irq_sync;
  wire dac31_irq_en;
  wire [1:0]dac31_irq_sync;
  wire dac32_irq_en;
  wire [1:0]dac32_irq_sync;
  wire dac33_irq_en;
  wire [1:0]dac33_irq_sync;
  wire dac3_cmn_irq_en;
  wire dac3_drp_gnt;
  wire dac3_drp_we;
  wire \dac3_end_stage_reg[0] ;
  wire [0:0]dac3_fifo_disable;
  wire dac3_reset;
  wire dac3_restart;
  wire [0:0]data21;
  wire [0:0]data21__0;
  wire [0:0]data21__1;
  wire [0:0]data21__2;
  wire [0:0]data21__3;
  wire [2:0]data21__4;
  wire [2:0]data21__5;
  wire [0:0]data22;
  wire [0:0]data22__0;
  wire [0:0]data22__1;
  wire [0:0]data22__2;
  wire [0:0]data22__3;
  wire [2:0]data22__4;
  wire [2:0]data22__5;
  wire [0:0]data23;
  wire [0:0]data23__0;
  wire [0:0]data23__1;
  wire [0:0]data23__2;
  wire [5:0]data23__3;
  wire [0:0]data24;
  wire [0:0]data24__0;
  wire [0:0]data24__1;
  wire [0:0]data24__2;
  wire [2:0]data24__3;
  wire [2:0]data24__4;
  wire [1:0]data25;
  wire [1:0]data26;
  wire [2:0]data27;
  wire [2:0]data28;
  wire drp_RdAck_r;
  wire dummy_read_req_reg;
  wire [3:0]dummy_read_req_reg_0;
  wire \icount_out[12]_i_4 ;
  wire \icount_out[12]_i_4_0 ;
  wire \icount_out[12]_i_4_1 ;
  wire \icount_out[12]_i_4_2 ;
  wire \icount_out[12]_i_4_3 ;
  wire \icount_out[12]_i_4_4 ;
  wire [7:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [0:0]master_reset_reg_0;
  wire [0:0]master_reset_reg_1;
  wire [0:0]p_1_out;
  wire [7:0]p_47_in;
  wire [7:0]p_52_in;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arready_i;
  wire s_axi_arready_reg_i_2_n_0;
  wire s_axi_arready_reg_reg_0;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_reg_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire [31:0]s_axi_rdata_i1_in;
  wire [31:0]\s_axi_rdata_reg_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_reg_i_1_n_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_reg_i_3;
  wire s_axi_wready_reg_i_3_0;
  wire s_axi_wready_reg_i_4;
  wire s_axi_wvalid;
  wire [3:0]status;
  wire timeout;
  wire timeout_i;
  wire user_drp_drdy;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_counter_f \DATA_PHASE_WDT.I_DPTO_COUNTER 
       (.\FSM_sequential_access_cs_reg[0] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_4 ),
        .\FSM_sequential_access_cs_reg[0]_0 (timeout),
        .\FSM_sequential_access_cs_reg[1] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .\FSM_sequential_access_cs_reg[2] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ),
        .Q(Bus2IP_Addr),
        .axi_RdAck(axi_RdAck),
        .\bus2ip_addr_reg_reg[15] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .counter_en_reg(counter_en_reg),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .drp_RdAck_r(drp_RdAck_r),
        .icount_out0_carry_0(I_DECODER_n_303),
        .\icount_out_reg[11]_0 (access_cs),
        .\icount_out_reg[11]_1 (I_DECODER_n_302),
        .\icount_out_reg[12]_0 (I_DECODER_n_304),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wvalid(s_axi_wvalid),
        .timeout_i(timeout_i));
  FDRE \DATA_PHASE_WDT.data_timeout_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timeout_i),
        .Q(timeout),
        .R(s_axi_arready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[4]_i_1__6 
       (.I0(timeout),
        .I1(s_axi_aresetn),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \FSM_sequential_access_cs[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .O(access_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT5 #(
    .INIT(32'h55550010)) 
    \FSM_sequential_access_cs[1]_i_1 
       (.I0(access_cs[1]),
        .I1(access_cs[2]),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid),
        .I4(access_cs[0]),
        .O(\FSM_sequential_access_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_access_cs[2]_i_2 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(access_cs[2]),
        .O(access_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT5 #(
    .INIT(32'h00ACF00C)) 
    \FSM_sequential_access_cs[2]_i_3 
       (.I0(s_axi_wvalid),
        .I1(s_axi_rready),
        .I2(access_cs[0]),
        .I3(access_cs[2]),
        .I4(access_cs[1]),
        .O(\FSM_sequential_access_cs[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_access_cs[2]_i_5 
       (.I0(access_cs[1]),
        .I1(s_axi_bready),
        .I2(access_cs[2]),
        .O(\FSM_sequential_access_cs[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DDD1)) 
    \FSM_sequential_access_cs[2]_i_6 
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(drp_RdAck_r),
        .I3(axi_RdAck),
        .I4(access_cs[1]),
        .O(\FSM_sequential_access_cs[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_306),
        .D(access_ns[0]),
        .Q(access_cs[0]),
        .R(s_axi_arready_reg_reg_0));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_306),
        .D(\FSM_sequential_access_cs[1]_i_1_n_0 ),
        .Q(access_cs[1]),
        .R(s_axi_arready_reg_reg_0));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_306),
        .D(access_ns[2]),
        .Q(access_cs[2]),
        .R(s_axi_arready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \IP2Bus_Data[0]_i_63 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[0]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \IP2Bus_Data[0]_i_67 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[0]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT5 #(
    .INIT(32'hFDF5F5F7)) 
    \IP2Bus_Data[11]_i_20 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT5 #(
    .INIT(32'hFBFFFFEF)) 
    \IP2Bus_Data[11]_i_33 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[11]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \IP2Bus_Data[13]_i_55 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[13]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \IP2Bus_Data[13]_i_78 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[13]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[14]_i_23 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[14]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \IP2Bus_Data[14]_i_27 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[14]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \IP2Bus_Data[15]_i_12 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAE)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \IP2Bus_Data[19]_i_12 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[13]),
        .I3(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT5 #(
    .INIT(32'h000A0100)) 
    \IP2Bus_Data[21]_i_13 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[21]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT5 #(
    .INIT(32'hFFFFAFBF)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \IP2Bus_Data[25]_i_17 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[16]),
        .I2(Bus2IP_Addr[14]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[25]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT5 #(
    .INIT(32'hFFFEABAF)) 
    \IP2Bus_Data[26]_i_7 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[29]_i_29 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[29]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[2]_i_52 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[2]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \IP2Bus_Data[30]_i_19 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[30]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT5 #(
    .INIT(32'h5555555B)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\bus2ip_addr_reg_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'hFFFBFFF5)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT5 #(
    .INIT(32'hFDF5FFFF)) 
    \IP2Bus_Data[31]_i_22 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[31]_i_44 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[31]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[3]_i_25 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[17]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[3]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \IP2Bus_Data[5]_i_16 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[5]_i_16_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_address_decoder I_DECODER
       (.CONTROL_ADC0(CONTROL_ADC0),
        .CONTROL_ADC1(CONTROL_ADC1),
        .D(D),
        .\DATA_PHASE_WDT.data_timeout_reg (I_DECODER_n_305),
        .E(E),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_10 (\FSM_onehot_state_reg[0]_10 ),
        .\FSM_onehot_state_reg[0]_11 (\FSM_onehot_state_reg[0]_11 ),
        .\FSM_onehot_state_reg[0]_12 (\FSM_onehot_state_reg[0]_12 ),
        .\FSM_onehot_state_reg[0]_13 (\FSM_onehot_state_reg[0]_13 ),
        .\FSM_onehot_state_reg[0]_14 (\FSM_onehot_state_reg[0]_14 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_10 (\FSM_onehot_state_reg[4]_10 ),
        .\FSM_onehot_state_reg[4]_11 (\FSM_onehot_state_reg[4]_11 ),
        .\FSM_onehot_state_reg[4]_12 (\FSM_onehot_state_reg[4]_12 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_5 (\FSM_onehot_state_reg[4]_5 ),
        .\FSM_onehot_state_reg[4]_6 (\FSM_onehot_state_reg[4]_6 ),
        .\FSM_onehot_state_reg[4]_7 (\FSM_onehot_state_reg[4]_7 ),
        .\FSM_onehot_state_reg[4]_8 (\FSM_onehot_state_reg[4]_8 ),
        .\FSM_onehot_state_reg[4]_9 (\FSM_onehot_state_reg[4]_9 ),
        .\FSM_sequential_access_cs_reg[0] (I_DECODER_n_306),
        .\FSM_sequential_access_cs_reg[0]_0 (I_DECODER_n_307),
        .\FSM_sequential_access_cs_reg[0]_1 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_2 (\FSM_sequential_access_cs[2]_i_3_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_3 (\FSM_sequential_access_cs[2]_i_5_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_4 (\FSM_sequential_access_cs[2]_i_6_n_0 ),
        .\FSM_sequential_access_cs_reg[1] (I_DECODER_n_133),
        .\FSM_sequential_access_cs_reg[1]_0 (I_DECODER_n_302),
        .\FSM_sequential_access_cs_reg[2] (I_DECODER_n_304),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_10 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_11 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_12 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_13 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_15 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_14 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_9 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 (I_DECODER_n_303),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 (bus2ip_rnw_reg_reg_n_0),
        .\IP2Bus_Data[0]_i_105_0 (\IP2Bus_Data[0]_i_105 ),
        .\IP2Bus_Data[0]_i_105_1 (\IP2Bus_Data[0]_i_105_0 ),
        .\IP2Bus_Data[0]_i_111_0 (\IP2Bus_Data[0]_i_111 ),
        .\IP2Bus_Data[0]_i_111_1 (\IP2Bus_Data[0]_i_111_0 ),
        .\IP2Bus_Data[0]_i_113_0 (\IP2Bus_Data[0]_i_113 ),
        .\IP2Bus_Data[0]_i_113_1 (\IP2Bus_Data[0]_i_113_0 ),
        .\IP2Bus_Data[0]_i_118_0 (\IP2Bus_Data[0]_i_118 ),
        .\IP2Bus_Data[0]_i_118_1 (\IP2Bus_Data[0]_i_118_0 ),
        .\IP2Bus_Data[0]_i_118_2 (\IP2Bus_Data[0]_i_118_1 ),
        .\IP2Bus_Data[0]_i_13_0 (\IP2Bus_Data[0]_i_13 ),
        .\IP2Bus_Data[0]_i_13_1 (\IP2Bus_Data[0]_i_13_0 ),
        .\IP2Bus_Data[0]_i_146_0 (\IP2Bus_Data[0]_i_146 ),
        .\IP2Bus_Data[0]_i_15_0 (\IP2Bus_Data[0]_i_15 ),
        .\IP2Bus_Data[0]_i_16_0 (\IP2Bus_Data[0]_i_16 ),
        .\IP2Bus_Data[0]_i_16_1 (\IP2Bus_Data[0]_i_16_0 ),
        .\IP2Bus_Data[0]_i_21_0 (\IP2Bus_Data[13]_i_78_n_0 ),
        .\IP2Bus_Data[0]_i_21_1 (\IP2Bus_Data[0]_i_21 ),
        .\IP2Bus_Data[0]_i_22_0 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_22_1 (\IP2Bus_Data[0]_i_22_0 ),
        .\IP2Bus_Data[0]_i_23_0 (\IP2Bus_Data[0]_i_23 ),
        .\IP2Bus_Data[0]_i_25_0 (\IP2Bus_Data[0]_i_25 ),
        .\IP2Bus_Data[0]_i_27_0 (\IP2Bus_Data[0]_i_27 ),
        .\IP2Bus_Data[0]_i_2_0 (\IP2Bus_Data[0]_i_2 ),
        .\IP2Bus_Data[0]_i_2_1 (\IP2Bus_Data[0]_i_2_0 ),
        .\IP2Bus_Data[0]_i_37_0 (\IP2Bus_Data[0]_i_37 ),
        .\IP2Bus_Data[0]_i_41_0 (\IP2Bus_Data[0]_i_41 ),
        .\IP2Bus_Data[0]_i_51_0 (\IP2Bus_Data[0]_i_51 ),
        .\IP2Bus_Data[0]_i_51_1 (\IP2Bus_Data[0]_i_51_0 ),
        .\IP2Bus_Data[0]_i_60_0 (\IP2Bus_Data[0]_i_60 ),
        .\IP2Bus_Data[0]_i_65_0 (\IP2Bus_Data[0]_i_65 ),
        .\IP2Bus_Data[0]_i_65_1 (\IP2Bus_Data[0]_i_65_0 ),
        .\IP2Bus_Data[0]_i_6_0 (\IP2Bus_Data[0]_i_67_n_0 ),
        .\IP2Bus_Data[0]_i_6_1 (\IP2Bus_Data[0]_i_63_n_0 ),
        .\IP2Bus_Data[0]_i_6_2 (\IP2Bus_Data[0]_i_6 ),
        .\IP2Bus_Data[0]_i_7_0 (\IP2Bus_Data[0]_i_7 ),
        .\IP2Bus_Data[0]_i_94_0 (\IP2Bus_Data[0]_i_94 ),
        .\IP2Bus_Data[10]_i_2_0 (\IP2Bus_Data[10]_i_2 ),
        .\IP2Bus_Data[11]_i_16_0 (\IP2Bus_Data[11]_i_16 ),
        .\IP2Bus_Data[11]_i_21_0 (\IP2Bus_Data[11]_i_21 ),
        .\IP2Bus_Data[11]_i_3_0 (\IP2Bus_Data[11]_i_3 ),
        .\IP2Bus_Data[11]_i_4_0 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[11]_i_8_0 (\IP2Bus_Data[11]_i_8 ),
        .\IP2Bus_Data[11]_i_9_0 (\IP2Bus_Data[11]_i_9 ),
        .\IP2Bus_Data[13]_i_20_0 (\IP2Bus_Data[11]_i_33_n_0 ),
        .\IP2Bus_Data[14]_i_20_0 (\IP2Bus_Data[14]_i_20 ),
        .\IP2Bus_Data[14]_i_21_0 (\IP2Bus_Data[14]_i_21 ),
        .\IP2Bus_Data[14]_i_3_0 (\IP2Bus_Data[14]_i_3 ),
        .\IP2Bus_Data[14]_i_58_0 (\IP2Bus_Data[14]_i_58 ),
        .\IP2Bus_Data[14]_i_5_0 (\IP2Bus_Data[14]_i_5 ),
        .\IP2Bus_Data[14]_i_65_0 (\IP2Bus_Data[14]_i_65 ),
        .\IP2Bus_Data[14]_i_8_0 (\IP2Bus_Data[14]_i_8 ),
        .\IP2Bus_Data[15]_i_105_0 (\IP2Bus_Data[29]_i_29_n_0 ),
        .\IP2Bus_Data[15]_i_105_1 (\IP2Bus_Data[15]_i_105 ),
        .\IP2Bus_Data[15]_i_105_2 (\IP2Bus_Data[15]_i_105_0 ),
        .\IP2Bus_Data[15]_i_11_0 (\IP2Bus_Data[15]_i_11 ),
        .\IP2Bus_Data[15]_i_13_0 (\IP2Bus_Data[15]_i_13 ),
        .\IP2Bus_Data[15]_i_21_0 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_21_1 (\IP2Bus_Data[15]_i_21_0 ),
        .\IP2Bus_Data[15]_i_25_0 (\IP2Bus_Data[15]_i_25 ),
        .\IP2Bus_Data[15]_i_25_1 (\IP2Bus_Data[15]_i_25_0 ),
        .\IP2Bus_Data[15]_i_26_0 (\IP2Bus_Data[15]_i_26 ),
        .\IP2Bus_Data[15]_i_26_1 (\IP2Bus_Data[15]_i_26_0 ),
        .\IP2Bus_Data[15]_i_27_0 (\IP2Bus_Data[15]_i_27 ),
        .\IP2Bus_Data[15]_i_27_1 (\IP2Bus_Data[15]_i_27_0 ),
        .\IP2Bus_Data[15]_i_29_0 (\IP2Bus_Data[15]_i_29 ),
        .\IP2Bus_Data[15]_i_29_1 (\IP2Bus_Data[13]_i_55_n_0 ),
        .\IP2Bus_Data[15]_i_29_2 (\IP2Bus_Data[15]_i_29_0 ),
        .\IP2Bus_Data[15]_i_29_3 (\IP2Bus_Data[15]_i_29_1 ),
        .\IP2Bus_Data[15]_i_29_4 (\IP2Bus_Data[15]_i_29_2 ),
        .\IP2Bus_Data[15]_i_2_0 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_2_1 (\IP2Bus_Data[15]_i_2_0 ),
        .\IP2Bus_Data[15]_i_2_2 (\IP2Bus_Data[15]_i_2_1 ),
        .\IP2Bus_Data[15]_i_31_0 (\IP2Bus_Data[15]_i_31 ),
        .\IP2Bus_Data[15]_i_37_0 (\IP2Bus_Data[15]_i_37 ),
        .\IP2Bus_Data[15]_i_3_0 (\IP2Bus_Data[15]_i_3 ),
        .\IP2Bus_Data[15]_i_3_1 (\IP2Bus_Data[15]_i_3_0 ),
        .\IP2Bus_Data[15]_i_3_2 (\IP2Bus_Data[15]_i_3_1 ),
        .\IP2Bus_Data[15]_i_4_0 (\IP2Bus_Data[15]_i_4 ),
        .\IP2Bus_Data[15]_i_4_1 (\IP2Bus_Data[15]_i_4_0 ),
        .\IP2Bus_Data[15]_i_4_2 (\IP2Bus_Data[15]_i_4_1 ),
        .\IP2Bus_Data[15]_i_54_0 (\IP2Bus_Data[15]_i_54 ),
        .\IP2Bus_Data[15]_i_54_1 (\IP2Bus_Data[15]_i_54_0 ),
        .\IP2Bus_Data[15]_i_55_0 (\IP2Bus_Data[15]_i_55 ),
        .\IP2Bus_Data[15]_i_56_0 (\IP2Bus_Data[15]_i_56 ),
        .\IP2Bus_Data[15]_i_57_0 (\IP2Bus_Data[15]_i_57 ),
        .\IP2Bus_Data[15]_i_57_1 (\IP2Bus_Data[15]_i_57_0 ),
        .\IP2Bus_Data[15]_i_60_0 (\IP2Bus_Data[15]_i_60 ),
        .\IP2Bus_Data[15]_i_61_0 (\IP2Bus_Data[15]_i_61 ),
        .\IP2Bus_Data[15]_i_66_0 (\IP2Bus_Data[15]_i_66 ),
        .\IP2Bus_Data[15]_i_66_1 (\IP2Bus_Data[15]_i_66_0 ),
        .\IP2Bus_Data[15]_i_7_0 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[15]_i_7_1 (\IP2Bus_Data[15]_i_7_0 ),
        .\IP2Bus_Data[15]_i_7_2 (\IP2Bus_Data[15]_i_7_1 ),
        .\IP2Bus_Data[15]_i_92_0 (\IP2Bus_Data[15]_i_92 ),
        .\IP2Bus_Data[15]_i_94_0 (\IP2Bus_Data[15]_i_94 ),
        .\IP2Bus_Data[15]_i_98_0 (\IP2Bus_Data[15]_i_98 ),
        .\IP2Bus_Data[16]_i_34_0 (\IP2Bus_Data[16]_i_34 ),
        .\IP2Bus_Data[16]_i_35_0 (\IP2Bus_Data[16]_i_35 ),
        .\IP2Bus_Data[18]_i_28_0 (\IP2Bus_Data[18]_i_28 ),
        .\IP2Bus_Data[18]_i_2_0 (\IP2Bus_Data[18]_i_2 ),
        .\IP2Bus_Data[19]_i_15_0 (\IP2Bus_Data[19]_i_15 ),
        .\IP2Bus_Data[19]_i_28_0 (\IP2Bus_Data[19]_i_28 ),
        .\IP2Bus_Data[19]_i_28_1 (\IP2Bus_Data[19]_i_28_0 ),
        .\IP2Bus_Data[19]_i_28_2 (\IP2Bus_Data[19]_i_28_1 ),
        .\IP2Bus_Data[19]_i_2_0 (\IP2Bus_Data[19]_i_2 ),
        .\IP2Bus_Data[19]_i_2_1 (\IP2Bus_Data[19]_i_2_0 ),
        .\IP2Bus_Data[19]_i_34_0 (\IP2Bus_Data[19]_i_34 ),
        .\IP2Bus_Data[19]_i_34_1 (\IP2Bus_Data[19]_i_34_0 ),
        .\IP2Bus_Data[19]_i_34_2 (\IP2Bus_Data[19]_i_34_1 ),
        .\IP2Bus_Data[19]_i_36_0 (\IP2Bus_Data[19]_i_36 ),
        .\IP2Bus_Data[19]_i_36_1 (\IP2Bus_Data[19]_i_36_0 ),
        .\IP2Bus_Data[19]_i_36_2 (\IP2Bus_Data[19]_i_36_1 ),
        .\IP2Bus_Data[19]_i_40_0 (\IP2Bus_Data[19]_i_40 ),
        .\IP2Bus_Data[19]_i_60_0 (\IP2Bus_Data[19]_i_60 ),
        .\IP2Bus_Data[19]_i_8_0 (\IP2Bus_Data[19]_i_8 ),
        .\IP2Bus_Data[19]_i_9_0 (\IP2Bus_Data[19]_i_9 ),
        .\IP2Bus_Data[1]_i_106_0 (\IP2Bus_Data[1]_i_106 ),
        .\IP2Bus_Data[1]_i_12_0 (\IP2Bus_Data[1]_i_12 ),
        .\IP2Bus_Data[1]_i_12_1 (\IP2Bus_Data[1]_i_12_0 ),
        .\IP2Bus_Data[1]_i_12_2 (\IP2Bus_Data[1]_i_12_1 ),
        .\IP2Bus_Data[1]_i_15_0 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_16_0 (\IP2Bus_Data[1]_i_16 ),
        .\IP2Bus_Data[1]_i_16_1 (\IP2Bus_Data[1]_i_16_0 ),
        .\IP2Bus_Data[1]_i_17_0 (\IP2Bus_Data[1]_i_17 ),
        .\IP2Bus_Data[1]_i_17_1 (\IP2Bus_Data[1]_i_17_0 ),
        .\IP2Bus_Data[1]_i_17_2 (\IP2Bus_Data[1]_i_17_1 ),
        .\IP2Bus_Data[1]_i_17_3 (\IP2Bus_Data[1]_i_17_2 ),
        .\IP2Bus_Data[1]_i_20_0 (\IP2Bus_Data[1]_i_20 ),
        .\IP2Bus_Data[1]_i_20_1 (\IP2Bus_Data[1]_i_20_0 ),
        .\IP2Bus_Data[1]_i_24_0 (\IP2Bus_Data[1]_i_24 ),
        .\IP2Bus_Data[1]_i_24_1 (\IP2Bus_Data[1]_i_24_0 ),
        .\IP2Bus_Data[1]_i_25_0 (\IP2Bus_Data[1]_i_25 ),
        .\IP2Bus_Data[1]_i_25_1 (\IP2Bus_Data[1]_i_25_0 ),
        .\IP2Bus_Data[1]_i_28_0 (\IP2Bus_Data[1]_i_28 ),
        .\IP2Bus_Data[1]_i_30_0 (\IP2Bus_Data[1]_i_30 ),
        .\IP2Bus_Data[1]_i_30_1 (\IP2Bus_Data[1]_i_30_0 ),
        .\IP2Bus_Data[1]_i_31_0 (\IP2Bus_Data[1]_i_31 ),
        .\IP2Bus_Data[1]_i_31_1 (\IP2Bus_Data[1]_i_31_0 ),
        .\IP2Bus_Data[1]_i_35_0 (\IP2Bus_Data[1]_i_35 ),
        .\IP2Bus_Data[1]_i_35_1 (\IP2Bus_Data[1]_i_35_0 ),
        .\IP2Bus_Data[1]_i_35_2 (\IP2Bus_Data[1]_i_35_1 ),
        .\IP2Bus_Data[1]_i_35_3 (\IP2Bus_Data[1]_i_35_2 ),
        .\IP2Bus_Data[1]_i_36_0 (\IP2Bus_Data[1]_i_36 ),
        .\IP2Bus_Data[1]_i_4_0 (\IP2Bus_Data[1]_i_4 ),
        .\IP2Bus_Data[1]_i_51_0 (\IP2Bus_Data[1]_i_51 ),
        .\IP2Bus_Data[1]_i_51_1 (\IP2Bus_Data[1]_i_51_0 ),
        .\IP2Bus_Data[1]_i_51_2 (\IP2Bus_Data[1]_i_51_1 ),
        .\IP2Bus_Data[1]_i_51_3 (\IP2Bus_Data[1]_i_51_2 ),
        .\IP2Bus_Data[1]_i_53_0 (\IP2Bus_Data[1]_i_53 ),
        .\IP2Bus_Data[1]_i_53_1 (\IP2Bus_Data[1]_i_53_0 ),
        .\IP2Bus_Data[1]_i_53_2 (\IP2Bus_Data[1]_i_53_1 ),
        .\IP2Bus_Data[1]_i_53_3 (\IP2Bus_Data[1]_i_53_2 ),
        .\IP2Bus_Data[1]_i_53_4 (\IP2Bus_Data[1]_i_53_3 ),
        .\IP2Bus_Data[1]_i_57_0 (\IP2Bus_Data[1]_i_57 ),
        .\IP2Bus_Data[1]_i_57_1 (\IP2Bus_Data[1]_i_57_0 ),
        .\IP2Bus_Data[1]_i_57_2 (\IP2Bus_Data[1]_i_57_1 ),
        .\IP2Bus_Data[1]_i_57_3 (\IP2Bus_Data[1]_i_57_2 ),
        .\IP2Bus_Data[1]_i_58_0 (\IP2Bus_Data[1]_i_58 ),
        .\IP2Bus_Data[1]_i_61_0 (\IP2Bus_Data[1]_i_61 ),
        .\IP2Bus_Data[1]_i_61_1 (\IP2Bus_Data[1]_i_61_0 ),
        .\IP2Bus_Data[1]_i_65_0 (\IP2Bus_Data[1]_i_65 ),
        .\IP2Bus_Data[1]_i_65_1 (\IP2Bus_Data[1]_i_65_0 ),
        .\IP2Bus_Data[1]_i_65_2 (\IP2Bus_Data[1]_i_65_1 ),
        .\IP2Bus_Data[1]_i_67_0 (\IP2Bus_Data[1]_i_67 ),
        .\IP2Bus_Data[1]_i_67_1 (\IP2Bus_Data[1]_i_67_0 ),
        .\IP2Bus_Data[1]_i_97_0 (\IP2Bus_Data[1]_i_97 ),
        .\IP2Bus_Data[1]_i_9_0 (\IP2Bus_Data[1]_i_9 ),
        .\IP2Bus_Data[1]_i_9_1 (\IP2Bus_Data[1]_i_9_0 ),
        .\IP2Bus_Data[23]_i_13_0 (\IP2Bus_Data[23]_i_13 ),
        .\IP2Bus_Data[23]_i_24_0 (\IP2Bus_Data[23]_i_24 ),
        .\IP2Bus_Data[23]_i_2_0 (\IP2Bus_Data[23]_i_2 ),
        .\IP2Bus_Data[23]_i_34_0 (\IP2Bus_Data[23]_i_34 ),
        .\IP2Bus_Data[23]_i_3_0 (\IP2Bus_Data[23]_i_3 ),
        .\IP2Bus_Data[23]_i_50_0 (\IP2Bus_Data[23]_i_50 ),
        .\IP2Bus_Data[23]_i_52_0 (\IP2Bus_Data[23]_i_52 ),
        .\IP2Bus_Data[23]_i_52_1 (\IP2Bus_Data[23]_i_52_0 ),
        .\IP2Bus_Data[23]_i_5_0 (\IP2Bus_Data[23]_i_5 ),
        .\IP2Bus_Data[23]_i_5_1 (\IP2Bus_Data[23]_i_5_0 ),
        .\IP2Bus_Data[23]_i_70_0 (\IP2Bus_Data[23]_i_70 ),
        .\IP2Bus_Data[23]_i_9_0 (\IP2Bus_Data[23]_i_9 ),
        .\IP2Bus_Data[25]_i_10_0 (\IP2Bus_Data[25]_i_10 ),
        .\IP2Bus_Data[25]_i_10_1 (\IP2Bus_Data[25]_i_10_0 ),
        .\IP2Bus_Data[25]_i_10_2 (\IP2Bus_Data[25]_i_10_1 ),
        .\IP2Bus_Data[25]_i_22_0 (\IP2Bus_Data[25]_i_22 ),
        .\IP2Bus_Data[26]_i_3_0 (\IP2Bus_Data[30]_i_19_n_0 ),
        .\IP2Bus_Data[29]_i_17_0 (\IP2Bus_Data[29]_i_17 ),
        .\IP2Bus_Data[2]_i_104_0 (\IP2Bus_Data[2]_i_104 ),
        .\IP2Bus_Data[2]_i_10_0 (\IP2Bus_Data[2]_i_10 ),
        .\IP2Bus_Data[2]_i_10_1 (\IP2Bus_Data[2]_i_10_0 ),
        .\IP2Bus_Data[2]_i_10_2 (\IP2Bus_Data[2]_i_10_1 ),
        .\IP2Bus_Data[2]_i_10_3 (\IP2Bus_Data[2]_i_10_2 ),
        .\IP2Bus_Data[2]_i_10_4 (\IP2Bus_Data[2]_i_10_3 ),
        .\IP2Bus_Data[2]_i_11_0 (\IP2Bus_Data[2]_i_11 ),
        .\IP2Bus_Data[2]_i_11_1 (\IP2Bus_Data[2]_i_11_0 ),
        .\IP2Bus_Data[2]_i_11_2 (\IP2Bus_Data[2]_i_11_1 ),
        .\IP2Bus_Data[2]_i_11_3 (\IP2Bus_Data[2]_i_11_2 ),
        .\IP2Bus_Data[2]_i_122_0 (\IP2Bus_Data[2]_i_122 ),
        .\IP2Bus_Data[2]_i_122_1 (\IP2Bus_Data[2]_i_122_0 ),
        .\IP2Bus_Data[2]_i_122_2 (\IP2Bus_Data[2]_i_122_1 ),
        .\IP2Bus_Data[2]_i_125_0 (\IP2Bus_Data[2]_i_125 ),
        .\IP2Bus_Data[2]_i_126_0 (\IP2Bus_Data[2]_i_126 ),
        .\IP2Bus_Data[2]_i_132_0 (\IP2Bus_Data[2]_i_132 ),
        .\IP2Bus_Data[2]_i_14_0 (\IP2Bus_Data[2]_i_14 ),
        .\IP2Bus_Data[2]_i_15_0 (\IP2Bus_Data[2]_i_15 ),
        .\IP2Bus_Data[2]_i_15_1 (\IP2Bus_Data[2]_i_15_0 ),
        .\IP2Bus_Data[2]_i_15_2 (\IP2Bus_Data[2]_i_15_1 ),
        .\IP2Bus_Data[2]_i_17_0 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[2]_i_17_1 (\IP2Bus_Data[2]_i_17_0 ),
        .\IP2Bus_Data[2]_i_19_0 (\IP2Bus_Data[2]_i_19 ),
        .\IP2Bus_Data[2]_i_28_0 (\IP2Bus_Data[2]_i_28 ),
        .\IP2Bus_Data[2]_i_31_0 (\IP2Bus_Data[2]_i_31 ),
        .\IP2Bus_Data[2]_i_31_1 (\IP2Bus_Data[2]_i_31_0 ),
        .\IP2Bus_Data[2]_i_31_2 (\IP2Bus_Data[2]_i_31_1 ),
        .\IP2Bus_Data[2]_i_31_3 (\IP2Bus_Data[2]_i_31_2 ),
        .\IP2Bus_Data[2]_i_31_4 (\IP2Bus_Data[2]_i_31_3 ),
        .\IP2Bus_Data[2]_i_33_0 (\IP2Bus_Data[2]_i_33 ),
        .\IP2Bus_Data[2]_i_33_1 (\IP2Bus_Data[2]_i_33_0 ),
        .\IP2Bus_Data[2]_i_35_0 (\IP2Bus_Data[2]_i_35 ),
        .\IP2Bus_Data[2]_i_37_0 (\IP2Bus_Data[2]_i_37 ),
        .\IP2Bus_Data[2]_i_3_0 (\IP2Bus_Data[2]_i_3 ),
        .\IP2Bus_Data[2]_i_40_0 (\IP2Bus_Data[2]_i_40 ),
        .\IP2Bus_Data[2]_i_40_1 (\IP2Bus_Data[2]_i_40_0 ),
        .\IP2Bus_Data[2]_i_40_2 (\IP2Bus_Data[2]_i_40_1 ),
        .\IP2Bus_Data[2]_i_43_0 (\IP2Bus_Data[2]_i_43 ),
        .\IP2Bus_Data[2]_i_49_0 (\IP2Bus_Data[2]_i_49 ),
        .\IP2Bus_Data[2]_i_4_0 (\IP2Bus_Data[2]_i_4 ),
        .\IP2Bus_Data[2]_i_50_0 (\IP2Bus_Data[2]_i_50 ),
        .\IP2Bus_Data[2]_i_56_0 (\IP2Bus_Data[2]_i_56 ),
        .\IP2Bus_Data[2]_i_5_0 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_5_1 (\IP2Bus_Data[2]_i_52_n_0 ),
        .\IP2Bus_Data[2]_i_5_2 (\IP2Bus_Data[2]_i_5_0 ),
        .\IP2Bus_Data[2]_i_60_0 (\IP2Bus_Data[2]_i_60 ),
        .\IP2Bus_Data[2]_i_64_0 (\IP2Bus_Data[2]_i_64 ),
        .\IP2Bus_Data[2]_i_69_0 (\IP2Bus_Data[2]_i_69 ),
        .\IP2Bus_Data[2]_i_7_0 (\IP2Bus_Data[2]_i_7 ),
        .\IP2Bus_Data[2]_i_7_1 (\IP2Bus_Data[2]_i_7_0 ),
        .\IP2Bus_Data[2]_i_7_2 (\IP2Bus_Data[2]_i_7_1 ),
        .\IP2Bus_Data[2]_i_81_0 (\IP2Bus_Data[2]_i_81 ),
        .\IP2Bus_Data[2]_i_86_0 (\IP2Bus_Data[2]_i_86 ),
        .\IP2Bus_Data[30]_i_27_0 (\IP2Bus_Data[30]_i_27 ),
        .\IP2Bus_Data[30]_i_2_0 (\IP2Bus_Data[31]_i_44_n_0 ),
        .\IP2Bus_Data[31]_i_18_0 (\IP2Bus_Data[31]_i_18 ),
        .\IP2Bus_Data[31]_i_18_1 (\IP2Bus_Data[31]_i_18_0 ),
        .\IP2Bus_Data[31]_i_23_0 (\IP2Bus_Data[31]_i_23 ),
        .\IP2Bus_Data[31]_i_23_1 (\IP2Bus_Data[31]_i_23_0 ),
        .\IP2Bus_Data[31]_i_3_0 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data[31]_i_3_1 (\IP2Bus_Data[31]_i_3_0 ),
        .\IP2Bus_Data[31]_i_3_2 (\IP2Bus_Data[31]_i_3_1 ),
        .\IP2Bus_Data[31]_i_3_3 (\IP2Bus_Data[31]_i_3_2 ),
        .\IP2Bus_Data[31]_i_4_0 (\IP2Bus_Data[31]_i_4 ),
        .\IP2Bus_Data[31]_i_6_0 (\IP2Bus_Data[31]_i_6 ),
        .\IP2Bus_Data[31]_i_6_1 (\IP2Bus_Data[31]_i_6_0 ),
        .\IP2Bus_Data[31]_i_6_2 (\IP2Bus_Data[31]_i_6_1 ),
        .\IP2Bus_Data[31]_i_6_3 (\IP2Bus_Data[31]_i_6_2 ),
        .\IP2Bus_Data[31]_i_7_0 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_8_0 (\IP2Bus_Data[31]_i_8 ),
        .\IP2Bus_Data[31]_i_8_1 (\IP2Bus_Data[31]_i_8_0 ),
        .\IP2Bus_Data[31]_i_9_0 (\IP2Bus_Data[31]_i_9 ),
        .\IP2Bus_Data[31]_i_9_1 (\IP2Bus_Data[31]_i_9_0 ),
        .\IP2Bus_Data[3]_i_10_0 (\IP2Bus_Data[3]_i_10 ),
        .\IP2Bus_Data[3]_i_12_0 (\IP2Bus_Data[3]_i_12 ),
        .\IP2Bus_Data[3]_i_12_1 (\IP2Bus_Data[3]_i_12_0 ),
        .\IP2Bus_Data[3]_i_14_0 (\IP2Bus_Data[3]_i_14 ),
        .\IP2Bus_Data[3]_i_14_1 (\IP2Bus_Data[3]_i_14_0 ),
        .\IP2Bus_Data[3]_i_17_0 (\IP2Bus_Data[3]_i_17 ),
        .\IP2Bus_Data[3]_i_18_0 (\IP2Bus_Data[3]_i_18 ),
        .\IP2Bus_Data[3]_i_21_0 (\IP2Bus_Data[3]_i_21 ),
        .\IP2Bus_Data[3]_i_21_1 (\IP2Bus_Data[3]_i_21_0 ),
        .\IP2Bus_Data[3]_i_21_2 (\IP2Bus_Data[3]_i_21_1 ),
        .\IP2Bus_Data[3]_i_21_3 (\IP2Bus_Data[3]_i_21_2 ),
        .\IP2Bus_Data[3]_i_24_0 (\IP2Bus_Data[3]_i_24 ),
        .\IP2Bus_Data[3]_i_24_1 (\IP2Bus_Data[3]_i_24_0 ),
        .\IP2Bus_Data[3]_i_27_0 (\IP2Bus_Data[3]_i_27 ),
        .\IP2Bus_Data[3]_i_29_0 (\IP2Bus_Data[3]_i_29 ),
        .\IP2Bus_Data[3]_i_29_1 (\IP2Bus_Data[3]_i_29_0 ),
        .\IP2Bus_Data[3]_i_31_0 (\IP2Bus_Data[3]_i_31 ),
        .\IP2Bus_Data[3]_i_32_0 (\IP2Bus_Data[3]_i_32 ),
        .\IP2Bus_Data[3]_i_32_1 (\IP2Bus_Data[3]_i_32_0 ),
        .\IP2Bus_Data[3]_i_48_0 (\IP2Bus_Data[3]_i_48 ),
        .\IP2Bus_Data[3]_i_4_0 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_5_0 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_62_0 (\IP2Bus_Data[3]_i_62 ),
        .\IP2Bus_Data[3]_i_62_1 (\IP2Bus_Data[3]_i_62_0 ),
        .\IP2Bus_Data[3]_i_62_2 (\IP2Bus_Data[3]_i_62_1 ),
        .\IP2Bus_Data[3]_i_71_0 (\IP2Bus_Data[3]_i_71 ),
        .\IP2Bus_Data[3]_i_7_0 (\IP2Bus_Data[3]_i_7 ),
        .\IP2Bus_Data[3]_i_80 (\IP2Bus_Data[3]_i_80 ),
        .\IP2Bus_Data[4]_i_19_0 (\IP2Bus_Data[4]_i_19 ),
        .\IP2Bus_Data[4]_i_19_1 (\IP2Bus_Data[4]_i_19_0 ),
        .\IP2Bus_Data[4]_i_20_0 (\IP2Bus_Data[4]_i_20 ),
        .\IP2Bus_Data[4]_i_20_1 (\IP2Bus_Data[4]_i_20_0 ),
        .\IP2Bus_Data[4]_i_20_2 (\IP2Bus_Data[4]_i_20_1 ),
        .\IP2Bus_Data[4]_i_20_3 (\IP2Bus_Data[4]_i_20_2 ),
        .\IP2Bus_Data[4]_i_5_0 (\IP2Bus_Data[4]_i_5 ),
        .\IP2Bus_Data[5]_i_17_0 (\IP2Bus_Data[5]_i_17 ),
        .\IP2Bus_Data[5]_i_17_1 (\IP2Bus_Data[5]_i_17_0 ),
        .\IP2Bus_Data[5]_i_5_0 (\IP2Bus_Data[5]_i_5 ),
        .\IP2Bus_Data[6]_i_5_0 (\IP2Bus_Data[6]_i_5 ),
        .\IP2Bus_Data[7]_i_2_0 (\IP2Bus_Data[7]_i_2 ),
        .\IP2Bus_Data[7]_i_39_0 (\IP2Bus_Data[7]_i_39 ),
        .\IP2Bus_Data_reg[0]_i_17_0 (\IP2Bus_Data_reg[0]_i_17 ),
        .\IP2Bus_Data_reg[0]_i_17_1 (\IP2Bus_Data_reg[0]_i_17_0 ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data[11]_i_20_n_0 ),
        .\IP2Bus_Data_reg[11]_0 (\IP2Bus_Data_reg[11] ),
        .\IP2Bus_Data_reg[14] (\IP2Bus_Data[14]_i_27_n_0 ),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data[15]_i_5_n_0 ),
        .\IP2Bus_Data_reg[15]_0 (\IP2Bus_Data_reg[15] ),
        .\IP2Bus_Data_reg[15]_1 (\IP2Bus_Data_reg[15]_0 ),
        .\IP2Bus_Data_reg[15]_2 (\IP2Bus_Data_reg[15]_1 ),
        .\IP2Bus_Data_reg[18] (\IP2Bus_Data_reg[18] ),
        .\IP2Bus_Data_reg[18]_0 (\IP2Bus_Data[21]_i_13_n_0 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[19]_0 (\IP2Bus_Data_reg[19]_0 ),
        .\IP2Bus_Data_reg[1] (\IP2Bus_Data[1]_i_3_n_0 ),
        .\IP2Bus_Data_reg[23] (\IP2Bus_Data_reg[23] ),
        .\IP2Bus_Data_reg[23]_0 (\IP2Bus_Data_reg[23]_0 ),
        .\IP2Bus_Data_reg[23]_1 (\IP2Bus_Data_reg[23]_1 ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data[24]_i_4_n_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data[31]_i_22_n_0 ),
        .\IP2Bus_Data_reg[25]_0 (\IP2Bus_Data[25]_i_17_n_0 ),
        .\IP2Bus_Data_reg[26] (\IP2Bus_Data[26]_i_7_n_0 ),
        .\IP2Bus_Data_reg[2] (\IP2Bus_Data[15]_i_12_n_0 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data[31]_i_13_n_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_2 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[3] (\IP2Bus_Data[19]_i_12_n_0 ),
        .\IP2Bus_Data_reg[3]_0 (\IP2Bus_Data[3]_i_25_n_0 ),
        .\IP2Bus_Data_reg[5] (\IP2Bus_Data[5]_i_16_n_0 ),
        .\IP2Bus_Data_reg[7] (\IP2Bus_Data[14]_i_23_n_0 ),
        .\IP2Bus_Data_reg[8] (\IP2Bus_Data_reg[8] ),
        .Q(Q),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .access_type_reg_5(access_type_reg_5),
        .access_type_reg_6(access_type_reg_6),
        .adc00_cal_freeze_reg(adc00_cal_freeze_reg),
        .adc00_cm_overvol_irq(adc00_cm_overvol_irq),
        .adc00_cm_undervol_irq(adc00_cm_undervol_irq),
        .adc00_disable_cal_freeze_input_reg(adc00_disable_cal_freeze_input_reg),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc01_cm_undervol_irq(adc01_cm_undervol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc02_cm_undervol_irq(adc02_cm_undervol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_cm_overvol_irq(adc03_cm_overvol_irq),
        .adc03_cm_undervol_irq(adc03_cm_undervol_irq),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_irq_sync),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_drp_gnt(adc0_drp_gnt),
        .adc0_drp_req(adc0_drp_req),
        .adc0_dsa_update_reg(adc0_dsa_update_reg),
        .adc0_dsa_update_reg_reg(adc0_dsa_update_reg_reg),
        .adc0_dsa_update_reg_reg_0(adc0_dsa_update_reg_reg_0),
        .adc0_por_req(adc0_por_req),
        .adc0_powerup_state_irq(adc0_powerup_state_irq),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .adc10_cm_overvol_irq(adc10_cm_overvol_irq),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc11_cm_overvol_irq(adc11_cm_overvol_irq),
        .adc11_cm_undervol_irq(adc11_cm_undervol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc12_cm_overvol_irq(adc12_cm_overvol_irq),
        .adc12_cm_undervol_irq(adc12_cm_undervol_irq),
        .adc12_disable_tdd_mode_input(adc12_disable_tdd_mode_input),
        .adc12_disable_tdd_obs_input(adc12_disable_tdd_obs_input),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_sync(adc12_irq_sync),
        .adc12_tdd_obs_reg(adc12_tdd_obs_reg),
        .adc13_cm_undervol_irq(adc13_cm_undervol_irq),
        .adc13_irq_en(adc13_irq_en),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_drp_gnt(adc1_drp_gnt),
        .adc1_drp_req(adc1_drp_req),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc21_cm_overvol_irq(adc21_cm_overvol_irq),
        .adc21_cm_undervol_irq(adc21_cm_undervol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc22_cm_overvol_irq(adc22_cm_overvol_irq),
        .adc22_cm_undervol_irq(adc22_cm_undervol_irq),
        .adc22_disable_tdd_mode_input(adc22_disable_tdd_mode_input),
        .adc22_disable_tdd_obs_input(adc22_disable_tdd_obs_input),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_irq_sync),
        .adc22_tdd_obs_reg(adc22_tdd_obs_reg),
        .adc23_cm_overvol_irq(adc23_cm_overvol_irq),
        .adc23_cm_undervol_irq(adc23_cm_undervol_irq),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_drp_gnt(adc2_drp_gnt),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc30_cm_overvol_irq(adc30_cm_overvol_irq),
        .adc30_cm_undervol_irq(adc30_cm_undervol_irq),
        .adc30_disable_tdd_obs_input_reg(adc30_disable_tdd_obs_input_reg),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc31_cm_overvol_irq(adc31_cm_overvol_irq),
        .adc31_cm_undervol_irq(adc31_cm_undervol_irq),
        .adc31_disable_tdd_obs_input_reg(adc31_disable_tdd_obs_input_reg),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc32_cm_overvol_irq(adc32_cm_overvol_irq),
        .adc32_cm_undervol_irq(adc32_cm_undervol_irq),
        .adc32_disable_tdd_obs_input_reg(adc32_disable_tdd_obs_input_reg),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_irq_sync),
        .adc33_cm_overvol_irq(adc33_cm_overvol_irq),
        .adc33_cm_undervol_irq(adc33_cm_undervol_irq),
        .adc33_disable_tdd_obs_input_reg(adc33_disable_tdd_obs_input_reg),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .\adc3_calibration_delay_i_reg[0] (\adc3_calibration_delay_i_reg[0] ),
        .\adc3_calibration_shift0_reg[0] (\adc3_calibration_shift0_reg[0] ),
        .\adc3_calibration_shift1_reg[0] (\adc3_calibration_shift1_reg[0] ),
        .\adc3_calibration_shift2_reg[0] (\adc3_calibration_shift2_reg[0] ),
        .\adc3_calibration_shift3_reg[0] (\adc3_calibration_shift3_reg[0] ),
        .\adc3_calibration_shift4_reg[0] (\adc3_calibration_shift4_reg[0] ),
        .\adc3_calibration_timer_i_reg[0] (\adc3_calibration_timer_i_reg[0] ),
        .\adc3_clk_detect_reg[0] (\adc3_clk_detect_reg[0] ),
        .\adc3_cmn_en_reg[0] (\adc3_cmn_en_reg[0] ),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(adc3_cmn_irq_en_reg),
        .adc3_drp_gnt(adc3_drp_gnt),
        .adc3_drp_we(adc3_drp_we),
        .\adc3_fifo_disable_reg[0] (\adc3_fifo_disable_reg[0] ),
        .adc3_master_irq0(adc3_master_irq0),
        .\adc3_multi_band_reg[0] (\adc3_multi_band_reg[0] ),
        .adc3_reset(adc3_reset),
        .adc3_reset_reg(adc3_reset_reg),
        .adc3_restart(adc3_restart),
        .adc3_restart_reg(adc3_restart_reg),
        .\adc3_sample_rate_reg[0] (\adc3_sample_rate_reg[0] ),
        .\adc3_sim_level_reg[0] (\adc3_sim_level_reg[0] ),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .\adc3_slice1_irq_en_reg[2] (\adc3_slice1_irq_en_reg[2] ),
        .\adc3_slice2_irq_en_reg[2] (\adc3_slice2_irq_en_reg[2] ),
        .\adc3_slice3_irq_en_reg[2] (\adc3_slice3_irq_en_reg[2] ),
        .\adc3_start_stage_reg[0] (\adc3_start_stage_reg[0] ),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg(axi_RdAck_r_reg),
        .axi_RdAck_reg({Bus2IP_Addr,\bus2ip_addr_reg_reg[12]_0 [9:6],\bus2ip_addr_reg_reg[12]_0 [3:0]}),
        .axi_avalid_reg(axi_avalid_reg),
        .axi_read_req_r_reg(axi_read_req_r_reg),
        .axi_read_req_r_reg_0(axi_read_req_r_i_2_n_0),
        .axi_read_req_r_reg_1(axi_read_req_r_reg_0),
        .axi_read_req_r_reg_10(axi_read_req_r_i_2__6_n_0),
        .axi_read_req_r_reg_11(axi_read_req_r_reg_6),
        .axi_read_req_r_reg_12(axi_read_req_r_reg_7),
        .axi_read_req_r_reg_13(axi_read_req_r_reg_8),
        .axi_read_req_r_reg_14(axi_read_req_r_reg_9),
        .axi_read_req_r_reg_15(axi_read_req_r_reg_10),
        .axi_read_req_r_reg_16(axi_read_req_r_i_3_n_0),
        .axi_read_req_r_reg_17(axi_read_req_r_i_2__0_n_0),
        .axi_read_req_r_reg_18(axi_read_req_r_reg_11),
        .axi_read_req_r_reg_19(axi_read_req_r_reg_12),
        .axi_read_req_r_reg_2(axi_read_req_r_reg_1),
        .axi_read_req_r_reg_20(axi_read_req_r_reg_13),
        .axi_read_req_r_reg_21(axi_read_req_r_i_4_n_0),
        .axi_read_req_r_reg_3(axi_read_req_r_reg_2),
        .axi_read_req_r_reg_4(axi_read_req_r_reg_3),
        .axi_read_req_r_reg_5(axi_read_req_r_reg_4),
        .axi_read_req_r_reg_6(axi_read_req_r_i_3__0_n_0),
        .axi_read_req_r_reg_7(axi_read_req_r_i_2__7_n_0),
        .axi_read_req_r_reg_8(axi_read_req_r_reg_5),
        .axi_read_req_r_reg_9(axi_read_req_r_i_2__8_n_0),
        .axi_timeout_en_reg(dac0_irq_en_i_3_n_0),
        .axi_timeout_en_reg_0(axi_timeout_en_reg),
        .bank0_write(bank0_write),
        .bank11_write(bank11_write),
        .bank13_write(bank13_write),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank5_write(bank5_write),
        .bank7_write(bank7_write),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[11] (\bus2ip_addr_reg_reg[11]_0 ),
        .\bus2ip_addr_reg_reg[13] (\bus2ip_addr_reg_reg[13]_0 ),
        .\bus2ip_addr_reg_reg[14] (\bus2ip_addr_reg_reg[14]_0 ),
        .\bus2ip_addr_reg_reg[14]_0 (\bus2ip_addr_reg_reg[14]_1 ),
        .\bus2ip_addr_reg_reg[14]_1 (\bus2ip_addr_reg_reg[14]_2 ),
        .\bus2ip_addr_reg_reg[14]_2 (\bus2ip_addr_reg_reg[14]_3 ),
        .\bus2ip_addr_reg_reg[15] (\bus2ip_addr_reg_reg[15]_0 ),
        .\bus2ip_addr_reg_reg[15]_0 (\bus2ip_addr_reg_reg[15]_1 ),
        .\bus2ip_addr_reg_reg[16] (\bus2ip_addr_reg_reg[16]_0 ),
        .\bus2ip_addr_reg_reg[16]_0 (\bus2ip_addr_reg_reg[16]_1 ),
        .\bus2ip_addr_reg_reg[16]_1 (\bus2ip_addr_reg_reg[16]_2 ),
        .\bus2ip_addr_reg_reg[16]_2 (\bus2ip_addr_reg_reg[16]_3 ),
        .\bus2ip_addr_reg_reg[16]_3 (\bus2ip_addr_reg_reg[16]_4 ),
        .\bus2ip_addr_reg_reg[3] (\bus2ip_addr_reg_reg[3]_0 ),
        .\bus2ip_addr_reg_reg[5] (\bus2ip_addr_reg_reg[5]_0 ),
        .\bus2ip_addr_reg_reg[5]_0 (\bus2ip_addr_reg_reg[5]_1 ),
        .\bus2ip_addr_reg_reg[9] (\bus2ip_addr_reg_reg[9]_0 ),
        .\bus2ip_addr_reg_reg[9]_0 (\bus2ip_addr_reg_reg[9]_1 ),
        .\bus2ip_addr_reg_reg[9]_1 (\bus2ip_addr_reg_reg[9]_2 ),
        .const_req_adc0(const_req_adc0),
        .counter_en_reg(counter_en_reg),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .dac00_irq_en(dac00_irq_en),
        .dac00_irq_sync(dac00_irq_sync),
        .dac01_irq_en(dac01_irq_en),
        .dac01_irq_sync(dac01_irq_sync),
        .dac02_irq_en(dac02_irq_en),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_en(dac03_irq_en),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_cmn_irq_en(dac0_cmn_irq_en),
        .dac0_drp_req(dac0_drp_req),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_powerup_state_irq(dac0_powerup_state_irq),
        .\dac0_ref_clk_freq_reg[0] (\dac0_ref_clk_freq_reg[0] ),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_drp_gnt(dac1_drp_gnt),
        .dac1_drp_req(dac1_drp_req),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac20_irq_en(dac20_irq_en),
        .dac20_irq_sync(dac20_irq_sync),
        .dac21_irq_en(dac21_irq_en),
        .dac21_irq_sync(dac21_irq_sync),
        .dac22_irq_en(dac22_irq_en),
        .dac22_irq_sync(dac22_irq_sync),
        .dac23_irq_en(dac23_irq_en),
        .dac23_irq_sync(dac23_irq_sync),
        .dac2_cmn_irq_en(dac2_cmn_irq_en),
        .dac2_drp_gnt(dac2_drp_gnt),
        .dac2_drp_we(dac2_drp_we),
        .dac2_fifo_disable(dac2_fifo_disable),
        .dac2_reset(dac2_reset),
        .dac2_restart(dac2_restart),
        .dac30_irq_en(dac30_irq_en),
        .dac30_irq_sync(dac30_irq_sync),
        .dac31_irq_en(dac31_irq_en),
        .dac31_irq_sync(dac31_irq_sync),
        .dac32_irq_en(dac32_irq_en),
        .dac32_irq_sync(dac32_irq_sync),
        .dac33_irq_en(dac33_irq_en),
        .dac33_irq_sync(dac33_irq_sync),
        .dac3_cmn_irq_en(dac3_cmn_irq_en),
        .dac3_drp_gnt(dac3_drp_gnt),
        .dac3_drp_we(dac3_drp_we),
        .\dac3_end_stage_reg[0] (\dac3_end_stage_reg[0] ),
        .dac3_fifo_disable(dac3_fifo_disable),
        .dac3_reset(dac3_reset),
        .dac3_restart(dac3_restart),
        .data21(data21),
        .data21__0(data21__0),
        .data21__1(data21__1),
        .data21__2(data21__2),
        .data21__3(data21__3),
        .data21__4(data21__4),
        .data21__5(data21__5),
        .data22(data22),
        .data22__0(data22__0),
        .data22__1(data22__1),
        .data22__2(data22__2),
        .data22__3(data22__3),
        .data22__4(data22__4),
        .data22__5(data22__5),
        .data23(data23),
        .data23__0(data23__0),
        .data23__1(data23__1),
        .data23__2(data23__2),
        .data23__3(data23__3),
        .data24(data24),
        .data24__0(data24__0),
        .data24__1(data24__1),
        .data24__2(data24__2),
        .data24__3(data24__3),
        .data24__4(data24__4),
        .data25(data25),
        .data26(data26),
        .data27(data27),
        .data28(data28),
        .drp_RdAck_r(drp_RdAck_r),
        .dummy_read_req_reg(dummy_read_req_reg),
        .dummy_read_req_reg_0(dummy_read_req_reg_0),
        .\icount_out[12]_i_4_0 (\icount_out[12]_i_4 ),
        .\icount_out[12]_i_4_1 (\icount_out[12]_i_4_0 ),
        .\icount_out[12]_i_4_2 (\icount_out[12]_i_4_1 ),
        .\icount_out[12]_i_4_3 (\icount_out[12]_i_4_2 ),
        .\icount_out[12]_i_4_4 (\icount_out[12]_i_4_3 ),
        .\icount_out[12]_i_4_5 (\icount_out[12]_i_4_4 ),
        .\icount_out_reg[11] (timeout),
        .\icount_out_reg[11]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ),
        .\icount_out_reg[12] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .\icount_out_reg[12]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_4 ),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(master_reset_reg),
        .master_reset_reg_0(master_reset_reg_0),
        .master_reset_reg_1(master_reset_reg_1),
        .p_1_out(p_1_out),
        .p_47_in(p_47_in),
        .p_52_in(p_52_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_0(I_DECODER_n_308),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready_reg_i_3_0(s_axi_wready_reg_i_3),
        .s_axi_wready_reg_i_3_1(s_axi_wready_reg_i_3_0),
        .s_axi_wready_reg_i_4_0(s_axi_wready_reg_i_4),
        .s_axi_wready_reg_reg(access_cs),
        .s_axi_wvalid(s_axi_wvalid),
        .status(status),
        .user_drp_drdy(user_drp_drdy));
  LUT6 #(
    .INIT(64'h00A0F00E00A0A00E)) 
    axi_avalid_reg_i_1
       (.I0(axi_avalid_reg),
        .I1(s_axi_arready_reg_i_2_n_0),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(access_cs[2]),
        .I5(s_axi_wvalid),
        .O(axi_avalid));
  FDRE axi_avalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_avalid),
        .Q(axi_avalid_reg),
        .R(s_axi_arready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'h10)) 
    axi_read_req_r_i_2
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .O(axi_read_req_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    axi_read_req_r_i_2__0
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[17]),
        .O(axi_read_req_r_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'h04)) 
    axi_read_req_r_i_2__6
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .O(axi_read_req_r_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_2__7
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[16]),
        .O(axi_read_req_r_i_2__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_2__8
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .O(axi_read_req_r_i_2__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_read_req_r_i_3
       (.I0(\bus2ip_addr_reg_reg[12]_0 [9]),
        .I1(\bus2ip_addr_reg_reg[12]_0 [8]),
        .I2(Bus2IP_Addr[13]),
        .O(axi_read_req_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_3__0
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[16]),
        .O(axi_read_req_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_read_req_r_i_4
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .O(axi_read_req_r_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_timeout_r2_i_1
       (.I0(axi_timeout_r),
        .I1(timeout),
        .O(axi_timeout_r20));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[10]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [8]),
        .I2(s_axi_awaddr[8]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[8]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[11]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [9]),
        .I2(s_axi_awaddr[9]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[9]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[11]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[12]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [10]),
        .I2(s_axi_awaddr[10]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[10]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[12]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[13]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[13]),
        .I2(s_axi_awaddr[11]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[11]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[13]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[14]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[14]),
        .I2(s_axi_awaddr[12]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[12]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[14]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[15]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[15]),
        .I2(s_axi_awaddr[13]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[13]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[15]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[16]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[16]),
        .I2(s_axi_awaddr[14]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[14]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[16]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[17]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[17]),
        .I2(s_axi_awaddr[15]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[15]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[17]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT5 #(
    .INIT(32'hF000000E)) 
    \bus2ip_addr_reg[17]_i_2 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(access_cs[2]),
        .O(\bus2ip_addr_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[2]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [0]),
        .I2(s_axi_awaddr[0]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[0]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[3]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I2(s_axi_awaddr[1]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[1]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[4]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I2(s_axi_awaddr[2]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[2]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[5]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [3]),
        .I2(s_axi_awaddr[3]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[3]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[6]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I2(s_axi_awaddr[4]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[4]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[7]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [5]),
        .I2(s_axi_awaddr[5]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[5]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[8]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [6]),
        .I2(s_axi_awaddr[6]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[6]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[9]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [7]),
        .I2(s_axi_awaddr[7]),
        .I3(I_DECODER_n_307),
        .I4(s_axi_araddr[7]),
        .I5(I_DECODER_n_308),
        .O(bus2ip_addr_i[9]));
  FDRE \bus2ip_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[10]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [8]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[11]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [9]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[12]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [10]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[13]),
        .Q(Bus2IP_Addr[13]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[14]),
        .Q(Bus2IP_Addr[14]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[15]),
        .Q(Bus2IP_Addr[15]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[16]),
        .Q(Bus2IP_Addr[16]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[17]),
        .Q(Bus2IP_Addr[17]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[2]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [0]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[3]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [1]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[4]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [2]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[5]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [3]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[6]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [4]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[7]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [5]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[8]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [6]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[9]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [7]),
        .R(s_axi_arready_reg_reg_0));
  LUT6 #(
    .INIT(64'h2AAB2AAB2AA82AAA)) 
    bus2ip_rnw_reg_i_1
       (.I0(bus2ip_rnw_reg_reg_n_0),
        .I1(access_cs[0]),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(s_axi_awvalid),
        .I5(s_axi_arvalid),
        .O(bus2ip_rnw_i));
  FDRE bus2ip_rnw_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i),
        .Q(bus2ip_rnw_reg_reg_n_0),
        .R(s_axi_arready_reg_reg_0));
  FDRE counter_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_302),
        .Q(counter_en_reg),
        .R(s_axi_arready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'h01)) 
    dac0_irq_en_i_3
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .O(dac0_irq_en_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000CA000000CA0F)) 
    s_axi_arready_reg_i_1
       (.I0(s_axi_rready),
        .I1(s_axi_bready),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .I5(s_axi_arready_reg_i_2_n_0),
        .O(s_axi_arready_i));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'hE)) 
    s_axi_arready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .O(s_axi_arready_reg_i_2_n_0));
  FDRE s_axi_arready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_arready_i),
        .Q(s_axi_arready),
        .R(s_axi_arready_reg_reg_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_awready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .O(s_axi_awready_i));
  FDRE s_axi_awready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_awready_i),
        .Q(s_axi_awready),
        .R(s_axi_arready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT5 #(
    .INIT(32'hBFFF2020)) 
    s_axi_bvalid_reg_i_1
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(access_cs[2]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_reg_i_1_n_0));
  FDRE s_axi_bvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_reg_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(s_axi_arready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[0]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [0]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[10]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [10]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[11]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [11]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[12]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [12]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[13]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [13]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[14]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [14]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[15]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [15]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[16]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [16]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[17]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [17]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[18]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [18]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[19]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [19]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[1]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [1]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[20]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [20]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[21]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [21]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[22]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [22]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[23]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [23]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[24]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [24]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[25]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [25]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[26]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [26]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[27]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [27]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[28]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [28]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[29]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [29]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[2]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [2]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[30]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [30]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[30]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \s_axi_rdata_reg[31]_i_1 
       (.I0(I_DECODER_n_305),
        .I1(access_cs[1]),
        .I2(s_axi_rready),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .O(s_axi_rdata_i));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[31]_i_2 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [31]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[3]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [3]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[4]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [4]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[5]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [5]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[6]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [6]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[7]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [7]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[8]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [8]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[9]_i_1 
       (.I0(\s_axi_rdata_reg_reg[31]_0 [9]),
        .I1(timeout),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[9]));
  FDRE \s_axi_rdata_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[0]),
        .Q(s_axi_rdata[0]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[10]),
        .Q(s_axi_rdata[10]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[11]),
        .Q(s_axi_rdata[11]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[12]),
        .Q(s_axi_rdata[12]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[13]),
        .Q(s_axi_rdata[13]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[14]),
        .Q(s_axi_rdata[14]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[15]),
        .Q(s_axi_rdata[15]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[16]),
        .Q(s_axi_rdata[16]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[17]),
        .Q(s_axi_rdata[17]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[18]),
        .Q(s_axi_rdata[18]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[19]),
        .Q(s_axi_rdata[19]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[1]),
        .Q(s_axi_rdata[1]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[20]),
        .Q(s_axi_rdata[20]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[21]),
        .Q(s_axi_rdata[21]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[22]),
        .Q(s_axi_rdata[22]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[23]),
        .Q(s_axi_rdata[23]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[24]),
        .Q(s_axi_rdata[24]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[25]),
        .Q(s_axi_rdata[25]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[26]),
        .Q(s_axi_rdata[26]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[27]),
        .Q(s_axi_rdata[27]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[28]),
        .Q(s_axi_rdata[28]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[29]),
        .Q(s_axi_rdata[29]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[2]),
        .Q(s_axi_rdata[2]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[30]),
        .Q(s_axi_rdata[30]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[31]),
        .Q(s_axi_rdata[31]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[3]),
        .Q(s_axi_rdata[3]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[4]),
        .Q(s_axi_rdata[4]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[5]),
        .Q(s_axi_rdata[5]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[6]),
        .Q(s_axi_rdata[6]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[7]),
        .Q(s_axi_rdata[7]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[8]),
        .Q(s_axi_rdata[8]),
        .R(s_axi_arready_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[9]),
        .Q(s_axi_rdata[9]),
        .R(s_axi_arready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    s_axi_rvalid_reg_i_1
       (.I0(access_cs[1]),
        .I1(axi_RdAck),
        .I2(drp_RdAck_r),
        .I3(timeout),
        .O(s_axi_rvalid_reg_i_1_n_0));
  FDRE s_axi_rvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rvalid_reg_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(s_axi_arready_reg_reg_0));
  FDRE s_axi_wready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_133),
        .Q(s_axi_wready),
        .R(s_axi_arready_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_tile_config
   (drp_req_adc0,
    tc_req_adc1,
    tc_req_adc2,
    tc_req_adc3,
    tc_req_dac0,
    tc_req_dac1,
    tc_req_dac2,
    tc_req_dac3,
    drp_wen,
    \adc0_drpdi_reg[0] ,
    Q,
    \adc0_drpdi_reg[1] ,
    \adc0_drpdi_reg[2] ,
    \adc0_drpdi_reg[3] ,
    \adc0_drpdi_reg[4] ,
    \adc0_drpdi_reg[5] ,
    \adc0_drpdi_reg[6] ,
    \adc0_drpdi_reg[7] ,
    \adc0_drpdi_reg[8] ,
    \adc0_drpdi_reg[9] ,
    \adc0_drpdi_reg[10] ,
    \adc0_drpdi_reg[11] ,
    \adc0_drpdi_reg[12] ,
    \adc0_drpdi_reg[15] ,
    \adc0_drpdi_reg[15]_0 ,
    \adc0_drpdi_reg[15]_1 ,
    \adc0_drpaddr_reg[0] ,
    \adc0_drpaddr_reg[1] ,
    \adc0_drpaddr_reg[2] ,
    \adc0_drpaddr_reg[3] ,
    \adc0_drpaddr_reg[4] ,
    \adc0_drpaddr_reg[5] ,
    \adc0_drpaddr_reg[6] ,
    \adc0_drpaddr_reg[8] ,
    \adc0_drpaddr_reg[10] ,
    \adc0_drpaddr_reg[9] ,
    \data_reg[27] ,
    \pll_state_machine.drpaddr_status_reg[6] ,
    \pll_state_machine.drpaddr_status_reg[3] ,
    \pll_state_machine.drpaddr_status_reg[3]_0 ,
    \pll_state_machine.drpaddr_status_reg[6]_0 ,
    \pll_state_machine.drpaddr_status_reg[10] ,
    adc0_restart_pending_reg,
    \FSM_onehot_tc_sm_state_reg[6]_0 ,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    dac0_restart_pending_reg,
    dac1_restart_pending_reg,
    dac2_restart_pending_reg,
    dac3_restart_pending_reg,
    \FSM_onehot_tc_sm_state_reg[6]_1 ,
    adc1_restart_i_reg,
    adc2_restart_i_reg,
    adc3_restart_i_reg,
    \FSM_onehot_tc_sm_state_reg[6]_2 ,
    dac1_restart_i_reg,
    dac2_restart_i_reg,
    dac3_restart_i_reg,
    adc0_tile_config_done,
    dac0_tile_config_done,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    dac0_drpaddr_tc,
    \data_reg[28] ,
    \data_reg[27]_0 ,
    adc2_drpen_tc,
    dac2_drpen_tc,
    dac2_drpdi_tc,
    dac1_drpen_tc,
    adc1_drpen_tc,
    \data_reg[26] ,
    dac3_drpdi_tc,
    dac3_drpen_tc,
    \data_reg[28]_0 ,
    adc3_drpen_tc,
    adc2_drpdi_tc,
    \data_reg[27]_1 ,
    adc0_drpen_tc,
    drp_den_reg_0,
    adc1_drpdi_tc,
    \data_reg[28]_1 ,
    adc3_drpdi_tc,
    \data_reg[27]_2 ,
    dac1_drpdi_tc,
    \data_reg[26]_0 ,
    adc0_restart_i_reg,
    adc1_restart_i_reg_0,
    adc2_restart_i_reg_0,
    adc3_restart_i_reg_0,
    dac0_restart_i_reg,
    dac1_restart_i_reg_0,
    dac2_restart_i_reg_0,
    dac3_restart_i_reg_0,
    s_axi_aclk,
    rx0_u_adc,
    rx0_u_adc_0,
    rx0_u_adc_1,
    rx0_u_adc_2,
    rx0_u_adc_3,
    tx0_u_dac,
    tx0_u_dac_0,
    adc0_restart_pending,
    adc0_restart_pending_reg_0,
    adc1_restart_pending,
    adc1_restart_pending_reg_0,
    adc2_restart_pending,
    adc2_restart_pending_reg_0,
    adc3_restart_pending,
    adc3_restart_pending_reg_0,
    dac0_restart_pending,
    dac0_restart_pending_reg_0,
    dac1_restart_pending,
    dac1_restart_pending_reg_0,
    dac2_restart_pending,
    dac2_restart_pending_reg_0,
    dac3_restart_pending,
    dac3_restart_pending_reg_0,
    tc_enable_reg138_in,
    tc_enable_reg137_in,
    adc0_reset_i,
    p_0_in,
    tc_enable_reg135_in,
    tc_enable_reg134_in,
    adc1_restart_i_reg_1,
    drp_req_adc1_reg_0,
    tc_enable_reg132_in,
    tc_enable_reg131_in,
    adc2_restart_i_reg_1,
    drp_req_adc2_reg_0,
    tc_enable_reg129_in,
    tc_enable_reg128_in,
    adc3_restart_i_reg_1,
    drp_req_adc3_reg_0,
    tc_enable_reg126_in,
    tc_enable_reg125_in,
    dac0_reset_i,
    drp_req_dac0_reg_0,
    tc_enable_reg123_in,
    tc_enable_reg122_in,
    dac1_restart_i_reg_1,
    drp_req_dac1_reg_0,
    tc_enable_reg120_in,
    tc_enable_reg119_in,
    dac2_restart_i_reg_1,
    drp_req_dac2_reg_0,
    tc_enable_reg118_in,
    tc_enable_reg1,
    dac3_restart_i_reg_1,
    drp_req_dac3_reg_0,
    reset_const_i,
    drp_req_dac2_reg_1,
    rx1_u_adc,
    rx1_u_adc_0,
    tile_config_drp_arb_gnt_i,
    rx2_u_adc,
    rx2_u_adc_0,
    tile_config_drp_arb_gnt_i_0,
    rx3_u_adc,
    rx3_u_adc_0,
    tile_config_drp_arb_gnt_i_1,
    tx1_u_dac,
    tx1_u_dac_0,
    tile_config_drp_arb_gnt_i_2,
    tx2_u_dac,
    tx2_u_dac_0,
    tile_config_drp_arb_gnt_i_3,
    tc_sm_state20_out,
    \FSM_onehot_tc_sm_state_reg[0]_0 ,
    adc1_drprdy_tc,
    adc3_drprdy_tc,
    adc0_drprdy_tc,
    adc2_drprdy_tc,
    dac1_drprdy_tc,
    tile_config_drp_drdy,
    dac0_drprdy_tc,
    dac2_drprdy_tc,
    adc0_restart_i_reg_0,
    por_sm_reset,
    dac0_restart_i_reg_0);
  output drp_req_adc0;
  output tc_req_adc1;
  output tc_req_adc2;
  output tc_req_adc3;
  output tc_req_dac0;
  output tc_req_dac1;
  output tc_req_dac2;
  output tc_req_dac3;
  output drp_wen;
  output \adc0_drpdi_reg[0] ;
  output [24:0]Q;
  output \adc0_drpdi_reg[1] ;
  output \adc0_drpdi_reg[2] ;
  output \adc0_drpdi_reg[3] ;
  output \adc0_drpdi_reg[4] ;
  output \adc0_drpdi_reg[5] ;
  output \adc0_drpdi_reg[6] ;
  output \adc0_drpdi_reg[7] ;
  output \adc0_drpdi_reg[8] ;
  output \adc0_drpdi_reg[9] ;
  output \adc0_drpdi_reg[10] ;
  output \adc0_drpdi_reg[11] ;
  output \adc0_drpdi_reg[12] ;
  output \adc0_drpdi_reg[15] ;
  output \adc0_drpdi_reg[15]_0 ;
  output \adc0_drpdi_reg[15]_1 ;
  output \adc0_drpaddr_reg[0] ;
  output \adc0_drpaddr_reg[1] ;
  output \adc0_drpaddr_reg[2] ;
  output \adc0_drpaddr_reg[3] ;
  output \adc0_drpaddr_reg[4] ;
  output \adc0_drpaddr_reg[5] ;
  output \adc0_drpaddr_reg[6] ;
  output \adc0_drpaddr_reg[8] ;
  output \adc0_drpaddr_reg[10] ;
  output \adc0_drpaddr_reg[9] ;
  output \data_reg[27] ;
  output \pll_state_machine.drpaddr_status_reg[6] ;
  output \pll_state_machine.drpaddr_status_reg[3] ;
  output \pll_state_machine.drpaddr_status_reg[3]_0 ;
  output \pll_state_machine.drpaddr_status_reg[6]_0 ;
  output \pll_state_machine.drpaddr_status_reg[10] ;
  output adc0_restart_pending_reg;
  output [1:0]\FSM_onehot_tc_sm_state_reg[6]_0 ;
  output adc1_restart_pending_reg;
  output adc2_restart_pending_reg;
  output adc3_restart_pending_reg;
  output dac0_restart_pending_reg;
  output dac1_restart_pending_reg;
  output dac2_restart_pending_reg;
  output dac3_restart_pending_reg;
  output \FSM_onehot_tc_sm_state_reg[6]_1 ;
  output adc1_restart_i_reg;
  output adc2_restart_i_reg;
  output adc3_restart_i_reg;
  output \FSM_onehot_tc_sm_state_reg[6]_2 ;
  output dac1_restart_i_reg;
  output dac2_restart_i_reg;
  output dac3_restart_i_reg;
  output adc0_tile_config_done;
  output dac0_tile_config_done;
  output \FSM_onehot_state_reg[1] ;
  output \FSM_onehot_state_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_1 ;
  output \FSM_onehot_state_reg[1]_2 ;
  output \FSM_onehot_state_reg[1]_3 ;
  output [0:0]dac0_drpaddr_tc;
  output \data_reg[28] ;
  output \data_reg[27]_0 ;
  output adc2_drpen_tc;
  output dac2_drpen_tc;
  output [15:0]dac2_drpdi_tc;
  output dac1_drpen_tc;
  output adc1_drpen_tc;
  output \data_reg[26] ;
  output [15:0]dac3_drpdi_tc;
  output dac3_drpen_tc;
  output \data_reg[28]_0 ;
  output adc3_drpen_tc;
  output [15:0]adc2_drpdi_tc;
  output \data_reg[27]_1 ;
  output adc0_drpen_tc;
  output drp_den_reg_0;
  output [15:0]adc1_drpdi_tc;
  output \data_reg[28]_1 ;
  output [15:0]adc3_drpdi_tc;
  output \data_reg[27]_2 ;
  output [15:0]dac1_drpdi_tc;
  output \data_reg[26]_0 ;
  output adc0_restart_i_reg;
  output adc1_restart_i_reg_0;
  output adc2_restart_i_reg_0;
  output adc3_restart_i_reg_0;
  output dac0_restart_i_reg;
  output dac1_restart_i_reg_0;
  output dac2_restart_i_reg_0;
  output dac3_restart_i_reg_0;
  input s_axi_aclk;
  input [13:0]rx0_u_adc;
  input [1:0]rx0_u_adc_0;
  input [15:0]rx0_u_adc_1;
  input [9:0]rx0_u_adc_2;
  input [8:0]rx0_u_adc_3;
  input [1:0]tx0_u_dac;
  input [2:0]tx0_u_dac_0;
  input adc0_restart_pending;
  input adc0_restart_pending_reg_0;
  input adc1_restart_pending;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending;
  input adc3_restart_pending_reg_0;
  input dac0_restart_pending;
  input dac0_restart_pending_reg_0;
  input dac1_restart_pending;
  input dac1_restart_pending_reg_0;
  input dac2_restart_pending;
  input dac2_restart_pending_reg_0;
  input dac3_restart_pending;
  input dac3_restart_pending_reg_0;
  input tc_enable_reg138_in;
  input tc_enable_reg137_in;
  input adc0_reset_i;
  input p_0_in;
  input tc_enable_reg135_in;
  input tc_enable_reg134_in;
  input adc1_restart_i_reg_1;
  input drp_req_adc1_reg_0;
  input tc_enable_reg132_in;
  input tc_enable_reg131_in;
  input adc2_restart_i_reg_1;
  input drp_req_adc2_reg_0;
  input tc_enable_reg129_in;
  input tc_enable_reg128_in;
  input adc3_restart_i_reg_1;
  input drp_req_adc3_reg_0;
  input tc_enable_reg126_in;
  input tc_enable_reg125_in;
  input dac0_reset_i;
  input drp_req_dac0_reg_0;
  input tc_enable_reg123_in;
  input tc_enable_reg122_in;
  input dac1_restart_i_reg_1;
  input drp_req_dac1_reg_0;
  input tc_enable_reg120_in;
  input tc_enable_reg119_in;
  input dac2_restart_i_reg_1;
  input drp_req_dac2_reg_0;
  input tc_enable_reg118_in;
  input tc_enable_reg1;
  input dac3_restart_i_reg_1;
  input drp_req_dac3_reg_0;
  input reset_const_i;
  input [0:0]drp_req_dac2_reg_1;
  input [0:0]rx1_u_adc;
  input rx1_u_adc_0;
  input tile_config_drp_arb_gnt_i;
  input [0:0]rx2_u_adc;
  input rx2_u_adc_0;
  input tile_config_drp_arb_gnt_i_0;
  input [0:0]rx3_u_adc;
  input rx3_u_adc_0;
  input tile_config_drp_arb_gnt_i_1;
  input [0:0]tx1_u_dac;
  input tx1_u_dac_0;
  input tile_config_drp_arb_gnt_i_2;
  input [0:0]tx2_u_dac;
  input tx2_u_dac_0;
  input tile_config_drp_arb_gnt_i_3;
  input tc_sm_state20_out;
  input \FSM_onehot_tc_sm_state_reg[0]_0 ;
  input adc1_drprdy_tc;
  input adc3_drprdy_tc;
  input adc0_drprdy_tc;
  input adc2_drprdy_tc;
  input dac1_drprdy_tc;
  input tile_config_drp_drdy;
  input dac0_drprdy_tc;
  input dac2_drprdy_tc;
  input adc0_restart_i_reg_0;
  input por_sm_reset;
  input dac0_restart_i_reg_0;

  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire \FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_tc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_tc_sm_state[6]_i_4_n_0 ;
  wire \FSM_onehot_tc_sm_state[6]_i_9_n_0 ;
  wire \FSM_onehot_tc_sm_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_tc_sm_state_reg[6]_0 ;
  wire \FSM_onehot_tc_sm_state_reg[6]_1 ;
  wire \FSM_onehot_tc_sm_state_reg[6]_2 ;
  wire \FSM_onehot_tc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_tc_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_tc_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_tc_sm_state_reg_n_0_[5] ;
  wire [24:0]Q;
  wire \adc0_drpaddr_reg[0] ;
  wire \adc0_drpaddr_reg[10] ;
  wire \adc0_drpaddr_reg[1] ;
  wire \adc0_drpaddr_reg[2] ;
  wire \adc0_drpaddr_reg[3] ;
  wire \adc0_drpaddr_reg[4] ;
  wire \adc0_drpaddr_reg[5] ;
  wire \adc0_drpaddr_reg[6] ;
  wire \adc0_drpaddr_reg[8] ;
  wire \adc0_drpaddr_reg[9] ;
  wire \adc0_drpdi_reg[0] ;
  wire \adc0_drpdi_reg[10] ;
  wire \adc0_drpdi_reg[11] ;
  wire \adc0_drpdi_reg[12] ;
  wire \adc0_drpdi_reg[15] ;
  wire \adc0_drpdi_reg[15]_0 ;
  wire \adc0_drpdi_reg[15]_1 ;
  wire \adc0_drpdi_reg[1] ;
  wire \adc0_drpdi_reg[2] ;
  wire \adc0_drpdi_reg[3] ;
  wire \adc0_drpdi_reg[4] ;
  wire \adc0_drpdi_reg[5] ;
  wire \adc0_drpdi_reg[6] ;
  wire \adc0_drpdi_reg[7] ;
  wire \adc0_drpdi_reg[8] ;
  wire \adc0_drpdi_reg[9] ;
  wire adc0_drpen_tc;
  wire adc0_drprdy_tc;
  wire adc0_reset_i;
  wire adc0_restart_i_reg;
  wire adc0_restart_i_reg_0;
  wire adc0_restart_pending;
  wire adc0_restart_pending_reg;
  wire adc0_restart_pending_reg_0;
  wire adc0_tile_config_done;
  wire [15:0]adc1_drpdi_tc;
  wire adc1_drpen_tc;
  wire adc1_drprdy_tc;
  wire adc1_restart_i_reg;
  wire adc1_restart_i_reg_0;
  wire adc1_restart_i_reg_1;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg;
  wire adc1_restart_pending_reg_0;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_tc;
  wire adc2_drprdy_tc;
  wire adc2_restart_i_reg;
  wire adc2_restart_i_reg_0;
  wire adc2_restart_i_reg_1;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg;
  wire adc2_restart_pending_reg_0;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_tc;
  wire adc3_drprdy_tc;
  wire adc3_restart_i_reg;
  wire adc3_restart_i_reg_0;
  wire adc3_restart_i_reg_1;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg;
  wire adc3_restart_pending_reg_0;
  wire [0:0]dac0_drpaddr_tc;
  wire dac0_drprdy_tc;
  wire dac0_reset_i;
  wire dac0_restart_i_reg;
  wire dac0_restart_i_reg_0;
  wire dac0_restart_pending;
  wire dac0_restart_pending_reg;
  wire dac0_restart_pending_reg_0;
  wire dac0_tile_config_done;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_tc;
  wire dac1_drprdy_tc;
  wire dac1_restart_i_reg;
  wire dac1_restart_i_reg_0;
  wire dac1_restart_i_reg_1;
  wire dac1_restart_pending;
  wire dac1_restart_pending_reg;
  wire dac1_restart_pending_reg_0;
  wire [15:0]dac2_drpdi_tc;
  wire dac2_drpen_tc;
  wire dac2_drprdy_tc;
  wire dac2_restart_i_reg;
  wire dac2_restart_i_reg_0;
  wire dac2_restart_i_reg_1;
  wire dac2_restart_pending;
  wire dac2_restart_pending_reg;
  wire dac2_restart_pending_reg_0;
  wire [15:0]dac3_drpdi_tc;
  wire dac3_drpen_tc;
  wire dac3_restart_i_reg;
  wire dac3_restart_i_reg_0;
  wire dac3_restart_i_reg_1;
  wire dac3_restart_pending;
  wire dac3_restart_pending_reg;
  wire dac3_restart_pending_reg_0;
  wire \data[12]_i_1_n_0 ;
  wire \data[14]_i_1_n_0 ;
  wire \data[24]_i_1_n_0 ;
  wire \data[25]_i_1_n_0 ;
  wire [6:0]data_index;
  wire \data_index[0]_i_1_n_0 ;
  wire \data_index[1]_i_1_n_0 ;
  wire \data_index[2]_i_1_n_0 ;
  wire \data_index[3]_i_1_n_0 ;
  wire \data_index[4]_i_1_n_0 ;
  wire \data_index[4]_i_2_n_0 ;
  wire \data_index[5]_i_1_n_0 ;
  wire \data_index[6]_i_2_n_0 ;
  wire \data_index[6]_i_5_n_0 ;
  wire \data_index_reg_rep_n_0_[0] ;
  wire \data_index_reg_rep_n_0_[1] ;
  wire \data_index_reg_rep_n_0_[2] ;
  wire \data_index_reg_rep_n_0_[3] ;
  wire \data_index_reg_rep_n_0_[4] ;
  wire \data_index_reg_rep_n_0_[5] ;
  wire \data_index_reg_rep_n_0_[6] ;
  wire \data_reg[0]_i_1_n_0 ;
  wire \data_reg[10]_i_1_n_0 ;
  wire \data_reg[11]_i_1_n_0 ;
  wire \data_reg[13]_i_1_n_0 ;
  wire \data_reg[15]_i_1_n_0 ;
  wire \data_reg[16]_i_1_n_0 ;
  wire \data_reg[17]_i_1_n_0 ;
  wire \data_reg[18]_i_1_n_0 ;
  wire \data_reg[19]_i_1_n_0 ;
  wire \data_reg[1]_i_1_n_0 ;
  wire \data_reg[20]_i_1_n_0 ;
  wire \data_reg[21]_i_1_n_0 ;
  wire \data_reg[22]_i_1_n_0 ;
  wire \data_reg[26] ;
  wire \data_reg[26]_0 ;
  wire \data_reg[26]_i_1_n_0 ;
  wire \data_reg[27] ;
  wire \data_reg[27]_0 ;
  wire \data_reg[27]_1 ;
  wire \data_reg[27]_2 ;
  wire \data_reg[27]_i_1_n_0 ;
  wire \data_reg[28] ;
  wire \data_reg[28]_0 ;
  wire \data_reg[28]_1 ;
  wire \data_reg[28]_i_1_n_0 ;
  wire \data_reg[2]_i_1_n_0 ;
  wire \data_reg[3]_i_1_n_0 ;
  wire \data_reg[4]_i_1_n_0 ;
  wire \data_reg[5]_i_1_n_0 ;
  wire \data_reg[6]_i_1_n_0 ;
  wire \data_reg[7]_i_1_n_0 ;
  wire \data_reg[8]_i_1_n_0 ;
  wire \data_reg[9]_i_1_n_0 ;
  wire drp_den;
  wire drp_den_i_1_n_0;
  wire drp_den_reg_0;
  wire drp_req_adc0;
  wire drp_req_adc0_i_1_n_0;
  wire drp_req_adc0_i_2_n_0;
  wire drp_req_adc1_i_1_n_0;
  wire drp_req_adc1_reg_0;
  wire drp_req_adc2_i_1_n_0;
  wire drp_req_adc2_reg_0;
  wire drp_req_adc3_i_1_n_0;
  wire drp_req_adc3_reg_0;
  wire drp_req_dac0_i_1_n_0;
  wire drp_req_dac0_reg_0;
  wire drp_req_dac1_i_1_n_0;
  wire drp_req_dac1_reg_0;
  wire drp_req_dac2_i_1_n_0;
  wire drp_req_dac2_reg_0;
  wire [0:0]drp_req_dac2_reg_1;
  wire drp_req_dac3_i_1_n_0;
  wire drp_req_dac3_reg_0;
  wire drp_wen;
  wire p_0_in;
  wire \pll_state_machine.drpaddr_status_reg[10] ;
  wire \pll_state_machine.drpaddr_status_reg[3] ;
  wire \pll_state_machine.drpaddr_status_reg[3]_0 ;
  wire \pll_state_machine.drpaddr_status_reg[6] ;
  wire \pll_state_machine.drpaddr_status_reg[6]_0 ;
  wire por_sm_reset;
  wire ram_n_180;
  wire ram_n_181;
  wire ram_n_182;
  wire ram_n_183;
  wire ram_n_184;
  wire ram_n_185;
  wire ram_n_186;
  wire ram_n_187;
  wire ram_n_188;
  wire ram_n_189;
  wire ram_n_190;
  wire ram_n_191;
  wire ram_n_192;
  wire ram_n_193;
  wire ram_n_194;
  wire ram_n_195;
  wire ram_n_196;
  wire ram_n_197;
  wire ram_n_198;
  wire ram_n_199;
  wire ram_n_200;
  wire ram_n_201;
  wire ram_n_202;
  wire ram_n_203;
  wire ram_n_204;
  wire ram_n_205;
  wire ram_n_206;
  wire ram_n_207;
  wire ram_n_208;
  wire ram_n_209;
  wire ram_n_210;
  wire ram_n_211;
  wire ram_n_212;
  wire ram_n_213;
  wire ram_n_214;
  wire ram_n_215;
  wire ram_n_216;
  wire ram_n_217;
  wire ram_n_218;
  wire ram_n_219;
  wire ram_n_220;
  wire ram_n_221;
  wire ram_n_222;
  wire ram_n_223;
  wire ram_n_224;
  wire ram_n_225;
  wire ram_n_226;
  wire ram_n_227;
  wire ram_n_228;
  wire ram_n_229;
  wire ram_n_230;
  wire ram_n_231;
  wire ram_n_232;
  wire ram_n_233;
  wire ram_n_62;
  wire ram_n_63;
  wire ram_n_64;
  wire ram_n_65;
  wire ram_n_66;
  wire reset_const_i;
  wire reset_i;
  wire [13:0]rx0_u_adc;
  wire [1:0]rx0_u_adc_0;
  wire [15:0]rx0_u_adc_1;
  wire [9:0]rx0_u_adc_2;
  wire [8:0]rx0_u_adc_3;
  wire [0:0]rx1_u_adc;
  wire rx1_u_adc_0;
  wire [0:0]rx2_u_adc;
  wire rx2_u_adc_0;
  wire [0:0]rx3_u_adc;
  wire rx3_u_adc_0;
  wire s_axi_aclk;
  wire tc_enable_reg1;
  wire tc_enable_reg118_in;
  wire tc_enable_reg119_in;
  wire tc_enable_reg120_in;
  wire tc_enable_reg122_in;
  wire tc_enable_reg123_in;
  wire tc_enable_reg125_in;
  wire tc_enable_reg126_in;
  wire tc_enable_reg128_in;
  wire tc_enable_reg129_in;
  wire tc_enable_reg131_in;
  wire tc_enable_reg132_in;
  wire tc_enable_reg134_in;
  wire tc_enable_reg135_in;
  wire tc_enable_reg137_in;
  wire tc_enable_reg138_in;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire tc_req_dac2;
  wire tc_req_dac3;
  wire tc_sm_state20_out;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_i_0;
  wire tile_config_drp_arb_gnt_i_1;
  wire tile_config_drp_arb_gnt_i_2;
  wire tile_config_drp_arb_gnt_i_3;
  wire tile_config_drp_drdy;
  wire [1:0]tx0_u_dac;
  wire [2:0]tx0_u_dac_0;
  wire [0:0]tx1_u_dac;
  wire tx1_u_dac_0;
  wire [0:0]tx2_u_dac;
  wire tx2_u_dac_0;

  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_tc_sm_state[1]_i_1 
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_tc_sm_state[6]_i_4_n_0 ),
        .O(\FSM_onehot_tc_sm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_tc_sm_state[6]_i_1 
       (.I0(reset_const_i),
        .I1(dac1_restart_i_reg_1),
        .I2(drp_req_dac2_reg_1),
        .I3(dac0_reset_i),
        .I4(dac3_restart_i_reg_1),
        .I5(dac2_restart_i_reg_1),
        .O(reset_i));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_tc_sm_state[6]_i_4 
       (.I0(drp_req_adc3_reg_0),
        .I1(drp_req_adc2_reg_0),
        .I2(drp_req_adc1_reg_0),
        .I3(p_0_in),
        .I4(\FSM_onehot_tc_sm_state[6]_i_9_n_0 ),
        .O(\FSM_onehot_tc_sm_state[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_tc_sm_state[6]_i_9 
       (.I0(drp_req_dac0_reg_0),
        .I1(drp_req_dac1_reg_0),
        .I2(drp_req_dac3_reg_0),
        .I3(drp_req_dac2_reg_0),
        .O(\FSM_onehot_tc_sm_state[6]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "idle:0000001,check_tile_index:0001000,wait_for_write_rdy:0100000,wait_for_drp:0000010,write_drp:0010000,finished:1000000,memory_delay:0000100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_tc_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_62),
        .D(1'b0),
        .Q(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .S(reset_i));
  (* FSM_ENCODED_STATES = "idle:0000001,check_tile_index:0001000,wait_for_write_rdy:0100000,wait_for_drp:0000010,write_drp:0010000,finished:1000000,memory_delay:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tc_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_62),
        .D(\FSM_onehot_tc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_tc_sm_state_reg[6]_0 [0]),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:0000001,check_tile_index:0001000,wait_for_write_rdy:0100000,wait_for_drp:0000010,write_drp:0010000,finished:1000000,memory_delay:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tc_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_62),
        .D(ram_n_66),
        .Q(\FSM_onehot_tc_sm_state_reg_n_0_[2] ),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:0000001,check_tile_index:0001000,wait_for_write_rdy:0100000,wait_for_drp:0000010,write_drp:0010000,finished:1000000,memory_delay:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tc_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(ram_n_62),
        .D(\FSM_onehot_tc_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:0000001,check_tile_index:0001000,wait_for_write_rdy:0100000,wait_for_drp:0000010,write_drp:0010000,finished:1000000,memory_delay:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tc_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(ram_n_62),
        .D(ram_n_65),
        .Q(drp_den),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:0000001,check_tile_index:0001000,wait_for_write_rdy:0100000,wait_for_drp:0000010,write_drp:0010000,finished:1000000,memory_delay:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tc_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(ram_n_62),
        .D(drp_den),
        .Q(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:0000001,check_tile_index:0001000,wait_for_write_rdy:0100000,wait_for_drp:0000010,write_drp:0010000,finished:1000000,memory_delay:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_tc_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(ram_n_62),
        .D(ram_n_64),
        .Q(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_6 
       (.I0(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I1(p_0_in),
        .O(adc0_tile_config_done));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_6__0 
       (.I0(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I1(drp_req_dac0_reg_0),
        .O(dac0_tile_config_done));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc0_restart_i_i_1
       (.I0(adc0_restart_i_reg_0),
        .I1(adc0_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(adc0_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc0_restart_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    adc0_restart_pending_i_1
       (.I0(adc0_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(adc0_restart_pending_reg_0),
        .O(adc0_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc1_restart_i_i_1
       (.I0(adc1_restart_i_reg_1),
        .I1(adc1_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(adc1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc1_restart_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    adc1_restart_pending_i_1
       (.I0(adc1_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(adc1_restart_pending_reg_0),
        .O(adc1_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc2_restart_i_i_1
       (.I0(adc2_restart_i_reg_1),
        .I1(adc2_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(adc2_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc2_restart_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    adc2_restart_pending_i_1
       (.I0(adc2_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(adc2_restart_pending_reg_0),
        .O(adc2_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc3_restart_i_i_1
       (.I0(adc3_restart_i_reg_1),
        .I1(adc3_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(adc3_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc3_restart_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    adc3_restart_pending_i_1
       (.I0(adc3_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(adc3_restart_pending_reg_0),
        .O(adc3_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac0_restart_i_i_1
       (.I0(dac0_restart_i_reg_0),
        .I1(dac0_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(dac0_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac0_restart_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dac0_restart_pending_i_1
       (.I0(dac0_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(dac0_restart_pending_reg_0),
        .O(dac0_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac1_restart_i_i_1
       (.I0(dac1_restart_i_reg_1),
        .I1(dac1_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(dac1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac1_restart_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dac1_restart_pending_i_1
       (.I0(dac1_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(dac1_restart_pending_reg_0),
        .O(dac1_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac2_restart_i_i_1
       (.I0(dac2_restart_i_reg_1),
        .I1(dac2_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(dac2_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac2_restart_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dac2_restart_pending_i_1
       (.I0(dac2_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(dac2_restart_pending_reg_0),
        .O(dac2_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac3_restart_i_i_1
       (.I0(dac3_restart_i_reg_1),
        .I1(dac3_restart_pending),
        .I2(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I3(dac3_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac3_restart_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dac3_restart_pending_i_1
       (.I0(dac3_restart_pending),
        .I1(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I2(dac3_restart_pending_reg_0),
        .O(dac3_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[12]_i_1 
       (.I0(ram_n_217),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_193),
        .O(\data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[14]_i_1 
       (.I0(ram_n_219),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_193),
        .O(\data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[24]_i_1 
       (.I0(ram_n_228),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_202),
        .O(\data[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data[25]_i_1 
       (.I0(ram_n_228),
        .I1(\data_index_reg_rep_n_0_[6] ),
        .I2(ram_n_203),
        .O(\data[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \data_index[0]_i_1 
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .I2(data_index[0]),
        .O(\data_index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0EE0)) 
    \data_index[1]_i_1 
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .I2(data_index[0]),
        .I3(data_index[1]),
        .O(\data_index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h0EEEE000)) 
    \data_index[2]_i_1 
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .I2(data_index[0]),
        .I3(data_index[1]),
        .I4(data_index[2]),
        .O(\data_index[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F0080808000)) 
    \data_index[3]_i_1 
       (.I0(data_index[2]),
        .I1(data_index[0]),
        .I2(data_index[1]),
        .I3(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .I5(data_index[3]),
        .O(\data_index[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \data_index[4]_i_1 
       (.I0(data_index[3]),
        .I1(data_index[1]),
        .I2(data_index[0]),
        .I3(data_index[2]),
        .I4(\data_index[4]_i_2_n_0 ),
        .I5(data_index[4]),
        .O(\data_index[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_index[4]_i_2 
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .O(\data_index[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h54A8)) 
    \data_index[5]_i_1 
       (.I0(\data_index[6]_i_5_n_0 ),
        .I1(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .I3(data_index[5]),
        .O(\data_index[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h77708880)) 
    \data_index[6]_i_2 
       (.I0(data_index[5]),
        .I1(\data_index[6]_i_5_n_0 ),
        .I2(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .I3(\FSM_onehot_tc_sm_state_reg_n_0_[3] ),
        .I4(data_index[6]),
        .O(\data_index[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \data_index[6]_i_5 
       (.I0(data_index[4]),
        .I1(data_index[2]),
        .I2(data_index[0]),
        .I3(data_index[1]),
        .I4(data_index[3]),
        .O(\data_index[6]_i_5_n_0 ));
  FDRE \data_index_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[0]_i_1_n_0 ),
        .Q(data_index[0]),
        .R(reset_i));
  FDRE \data_index_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[1]_i_1_n_0 ),
        .Q(data_index[1]),
        .R(reset_i));
  FDRE \data_index_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[2]_i_1_n_0 ),
        .Q(data_index[2]),
        .R(reset_i));
  FDRE \data_index_reg[3] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[3]_i_1_n_0 ),
        .Q(data_index[3]),
        .R(reset_i));
  FDRE \data_index_reg[4] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[4]_i_1_n_0 ),
        .Q(data_index[4]),
        .R(reset_i));
  FDRE \data_index_reg[5] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[5]_i_1_n_0 ),
        .Q(data_index[5]),
        .R(reset_i));
  FDRE \data_index_reg[6] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[6]_i_2_n_0 ),
        .Q(data_index[6]),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[0]_i_1_n_0 ),
        .Q(\data_index_reg_rep_n_0_[0] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[1]_i_1_n_0 ),
        .Q(\data_index_reg_rep_n_0_[1] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[2]_i_1_n_0 ),
        .Q(\data_index_reg_rep_n_0_[2] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[3] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[3]_i_1_n_0 ),
        .Q(\data_index_reg_rep_n_0_[3] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[4] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[4]_i_1_n_0 ),
        .Q(\data_index_reg_rep_n_0_[4] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[5] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[5]_i_1_n_0 ),
        .Q(\data_index_reg_rep_n_0_[5] ),
        .R(reset_i));
  (* equivalent_register_removal = "no" *) 
  FDRE \data_index_reg_rep[6] 
       (.C(s_axi_aclk),
        .CE(ram_n_63),
        .D(\data_index[6]_i_2_n_0 ),
        .Q(\data_index_reg_rep_n_0_[6] ),
        .R(reset_i));
  MUXF7 \data_reg[0]_i_1 
       (.I0(ram_n_180),
        .I1(ram_n_205),
        .O(\data_reg[0]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[10]_i_1 
       (.I0(ram_n_190),
        .I1(ram_n_215),
        .O(\data_reg[10]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[11]_i_1 
       (.I0(ram_n_191),
        .I1(ram_n_216),
        .O(\data_reg[11]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[13]_i_1 
       (.I0(ram_n_192),
        .I1(ram_n_218),
        .O(\data_reg[13]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[15]_i_1 
       (.I0(ram_n_194),
        .I1(ram_n_220),
        .O(\data_reg[15]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[16]_i_1 
       (.I0(ram_n_195),
        .I1(ram_n_221),
        .O(\data_reg[16]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[17]_i_1 
       (.I0(ram_n_196),
        .I1(ram_n_222),
        .O(\data_reg[17]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[18]_i_1 
       (.I0(ram_n_197),
        .I1(ram_n_223),
        .O(\data_reg[18]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[19]_i_1 
       (.I0(ram_n_198),
        .I1(ram_n_224),
        .O(\data_reg[19]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[1]_i_1 
       (.I0(ram_n_181),
        .I1(ram_n_206),
        .O(\data_reg[1]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[20]_i_1 
       (.I0(ram_n_199),
        .I1(ram_n_225),
        .O(\data_reg[20]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[21]_i_1 
       (.I0(ram_n_200),
        .I1(ram_n_226),
        .O(\data_reg[21]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[22]_i_1 
       (.I0(ram_n_201),
        .I1(ram_n_227),
        .O(\data_reg[22]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[26]_i_1 
       (.I0(ram_n_204),
        .I1(ram_n_229),
        .O(\data_reg[26]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[27]_i_1 
       (.I0(ram_n_233),
        .I1(ram_n_230),
        .O(\data_reg[27]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[28]_i_1 
       (.I0(ram_n_232),
        .I1(ram_n_231),
        .O(\data_reg[28]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[2]_i_1 
       (.I0(ram_n_182),
        .I1(ram_n_207),
        .O(\data_reg[2]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[3]_i_1 
       (.I0(ram_n_183),
        .I1(ram_n_208),
        .O(\data_reg[3]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[4]_i_1 
       (.I0(ram_n_184),
        .I1(ram_n_209),
        .O(\data_reg[4]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[5]_i_1 
       (.I0(ram_n_185),
        .I1(ram_n_210),
        .O(\data_reg[5]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[6]_i_1 
       (.I0(ram_n_186),
        .I1(ram_n_211),
        .O(\data_reg[6]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[7]_i_1 
       (.I0(ram_n_187),
        .I1(ram_n_212),
        .O(\data_reg[7]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[8]_i_1 
       (.I0(ram_n_188),
        .I1(ram_n_213),
        .O(\data_reg[8]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  MUXF7 \data_reg[9]_i_1 
       (.I0(ram_n_189),
        .I1(ram_n_214),
        .O(\data_reg[9]_i_1_n_0 ),
        .S(\data_index_reg_rep_n_0_[6] ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCE)) 
    drp_den_i_1
       (.I0(drp_wen),
        .I1(drp_den),
        .I2(\FSM_onehot_tc_sm_state_reg_n_0_[5] ),
        .I3(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I5(reset_i),
        .O(drp_den_i_1_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_den_i_1_n_0),
        .Q(drp_wen),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    drp_req_adc0_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .O(drp_req_adc0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_adc0_i_2
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(p_0_in),
        .O(drp_req_adc0_i_2_n_0));
  FDRE drp_req_adc0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc0_i_2_n_0),
        .Q(drp_req_adc0),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_adc1_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(drp_req_adc1_reg_0),
        .O(drp_req_adc1_i_1_n_0));
  FDRE drp_req_adc1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc1_i_1_n_0),
        .Q(tc_req_adc1),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_adc2_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(drp_req_adc2_reg_0),
        .O(drp_req_adc2_i_1_n_0));
  FDRE drp_req_adc2_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc2_i_1_n_0),
        .Q(tc_req_adc2),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_adc3_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(drp_req_adc3_reg_0),
        .O(drp_req_adc3_i_1_n_0));
  FDRE drp_req_adc3_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc3_i_1_n_0),
        .Q(tc_req_adc3),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_dac0_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(drp_req_dac0_reg_0),
        .O(drp_req_dac0_i_1_n_0));
  FDRE drp_req_dac0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac0_i_1_n_0),
        .Q(tc_req_dac0),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_dac1_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(drp_req_dac1_reg_0),
        .O(drp_req_dac1_i_1_n_0));
  FDRE drp_req_dac1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac1_i_1_n_0),
        .Q(tc_req_dac1),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_dac2_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(drp_req_dac2_reg_0),
        .O(drp_req_dac2_i_1_n_0));
  FDRE drp_req_dac2_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac2_i_1_n_0),
        .Q(tc_req_dac2),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    drp_req_dac3_i_1
       (.I0(\FSM_onehot_tc_sm_state_reg_n_0_[0] ),
        .I1(drp_req_dac3_reg_0),
        .O(drp_req_dac3_i_1_n_0));
  FDRE drp_req_dac3_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac3_i_1_n_0),
        .Q(tc_req_dac3),
        .R(reset_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_device_rom ram
       (.D({ram_n_64,ram_n_65,ram_n_66}),
        .E(ram_n_62),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_tc_sm_state_reg[0] (\FSM_onehot_tc_sm_state[6]_i_4_n_0 ),
        .\FSM_onehot_tc_sm_state_reg[0]_0 (\FSM_onehot_tc_sm_state_reg[0]_0 ),
        .\FSM_onehot_tc_sm_state_reg[4]_i_2_0 (drp_req_adc1_reg_0),
        .\FSM_onehot_tc_sm_state_reg[4]_i_2_1 (drp_req_adc3_reg_0),
        .\FSM_onehot_tc_sm_state_reg[4]_i_2_2 (drp_req_adc2_reg_0),
        .\FSM_onehot_tc_sm_state_reg[4]_i_2_3 (drp_req_dac1_reg_0),
        .\FSM_onehot_tc_sm_state_reg[4]_i_2_4 (drp_req_dac3_reg_0),
        .\FSM_onehot_tc_sm_state_reg[4]_i_2_5 (drp_req_dac0_reg_0),
        .\FSM_onehot_tc_sm_state_reg[4]_i_2_6 (drp_req_dac2_reg_0),
        .\FSM_onehot_tc_sm_state_reg[6] ({\FSM_onehot_tc_sm_state_reg[6]_0 [1],\FSM_onehot_tc_sm_state_reg_n_0_[5] ,drp_den,\FSM_onehot_tc_sm_state_reg_n_0_[3] ,\FSM_onehot_tc_sm_state_reg_n_0_[2] ,\FSM_onehot_tc_sm_state_reg[6]_0 [0],\FSM_onehot_tc_sm_state_reg_n_0_[0] }),
        .Q(Q),
        .\adc0_drpaddr_reg[0] (\adc0_drpaddr_reg[0] ),
        .\adc0_drpaddr_reg[10] (\adc0_drpaddr_reg[10] ),
        .\adc0_drpaddr_reg[1] (\adc0_drpaddr_reg[1] ),
        .\adc0_drpaddr_reg[2] (\adc0_drpaddr_reg[2] ),
        .\adc0_drpaddr_reg[3] (\adc0_drpaddr_reg[3] ),
        .\adc0_drpaddr_reg[4] (\adc0_drpaddr_reg[4] ),
        .\adc0_drpaddr_reg[5] (\adc0_drpaddr_reg[5] ),
        .\adc0_drpaddr_reg[6] (\adc0_drpaddr_reg[6] ),
        .\adc0_drpaddr_reg[8] (\adc0_drpaddr_reg[8] ),
        .\adc0_drpaddr_reg[9] (\adc0_drpaddr_reg[9] ),
        .\adc0_drpdi_reg[0] (\adc0_drpdi_reg[0] ),
        .\adc0_drpdi_reg[10] (\adc0_drpdi_reg[10] ),
        .\adc0_drpdi_reg[11] (\adc0_drpdi_reg[11] ),
        .\adc0_drpdi_reg[12] (\adc0_drpdi_reg[12] ),
        .\adc0_drpdi_reg[15] (\adc0_drpdi_reg[15] ),
        .\adc0_drpdi_reg[15]_0 (\adc0_drpdi_reg[15]_0 ),
        .\adc0_drpdi_reg[15]_1 (\adc0_drpdi_reg[15]_1 ),
        .\adc0_drpdi_reg[1] (\adc0_drpdi_reg[1] ),
        .\adc0_drpdi_reg[2] (\adc0_drpdi_reg[2] ),
        .\adc0_drpdi_reg[3] (\adc0_drpdi_reg[3] ),
        .\adc0_drpdi_reg[4] (\adc0_drpdi_reg[4] ),
        .\adc0_drpdi_reg[5] (\adc0_drpdi_reg[5] ),
        .\adc0_drpdi_reg[6] (\adc0_drpdi_reg[6] ),
        .\adc0_drpdi_reg[7] (\adc0_drpdi_reg[7] ),
        .\adc0_drpdi_reg[8] (\adc0_drpdi_reg[8] ),
        .\adc0_drpdi_reg[9] (\adc0_drpdi_reg[9] ),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc1_drpdi_tc(adc1_drpdi_tc),
        .adc1_drpen_tc(adc1_drpen_tc),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drpen_tc(adc2_drpen_tc),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drpen_tc(adc3_drpen_tc),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .dac0_drpaddr_tc(dac0_drpaddr_tc),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drpen_tc(dac1_drpen_tc),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac2_drpdi_tc(dac2_drpdi_tc),
        .dac2_drpen_tc(dac2_drpen_tc),
        .dac2_drprdy_tc(dac2_drprdy_tc),
        .dac3_drpdi_tc(dac3_drpdi_tc),
        .dac3_drpen_tc(dac3_drpen_tc),
        .\data_index_reg[6] (ram_n_63),
        .\data_index_reg_rep[0] (ram_n_180),
        .\data_index_reg_rep[0]_0 (ram_n_181),
        .\data_index_reg_rep[0]_1 (ram_n_182),
        .\data_index_reg_rep[0]_10 (ram_n_191),
        .\data_index_reg_rep[0]_11 (ram_n_192),
        .\data_index_reg_rep[0]_12 (ram_n_193),
        .\data_index_reg_rep[0]_13 (ram_n_194),
        .\data_index_reg_rep[0]_14 (ram_n_195),
        .\data_index_reg_rep[0]_15 (ram_n_196),
        .\data_index_reg_rep[0]_16 (ram_n_197),
        .\data_index_reg_rep[0]_17 (ram_n_198),
        .\data_index_reg_rep[0]_18 (ram_n_199),
        .\data_index_reg_rep[0]_19 (ram_n_200),
        .\data_index_reg_rep[0]_2 (ram_n_183),
        .\data_index_reg_rep[0]_20 (ram_n_201),
        .\data_index_reg_rep[0]_21 (ram_n_202),
        .\data_index_reg_rep[0]_22 (ram_n_203),
        .\data_index_reg_rep[0]_23 (ram_n_204),
        .\data_index_reg_rep[0]_24 (ram_n_205),
        .\data_index_reg_rep[0]_25 (ram_n_206),
        .\data_index_reg_rep[0]_26 (ram_n_207),
        .\data_index_reg_rep[0]_27 (ram_n_208),
        .\data_index_reg_rep[0]_28 (ram_n_209),
        .\data_index_reg_rep[0]_29 (ram_n_210),
        .\data_index_reg_rep[0]_3 (ram_n_184),
        .\data_index_reg_rep[0]_30 (ram_n_211),
        .\data_index_reg_rep[0]_31 (ram_n_212),
        .\data_index_reg_rep[0]_32 (ram_n_213),
        .\data_index_reg_rep[0]_33 (ram_n_214),
        .\data_index_reg_rep[0]_34 (ram_n_215),
        .\data_index_reg_rep[0]_35 (ram_n_216),
        .\data_index_reg_rep[0]_36 (ram_n_217),
        .\data_index_reg_rep[0]_37 (ram_n_218),
        .\data_index_reg_rep[0]_38 (ram_n_219),
        .\data_index_reg_rep[0]_39 (ram_n_220),
        .\data_index_reg_rep[0]_4 (ram_n_185),
        .\data_index_reg_rep[0]_40 (ram_n_221),
        .\data_index_reg_rep[0]_41 (ram_n_222),
        .\data_index_reg_rep[0]_42 (ram_n_223),
        .\data_index_reg_rep[0]_43 (ram_n_224),
        .\data_index_reg_rep[0]_44 (ram_n_225),
        .\data_index_reg_rep[0]_45 (ram_n_226),
        .\data_index_reg_rep[0]_46 (ram_n_227),
        .\data_index_reg_rep[0]_47 (ram_n_228),
        .\data_index_reg_rep[0]_48 (ram_n_229),
        .\data_index_reg_rep[0]_49 (ram_n_230),
        .\data_index_reg_rep[0]_5 (ram_n_186),
        .\data_index_reg_rep[0]_50 (ram_n_231),
        .\data_index_reg_rep[0]_51 (drp_req_adc0_i_1_n_0),
        .\data_index_reg_rep[0]_52 (data_index[6:5]),
        .\data_index_reg_rep[0]_6 (ram_n_187),
        .\data_index_reg_rep[0]_7 (ram_n_188),
        .\data_index_reg_rep[0]_8 (ram_n_189),
        .\data_index_reg_rep[0]_9 (ram_n_190),
        .\data_index_reg_rep[1] (ram_n_232),
        .\data_index_reg_rep[1]_0 (ram_n_233),
        .\data_reg[26]_0 (\data_reg[26] ),
        .\data_reg[26]_1 (\data_reg[26]_0 ),
        .\data_reg[27]_0 (\data_reg[27] ),
        .\data_reg[27]_1 (\data_reg[27]_0 ),
        .\data_reg[27]_2 (\data_reg[27]_1 ),
        .\data_reg[27]_3 (\data_reg[27]_2 ),
        .\data_reg[28]_0 (\data_reg[28] ),
        .\data_reg[28]_1 (\data_reg[28]_0 ),
        .\data_reg[28]_2 (\data_reg[28]_1 ),
        .\data_reg[28]_3 ({\data_index_reg_rep_n_0_[5] ,\data_index_reg_rep_n_0_[4] ,\data_index_reg_rep_n_0_[3] ,\data_index_reg_rep_n_0_[2] ,\data_index_reg_rep_n_0_[1] ,\data_index_reg_rep_n_0_[0] }),
        .\data_reg[28]_4 ({\data_reg[28]_i_1_n_0 ,\data_reg[27]_i_1_n_0 ,\data_reg[26]_i_1_n_0 ,\data[25]_i_1_n_0 ,\data[24]_i_1_n_0 ,\data_reg[22]_i_1_n_0 ,\data_reg[21]_i_1_n_0 ,\data_reg[20]_i_1_n_0 ,\data_reg[19]_i_1_n_0 ,\data_reg[18]_i_1_n_0 ,\data_reg[17]_i_1_n_0 ,\data_reg[16]_i_1_n_0 ,\data_reg[15]_i_1_n_0 ,\data[14]_i_1_n_0 ,\data_reg[13]_i_1_n_0 ,\data[12]_i_1_n_0 ,\data_reg[11]_i_1_n_0 ,\data_reg[10]_i_1_n_0 ,\data_reg[9]_i_1_n_0 ,\data_reg[8]_i_1_n_0 ,\data_reg[7]_i_1_n_0 ,\data_reg[6]_i_1_n_0 ,\data_reg[5]_i_1_n_0 ,\data_reg[4]_i_1_n_0 ,\data_reg[3]_i_1_n_0 ,\data_reg[2]_i_1_n_0 ,\data_reg[1]_i_1_n_0 ,\data_reg[0]_i_1_n_0 }),
        .drp_den_reg(drp_den_reg_0),
        .p_0_in(p_0_in),
        .\pll_state_machine.drpaddr_status_reg[10] (\pll_state_machine.drpaddr_status_reg[10] ),
        .\pll_state_machine.drpaddr_status_reg[3] (\pll_state_machine.drpaddr_status_reg[3] ),
        .\pll_state_machine.drpaddr_status_reg[3]_0 (\pll_state_machine.drpaddr_status_reg[3]_0 ),
        .\pll_state_machine.drpaddr_status_reg[6] (\pll_state_machine.drpaddr_status_reg[6] ),
        .\pll_state_machine.drpaddr_status_reg[6]_0 (\pll_state_machine.drpaddr_status_reg[6]_0 ),
        .rx0_u_adc(rx0_u_adc),
        .rx0_u_adc_0(rx0_u_adc_0),
        .rx0_u_adc_1(rx0_u_adc_1),
        .rx0_u_adc_2(rx0_u_adc_2),
        .rx0_u_adc_3(rx0_u_adc_3),
        .rx0_u_adc_4(drp_wen),
        .rx1_u_adc(rx1_u_adc),
        .rx1_u_adc_0(rx1_u_adc_0),
        .rx2_u_adc(rx2_u_adc),
        .rx2_u_adc_0(rx2_u_adc_0),
        .rx3_u_adc(rx3_u_adc),
        .rx3_u_adc_0(rx3_u_adc_0),
        .s_axi_aclk(s_axi_aclk),
        .tc_sm_state20_out(tc_sm_state20_out),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i),
        .tile_config_drp_arb_gnt_i_0(tile_config_drp_arb_gnt_i_0),
        .tile_config_drp_arb_gnt_i_1(tile_config_drp_arb_gnt_i_1),
        .tile_config_drp_arb_gnt_i_2(tile_config_drp_arb_gnt_i_2),
        .tile_config_drp_arb_gnt_i_3(tile_config_drp_arb_gnt_i_3),
        .tile_config_drp_drdy(tile_config_drp_drdy),
        .tx0_u_dac(tx0_u_dac),
        .tx0_u_dac_0(tx0_u_dac_0),
        .tx1_u_dac(tx1_u_dac),
        .tx1_u_dac_0(tx1_u_dac_0),
        .tx2_u_dac(tx2_u_dac),
        .tx2_u_dac_0(tx2_u_dac_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[0]_i_1 
       (.I0(tc_enable_reg138_in),
        .I1(tc_enable_reg137_in),
        .I2(adc0_reset_i),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(p_0_in),
        .O(\FSM_onehot_tc_sm_state_reg[6]_1 ));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[1]_i_1 
       (.I0(tc_enable_reg135_in),
        .I1(tc_enable_reg134_in),
        .I2(adc1_restart_i_reg_1),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(drp_req_adc1_reg_0),
        .O(adc1_restart_i_reg));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[2]_i_1 
       (.I0(tc_enable_reg132_in),
        .I1(tc_enable_reg131_in),
        .I2(adc2_restart_i_reg_1),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(drp_req_adc2_reg_0),
        .O(adc2_restart_i_reg));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[3]_i_1 
       (.I0(tc_enable_reg129_in),
        .I1(tc_enable_reg128_in),
        .I2(adc3_restart_i_reg_1),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(drp_req_adc3_reg_0),
        .O(adc3_restart_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[4]_i_1 
       (.I0(tc_enable_reg126_in),
        .I1(tc_enable_reg125_in),
        .I2(dac0_reset_i),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(drp_req_dac0_reg_0),
        .O(\FSM_onehot_tc_sm_state_reg[6]_2 ));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[5]_i_1 
       (.I0(tc_enable_reg123_in),
        .I1(tc_enable_reg122_in),
        .I2(dac1_restart_i_reg_1),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(drp_req_dac1_reg_0),
        .O(dac1_restart_i_reg));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[6]_i_1 
       (.I0(tc_enable_reg120_in),
        .I1(tc_enable_reg119_in),
        .I2(dac2_restart_i_reg_1),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(drp_req_dac2_reg_0),
        .O(dac2_restart_i_reg));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \tc_enable[7]_i_1 
       (.I0(tc_enable_reg118_in),
        .I1(tc_enable_reg1),
        .I2(dac3_restart_i_reg_1),
        .I3(\FSM_onehot_tc_sm_state_reg[6]_0 [1]),
        .I4(drp_req_dac3_reg_0),
        .O(dac3_restart_i_reg));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__159
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__160
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__161
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__162
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__163
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__164
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__165
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__166
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__167
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__168
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__169
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__170
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__171
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__172
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__173
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__174
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__175
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__176
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__177
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__178
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__179
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__180
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__181
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__182
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__183
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__184
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__185
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__186
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__187
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__188
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__189
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__190
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__191
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__192
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__193
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__194
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__195
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__196
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__197
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__198
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__199
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__200
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__201
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__202
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__203
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__204
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__205
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__206
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__207
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__208
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__209
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__210
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__211
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__212
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__213
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__214
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__215
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__216
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__217
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__218
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__219
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__220
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__221
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__222
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__223
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__224
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__225
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__226
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__227
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__228
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__229
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__230
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__231
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__232
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__233
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__234
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__235
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__236
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__237
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__238
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__239
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__240
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__241
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__242
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__243
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__244
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__245
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__246
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__247
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__248
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__249
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__250
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__251
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__252
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__253
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__254
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
