VERILOG_SOURCES += $(SPINALROOT)/StreamTester2.v
TOPLEVEL=StreamTester2
MODULE=StreamTester2

include ../common/Makefile.sim