$date
	Sun Oct 23 09:37:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#582716
b101 !
1"
#582718
b101 &
b101 %
1$
#582719
0"
#582722
b10000 &
b10000 %
#582726
b1000 &
b1000 %
#582730
b100 &
b100 %
#582734
b10 &
b10 %
#582738
b1 &
b1 %
1#
#582742
b0 &
0#
b0 %
0$
#1628454
b10000 &
b10000 %
1$
b10000 !
1"
#1628455
0"
#1628458
b1000 &
b1000 %
#1628462
b100 &
b100 %
#1628466
b10 &
b10 %
#1628470
b1 &
1#
b1 %
#1628474
b0 &
b0 %
0#
0$
#2580229
b11101 !
1"
#2580230
b11101 &
b11101 %
1$
#2580231
0"
#2580234
b1011000 &
b1011000 %
#2580238
b101100 &
b101100 %
#2580242
b10110 &
b10110 %
#2580246
b1011 &
b1011 %
#2580250
b100010 &
b100010 %
#2580254
b10001 &
b10001 %
#2580258
b110100 &
b110100 %
#2580262
b11010 &
b11010 %
#2580266
b1101 &
b1101 %
#2580270
b101000 &
b101000 %
#2580274
b10100 &
b10100 %
#2580278
b1010 &
b1010 %
#2580282
b101 &
b101 %
#2580286
b10000 &
b10000 %
#2580290
b1000 &
b1000 %
#2580294
b100 &
b100 %
#2580298
b10 &
b10 %
#2580302
b1 &
1#
b1 %
#2580306
b0 &
b0 %
0#
0$
#4500012
