{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_interface cnn ",
      "set_directive_interface cnn ",
      "set_directive_pipeline conv_2\/Filter1_Loop ",
      "set_directive_interface cnn ",
      "set_directive_pipeline flat\/Row_Loop ",
      "set_directive_resource cnn ",
      "set_directive_pipeline soft_max\/Sum_Loop ",
      "set_directive_pipeline soft_max\/Prediction_Loop ",
      "set_directive_pipeline dense\/Flat_Loop -II 2",
      "set_directive_pipeline conv_1\/Filter1_Loop ",
      "set_directive_pipeline conv_2\/W_Row_Loop ",
      "set_directive_pipeline max_pool_1\/Col_Loop ",
      "set_directive_pipeline max_pool_2\/Col_Loop "
    ],
    "DirectiveInfo": [
      "interface cnn {{bram positionBoolean0mode} {port positionBooleanTextRequiredcnn_input}} {}",
      "interface cnn {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn} {bundle CRTL_BUS}} {}",
      "pipeline conv_2\/Filter1_Loop {} {}",
      "interface cnn {{bram positionBoolean0mode} {port positionBooleanTextRequiredprediction}} {}",
      "pipeline flat\/Row_Loop {} {}",
      "resource cnn {{variable positionBooleanTextRequiredprediction} {core RAM_1P_BRAM}} {}",
      "pipeline soft_max\/Sum_Loop {} {}",
      "pipeline soft_max\/Prediction_Loop {} {}",
      "pipeline dense\/Flat_Loop {{II 2}} {}",
      "pipeline conv_1\/Filter1_Loop {} {}",
      "pipeline conv_2\/W_Row_Loop {} {}",
      "pipeline max_pool_1\/Col_Loop {} {}",
      "pipeline max_pool_2\/Col_Loop {} {}"
    ]
  },
  "Args": {
    "cnn_input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["784"],
        "interfaceRef": "cnn_input"
      }
    },
    "prediction": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "interfaceRef": "prediction"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "40",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4639572",
    "Uncertainty": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 40.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/max_pool_2.cpp",
      "..\/max_pool_1.cpp",
      "..\/flat.cpp",
      "..\/dense.cpp",
      "..\/conv_2.cpp",
      "..\/conv_1.cpp",
      "..\/cnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_conv_1_input_0.vhd",
      "impl\/vhdl\/cnn_conv_1_out.vhd",
      "impl\/vhdl\/cnn_conv_2_out.vhd",
      "impl\/vhdl\/cnn_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/cnn_fadd_32ns_32nkbM.vhd",
      "impl\/vhdl\/cnn_fcmp_32ns_32nmb6.vhd",
      "impl\/vhdl\/cnn_fdiv_32ns_32nbYs.vhd",
      "impl\/vhdl\/cnn_fexp_32ns_32nbZs.vhd",
      "impl\/vhdl\/cnn_flat_array.vhd",
      "impl\/vhdl\/cnn_fmul_32ns_32nlbW.vhd",
      "impl\/vhdl\/cnn_mac_muladd_4nbXr.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5nocq.vhd",
      "impl\/vhdl\/cnn_mac_muladd_6nncg.vhd",
      "impl\/vhdl\/cnn_max_pool_1_out.vhd",
      "impl\/vhdl\/cnn_max_pool_2_out.vhd",
      "impl\/vhdl\/conv_1.vhd",
      "impl\/vhdl\/conv_1_conv_1_bias.vhd",
      "impl\/vhdl\/conv_1_conv_1_weibkb.vhd",
      "impl\/vhdl\/conv_1_conv_1_weicud.vhd",
      "impl\/vhdl\/conv_1_conv_1_weidEe.vhd",
      "impl\/vhdl\/conv_1_conv_1_weieOg.vhd",
      "impl\/vhdl\/conv_1_conv_1_weifYi.vhd",
      "impl\/vhdl\/conv_1_conv_1_weig8j.vhd",
      "impl\/vhdl\/conv_1_conv_1_weihbi.vhd",
      "impl\/vhdl\/conv_1_conv_1_weiibs.vhd",
      "impl\/vhdl\/conv_1_conv_1_weijbC.vhd",
      "impl\/vhdl\/conv_2.vhd",
      "impl\/vhdl\/conv_2_conv_2_bias.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei0iy.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei1iI.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei2iS.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei3i2.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei4jc.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei5jm.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei6jw.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei7jG.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei8jQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei9j0.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiAem.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibak.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibAo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibbk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibBo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibck.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibCo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibdk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibDo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibek.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibEo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiBew.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibfk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibFp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibgk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibGp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibhl.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibHp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibil.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibIp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibjl.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibJp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibkl.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibKp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibll.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibLp.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibml.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibMq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibnm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibNq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibom.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibOq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibpm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibPq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibqm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibQq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibrm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibRq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibsm.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibSr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibtn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibTr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibun.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibUr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibvn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibVr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibwn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibWr.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibxn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibyn.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibzo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiCeG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiDeQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiEe0.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiFfa.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiGfk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiHfu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiIfE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiJfO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiKfY.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiLf8.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiMgi.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiNgs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiOgC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weipcA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiPgM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiqcK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiQgW.vhd",
      "impl\/vhdl\/conv_2_conv_2_weircU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiRg6.vhd",
      "impl\/vhdl\/conv_2_conv_2_weisc4.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiShg.vhd",
      "impl\/vhdl\/conv_2_conv_2_weitde.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiThq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiudo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiUhA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weivdy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiVhK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiwdI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiWhU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weixdS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiXh4.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiyd2.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiYie.vhd",
      "impl\/vhdl\/conv_2_conv_2_weizec.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiZio.vhd",
      "impl\/vhdl\/dense.vhd",
      "impl\/vhdl\/dense_dense_array.vhd",
      "impl\/vhdl\/dense_dense_weights.vhd",
      "impl\/vhdl\/flat.vhd",
      "impl\/vhdl\/max_pool_1.vhd",
      "impl\/vhdl\/max_pool_2.vhd",
      "impl\/vhdl\/soft_max.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_conv_1_input_0.v",
      "impl\/verilog\/cnn_conv_1_out.v",
      "impl\/verilog\/cnn_conv_2_out.v",
      "impl\/verilog\/cnn_conv_2_out_ram.dat",
      "impl\/verilog\/cnn_CRTL_BUS_s_axi.v",
      "impl\/verilog\/cnn_fadd_32ns_32nkbM.v",
      "impl\/verilog\/cnn_fcmp_32ns_32nmb6.v",
      "impl\/verilog\/cnn_fdiv_32ns_32nbYs.v",
      "impl\/verilog\/cnn_fexp_32ns_32nbZs.v",
      "impl\/verilog\/cnn_flat_array.v",
      "impl\/verilog\/cnn_flat_array_ram.dat",
      "impl\/verilog\/cnn_fmul_32ns_32nlbW.v",
      "impl\/verilog\/cnn_mac_muladd_4nbXr.v",
      "impl\/verilog\/cnn_mac_muladd_5nocq.v",
      "impl\/verilog\/cnn_mac_muladd_6nncg.v",
      "impl\/verilog\/cnn_max_pool_1_out.v",
      "impl\/verilog\/cnn_max_pool_1_out_ram.dat",
      "impl\/verilog\/cnn_max_pool_2_out.v",
      "impl\/verilog\/cnn_max_pool_2_out_ram.dat",
      "impl\/verilog\/conv_1.v",
      "impl\/verilog\/conv_1_conv_1_bias.v",
      "impl\/verilog\/conv_1_conv_1_bias_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weibkb.v",
      "impl\/verilog\/conv_1_conv_1_weibkb_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weicud.v",
      "impl\/verilog\/conv_1_conv_1_weicud_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weidEe.v",
      "impl\/verilog\/conv_1_conv_1_weidEe_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weieOg.v",
      "impl\/verilog\/conv_1_conv_1_weieOg_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weifYi.v",
      "impl\/verilog\/conv_1_conv_1_weifYi_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weig8j.v",
      "impl\/verilog\/conv_1_conv_1_weig8j_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weihbi.v",
      "impl\/verilog\/conv_1_conv_1_weihbi_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weiibs.v",
      "impl\/verilog\/conv_1_conv_1_weiibs_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weijbC.v",
      "impl\/verilog\/conv_1_conv_1_weijbC_rom.dat",
      "impl\/verilog\/conv_2.v",
      "impl\/verilog\/conv_2_conv_2_bias.v",
      "impl\/verilog\/conv_2_conv_2_bias_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei0iy.v",
      "impl\/verilog\/conv_2_conv_2_wei0iy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei1iI.v",
      "impl\/verilog\/conv_2_conv_2_wei1iI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei2iS.v",
      "impl\/verilog\/conv_2_conv_2_wei2iS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei3i2.v",
      "impl\/verilog\/conv_2_conv_2_wei3i2_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei4jc.v",
      "impl\/verilog\/conv_2_conv_2_wei4jc_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei5jm.v",
      "impl\/verilog\/conv_2_conv_2_wei5jm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei6jw.v",
      "impl\/verilog\/conv_2_conv_2_wei6jw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei7jG.v",
      "impl\/verilog\/conv_2_conv_2_wei7jG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei8jQ.v",
      "impl\/verilog\/conv_2_conv_2_wei8jQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei9j0.v",
      "impl\/verilog\/conv_2_conv_2_wei9j0_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiAem.v",
      "impl\/verilog\/conv_2_conv_2_weiAem_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibak.v",
      "impl\/verilog\/conv_2_conv_2_weibak_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibAo.v",
      "impl\/verilog\/conv_2_conv_2_weibAo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibbk.v",
      "impl\/verilog\/conv_2_conv_2_weibbk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibBo.v",
      "impl\/verilog\/conv_2_conv_2_weibBo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibck.v",
      "impl\/verilog\/conv_2_conv_2_weibck_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibCo.v",
      "impl\/verilog\/conv_2_conv_2_weibCo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibdk.v",
      "impl\/verilog\/conv_2_conv_2_weibdk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibDo.v",
      "impl\/verilog\/conv_2_conv_2_weibDo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibek.v",
      "impl\/verilog\/conv_2_conv_2_weibek_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibEo.v",
      "impl\/verilog\/conv_2_conv_2_weibEo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiBew.v",
      "impl\/verilog\/conv_2_conv_2_weiBew_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibfk.v",
      "impl\/verilog\/conv_2_conv_2_weibfk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibFp.v",
      "impl\/verilog\/conv_2_conv_2_weibFp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibgk.v",
      "impl\/verilog\/conv_2_conv_2_weibgk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibGp.v",
      "impl\/verilog\/conv_2_conv_2_weibGp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibhl.v",
      "impl\/verilog\/conv_2_conv_2_weibhl_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibHp.v",
      "impl\/verilog\/conv_2_conv_2_weibHp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibil.v",
      "impl\/verilog\/conv_2_conv_2_weibil_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibIp.v",
      "impl\/verilog\/conv_2_conv_2_weibIp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibjl.v",
      "impl\/verilog\/conv_2_conv_2_weibjl_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibJp.v",
      "impl\/verilog\/conv_2_conv_2_weibJp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibkl.v",
      "impl\/verilog\/conv_2_conv_2_weibkl_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibKp.v",
      "impl\/verilog\/conv_2_conv_2_weibKp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibll.v",
      "impl\/verilog\/conv_2_conv_2_weibll_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibLp.v",
      "impl\/verilog\/conv_2_conv_2_weibLp_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibml.v",
      "impl\/verilog\/conv_2_conv_2_weibml_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibMq.v",
      "impl\/verilog\/conv_2_conv_2_weibMq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibnm.v",
      "impl\/verilog\/conv_2_conv_2_weibnm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibNq.v",
      "impl\/verilog\/conv_2_conv_2_weibNq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibom.v",
      "impl\/verilog\/conv_2_conv_2_weibom_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibOq.v",
      "impl\/verilog\/conv_2_conv_2_weibOq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibpm.v",
      "impl\/verilog\/conv_2_conv_2_weibpm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibPq.v",
      "impl\/verilog\/conv_2_conv_2_weibPq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibqm.v",
      "impl\/verilog\/conv_2_conv_2_weibqm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibQq.v",
      "impl\/verilog\/conv_2_conv_2_weibQq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibrm.v",
      "impl\/verilog\/conv_2_conv_2_weibrm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibRq.v",
      "impl\/verilog\/conv_2_conv_2_weibRq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibsm.v",
      "impl\/verilog\/conv_2_conv_2_weibsm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibSr.v",
      "impl\/verilog\/conv_2_conv_2_weibSr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibtn.v",
      "impl\/verilog\/conv_2_conv_2_weibtn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibTr.v",
      "impl\/verilog\/conv_2_conv_2_weibTr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibun.v",
      "impl\/verilog\/conv_2_conv_2_weibun_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibUr.v",
      "impl\/verilog\/conv_2_conv_2_weibUr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibvn.v",
      "impl\/verilog\/conv_2_conv_2_weibvn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibVr.v",
      "impl\/verilog\/conv_2_conv_2_weibVr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibwn.v",
      "impl\/verilog\/conv_2_conv_2_weibwn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibWr.v",
      "impl\/verilog\/conv_2_conv_2_weibWr_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibxn.v",
      "impl\/verilog\/conv_2_conv_2_weibxn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibyn.v",
      "impl\/verilog\/conv_2_conv_2_weibyn_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibzo.v",
      "impl\/verilog\/conv_2_conv_2_weibzo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiCeG.v",
      "impl\/verilog\/conv_2_conv_2_weiCeG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiDeQ.v",
      "impl\/verilog\/conv_2_conv_2_weiDeQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiEe0.v",
      "impl\/verilog\/conv_2_conv_2_weiEe0_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiFfa.v",
      "impl\/verilog\/conv_2_conv_2_weiFfa_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiGfk.v",
      "impl\/verilog\/conv_2_conv_2_weiGfk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiHfu.v",
      "impl\/verilog\/conv_2_conv_2_weiHfu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiIfE.v",
      "impl\/verilog\/conv_2_conv_2_weiIfE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiJfO.v",
      "impl\/verilog\/conv_2_conv_2_weiJfO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiKfY.v",
      "impl\/verilog\/conv_2_conv_2_weiKfY_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiLf8.v",
      "impl\/verilog\/conv_2_conv_2_weiLf8_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiMgi.v",
      "impl\/verilog\/conv_2_conv_2_weiMgi_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiNgs.v",
      "impl\/verilog\/conv_2_conv_2_weiNgs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiOgC.v",
      "impl\/verilog\/conv_2_conv_2_weiOgC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weipcA.v",
      "impl\/verilog\/conv_2_conv_2_weipcA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiPgM.v",
      "impl\/verilog\/conv_2_conv_2_weiPgM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiqcK.v",
      "impl\/verilog\/conv_2_conv_2_weiqcK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiQgW.v",
      "impl\/verilog\/conv_2_conv_2_weiQgW_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weircU.v",
      "impl\/verilog\/conv_2_conv_2_weircU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiRg6.v",
      "impl\/verilog\/conv_2_conv_2_weiRg6_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weisc4.v",
      "impl\/verilog\/conv_2_conv_2_weisc4_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiShg.v",
      "impl\/verilog\/conv_2_conv_2_weiShg_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weitde.v",
      "impl\/verilog\/conv_2_conv_2_weitde_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiThq.v",
      "impl\/verilog\/conv_2_conv_2_weiThq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiudo.v",
      "impl\/verilog\/conv_2_conv_2_weiudo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiUhA.v",
      "impl\/verilog\/conv_2_conv_2_weiUhA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weivdy.v",
      "impl\/verilog\/conv_2_conv_2_weivdy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiVhK.v",
      "impl\/verilog\/conv_2_conv_2_weiVhK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiwdI.v",
      "impl\/verilog\/conv_2_conv_2_weiwdI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiWhU.v",
      "impl\/verilog\/conv_2_conv_2_weiWhU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weixdS.v",
      "impl\/verilog\/conv_2_conv_2_weixdS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiXh4.v",
      "impl\/verilog\/conv_2_conv_2_weiXh4_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiyd2.v",
      "impl\/verilog\/conv_2_conv_2_weiyd2_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiYie.v",
      "impl\/verilog\/conv_2_conv_2_weiYie_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weizec.v",
      "impl\/verilog\/conv_2_conv_2_weizec_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiZio.v",
      "impl\/verilog\/conv_2_conv_2_weiZio_rom.dat",
      "impl\/verilog\/dense.v",
      "impl\/verilog\/dense_dense_array.v",
      "impl\/verilog\/dense_dense_weights.v",
      "impl\/verilog\/dense_dense_weights_rom.dat",
      "impl\/verilog\/flat.v",
      "impl\/verilog\/max_pool_1.v",
      "impl\/verilog\/max_pool_2.v",
      "impl\/verilog\/soft_max.v",
      "impl\/verilog\/cnn.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_v1_0\/data\/cnn.mdd",
      "impl\/misc\/drivers\/cnn_v1_0\/data\/cnn.tcl",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn.c",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn.h",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_hw.h",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_linux.c",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_ap_fadd_0_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fdiv_4_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fexp_2_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/chenq\/MAG\/code\/CNN-FPGA\/vivadoHLS2019\/cnn\/solution4\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "C:\/Users\/chenq\/MAG\/code\/CNN-FPGA\/vivadoHLS2019\/cnn\/solution4\/.debug",
    "ProtoInst": ["C:\/Users\/chenq\/MAG\/code\/CNN-FPGA\/vivadoHLS2019\/cnn\/solution4\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "cnn_ap_fadd_0_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fadd_0_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fdiv_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fdiv_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fexp_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fexp_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CRTL_BUS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "cnn_input": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "cnn_input",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CRTL_BUS",
      "bundle_role": "interrupt"
    },
    "prediction": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "prediction",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "cnn_input_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "cnn_input_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "cnn_input_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "cnn_input_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "cnn_input_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "cnn_input_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "cnn_input_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "prediction_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "prediction_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "prediction_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "prediction_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "prediction_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "prediction_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "prediction_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "flat",
          "InstanceName": "grp_flat_fu_446"
        },
        {
          "ModuleName": "conv_2",
          "InstanceName": "grp_conv_2_fu_454"
        },
        {
          "ModuleName": "dense",
          "InstanceName": "grp_dense_fu_656",
          "Instances": [{
              "ModuleName": "soft_max",
              "InstanceName": "grp_soft_max_fu_161"
            }]
        },
        {
          "ModuleName": "conv_1",
          "InstanceName": "grp_conv_1_fu_666"
        },
        {
          "ModuleName": "max_pool_1",
          "InstanceName": "grp_max_pool_1_fu_692"
        },
        {
          "ModuleName": "max_pool_2",
          "InstanceName": "grp_max_pool_2_fu_699"
        }
      ]
    },
    "Info": {
      "conv_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "soft_max": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_1": {
        "Latency": {
          "LatencyBest": "108178",
          "LatencyAvg": "108178",
          "LatencyWorst": "108178",
          "PipelineII": "108178",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "36.105"
        },
        "Loops": [{
            "Name": "Row_Loop_Col_Loop_Filter1_Loop",
            "TripCount": "21632",
            "Latency": "108176",
            "PipelineII": "5",
            "PipelineDepth": "22"
          }],
        "Area": {
          "BRAM_18K": "10",
          "DSP48E": "11",
          "FF": "2082",
          "LUT": "2758",
          "URAM": "0"
        }
      },
      "max_pool_1": {
        "Latency": {
          "LatencyBest": "10818",
          "LatencyAvg": "10818",
          "LatencyWorst": "10818",
          "PipelineII": "10818",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "23.438"
        },
        "Loops": [{
            "Name": "Filter_Loop_Row_Loop_Col_Loop",
            "TripCount": "5408",
            "Latency": "10816",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "263",
          "LUT": "1365",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "conv_2": {
        "Latency": {
          "LatencyBest": "4460550",
          "LatencyAvg": "4460550",
          "LatencyWorst": "4460550",
          "PipelineII": "4460550",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "36.221"
        },
        "Loops": [{
            "Name": "Row_Loop_Filter2_Loop_W_Row_Loop",
            "TripCount": "23232",
            "Latency": "4460548",
            "PipelineII": "192",
            "PipelineDepth": "197"
          }],
        "Area": {
          "BRAM_18K": "97",
          "DSP48E": "6",
          "FF": "7008",
          "LUT": "5169",
          "URAM": "0"
        }
      },
      "max_pool_2": {
        "Latency": {
          "LatencyBest": "3202",
          "LatencyAvg": "3202",
          "LatencyWorst": "3202",
          "PipelineII": "3202",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "23.438"
        },
        "Loops": [{
            "Name": "Filter_Loop_Row_Loop_Col_Loop",
            "TripCount": "1600",
            "Latency": "3200",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "250",
          "LUT": "1385",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "flat": {
        "Latency": {
          "LatencyBest": "802",
          "LatencyAvg": "802",
          "LatencyWorst": "802",
          "PipelineII": "802",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Row_Loop",
            "TripCount": "5",
            "Latency": "800",
            "PipelineII": "160",
            "PipelineDepth": "161"
          }],
        "Area": {
          "FF": "258",
          "LUT": "11543",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "soft_max": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "47",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "26.870"
        },
        "Loops": [
          {
            "Name": "Sum_Loop",
            "TripCount": "10",
            "Latency": "24",
            "PipelineII": "2",
            "PipelineDepth": "7"
          },
          {
            "Name": "Prediction_Loop",
            "TripCount": "10",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "9",
          "FF": "884",
          "LUT": "2500",
          "URAM": "0"
        }
      },
      "dense": {
        "Latency": {
          "LatencyBest": "32051",
          "LatencyAvg": "32051",
          "LatencyWorst": "32051",
          "PipelineII": "32051",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "34.961"
        },
        "Loops": [{
            "Name": "Dense_Loop_Flat_Loop",
            "TripCount": "16000",
            "Latency": "32001",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "32",
          "DSP48E": "14",
          "FF": "1370",
          "LUT": "3508",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "4639572",
          "LatencyAvg": "4639572",
          "LatencyWorst": "4639572",
          "PipelineII": "4639573",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "40.00",
          "Uncertainty": "5.00",
          "Estimate": "36.221"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "1624",
            "PipelineII": "",
            "PipelineDepth": "58",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "28",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "memset_conv_1_out",
            "TripCount": "26",
            "Latency": "22333",
            "PipelineII": "",
            "PipelineDepth": "859",
            "Loops": [{
                "Name": "memset_conv_1_out",
                "TripCount": "26",
                "Latency": "857",
                "PipelineII": "",
                "PipelineDepth": "33",
                "Loops": [{
                    "Name": "memset_conv_1_out",
                    "TripCount": "32",
                    "Latency": "31",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "245",
          "DSP48E": "32",
          "FF": "11427",
          "LUT": "26470",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-26 21:45:57 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
