// Seed: 2605127456
module module_0;
  tri0 id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 ();
  always id_1 <= id_1;
  module_0();
  wire id_2;
  wire id_3;
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    output uwire id_4,
    output wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output wire id_15
);
  assign id_4 = 1;
  module_0();
endmodule
