
*** Running vivado
    with args -log design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 361.273 ; gain = 151.047
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 398.750 ; gain = 188.523
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 398.750 ; gain = 188.523
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 642.590 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 642.590 ; gain = 432.363
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 642.590 ; gain = 432.363
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 642.590 ; gain = 432.363
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 642.590 ; gain = 432.363
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 642.590 ; gain = 432.363
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 843.746 ; gain = 633.520
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 859.781 ; gain = 649.555
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 864.684 ; gain = 654.457
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 893.250 ; gain = 613.117
