// Seed: 1274979507
module module_0 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11,
    input wor id_12
);
  assign id_4 = 1;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1
);
  assign id_3 = -1'b0;
  always if (1);
  wand id_4 = 1;
  assign id_3 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
