INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:41:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.585ns period=7.170ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.585ns period=7.170ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.170ns  (clk rise@7.170ns - clk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 2.539ns (36.625%)  route 4.394ns (63.375%))
  Logic Levels:           27  (CARRY4=15 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.653 - 7.170 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2820, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X27Y96         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.405     1.111    mulf1/operator/sigProdExt_c2[23]
    SLICE_X25Y96         LUT6 (Prop_lut6_I1_O)        0.121     1.232 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.165     1.397    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X24Y95         LUT6 (Prop_lut6_I3_O)        0.043     1.440 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.314     1.754    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X22Y97         LUT5 (Prop_lut5_I1_O)        0.043     1.797 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.797    mulf1/operator/RoundingAdder/S[0]
    SLICE_X22Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.035 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.035    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X22Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.085 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.085    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X22Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.135 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     2.135    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0_n_0
    SLICE_X22Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.185 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.185    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.235 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.235    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.285 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.285    mulf1/operator/RoundingAdder/ltOp_carry__3_i_6_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.335 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     2.335    mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.385 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     2.385    mulf1/operator/RoundingAdder/ltOp_carry__2_i_12__0_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.487 r  mulf1/operator/RoundingAdder/ltOp_carry__1_i_10__0/O[0]
                         net (fo=14, routed)          0.243     2.730    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X23Y105        LUT2 (Prop_lut2_I1_O)        0.119     2.849 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0/O
                         net (fo=18, routed)          0.342     3.191    mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0_n_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I3_O)        0.043     3.234 f  mulf1/operator/RoundingAdder/ltOp_carry__3_i_9/O
                         net (fo=1, routed)           0.328     3.562    mulf1/operator/RoundingAdder/ltOp_carry__3_i_9_n_0
    SLICE_X23Y100        LUT5 (Prop_lut5_I4_O)        0.043     3.605 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_3/O
                         net (fo=6, routed)           0.103     3.708    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X23Y100        LUT4 (Prop_lut4_I0_O)        0.043     3.751 r  mulf1/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.445     4.196    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X22Y95         LUT6 (Prop_lut6_I1_O)        0.043     4.239 r  mulf1/operator/RoundingAdder/level5_c1[3]_i_3__0/O
                         net (fo=4, routed)           0.297     4.536    mulf1/operator/RoundingAdder/X_c2_reg[15]_3[0]
    SLICE_X27Y95         LUT6 (Prop_lut6_I5_O)        0.043     4.579 r  mulf1/operator/RoundingAdder/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.259     4.838    addf1/operator/DI[0]
    SLICE_X26Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.100 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.100    addf1/operator/ltOp_carry_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.149 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.149    addf1/operator/ltOp_carry__0_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.198 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.198    addf1/operator/ltOp_carry__1_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.247 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.247    addf1/operator/ltOp_carry__2_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.374 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.346     5.720    load3/data_tehb/control/CO[0]
    SLICE_X20Y101        LUT4 (Prop_lut4_I3_O)        0.130     5.850 r  load3/data_tehb/control/i__carry_i_3__0/O
                         net (fo=1, routed)           0.267     6.117    addf1/operator/p_1_in[1]
    SLICE_X21Y103        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.281     6.398 r  addf1/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.423     6.822    addf1/operator/RightShifterComponent/O[3]
    SLICE_X21Y105        LUT6 (Prop_lut6_I0_O)        0.120     6.942 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.096     7.038    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X21Y105        LUT4 (Prop_lut4_I0_O)        0.043     7.081 r  mulf1/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.360     7.441    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X22Y107        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.170     7.170 r  
                                                      0.000     7.170 r  clk (IN)
                         net (fo=2820, unset)         0.483     7.653    addf1/operator/RightShifterComponent/clk
    SLICE_X22Y107        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[23]/C
                         clock pessimism              0.000     7.653    
                         clock uncertainty           -0.035     7.617    
    SLICE_X22Y107        FDRE (Setup_fdre_C_R)       -0.271     7.346    addf1/operator/RightShifterComponent/level4_c1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 -0.094    




