Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 27 17:46:44 2024
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2689 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                 7690        0.051        0.000                      0                 7690        3.000        0.000                       0                  2691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.038        0.000                      0                 7690        0.171        0.000                      0                 7690        3.071        0.000                       0                  2687  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.040        0.000                      0                 7690        0.171        0.000                      0                 7690        3.071        0.000                       0                  2687  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.038        0.000                      0                 7690        0.051        0.000                      0                 7690  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.038        0.000                      0                 7690        0.051        0.000                      0                 7690  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.788ns (86.106%)  route 0.934ns (13.894%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.916 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.413     6.329    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[55]
    SLICE_X9Y55          LUT3 (Prop_lut3_I0_O)        0.234     6.563 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1/O
                         net (fo=1, routed)           0.000     6.563    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.032     6.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 5.966ns (89.085%)  route 0.731ns (10.915%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.860    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.094 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.210     6.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.234     6.538 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.538    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.032     6.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.525ns (38.532%)  route 4.028ns (61.468%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.452     6.222    sigma/sigma_tile/riscv/SR[0]
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X49Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/udm/udm_controller/in45[10]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.321 r  sigma/udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/udm_controller/RD_DATA_reg[10]
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.585%)  route 0.121ns (39.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.572    -0.592    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.330    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.121    -0.458    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X14Y75         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.107    -0.331    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.075    -0.513    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.777%)  route 0.121ns (46.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.121    -0.297    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.063    -0.481    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.082    -0.353    sigma/udm/udm_controller/in45[9]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[9]
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.092    -0.494    sigma/udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.574    -0.590    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.345    sigma/udm/uart_tx/in13[1]
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/udm/uart_tx/databuf[1]
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.845    -0.828    sigma/udm/uart_tx/clk_out1
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.091    -0.486    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.687%)  route 0.111ns (37.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.569    -0.595    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.111    -0.344    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.841    -0.832    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092    -0.490    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.212ns (67.468%)  route 0.102ns (32.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=6, routed)           0.102    -0.330    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[11]
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.048    -0.282 r  sigma/udm/udm_controller/bus_wdata_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/bus_wdata_bo[3]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X11Y81         FDRE (Hold_fdre_C_D)         0.107    -0.476    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.910%)  route 0.116ns (45.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[16]/Q
                         net (fo=4, routed)           0.116    -0.302    sigma/udm/uart_rx/clk_counter_reg_n_0_[16]
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.047    -0.497    sigma/udm/uart_rx/bitperiod_o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.813%)  route 0.105ns (36.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.352    sigma/udm/udm_controller/in45[8]
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.307 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.092    -0.506    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X10Y59     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_full_flag_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X11Y59     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_rd_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X11Y59     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_rd_ptr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y58     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_wr_ptr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X11Y58     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_wr_ptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y76     sigma/csr_rdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y76     sigma/csr_rdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y76     sigma/csr_rdata_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y74     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X37Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.788ns (86.106%)  route 0.934ns (13.894%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.916 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.413     6.329    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[55]
    SLICE_X9Y55          LUT3 (Prop_lut3_I0_O)        0.234     6.563 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1/O
                         net (fo=1, routed)           0.000     6.563    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.118     6.571    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.032     6.603    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 5.966ns (89.085%)  route 0.731ns (10.915%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.860    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.094 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.210     6.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.234     6.538 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.538    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.118     6.571    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.032     6.603    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.525ns (38.532%)  route 4.028ns (61.468%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.452     6.222    sigma/sigma_tile/riscv/SR[0]
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.118     6.612    
    SLICE_X49Y58         FDRE (Setup_fdre_C_R)       -0.314     6.298    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/udm/udm_controller/in45[10]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.321 r  sigma/udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/udm_controller/RD_DATA_reg[10]
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.585%)  route 0.121ns (39.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.572    -0.592    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.330    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.121    -0.458    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X14Y75         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.107    -0.331    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.075    -0.513    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.777%)  route 0.121ns (46.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.121    -0.297    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.063    -0.481    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.082    -0.353    sigma/udm/udm_controller/in45[9]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[9]
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.092    -0.494    sigma/udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.574    -0.590    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.345    sigma/udm/uart_tx/in13[1]
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/udm/uart_tx/databuf[1]
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.845    -0.828    sigma/udm/uart_tx/clk_out1
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.091    -0.486    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.687%)  route 0.111ns (37.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.569    -0.595    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.111    -0.344    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.841    -0.832    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092    -0.490    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.212ns (67.468%)  route 0.102ns (32.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=6, routed)           0.102    -0.330    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[11]
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.048    -0.282 r  sigma/udm/udm_controller/bus_wdata_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/bus_wdata_bo[3]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X11Y81         FDRE (Hold_fdre_C_D)         0.107    -0.476    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.910%)  route 0.116ns (45.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[16]/Q
                         net (fo=4, routed)           0.116    -0.302    sigma/udm/uart_rx/clk_counter_reg_n_0_[16]
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.047    -0.497    sigma/udm/uart_rx/bitperiod_o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.813%)  route 0.105ns (36.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.352    sigma/udm/udm_controller/in45[8]
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.307 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.092    -0.506    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X10Y59     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_full_flag_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X11Y59     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_rd_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X11Y59     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_rd_ptr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y81     sigma/csr_rdata_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y58     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_M_if_wr_ptr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X11Y58     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_wr_ptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y76     sigma/csr_rdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y76     sigma/csr_rdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X15Y76     sigma/csr_rdata_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y74     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X37Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[2][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.788ns (86.106%)  route 0.934ns (13.894%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.916 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.413     6.329    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[55]
    SLICE_X9Y55          LUT3 (Prop_lut3_I0_O)        0.234     6.563 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1/O
                         net (fo=1, routed)           0.000     6.563    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.032     6.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 5.966ns (89.085%)  route 0.731ns (10.915%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.860    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.094 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.210     6.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.234     6.538 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.538    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.032     6.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.525ns (38.532%)  route 4.028ns (61.468%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.452     6.222    sigma/sigma_tile/riscv/SR[0]
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X49Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/udm/udm_controller/in45[10]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.321 r  sigma/udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/udm_controller/RD_DATA_reg[10]
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.091    -0.372    sigma/udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.585%)  route 0.121ns (39.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.572    -0.592    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.330    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.120    -0.459    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.121    -0.338    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X14Y75         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.107    -0.331    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.120    -0.468    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.075    -0.393    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.777%)  route 0.121ns (46.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.121    -0.297    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.120    -0.424    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.063    -0.361    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.082    -0.353    sigma/udm/udm_controller/in45[9]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[9]
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.120    -0.466    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.092    -0.374    sigma/udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.574    -0.590    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.345    sigma/udm/uart_tx/in13[1]
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/udm/uart_tx/databuf[1]
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.845    -0.828    sigma/udm/uart_tx/clk_out1
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.120    -0.457    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.091    -0.366    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.687%)  route 0.111ns (37.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.569    -0.595    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.111    -0.344    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.841    -0.832    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.120    -0.462    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092    -0.370    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.212ns (67.468%)  route 0.102ns (32.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=6, routed)           0.102    -0.330    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[11]
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.048    -0.282 r  sigma/udm/udm_controller/bus_wdata_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/bus_wdata_bo[3]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X11Y81         FDRE (Hold_fdre_C_D)         0.107    -0.356    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.910%)  route 0.116ns (45.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[16]/Q
                         net (fo=4, routed)           0.116    -0.302    sigma/udm/uart_rx/clk_counter_reg_n_0_[16]
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.120    -0.424    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.047    -0.377    sigma/udm/uart_rx/bitperiod_o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.813%)  route 0.105ns (36.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.352    sigma/udm/udm_controller/in45[8]
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.307 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.120    -0.478    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.092    -0.386    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.788ns (86.106%)  route 0.934ns (13.894%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.916 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.413     6.329    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[55]
    SLICE_X9Y55          LUT3 (Prop_lut3_I0_O)        0.234     6.563 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1/O
                         net (fo=1, routed)           0.000     6.563    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[23]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y55          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.032     6.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 5.966ns (89.085%)  route 0.731ns (10.915%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.159ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.458    -0.159    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y18          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.939 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.941    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     4.048 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.518     4.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_102
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.097     4.663 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23/O
                         net (fo=1, routed)           0.000     4.663    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_23_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.058 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.058    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.147 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.147    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.236 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.326 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.326    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.415 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.415    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.504 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.593 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.593    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.682 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.682    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.860    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.094 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.210     6.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.234     6.538 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.538    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y57          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.032     6.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.525ns (38.513%)  route 4.031ns (61.487%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.455     6.226    sigma/sigma_tile/riscv/SR[0]
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X48Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.525ns (38.532%)  route 4.028ns (61.468%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 6.383 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y13         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=6, routed)           0.946     2.461    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.097     2.558 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3/O
                         net (fo=39, routed)          0.650     3.208    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_3_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.097     3.305 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23/O
                         net (fo=1, routed)           0.196     3.501    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_23_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.598 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13/O
                         net (fo=4, routed)           0.570     4.168    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_13_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.097     4.265 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.471     4.736    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.097     4.833 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.336     5.170    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.097     5.267 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.407     5.674    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.097     5.771 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.452     6.222    sigma/sigma_tile/riscv/SR[0]
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.144     6.383    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y58         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.348     6.730    
                         clock uncertainty           -0.120     6.610    
    SLICE_X49Y58         FDRE (Setup_fdre_C_R)       -0.314     6.296    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/udm/udm_controller/in45[10]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.321 r  sigma/udm/udm_controller/RD_DATA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/udm_controller/RD_DATA_reg[10]
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y84         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[10]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.091    -0.372    sigma/udm/udm_controller/RD_DATA_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.585%)  route 0.121ns (39.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.572    -0.592    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.330    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.120    -0.459    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.121    -0.338    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X14Y75         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.107    -0.331    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X15Y76         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.120    -0.468    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.075    -0.393    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.777%)  route 0.121ns (46.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[12]/Q
                         net (fo=4, routed)           0.121    -0.297    sigma/udm/uart_rx/clk_counter_reg_n_0_[12]
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[9]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.120    -0.424    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.063    -0.361    sigma/udm/uart_rx/bitperiod_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X30Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.082    -0.353    sigma/udm/udm_controller/in45[9]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[9]
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.120    -0.466    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.092    -0.374    sigma/udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.574    -0.590    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.345    sigma/udm/uart_tx/in13[1]
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/udm/uart_tx/databuf[1]
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.845    -0.828    sigma/udm/uart_tx/clk_out1
    SLICE_X13Y92         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.120    -0.457    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.091    -0.366    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.687%)  route 0.111ns (37.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.569    -0.595    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.111    -0.344    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.841    -0.832    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.120    -0.462    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092    -0.370    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.212ns (67.468%)  route 0.102ns (32.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=6, routed)           0.102    -0.330    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[11]
    SLICE_X11Y81         LUT3 (Prop_lut3_I2_O)        0.048    -0.282 r  sigma/udm/udm_controller/bus_wdata_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    sigma/udm/udm_controller/bus_wdata_bo[3]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X11Y81         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X11Y81         FDRE (Hold_fdre_C_D)         0.107    -0.356    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.910%)  route 0.116ns (45.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.605    -0.559    sigma/udm/uart_rx/clk_out1
    SLICE_X0Y97          FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sigma/udm/uart_rx/clk_counter_reg[16]/Q
                         net (fo=4, routed)           0.116    -0.302    sigma/udm/uart_rx/clk_counter_reg_n_0_[16]
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.877    -0.796    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y96          FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[13]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.120    -0.424    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.047    -0.377    sigma/udm/uart_rx/bitperiod_o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.813%)  route 0.105ns (36.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.352    sigma/udm/udm_controller/in45[8]
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.307 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X29Y82         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.120    -0.478    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.092    -0.386    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.079    





