// Seed: 43442411
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input wand id_8,
    output supply0 id_9
    , id_12,
    output uwire id_10
);
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    output tri0 id_2,
    output supply1 id_3,
    input logic id_4,
    output tri id_5,
    input logic id_6,
    input tri id_7,
    output wor id_8,
    inout logic id_9,
    input wire id_10,
    output wor id_11,
    input wand id_12
);
  initial id_9 = id_0(id_4 && 1 & 1, id_4, 1) * 1;
  always
    if (id_9) id_9 <= id_6;
    else id_1 <= id_4;
  module_0(
      id_11, id_5, id_8, id_5, id_11, id_8, id_7, id_12, id_10, id_8, id_5
  );
endmodule
