<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="iq_pid_vco_wrapper_auto_pc_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_processing_system7_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_xlslice_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dds_range_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dds_range_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_expanderReal_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_expanderReal_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_xbar_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_xlconstant_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_twoInMult_dds_range_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_twoInMult_dds_range_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_xlconstant_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_twoInMult_dds_ampl_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_twoInMult_dds_ampl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_ad9767_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_ad9767_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_adc1_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_adc1_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dds_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dds_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dds_nco_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dds_nco_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_proc_sys_reset_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_pid_rst_int_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_pid_rst_int_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dds_f0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dds_f0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_pid_kp_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_pid_kp_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_pid_setpoint_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_pid_setpoint_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_pid_sign_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_pid_sign_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_ltc2145_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_ltc2145_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_pid_kd_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_pid_kd_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_pid_ki_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_pid_ki_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dac1_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dac1_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="iq_pid_vco_wrapper_dds_ampl_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/iq_pid_vco_wrapper_dds_ampl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="iq_pid_vco_wrapper_auto_pc_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_processing_system7_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xlslice_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_range_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_expanderReal_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xbar_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xlconstant_1_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_twoInMult_dds_range_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xlconstant_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_twoInMult_dds_ampl_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_ad9767_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_adc1_offset_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_offset_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_nco_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_rst_int_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_f0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_kp_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_setpoint_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_sign_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_kd_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_ki_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dac1_offset_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_ampl_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_auto_pc_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_processing_system7_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xlslice_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_range_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_expanderReal_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xbar_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xlconstant_1_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_twoInMult_dds_range_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_xlconstant_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_twoInMult_dds_ampl_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_ad9767_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_adc1_offset_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_offset_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_nco_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_rst_int_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_f0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_kp_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_setpoint_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_sign_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_kd_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_pid_ki_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dac1_offset_0_synth_1"/>
		<Parent Id="iq_pid_vco_wrapper_dds_ampl_0_synth_1"/>
	</Run>
</Runs>

