--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:1.1-42.10" *)
+(* top =  1  *)
 module power_state(clock, reset, state, gnt_0, gnt_1);
 (* src = "dut.sv:2.9-2.14" *)
 input clock;
@@ -41,6 +42,7 @@
 .B(_1_),
 .Y(_3_)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.3-40.6" *)
 \$_SDFF_PP0_  gnt_0_reg /* _8_ */ (
 .C(clock),
@@ -48,6 +50,7 @@
 .Q(gnt_0),
 .R(reset)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.3-40.6" *)
 \$_SDFF_PP0_  gnt_1_reg /* _9_ */ (
 .C(clock),
