Data_RAM.v,verilog,xil_defaultlib,../../../../CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
