# References

1. Datta, Kaushik, Shoaib Kamil, Samuel Williams, Leonid Oliker, John Shalf, and Katherine Yelick. “Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors.” SIAM Review 51, no. 1 (February 5, 2009): 129–59. https://doi.org/10.1137/070693199.
2. Frigo, Matteo, Charles E Leiserson, Harald Prokop, and Sridhar Ramachandran. “Cache-Oblivious Algorithms,” 2005, 13.
3. Frigo, Matteo, and Volker Strumpen. “Cache Oblivious Stencil Computations.” In Proceedings of the 19th Annual International Conference on Supercomputing  - ICS ’05, 361. Cambridge, Massachusetts: ACM Press, 2005. https://doi.org/10.1145/1088149.1088197.
4. Frigo, Matteo, and Volker Strumpen. “The Cache Complexity of Multithreaded Cache Oblivious Algorithms,” 2005, 10.
5. Grosser, Tobias, Albert Cohen, Paul H. J. Kelly, J. Ramanujam, P. Sadayappan, and Sven Verdoolaege. “Split Tiling for GPUs: Automatic Parallelization Using Trapezoidal Tiles.” In Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units - GPGPU-6, 24–31. Houston, Texas: ACM Press, 2013. https://doi.org/10.1145/2458523.2458526.
6. Henretty, Tom, Richard Veras, Franz Franchetti, Louis-Noël Pouchet, J. Ramanujam, and P. Sadayappan. “A Stencil Compiler for Short-Vector SIMD Architectures.” In Proceedings of the 27th International ACM Conference on International Conference on Supercomputing - ICS ’13, 13. Eugene, Oregon, USA: ACM Press, 2013. https://doi.org/10.1145/2464996.2467268.
7. Holewinski, Justin, Louis-Noël Pouchet, and P. Sadayappan. “High-Performance Code Generation for Stencil Computations on GPU Architectures.” In Proceedings of the 26th ACM International Conference on Supercomputing - ICS ’12, 311. San Servolo Island, Venice, Italy: ACM Press, 2012. https://doi.org/10.1145/2304576.2304619.
8. Kamil, Shoaib, Kaushik Datta, Samuel Williams, Leonid Oliker, John Shalf, and Katherine Yelick. “Implicit and Explicit Optimizations for Stencil Computations.” In Proceedings of the 2006 Workshop on Memory System Performance and Correctness  - MSPC ’06, 51. San Jose, California: ACM Press, 2006. https://doi.org/10.1145/1178597.1178605.
9. Krishnamoorthy, Sriram, Muthu Baskaran, Uday Bondhugula, J Ramanujam, Atanas Rountev, and P Sadayappan. “Effective Automatic Parallelization of Stencil Computations,” 2007, 10.
10. Lengauer, Christian, Sven Apel, Matthias Bolten, Armin Größlinger, Frank Hannig, Harald Köstler, Ulrich Rüde, et al. “ExaStencils: Advanced Stencil-Code Engineering.” In Euro-Par 2014: Parallel Processing Workshops, edited by Luís Lopes, Julius Žilinskas, Alexandru Costan, Roberto G. Cascella, Gabor Kecskemeti, Emmanuel Jeannot, Mario Cannataro, et al., 8806:553–64. Lecture Notes in Computer Science. Cham: Springer International Publishing, 2014. https://doi.org/10.1007/978-3-319-14313-2_47.
11. Meng, Jiayuan, and Kevin Skadron. “A Performance Study for Iterative Stencil Loops on GPUs with Ghost Zone Optimizations.” International Journal of Parallel Programming 39, no. 1 (February 2011): 115–42. https://doi.org/10.1007/s10766-010-0142-5.
12. Nguyen, Anthony, Nadathur Satish, Jatin Chhugani, Changkyu Kim, and Pradeep Dubey. “3.5-D Blocking Optimization for Stencil Computations on Modern CPUs and GPUs.” In 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, 1–13. New Orleans, LA, USA: IEEE, 2010. https://doi.org/10.1109/SC.2010.2.
13. Ragan-Kelley, Jonathan, Connelly Barnes, and Andrew Adams. “Halide: A Language and Compiler for Optimizing Parallelism, Locality, and Recomputation in Image Processing Pipelines,” 2013, 12.
14. Ren, Stephanie. “Vector-Aware Space Cuts in Stencil Computations,” 2019, 76.
15. Tang, Yuan, Rezaul Chowdhury, Bradley C Kuszmaul, Chi-Keung Luk, and Charles E Leiserson. “The Pochoir Stencil Compiler,” 2011, 12.
16. Zhou, Xing. “TILING OPTIMIZATIONS FOR STENCIL COMPUTATIONS,” 2013, 133.
17. Pereira, Alyson D., Luiz Ramos, and Luís F. W. Góes. “PSkel: A Stencil Programming Framework for CPU-GPU Systems: PSkel: A Stencil Programming Framework for CPU-GPU Systems.” Concurrency and Computation: Practice and Experience 27, no. 17 (December 10, 2015): 4938–53. https://doi.org/10.1002/cpe.3479.
