<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Task 4: AXI4_Stream_Divider_m_arch Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="LogoGruppoIV.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Task 4
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generato da Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Cerca');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Cerca');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="class_a_x_i4___stream___divider__m.html">AXI4_Stream_Divider_m</a></li><li class="navelem"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html">AXI4_Stream_Divider_m_arch</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">AXI4_Stream_Divider_m_arch Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:abd958a39fbdb007e559cc5ddafbdb783"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#abd958a39fbdb007e559cc5ddafbdb783">div_gen_v5_1_11</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:a8bdd62ff6ca8b4696f9b4e539eb0a995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a8bdd62ff6ca8b4696f9b4e539eb0a995">DowngradeIPIdentifiedWarnings</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a211952fcdb0f097c95073082c8a21bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a211952fcdb0f097c95073082c8a21bd0">DowngradeIPIdentifiedWarnings</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AXI4_Stream_Divider_m_arch</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">architecture</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; yes &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa3f64b0b75b90a0646589220b4cf1b4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3ec6baecb99ea26ec49b8d0a25db821b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a3ec6baecb99ea26ec49b8d0a25db821b">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 aclk_intf CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aec111866e52fa85897762e63fdd8feb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aec111866e52fa85897762e63fdd8feb5">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : reset : 1.0 aresetn_intf RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab788f2d596bd0aa259b1c8e60a5d5548"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ab788f2d596bd0aa259b1c8e60a5d5548">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#ac7961574cfa92a6f93442d8556bfa010">s_axis_divisor_tvalid</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVISOR TVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aec051df70b4db65b746ffb8229c23708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aec051df70b4db65b746ffb8229c23708">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#add0911569a3912c2607aa152618151a2">s_axis_divisor_tready</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVISOR TREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a62658af3c1b6b2456db36ceebec1bf9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a62658af3c1b6b2456db36ceebec1bf9e">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a7d8c9e37e90dc22515775c75a237e55f">s_axis_divisor_tdata</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVISOR TDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac077920d940298c053ddee30681a5f95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ac077920d940298c053ddee30681a5f95">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a982ba4187b7998a7821480139f44d77f">s_axis_dividend_tvalid</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVIDEND TVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac3341d14d2139faa2b47c96d517baa6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ac3341d14d2139faa2b47c96d517baa6a">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#aa6f5fc4a6bdff46fc52f708cdc45f08c">s_axis_dividend_tready</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVIDEND TREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af3cbffe0dca86444a89866d71185be3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#af3cbffe0dca86444a89866d71185be3a">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#ab596f35526f1a820fdcbc52589aebd87">s_axis_dividend_tdata</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVIDEND TDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a29d1ceb3b48c607e99bc88b60278c6ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a29d1ceb3b48c607e99bc88b60278c6ef">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#aaef4bb67c35f0f55146d869067cd9051">m_axis_dout_tvalid</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 M_AXIS_DOUT TVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab6ddb6ec492853fb298f05782037a121"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ab6ddb6ec492853fb298f05782037a121">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#aefa19f9bab0676d158be8aa6cf4b5029">m_axis_dout_tready</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 M_AXIS_DOUT TREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4a795d0061fcff2c1953851310804072"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a4a795d0061fcff2c1953851310804072">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a68bb8b945ef3879e94c998430919f617">m_axis_dout_tdata</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 M_AXIS_DOUT TDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ae060ce5868d35ef17bcb6e832da03be9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>div_gen_v5_1_11</b>  </td></tr>
<tr class="memitem:ae060ce5868d35ef17bcb6e832da03be9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>div_gen_v5_1_11</b>  </td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descrizione dettagliata</h2>
<div class="textblock">
<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00109">109</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>
</div><h2 class="groupheader">Documentazione dei membri dato</h2>
<a id="abd958a39fbdb007e559cc5ddafbdb783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd958a39fbdb007e559cc5ddafbdb783">&#9670;&nbsp;</a></span>div_gen_v5_1_11</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#abd958a39fbdb007e559cc5ddafbdb783">div_gen_v5_1_11</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00112">112</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="a8bdd62ff6ca8b4696f9b4e539eb0a995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdd62ff6ca8b4696f9b4e539eb0a995">&#9670;&nbsp;</a></span>DowngradeIPIdentifiedWarnings <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a8bdd62ff6ca8b4696f9b4e539eb0a995">DowngradeIPIdentifiedWarnings</a> <b><span class="comment">STRING</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00110">110</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="a211952fcdb0f097c95073082c8a21bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211952fcdb0f097c95073082c8a21bd0">&#9670;&nbsp;</a></span>DowngradeIPIdentifiedWarnings <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a211952fcdb0f097c95073082c8a21bd0">DowngradeIPIdentifiedWarnings</a> <b><span class="vhdlchar">AXI4_Stream_Divider_m_arch</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">architecture</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; yes &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00111">111</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="ae060ce5868d35ef17bcb6e832da03be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae060ce5868d35ef17bcb6e832da03be9">&#9670;&nbsp;</a></span>u0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a> <b><span class="vhdlchar">div_gen_v5_1_11</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__1_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00217">217</a> del file <a class="el" href="_task4__v2__1_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="ae060ce5868d35ef17bcb6e832da03be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae060ce5868d35ef17bcb6e832da03be9">&#9670;&nbsp;</a></span>u0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a> <b><span class="vhdlchar">div_gen_v5_1_11</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__1_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00217">217</a> del file <a class="el" href="_task4__v2__1_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="aa3f64b0b75b90a0646589220b4cf1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f64b0b75b90a0646589220b4cf1b4d">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[1/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a> <b><span class="comment">STRING</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00160">160</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="a3ec6baecb99ea26ec49b8d0a25db821b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec6baecb99ea26ec49b8d0a25db821b">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[2/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a3ec6baecb99ea26ec49b8d0a25db821b">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 aclk_intf CLK &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00161">161</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="aec111866e52fa85897762e63fdd8feb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec111866e52fa85897762e63fdd8feb5">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[3/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aec111866e52fa85897762e63fdd8feb5">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : reset : 1.0 aresetn_intf RST &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00162">162</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="ab788f2d596bd0aa259b1c8e60a5d5548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab788f2d596bd0aa259b1c8e60a5d5548">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[4/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ab788f2d596bd0aa259b1c8e60a5d5548">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#ac7961574cfa92a6f93442d8556bfa010">s_axis_divisor_tvalid</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVISOR TVALID &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00163">163</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="aec051df70b4db65b746ffb8229c23708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec051df70b4db65b746ffb8229c23708">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[5/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aec051df70b4db65b746ffb8229c23708">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#add0911569a3912c2607aa152618151a2">s_axis_divisor_tready</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVISOR TREADY &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00164">164</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="a62658af3c1b6b2456db36ceebec1bf9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62658af3c1b6b2456db36ceebec1bf9e">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[6/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a62658af3c1b6b2456db36ceebec1bf9e">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a7d8c9e37e90dc22515775c75a237e55f">s_axis_divisor_tdata</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVISOR TDATA &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00165">165</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="ac077920d940298c053ddee30681a5f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac077920d940298c053ddee30681a5f95">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[7/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ac077920d940298c053ddee30681a5f95">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a982ba4187b7998a7821480139f44d77f">s_axis_dividend_tvalid</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVIDEND TVALID &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00166">166</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="ac3341d14d2139faa2b47c96d517baa6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3341d14d2139faa2b47c96d517baa6a">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[8/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ac3341d14d2139faa2b47c96d517baa6a">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#aa6f5fc4a6bdff46fc52f708cdc45f08c">s_axis_dividend_tready</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVIDEND TREADY &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00167">167</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="af3cbffe0dca86444a89866d71185be3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3cbffe0dca86444a89866d71185be3a">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[9/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#af3cbffe0dca86444a89866d71185be3a">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#ab596f35526f1a820fdcbc52589aebd87">s_axis_dividend_tdata</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 S_AXIS_DIVIDEND TDATA &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00168">168</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="a29d1ceb3b48c607e99bc88b60278c6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d1ceb3b48c607e99bc88b60278c6ef">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[10/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a29d1ceb3b48c607e99bc88b60278c6ef">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#aaef4bb67c35f0f55146d869067cd9051">m_axis_dout_tvalid</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 M_AXIS_DOUT TVALID &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00169">169</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="ab6ddb6ec492853fb298f05782037a121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ddb6ec492853fb298f05782037a121">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[11/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ab6ddb6ec492853fb298f05782037a121">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#aefa19f9bab0676d158be8aa6cf4b5029">m_axis_dout_tready</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 M_AXIS_DOUT TREADY &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00170">170</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<a id="a4a795d0061fcff2c1953851310804072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a795d0061fcff2c1953851310804072">&#9670;&nbsp;</a></span>X_INTERFACE_INFO <span class="overload">[12/12]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a4a795d0061fcff2c1953851310804072">X_INTERFACE_INFO</a> <b><b><a class="el" href="class_a_x_i4___stream___divider__m.html#a68bb8b945ef3879e94c998430919f617">m_axis_dout_tdata</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : axis : 1.0 M_AXIS_DOUT TDATA &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Attribute</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definizione alla linea <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00171">171</a> del file <a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a>.</p>

</div>
</div>
<hr/>La documentazione per questa classe è stata generata a partire dal seguente file:<ul>
<li>Task4_v2_0/src/<a class="el" href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html">AXI4_Stream_Divider_m.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generato da &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
