--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Aug 20 17:26:12 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     accum4
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets rst_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \u3/u1/q_15_15_16_set  (from clk_c +)
   Destination:    FD1S3BX    D              \u3/u1/q_15_15_16_set  (to clk_c +)

   Delay:                   3.995ns  (32.5% logic, 67.5% route), 3 logic levels.

 Constraint Details:

      3.995ns data_path \u3/u1/q_15_15_16_set to \u3/u1/q_15_15_16_set meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.859ns

 Path Details: \u3/u1/q_15_15_16_set to \u3/u1/q_15_15_16_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u3/u1/q_15_15_16_set (from clk_c)
Route         1   e 0.788                                  \u3/u1/n24
LUT4        ---     0.448              B to Z              \u3/u1/i17_3_lut
Route         2   e 0.954                                  cin
LUT4        ---     0.448              C to Z              \u3/i20_4_lut_3_lut
Route         2   e 0.954                                  \u3/n20
                  --------
                    3.995  (32.5% logic, 67.5% route), 3 logic levels.


Passed:  The following path meets requirements by 995.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \u3/u1/q_15_15_16_set  (from clk_c +)
   Destination:    FD1S3AX    D              \u3/u1/q_15_15_16_reset  (to clk_c +)

   Delay:                   3.995ns  (32.5% logic, 67.5% route), 3 logic levels.

 Constraint Details:

      3.995ns data_path \u3/u1/q_15_15_16_set to \u3/u1/q_15_15_16_reset meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.859ns

 Path Details: \u3/u1/q_15_15_16_set to \u3/u1/q_15_15_16_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u3/u1/q_15_15_16_set (from clk_c)
Route         1   e 0.788                                  \u3/u1/n24
LUT4        ---     0.448              B to Z              \u3/u1/i17_3_lut
Route         2   e 0.954                                  cin
LUT4        ---     0.448              C to Z              \u3/i20_4_lut_3_lut
Route         2   e 0.954                                  \u3/n20
                  --------
                    3.995  (32.5% logic, 67.5% route), 3 logic levels.


Passed:  The following path meets requirements by 995.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u3/u1/q_15_15_16_reset  (from clk_c +)
   Destination:    FD1S3BX    D              \u3/u1/q_15_15_16_set  (to clk_c +)

   Delay:                   3.995ns  (32.5% logic, 67.5% route), 3 logic levels.

 Constraint Details:

      3.995ns data_path \u3/u1/q_15_15_16_reset to \u3/u1/q_15_15_16_set meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.859ns

 Path Details: \u3/u1/q_15_15_16_reset to \u3/u1/q_15_15_16_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u3/u1/q_15_15_16_reset (from clk_c)
Route         1   e 0.788                                  \u3/u1/n25
LUT4        ---     0.448              A to Z              \u3/u1/i17_3_lut
Route         2   e 0.954                                  cin
LUT4        ---     0.448              C to Z              \u3/i20_4_lut_3_lut
Route         2   e 0.954                                  \u3/n20
                  --------
                    3.995  (32.5% logic, 67.5% route), 3 logic levels.

Report: 4.141 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets rst_c]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     4.141 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  18 paths, 14 nets, and 28 connections (60.9% coverage)


Peak memory: 56385536 bytes, TRCE: 1413120 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
