Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Tue Oct 12 00:50:22 2021
| Host              : havi running 64-bit Pop!_OS 21.04
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0                78211        0.010        0.000                      0                78211        0.788        0.000                       0                 25567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_P  {0.000 1.563}        3.125           320.000         
clk_pl_0   {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_P           0.127        0.000                      0                 1636        0.044        0.000                      0                 1636        0.788        0.000                       0                   689  
clk_pl_0            0.539        0.000                      0                76575        0.010        0.000                      0                76575        1.625        0.000                       0                 24878  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      CLK_REF_P           0.121        0.000                      0                   40        0.066        0.000                      0                   40  
CLK_REF_P     clk_pl_0            0.373        0.000                      0                  908        0.467        0.000                      0                  908  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.766ns  (logic 0.093ns (12.141%)  route 0.673ns (87.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 6.118 - 3.125 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 5.090 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.401ns (routing 1.401ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.401     5.090    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X29Y24         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     5.183 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/Q
                         net (fo=11, routed)          0.673     5.856    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[10]
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.057     6.118    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.363     6.481    
                         clock uncertainty           -0.235     6.245    
    RAMB36_X1Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[10])
                                                     -0.263     5.982    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[0]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.765ns  (logic 0.097ns (12.680%)  route 0.668ns (87.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 6.118 - 3.125 ) 
    Source Clock Delay      (SCD):    3.470ns = ( 5.033 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.344ns (routing 1.401ns, distribution 0.943ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.344     5.033    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X20Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     5.130 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[0]/Q
                         net (fo=11, routed)          0.668     5.798    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[0]
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.057     6.118    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     6.478    
                         clock uncertainty           -0.235     6.242    
    RAMB36_X1Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[0])
                                                     -0.308     5.934    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          5.934    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.748ns  (logic 0.093ns (12.433%)  route 0.655ns (87.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 6.137 - 3.125 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 5.090 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.401ns (routing 1.401ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.272ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.401     5.090    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X29Y24         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     5.183 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/Q
                         net (fo=11, routed)          0.655     5.838    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[10]
    RAMB36_X1Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.076     6.137    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.363     6.500    
                         clock uncertainty           -0.235     6.264    
    RAMB36_X1Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[10])
                                                     -0.263     6.001    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.740ns  (logic 0.093ns (12.568%)  route 0.647ns (87.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 6.133 - 3.125 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 5.090 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.401ns (routing 1.401ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.272ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.401     5.090    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X29Y24         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     5.183 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/Q
                         net (fo=11, routed)          0.647     5.830    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[10]
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.072     6.133    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.363     6.496    
                         clock uncertainty           -0.235     6.260    
    RAMB36_X1Y3          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[10])
                                                     -0.263     5.997    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.198ns (18.316%)  route 0.883ns (81.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 4.745 - 1.563 ) 
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.480ns (routing 1.401ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.246ns (routing 1.272ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.480     3.606    clk_ref_BUFG
    SLICE_X41Y43         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.704 r  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.820     4.524    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic
    SLICE_X48Y90         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     4.624 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_i_1/O
                         net (fo=1, routed)           0.063     4.687    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.246     4.745    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y90         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.319     5.064    
                         clock uncertainty           -0.235     4.828    
    SLICE_X48Y90         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     4.855    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          4.855    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.726ns  (logic 0.093ns (12.810%)  route 0.633ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 6.120 - 3.125 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 5.090 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.401ns (routing 1.401ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.059ns (routing 1.272ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.401     5.090    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X29Y24         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     5.183 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[10]/Q
                         net (fo=11, routed)          0.633     5.816    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[10]
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.059     6.120    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.363     6.483    
                         clock uncertainty           -0.235     6.247    
    RAMB36_X1Y5          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[10])
                                                     -0.263     5.984    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[22]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.731ns  (logic 0.095ns (12.996%)  route 0.636ns (87.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 6.118 - 3.125 ) 
    Source Clock Delay      (SCD):    3.471ns = ( 5.034 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.345ns (routing 1.401ns, distribution 0.944ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.345     5.034    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X20Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     5.129 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[22]/Q
                         net (fo=11, routed)          0.636     5.765    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[22]
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.057     6.118    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     6.478    
                         clock uncertainty           -0.235     6.242    
    RAMB36_X1Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[22])
                                                     -0.296     5.946    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          5.946    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[0]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.711ns  (logic 0.097ns (13.643%)  route 0.614ns (86.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 6.120 - 3.125 ) 
    Source Clock Delay      (SCD):    3.470ns = ( 5.033 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.344ns (routing 1.401ns, distribution 0.943ns)
  Clock Net Delay (Destination): 2.059ns (routing 1.272ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.344     5.033    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X20Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     5.130 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[0]/Q
                         net (fo=11, routed)          0.614     5.744    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[0]
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.059     6.120    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     6.480    
                         clock uncertainty           -0.235     6.244    
    RAMB36_X1Y5          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[0])
                                                     -0.308     5.936    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          5.936    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[4]
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (CLK_REF_P rise@3.125ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.732ns  (logic 0.097ns (13.251%)  route 0.635ns (86.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 6.118 - 3.125 ) 
    Source Clock Delay      (SCD):    3.465ns = ( 5.028 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.339ns (routing 1.401ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.272ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.339     5.028    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X25Y25         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     5.125 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/DATA_IN_SYNC_reg[4]/Q
                         net (fo=11, routed)          0.635     5.760    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[4]
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.057     6.118    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.360     6.478    
                         clock uncertainty           -0.235     6.242    
    RAMB36_X1Y6          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[4])
                                                     -0.283     5.959    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 sync_BEAT_REF1/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.567ns (47.647%)  route 0.623ns (52.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 4.754 - 1.563 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.392ns (routing 1.401ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.255ns (routing 1.272ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.392     3.518    sync_BEAT_REF1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y80 IDDRE1                                       r  sync_BEAT_REF1/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y80 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.045 r  sync_BEAT_REF1/IDDRE1_inst/Q1
                         net (fo=3, routed)           0.560     4.605    sync_BEAT_REF1/BEAT_REF1
    SLICE_X48Y86         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     4.645 r  sync_BEAT_REF1/write_en_i_1/O
                         net (fo=1, routed)           0.063     4.708    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem1
    SLICE_X48Y86         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.255     4.754    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y86         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.364     5.117    
                         clock uncertainty           -0.235     4.882    
    SLICE_X48Y86         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     4.909    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 3.618 - 1.563 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 3.304 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.238ns (routing 0.716ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.798ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.238     3.304    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.343 r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.027     3.370    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg_n_0
    SLICE_X36Y30         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.384 r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_i_1__19/O
                         net (fo=1, routed)           0.016     3.400    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_i_1__19_n_0
    SLICE_X36Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.394     3.618    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.308     3.310    
    SLICE_X36Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.356    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 3.646 - 1.563 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 3.329 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.263ns (routing 0.716ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.798ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.263     3.329    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.368 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     3.393    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg_n_0
    SLICE_X38Y32         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     3.408 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_i_1__12/O
                         net (fo=1, routed)           0.017     3.425    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_i_1__12_n_0
    SLICE_X38Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.422     3.646    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.311     3.335    
    SLICE_X38Y32         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.381    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 3.618 - 1.563 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 3.304 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.238ns (routing 0.716ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.798ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.238     3.304    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.343 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.028     3.371    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg_n_0
    SLICE_X36Y30         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.385 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_i_1__20/O
                         net (fo=1, routed)           0.017     3.402    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_i_1__20_n_0
    SLICE_X36Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.394     3.618    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.308     3.310    
    SLICE_X36Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.356    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 3.620 - 1.563 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 3.305 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.239ns (routing 0.716ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.798ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.239     3.305    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.344 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.027     3.371    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg_n_0
    SLICE_X36Y32         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.394 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_i_1__13/O
                         net (fo=1, routed)           0.017     3.411    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_i_1__13_n_0
    SLICE_X36Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.396     3.620    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.309     3.311    
    SLICE_X36Y32         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.357    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.153ns  (logic 0.061ns (39.869%)  route 0.092ns (60.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 3.671 - 1.563 ) 
    Source Clock Delay      (SCD):    1.792ns = ( 3.355 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      1.289ns (routing 0.716ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.798ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.289     3.355    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y10         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.394 r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.076     3.470    sync_AQ1/write_en_reg
    SLICE_X47Y11         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     3.492 r  sync_AQ1/write_en_i_1__1/O
                         net (fo=1, routed)           0.016     3.508    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg_1
    SLICE_X47Y11         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.447     3.671    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y11         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism             -0.266     3.404    
    SLICE_X47Y11         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.450    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.110ns  (logic 0.061ns (55.454%)  route 0.049ns (44.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 3.679 - 1.563 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.358 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      1.292ns (routing 0.716ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.798ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.292     3.358    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y90         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.396 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.031     3.427    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem
    SLICE_X48Y90         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     3.450 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_i_1/O
                         net (fo=1, routed)           0.018     3.468    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.455     3.679    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y90         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.315     3.364    
    SLICE_X48Y90         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.410    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.110ns  (logic 0.061ns (55.454%)  route 0.049ns (44.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 3.669 - 1.563 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 3.349 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      1.283ns (routing 0.716ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.798ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.283     3.349    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.387 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.031     3.418    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg_0
    SLICE_X48Y23         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     3.441 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9/O
                         net (fo=1, routed)           0.018     3.459    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9_n_0
    SLICE_X48Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.445     3.669    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.314     3.355    
    SLICE_X48Y23         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.401    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 external_counter_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            external_counter_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.451%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 3.640 - 1.563 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 3.324 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.258ns (routing 0.716ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.798ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.258     3.324    clk_ref_BUFG
    SLICE_X38Y30         FDRE                                         r  external_counter_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.363 r  external_counter_reg[19]/Q
                         net (fo=15, routed)          0.048     3.411    DATA_IN[19]
    SLICE_X38Y30         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     3.428 r  external_counter_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.007     3.435    external_counter_reg[23]_i_1_n_12
    SLICE_X38Y30         FDRE                                         r  external_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.416     3.640    clk_ref_BUFG
    SLICE_X38Y30         FDRE                                         r  external_counter_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.310     3.330    
    SLICE_X38Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.376    external_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 external_counter_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            external_counter_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 3.641 - 1.563 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 3.325 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.259ns (routing 0.716ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.798ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.259     3.325    clk_ref_BUFG
    SLICE_X38Y31         FDRE                                         r  external_counter_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.364 r  external_counter_reg[25]/Q
                         net (fo=15, routed)          0.049     3.413    DATA_IN[25]
    SLICE_X38Y31         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     3.430 r  external_counter_reg[30]_i_2/O[1]
                         net (fo=1, routed)           0.007     3.437    external_counter_reg[30]_i_2_n_14
    SLICE_X38Y31         FDRE                                         r  external_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.417     3.641    clk_ref_BUFG
    SLICE_X38Y31         FDRE                                         r  external_counter_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.310     3.331    
    SLICE_X38Y31         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.377    external_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 external_counter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            external_counter_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 3.643 - 1.563 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 3.327 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.261ns (routing 0.716ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.798ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.261     3.327    clk_ref_BUFG
    SLICE_X38Y29         FDRE                                         r  external_counter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.366 r  external_counter_reg[10]/Q
                         net (fo=15, routed)          0.050     3.416    DATA_IN[10]
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     3.433 r  external_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.007     3.440    external_counter_reg[15]_i_1_n_13
    SLICE_X38Y29         FDRE                                         r  external_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.419     3.643    clk_ref_BUFG
    SLICE_X38Y29         FDRE                                         r  external_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.310     3.333    
    SLICE_X38Y29         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.379    external_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.379    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_P
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y15  sync_BQ3/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y39  sync_CQ0/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y45  sync_CQ3/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y17  sync_BQ0/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y15  sync_BQ3/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y19  sync_CQ1/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.274       0.788      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.273       0.789      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y17  sync_BQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.271       0.791      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.271       0.791      BITSLICE_RX_TX_X0Y19  sync_CQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.271       0.791      BITSLICE_RX_TX_X0Y45  sync_CQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.270       0.792      BITSLICE_RX_TX_X0Y39  sync_CQ0/IDDRE1_inst/CB



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.572ns  (logic 0.096ns (6.107%)  route 1.476ns (93.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 8.188 - 6.250 ) 
    Source Clock Delay      (SCD):    2.232ns = ( 5.357 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.025ns (routing 0.814ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.736ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.025     5.357    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X36Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     5.453 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/Q
                         net (fo=48, routed)          1.476     6.929    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.771     8.188    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.180     8.368    
                         clock uncertainty           -0.347     8.021    
    RAMB36_X1Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.468    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.571ns  (logic 0.096ns (6.111%)  route 1.475ns (93.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 8.310 - 6.250 ) 
    Source Clock Delay      (SCD):    2.232ns = ( 5.357 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.025ns (routing 0.814ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.736ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.025     5.357    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X36Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     5.453 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/Q
                         net (fo=48, routed)          1.475     6.928    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X5Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.893     8.310    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X5Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.182     8.492    
                         clock uncertainty           -0.347     8.145    
    RAMB36_X5Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.592    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.391ns  (logic 0.096ns (6.902%)  route 1.295ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns = ( 8.184 - 6.250 ) 
    Source Clock Delay      (SCD):    2.232ns = ( 5.357 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.025ns (routing 0.814ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.736ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.025     5.357    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X36Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     5.453 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/Q
                         net (fo=48, routed)          1.295     6.748    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.767     8.184    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.180     8.364    
                         clock uncertainty           -0.347     8.017    
    RAMB36_X1Y3          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.464    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.357ns  (logic 0.096ns (7.074%)  route 1.261ns (92.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 8.171 - 6.250 ) 
    Source Clock Delay      (SCD):    2.232ns = ( 5.357 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.025ns (routing 0.814ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.736ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.025     5.357    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X36Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     5.453 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/Q
                         net (fo=48, routed)          1.261     6.714    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.754     8.171    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.180     8.351    
                         clock uncertainty           -0.347     8.004    
    RAMB36_X1Y5          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.451    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.956ns (53.829%)  route 0.820ns (46.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.073 - 3.125 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.206ns (routing 0.814ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.206     2.413    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.956     3.369 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[8]
                         net (fo=1, routed)           0.820     4.189    BRAM_PORTB_0_dout[24]
    SLICE_X34Y36         FDRE                                         r  WORDS_TO_SEND_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.781     5.073    CLK
    SLICE_X34Y36         FDRE                                         r  WORDS_TO_SEND_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.183     5.256    
                         clock uncertainty           -0.347     4.908    
    SLICE_X34Y36         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     4.935    WORDS_TO_SEND_reg[24]
  -------------------------------------------------------------------
                         required time                          4.935    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 1.050ns (59.558%)  route 0.713ns (40.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.071 - 3.125 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.206ns (routing 0.814ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.736ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.206     2.413    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.050     3.463 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[0]
                         net (fo=1, routed)           0.713     4.176    BRAM_PORTB_0_dout[16]
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.779     5.071    CLK
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.183     5.254    
                         clock uncertainty           -0.347     4.906    
    SLICE_X35Y35         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     4.933    WORDS_TO_SEND_reg[16]
  -------------------------------------------------------------------
                         required time                          4.933    
                         arrival time                          -4.176    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.974ns (55.309%)  route 0.787ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.069 - 3.125 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.206ns (routing 0.814ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.736ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.206     2.413    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.974     3.387 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[4]
                         net (fo=1, routed)           0.787     4.174    BRAM_PORTB_0_dout[20]
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.777     5.069    CLK
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.183     5.252    
                         clock uncertainty           -0.347     4.904    
    SLICE_X34Y33         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     4.931    WORDS_TO_SEND_reg[20]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.955ns (54.261%)  route 0.805ns (45.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.072 - 3.125 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.206ns (routing 0.814ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.206     2.413    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.955     3.368 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[12]
                         net (fo=1, routed)           0.805     4.173    BRAM_PORTB_0_dout[28]
    SLICE_X35Y36         FDRE                                         r  WORDS_TO_SEND_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.780     5.072    CLK
    SLICE_X35Y36         FDRE                                         r  WORDS_TO_SEND_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.183     5.255    
                         clock uncertainty           -0.347     4.907    
    SLICE_X35Y36         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     4.934    WORDS_TO_SEND_reg[28]
  -------------------------------------------------------------------
                         required time                          4.934    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.964ns (55.307%)  route 0.779ns (44.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.072 - 3.125 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.206ns (routing 0.814ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.206     2.413    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.964     3.377 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[9]
                         net (fo=1, routed)           0.779     4.156    BRAM_PORTB_0_dout[25]
    SLICE_X35Y36         FDRE                                         r  WORDS_TO_SEND_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.780     5.072    CLK
    SLICE_X35Y36         FDRE                                         r  WORDS_TO_SEND_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.183     5.255    
                         clock uncertainty           -0.347     4.907    
    SLICE_X35Y36         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     4.934    WORDS_TO_SEND_reg[25]
  -------------------------------------------------------------------
                         required time                          4.934    
                         arrival time                          -4.156    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.980ns (56.419%)  route 0.757ns (43.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.071 - 3.125 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.206ns (routing 0.814ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.736ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.206     2.413    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.980     3.393 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[7]
                         net (fo=1, routed)           0.757     4.150    BRAM_PORTB_0_dout[23]
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.779     5.071    CLK
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.183     5.254    
                         clock uncertainty           -0.347     4.906    
    SLICE_X35Y35         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     4.933    WORDS_TO_SEND_reg[23]
  -------------------------------------------------------------------
                         required time                          4.933    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  0.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1229]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.070ns (26.820%)  route 0.191ns (73.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.697ns (routing 0.736ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.814ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.697     1.864    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X22Y66         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.934 r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1229]/Q
                         net (fo=1, routed)           0.191     2.125    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/DIF0
    SLICE_X24Y65         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.998     2.205    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X24Y65         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/CLK
                         clock pessimism             -0.171     2.034    
    SLICE_X24Y65         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     2.115    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[2080]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.069ns (38.764%)  route 0.109ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.707ns (routing 0.736ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.814ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.707     1.874    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X19Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.943 r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/Q
                         net (fo=2, routed)           0.109     2.052    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/D[288]
    SLICE_X20Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[2080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.953     2.160    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/aclk
    SLICE_X20Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[2080]/C
                         clock pessimism             -0.171     1.989    
    SLICE_X20Y65         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     2.042    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[2080]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][293]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.072ns (29.032%)  route 0.176ns (70.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.698ns (routing 0.736ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.814ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.698     1.865    desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X18Y70         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.937 r  desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][293]/Q
                         net (fo=4, routed)           0.176     2.113    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIC0
    SLICE_X19Y65         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.985     2.192    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X19Y65         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC/CLK
                         clock pessimism             -0.171     2.021    
    SLICE_X19Y65         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     2.103    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[236].axi_rdata_int_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1295]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.071ns (34.300%)  route 0.136ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.749ns (routing 0.736ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.814ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.749     1.916    desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y79         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[236].axi_rdata_int_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.987 r  desing_ins/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[236].axi_rdata_int_reg[236]/Q
                         net (fo=2, routed)           0.136     2.123    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[239]
    SLICE_X35Y79         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1295]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.029     2.236    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X35Y79         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1295]/C
                         clock pessimism             -0.176     2.060    
    SLICE_X35Y79         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.113    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1295]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1042]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.069ns (46.309%)  route 0.080ns (53.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.795ns (routing 0.736ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.019ns (routing 0.814ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.795     1.962    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X34Y54         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.031 r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[39]/Q
                         net (fo=2, routed)           0.080     2.111    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[18]
    SLICE_X33Y54         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1042]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.019     2.226    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X33Y54         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1042]/C
                         clock pessimism             -0.180     2.046    
    SLICE_X33Y54         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.101    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1042]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1025]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.070ns (39.326%)  route 0.108ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.692ns (routing 0.736ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.814ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.692     1.859    desing_ins/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X22Y74         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1025]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.929 r  desing_ins/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1025]/Q
                         net (fo=1, routed)           0.108     2.037    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                         clock pessimism             -0.171     1.972    
    SLICE_X21Y75         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     2.027    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_pipe.sr_acmd_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.073ns (40.556%)  route 0.107ns (59.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.777ns (routing 0.736ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.814ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.777     1.944    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y137         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.017 r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[186]/Q
                         net (fo=1, routed)           0.107     2.124    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/D[8]
    SLICE_X4Y137         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_pipe.sr_acmd_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.026     2.233    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X4Y137         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_pipe.sr_acmd_reg[186]/C
                         clock pessimism             -0.174     2.059    
    SLICE_X4Y137         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     2.114    desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_pipe.sr_acmd_reg[186]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1128]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.069ns (42.593%)  route 0.093ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.808ns (routing 0.736ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.814ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.808     1.975    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X37Y59         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.044 r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/Q
                         net (fo=2, routed)           0.093     2.137    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/D[104]
    SLICE_X36Y59         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.044     2.251    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/aclk
    SLICE_X36Y59         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1128]/C
                         clock pessimism             -0.180     2.071    
    SLICE_X36Y59         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.126    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1128]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][274]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.069ns (28.750%)  route 0.171ns (71.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.814ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.702     1.869    desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y61         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.938 r  desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][274]/Q
                         net (fo=4, routed)           0.171     2.109    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIG1
    SLICE_X24Y61         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.999     2.206    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X24Y61         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/CLK
                         clock pessimism             -0.171     2.035    
    SLICE_X24Y61         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     2.098    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1210]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.073ns (24.092%)  route 0.230ns (75.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.695ns (routing 0.736ns, distribution 0.959ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.814ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.695     1.862    desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X28Y63         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.935 r  desing_ins/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1210]/Q
                         net (fo=1, routed)           0.230     2.165    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIC1
    SLICE_X29Y65         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.058     2.265    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X29Y65         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/CLK
                         clock pessimism             -0.174     2.091    
    SLICE_X29Y65         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.063     2.154    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.250       3.250      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y7   desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y7   desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y12  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y12  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         6.250       4.700      RAMB36_X2Y5   DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y17  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y17  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y15  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y15  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMH/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMH_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X24Y91  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X24Y91  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X24Y91  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X34Y84  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X34Y84  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X34Y84  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X34Y84  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X39Y56  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.329ns (8.799%)  route 3.410ns (91.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 6.124 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.272ns, distribution 0.791ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.537 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.687     5.224    desing_ins/internal_reset_i_2_n_0
    SLICE_X37Y39         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.262 r  desing_ins/internal_reset_i_1/O
                         net (fo=7, routed)           0.620     5.882    desing_ins_n_35
    SLICE_X24Y36         FDRE                                         r  internal_reset_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.063     6.124    clk_ref_BUFG
    SLICE_X24Y36         FDRE                                         r  internal_reset_reg_replica_3/C
                         clock pessimism              0.000     6.124    
                         clock uncertainty           -0.147     5.976    
    SLICE_X24Y36         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.003    internal_reset_reg_replica_3
  -------------------------------------------------------------------
                         required time                          6.003    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.272ns (7.516%)  route 3.347ns (92.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.244     5.762    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.272ns (7.516%)  route 3.347ns (92.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.244     5.762    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.272ns (7.516%)  route 3.347ns (92.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.244     5.762    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.272ns (7.516%)  route 3.347ns (92.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.244     5.762    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.272ns (7.520%)  route 3.345ns (92.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.242     5.760    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.272ns (7.520%)  route 3.345ns (92.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.242     5.760    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[5]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.272ns (7.520%)  route 3.345ns (92.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.242     5.760    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[6]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.272ns (7.520%)  route 3.345ns (92.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 6.264 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.272ns, distribution 0.931ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.518 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          1.242     5.760    desing_ins_n_36
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.203     6.264    clk_ref_BUFG
    SLICE_X39Y36         FDRE                                         r  reset_counter_reg[7]/C
                         clock pessimism              0.000     6.264    
                         clock uncertainty           -0.147     6.116    
    SLICE_X39Y36         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     6.044    reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.329ns (9.103%)  route 3.285ns (90.897%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 6.191 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.814ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.130ns (routing 1.272ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.936     2.143    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.241 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.103     4.344    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.537 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.687     5.224    desing_ins/internal_reset_i_2_n_0
    SLICE_X37Y39         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.262 r  desing_ins/internal_reset_i_1/O
                         net (fo=7, routed)           0.495     5.757    desing_ins_n_35
    SLICE_X32Y37         FDRE                                         r  internal_reset_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.130     6.191    clk_ref_BUFG
    SLICE_X32Y37         FDRE                                         r  internal_reset_reg_replica_4/C
                         clock pessimism              0.000     6.191    
                         clock uncertainty           -0.147     6.043    
    SLICE_X32Y37         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.070    internal_reset_reg_replica_4
  -------------------------------------------------------------------
                         required time                          6.070    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            enable_sampling_logic_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.235ns (11.674%)  route 1.778ns (88.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.401ns, distribution 1.079ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.515     3.447    desing_ins/GPIO[0]
    SLICE_X40Y37         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.081     3.528 r  desing_ins/enable_sampling_logic_i_4/O
                         net (fo=1, routed)           0.040     3.568    desing_ins/enable_sampling_logic0
    SLICE_X40Y37         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.083     3.651 r  desing_ins/enable_sampling_logic_i_1/O
                         net (fo=1, routed)           0.223     3.874    desing_ins_n_37
    SLICE_X41Y43         FDRE                                         r  enable_sampling_logic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.480     3.606    clk_ref_BUFG
    SLICE_X41Y43         FDRE                                         r  enable_sampling_logic_reg/C
                         clock pessimism              0.000     3.606    
                         clock uncertainty            0.147     3.753    
    SLICE_X41Y43         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     3.808    enable_sampling_logic_reg
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.209ns (10.476%)  route 1.786ns (89.524%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.401ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.111     3.372 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.417     3.789    desing_ins/internal_reset_i_2_n_0
    SLICE_X37Y39         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.027     3.816 r  desing_ins/internal_reset_i_1/O
                         net (fo=7, routed)           0.040     3.856    desing_ins_n_35
    SLICE_X37Y39         FDRE                                         r  internal_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.441     3.567    clk_ref_BUFG
    SLICE_X37Y39         FDRE                                         r  internal_reset_reg/C
                         clock pessimism              0.000     3.567    
                         clock uncertainty            0.147     3.714    
    SLICE_X37Y39         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.053     3.767    internal_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.767    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.185ns (8.541%)  route 1.981ns (91.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.401ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.652     4.027    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.487     3.613    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[10]/C
                         clock pessimism              0.000     3.613    
                         clock uncertainty            0.147     3.760    
    SLICE_X39Y37         FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.016     3.744    reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.185ns (8.541%)  route 1.981ns (91.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.401ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.652     4.027    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.487     3.613    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[11]/C
                         clock pessimism              0.000     3.613    
                         clock uncertainty            0.147     3.760    
    SLICE_X39Y37         FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.016     3.744    reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.185ns (8.545%)  route 1.980ns (91.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.612ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.401ns, distribution 1.085ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.651     4.026    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.486     3.612    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[12]/C
                         clock pessimism              0.000     3.612    
                         clock uncertainty            0.147     3.759    
    SLICE_X39Y37         FDRE (Hold_EFF_SLICEM_C_R)
                                                     -0.016     3.743    reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.185ns (8.545%)  route 1.980ns (91.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.612ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.401ns, distribution 1.085ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.651     4.026    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.486     3.612    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[13]/C
                         clock pessimism              0.000     3.612    
                         clock uncertainty            0.147     3.759    
    SLICE_X39Y37         FDRE (Hold_FFF_SLICEM_C_R)
                                                     -0.016     3.743    reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.185ns (8.545%)  route 1.980ns (91.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.612ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.401ns, distribution 1.085ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.651     4.026    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.486     3.612    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[14]/C
                         clock pessimism              0.000     3.612    
                         clock uncertainty            0.147     3.759    
    SLICE_X39Y37         FDRE (Hold_GFF_SLICEM_C_R)
                                                     -0.016     3.743    reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.185ns (8.545%)  route 1.980ns (91.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.612ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.401ns, distribution 1.085ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.651     4.026    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.486     3.612    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[15]/C
                         clock pessimism              0.000     3.612    
                         clock uncertainty            0.147     3.759    
    SLICE_X39Y37         FDRE (Hold_HFF_SLICEM_C_R)
                                                     -0.016     3.743    reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.185ns (8.541%)  route 1.981ns (91.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.401ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.652     4.027    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.487     3.613    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[8]/C
                         clock pessimism              0.000     3.613    
                         clock uncertainty            0.147     3.760    
    SLICE_X39Y37         FDRE (Hold_AFF_SLICEM_C_R)
                                                     -0.016     3.744    reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.185ns (8.541%)  route 1.981ns (91.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.401ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     1.861    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y75         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.932 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.329     3.261    desing_ins/GPIO[0]
    SLICE_X38Y39         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     3.375 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.652     4.027    desing_ins_n_36
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.487     3.613    clk_ref_BUFG
    SLICE_X39Y37         FDRE                                         r  reset_counter_reg[9]/C
                         clock pessimism              0.000     3.613    
                         clock uncertainty            0.147     3.760    
    SLICE_X39Y37         FDRE (Hold_BFF_SLICEM_C_R)
                                                     -0.016     3.744    reset_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.447ns (50.395%)  route 0.440ns (49.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 5.132 - 3.125 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.401ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.736ns, distribution 1.104ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.626     3.752    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X5Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y5          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     4.081 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.418     4.499    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/PROG_FULL[0]
    SLICE_X41Y27         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     4.617 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/BRAM_PORTB_1_data[0]_i_1/O
                         net (fo=1, routed)           0.022     4.639    DDMTD_Array_inst_n_37
    SLICE_X41Y27         FDRE                                         r  BRAM_PORTB_1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.840     5.132    CLK
    SLICE_X41Y27         FDRE                                         r  BRAM_PORTB_1_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.132    
                         clock uncertainty           -0.147     4.985    
    SLICE_X41Y27         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     5.012    BRAM_PORTB_1_data_reg[0]
  -------------------------------------------------------------------
                         required time                          5.012    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.245ns (25.574%)  route 0.713ns (74.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.072 - 3.125 ) 
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 1.401ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.480     3.606    clk_ref_BUFG
    SLICE_X41Y43         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.704 r  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.655     4.359    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic
    SLICE_X36Y31         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     4.506 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_i_1/O
                         net (fo=1, routed)           0.058     4.564    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync0
    SLICE_X36Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.780     5.072    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X36Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.072    
                         clock uncertainty           -0.147     4.925    
    SLICE_X36Y31         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.952    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                          4.952    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.369ns (43.669%)  route 0.476ns (56.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.071 - 3.125 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.401ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.736ns, distribution 1.043ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.548     3.674    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y2          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     4.003 r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.416     4.419    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/PROG_FULL[2]
    SLICE_X33Y18         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.459 r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/BRAM_PORTB_1_data[2]_i_1/O
                         net (fo=1, routed)           0.060     4.519    DDMTD_Array_inst_n_35
    SLICE_X33Y18         FDRE                                         r  BRAM_PORTB_1_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.779     5.071    CLK
    SLICE_X33Y18         FDRE                                         r  BRAM_PORTB_1_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.071    
                         clock uncertainty           -0.147     4.924    
    SLICE_X33Y18         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     4.951    BRAM_PORTB_1_data_reg[2]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.427ns (51.261%)  route 0.406ns (48.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 5.145 - 3.125 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 1.401ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.736ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.632     3.758    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X5Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     4.087 r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.324     4.411    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/PROG_FULL[9]
    SLICE_X43Y22         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     4.509 r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/BRAM_PORTB_1_data[9]_i_1/O
                         net (fo=1, routed)           0.082     4.591    DDMTD_Array_inst_n_28
    SLICE_X43Y22         FDRE                                         r  BRAM_PORTB_1_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.853     5.145    CLK
    SLICE_X43Y22         FDRE                                         r  BRAM_PORTB_1_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.145    
                         clock uncertainty           -0.147     4.998    
    SLICE_X43Y22         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     5.025    BRAM_PORTB_1_data_reg[9]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            data_reg[202]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.137ns (15.551%)  route 0.744ns (84.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 5.054 - 3.125 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 1.401ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.736ns, distribution 1.026ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.411     3.537    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.633 f  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.133     3.766    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.807 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.611     4.418    desing_ins_n_33
    SLICE_X32Y39         FDRE                                         r  data_reg[202]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.762     5.054    CLK
    SLICE_X32Y39         FDRE                                         r  data_reg[202]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.054    
                         clock uncertainty           -0.147     4.907    
    SLICE_X32Y39         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     4.865    data_reg[202]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            data_reg[481]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.137ns (15.551%)  route 0.744ns (84.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 5.054 - 3.125 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 1.401ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.736ns, distribution 1.026ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.411     3.537    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.633 f  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.133     3.766    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.807 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.611     4.418    desing_ins_n_33
    SLICE_X32Y39         FDRE                                         r  data_reg[481]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.762     5.054    CLK
    SLICE_X32Y39         FDRE                                         r  data_reg[481]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.054    
                         clock uncertainty           -0.147     4.907    
    SLICE_X32Y39         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     4.865    data_reg[481]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            data_reg[514]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.137ns (15.551%)  route 0.744ns (84.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 5.054 - 3.125 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 1.401ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.736ns, distribution 1.026ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.411     3.537    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.633 f  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.133     3.766    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.807 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.611     4.418    desing_ins_n_33
    SLICE_X32Y39         FDRE                                         r  data_reg[514]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.762     5.054    CLK
    SLICE_X32Y39         FDRE                                         r  data_reg[514]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.054    
                         clock uncertainty           -0.147     4.907    
    SLICE_X32Y39         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042     4.865    data_reg[514]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            data_reg[530]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.137ns (15.551%)  route 0.744ns (84.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 5.054 - 3.125 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 1.401ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.736ns, distribution 1.026ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.411     3.537    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.633 f  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.133     3.766    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.807 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.611     4.418    desing_ins_n_33
    SLICE_X32Y39         FDRE                                         r  data_reg[530]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.762     5.054    CLK
    SLICE_X32Y39         FDRE                                         r  data_reg[530]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.054    
                         clock uncertainty           -0.147     4.907    
    SLICE_X32Y39         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     4.865    data_reg[530]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            data_reg[140]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.137ns (15.568%)  route 0.743ns (84.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 5.054 - 3.125 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 1.401ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.736ns, distribution 1.026ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.411     3.537    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.633 f  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.133     3.766    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.807 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.610     4.417    desing_ins_n_33
    SLICE_X32Y39         FDRE                                         r  data_reg[140]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.762     5.054    CLK
    SLICE_X32Y39         FDRE                                         r  data_reg[140]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.054    
                         clock uncertainty           -0.147     4.907    
    SLICE_X32Y39         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     4.864    data_reg[140]
  -------------------------------------------------------------------
                         required time                          4.864    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            data_reg[212]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.137ns (15.568%)  route 0.743ns (84.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 5.054 - 3.125 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 1.401ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.736ns, distribution 1.026ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         2.411     3.537    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.633 f  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.133     3.766    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.807 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.610     4.417    desing_ins_n_33
    SLICE_X32Y39         FDRE                                         r  data_reg[212]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.762     5.054    CLK
    SLICE_X32Y39         FDRE                                         r  data_reg[212]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.054    
                         clock uncertainty           -0.147     4.907    
    SLICE_X32Y39         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     4.864    data_reg[212]
  -------------------------------------------------------------------
                         required time                          4.864    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  0.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[64]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.230ns  (logic 0.090ns (39.130%)  route 0.140ns (60.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.457 - 3.125 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 4.889 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.716ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.457ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.261     4.889    clk_ref_BUFG
    SLICE_X38Y35         FDRE                                         r  internal_reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.928 r  internal_reset_reg_replica_1/Q
                         net (fo=3, routed)           0.131     5.059    internal_reset_reg_n_0_repN_1
    SLICE_X43Y35         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     5.110 r  BRAM_PORTB_1_data[64]_i_1/O
                         net (fo=1, routed)           0.009     5.119    BRAM_PORTB_1_data[64]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  BRAM_PORTB_1_data_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.194     4.457    CLK
    SLICE_X43Y35         FDRE                                         r  BRAM_PORTB_1_data_reg[64]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.457    
                         clock uncertainty            0.147     4.604    
    SLICE_X43Y35         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     4.651    BRAM_PORTB_1_data_reg[64]
  -------------------------------------------------------------------
                         required time                         -4.651    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.216ns  (logic 0.053ns (24.537%)  route 0.163ns (75.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.076    desing_ins_n_34
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X34Y33         FDRE (Hold_DFF_SLICEM_C_CE)
                                                     -0.008     4.561    WORDS_TO_SEND_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.216ns  (logic 0.053ns (24.537%)  route 0.163ns (75.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.076    desing_ins_n_34
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X34Y33         FDRE (Hold_CFF_SLICEM_C_CE)
                                                     -0.008     4.561    WORDS_TO_SEND_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.216ns  (logic 0.053ns (24.537%)  route 0.163ns (75.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.076    desing_ins_n_34
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X34Y33         FDRE (Hold_BFF_SLICEM_C_CE)
                                                     -0.008     4.561    WORDS_TO_SEND_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.216ns  (logic 0.053ns (24.537%)  route 0.163ns (75.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.076    desing_ins_n_34
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X34Y33         FDRE                                         r  WORDS_TO_SEND_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X34Y33         FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008     4.561    WORDS_TO_SEND_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.221ns  (logic 0.053ns (23.982%)  route 0.168ns (76.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.105     5.081    desing_ins_n_34
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X35Y35         FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     4.562    WORDS_TO_SEND_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.221ns  (logic 0.053ns (23.982%)  route 0.168ns (76.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.105     5.081    desing_ins_n_34
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X35Y35         FDRE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007     4.562    WORDS_TO_SEND_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.221ns  (logic 0.053ns (23.982%)  route 0.168ns (76.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.105     5.081    desing_ins_n_34
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X35Y35         FDRE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.007     4.562    WORDS_TO_SEND_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.221ns  (logic 0.053ns (23.982%)  route 0.168ns (76.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.105     5.081    desing_ins_n_34
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X35Y35         FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.007     4.562    WORDS_TO_SEND_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.221ns  (logic 0.053ns (23.982%)  route 0.168ns (76.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 4.860 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.716ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=688, routed)         1.232     4.860    clk_ref_BUFG
    SLICE_X35Y34         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.899 r  internal_reset_reg_replica/Q
                         net (fo=20, routed)          0.063     4.962    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X34Y34         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.976 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.105     5.081    desing_ins_n_34
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.159     4.422    CLK
    SLICE_X35Y35         FDRE                                         r  WORDS_TO_SEND_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X35Y35         FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     4.561    WORDS_TO_SEND_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.519    





