# UVM Signed Integer Divider

## File Structure

- `rtl` folder contains all the rtl modules in verilog
- `design.sv` contains the same modules in a sv file
