main_block_main_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main_block/ip/main_block_main_0_0/sim/main_block_main_0_0.vhd,
main_block_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/main_block/ip/main_block_blk_mem_gen_0_0/sim/main_block_blk_mem_gen_0_0.v,
main_block_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/main_block/ip/main_block_blk_mem_gen_1_0/sim/main_block_blk_mem_gen_1_0.v,
main_block.vhd,vhdl,xil_defaultlib,../../../bd/main_block/sim/main_block.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
