{"hands_on_practices": [{"introduction": "The first step in many digital design projects is to translate a set of real-world requirements into hardware specifications. This exercise provides a practical scenario where you must determine the minimum number of counter modules needed to satisfy a timing measurement task. By working through this problem, you'll practice the essential skill of calculating the required bit-width for a counter based on its application's counting range. [@problem_id:1919479]", "problem": "In a digital electronics laboratory, a student is tasked with designing a precision event timer. The design uses a stable Quartz Crystal Oscillator (QCO) with a frequency of $f_{osc}$ as its time base, and several identical 4-bit synchronous binary counter Integrated Circuits (ICs) are cascaded together to count the clock pulses. The timer is designed to measure time intervals up to a maximum duration of $T_{max}$ without overflowing. An overflow occurs if the total number of clock pulses counted exceeds the maximum value that the cascaded counter system can store.\n\nGiven the QCO frequency is $f_{osc} = 10.0 \\text{ MHz}$ and the maximum time interval to be measured is $T_{max} = 1.00 \\text{ ms}$, calculate the minimum integer number of 4-bit counter ICs that must be cascaded to construct a timer that meets this requirement.", "solution": "The number of clock pulses counted during the maximum interval is given by the time-base relation $N = f_{osc} T_{max}$. An $n$-bit binary counter can represent counts from $0$ to $2^{n}-1$, so to avoid overflow when counting $N$ pulses starting from zero, the required capacity condition is $2^{n} \\geq N$. With $k$ cascaded 4-bit counters, the total number of bits is $n = 4k$, hence the no-overflow condition becomes $2^{4k} \\geq N$.\n\nSubstituting the given values, $f_{osc} = 10.0 \\times 10^{6} \\text{ Hz}$ and $T_{max} = 1.00 \\times 10^{-3} \\text{ s}$, the pulse count is\n$$\nN = f_{osc} T_{max} = \\left(10.0 \\times 10^{6}\\right)\\left(1.00 \\times 10^{-3}\\right) = 10.0 \\times 10^{3} = 1.00 \\times 10^{4}.\n$$\nWe require $2^{4k} \\geq 1.00 \\times 10^{4}$. Noting that\n$$\n2^{13} = 8192 < 1.00 \\times 10^{4} \\leq 16384 = 2^{14},\n$$\nit follows that $4k \\geq 14$, so\n$$\nk \\geq \\frac{14}{4} = 3.5.\n$$\nTherefore, the minimum integer $k$ is $4$. This provides $n = 16$ bits of capacity, i.e., $2^{16} = 65536 \\geq 1.00 \\times 10^{4}$, ensuring no overflow.", "answer": "$$\\boxed{4}$$", "id": "1919479"}, {"introduction": "Cascading counters is a fundamental technique for extending their counting range, and the ripple counter is one of the simplest implementations. In this configuration, the rollover of one counter triggers the next, creating a chain reaction. This problem challenges you to trace the state of an asynchronous cascaded system, reinforcing your understanding of how modulo arithmetic governs the behavior of individual counters and the system as a whole. [@problem_id:1919471]", "problem": "A digital timing circuit is constructed by cascading two binary up-counters, Counter A and Counter B. Counter A is a MOD-4 counter with two output lines, $Q_{A1}Q_{A0}$, where $Q_{A1}$ is the most significant bit. Counter B is a MOD-8 counter with three output lines, $Q_{B2}Q_{B1}Q_{B0}$, where $Q_{B2}$ is the most significant bit.\n\nThe system is configured as a ripple counter: a primary clock signal is connected to the input of Counter A. Counter B is clocked by the falling edge of the most significant bit output of Counter A, which is $Q_{A1}$.\n\nAt the start of the operation ($t=0$), a global reset signal is applied, setting the initial state of both counters to 0. This means all five output lines ($Q_{B2}Q_{B1}Q_{B0}$ and $Q_{A1}Q_{A0}$) are at logic 0.\n\nAfter the reset, exactly 40 clock pulses are applied to the primary clock input of Counter A. Determine the combined binary state of the system at the end of these 40 pulses. Provide the answer as a single 5-bit binary number, with the bits from Counter B on the left (most significant) and the bits from Counter A on the right (least significant), in the format $Q_{B2}Q_{B1}Q_{B0}Q_{A1}Q_{A0}$.", "solution": "The problem asks for the final state of a cascaded counter system after 40 clock pulses. The system consists of a MOD-4 counter (Counter A) whose output clocks a MOD-8 counter (Counter B). We need to determine the final state of each counter individually and then combine them.\n\nFirst, let's analyze Counter A. It is a MOD-4 counter, which means it cycles through four states (0, 1, 2, 3) and then repeats. Its state after receiving $N$ clock pulses from the primary clock is given by the remainder of the division of $N$ by 4.\nThe state of Counter A, $S_A$, is calculated as:\n$$S_A = N \\pmod{4}$$\nGiven that $N=40$ pulses have been applied:\n$$S_A = 40 \\pmod{4} = 0$$\nSo, the final state of Counter A is 0. In a 2-bit binary representation ($Q_{A1}Q_{A0}$), this state is `00`.\n\nNext, we analyze Counter B. It is a MOD-8 counter, but it is not clocked by the primary clock. Instead, it is clocked by the falling edge of the most significant bit ($Q_{A1}$) of Counter A. For a 2-bit binary up-counter (MOD-4), the states are `00`, `01`, `10`, `11`. The most significant bit, $Q_{A1}$, follows the pattern `0, 0, 1, 1, 0, 0, 1, 1, ...`. A falling edge on $Q_{A1}$ occurs when it transitions from 1 back to 0. This happens precisely when Counter A goes from state `11` (decimal 3) back to state `00` (decimal 0). This event, known as a rollover, occurs once for every full cycle of Counter A.\nSince Counter A is a MOD-4 counter, it completes a full cycle every 4 pulses of the primary clock. Therefore, the number of clock pulses received by Counter B, let's call it $N_B$, is the total number of primary pulses $N$ divided by 4, taking the integer part of the result.\n$$N_B = \\left\\lfloor \\frac{N}{4} \\right\\rfloor$$\nSubstituting $N=40$:\n$$N_B = \\left\\lfloor \\frac{40}{4} \\right\\rfloor = 10$$\nSo, Counter B receives 10 clock pulses.\n\nNow we can determine the final state of Counter B. It is a MOD-8 counter, so its state, $S_B$, after $N_B$ pulses is:\n$$S_B = N_B \\pmod{8}$$\nWith $N_B=10$:\n$$S_B = 10 \\pmod{8} = 2$$\nThe final state of Counter B is 2. In a 3-bit binary representation ($Q_{B2}Q_{B1}Q_{B0}$), this state is `010`.\n\nFinally, we combine the states of the two counters to get the overall system state. The problem specifies the format $Q_{B2}Q_{B1}Q_{B0}Q_{A1}Q_{A0}$.\nWe concatenate the binary representation of $S_B$ with the binary representation of $S_A$.\nState of Counter B ($S_B=2$): `010`\nState of Counter A ($S_A=0$): `00`\nCombined state = $Q_{B2}Q_{B1}Q_{B0}Q_{A1}Q_{A0}$ = `01000`.\n\nAlternatively, we can consider the total modulus of the system, which is the product of the individual moduli: $M_{total} = 4 \\times 8 = 32$. The system behaves as a MOD-32 counter. The overall count after 40 pulses is $40 \\pmod{32} = 8$. The 5-bit binary representation of the decimal number 8 is indeed `01000`, which confirms our result.", "answer": "$$\\boxed{01000}$$", "id": "1919471"}, {"introduction": "Beyond simply extending the count range, cascading techniques allow for the synthesis of counters with custom moduli, which is essential for tasks like frequency division and state machine control. This advanced exercise moves from analysis to design, asking you to create a system with the largest possible counting cycle using a fixed set of components. Solving this requires a clever application of synchronous enabling logic to combine standard counters into a powerful, custom-designed mixed-radix system. [@problem_id:1919487]", "problem": "A digital systems engineer is tasked with creating a frequency divider with the largest possible integer division ratio, $M$, that is strictly less than 200. The available components are a fixed set of synchronous counter integrated circuits: two identical MOD-5 counters and one MOD-7 counter. A synchronous MOD-N counter is a device that counts from 0 to $N-1$ and has inputs for a clock signal and a count enable, as well as outputs indicating its current count. You are allowed to use any configuration of these counters in a cascade, parallel, or mixed topology, interconnected with any required combinatorial logic gates (e.g., AND, OR, NOT) to control their clock or enable inputs. The final design must function as a single, continuous counter, meaning its overall state must cycle through a unique sequence of $M$ distinct states before repeating the sequence. What is the largest possible value of $M$ that can be achieved?", "solution": "Let the two MOD-5 counters have states $x \\in \\{0,1,2,3,4\\}$ and $y \\in \\{0,1,2,3,4\\}$, and let the MOD-7 counter have state $z \\in \\{0,1,2,3,4,5,6\\}$. The combined systemâ€™s state is the triple $(x,y,z)$. Since the only memory elements are these three counters, the total number of distinct combined states is at most the product of the individual moduli. Therefore,\n$$\nM \\leq 5 \\cdot 5 \\cdot 7 = 175.\n$$\nHence $M \\leq 175$ is a hard upper bound.\n\nIt remains to show that $M=175$ is achievable with appropriate synchronous interconnection, so that the overall system forms a single cycle of length $175$.\n\nConstruct a mixed-radix cascade as follows. Let the least significant counter $x$ be enabled every clock (so it counts modulo $5$ on each input clock). Enable the counter $y$ if and only if $x=4$ at that clock, and enable the counter $z$ if and only if $x=4$ and $y=4$ at that clock. These enables are realizable by equality-detection combinational logic. All counters are synchronous, so their next states are computed from the current $(x,y,z)$ concurrently on each clock edge.\n\nDefine the state index\n$$\ns \\triangleq x + 5y + 25z,\n$$\nwhich takes values in $\\{0,1,\\ldots,174\\}$. We show that on each clock tick, $s$ advances by $1$ modulo $175$. Consider cases:\n\n1) If $x<4$, then $x^{+}=x+1$, $y^{+}=y$, $z^{+}=z$, hence\n$$\ns^{+}=(x+1)+5y+25z=s+1.\n$$\n\n2) If $x=4$ and $y<4$, then $x^{+}=0$, $y^{+}=y+1$, $z^{+}=z$, hence\n$$\ns^{+}=0+5(y+1)+25z=(x+5y+25z)+1=s+1.\n$$\n\n3) If $x=4$, $y=4$, and $z<6$, then $x^{+}=0$, $y^{+}=0$, $z^{+}=z+1$, hence\n$$\ns^{+}=0+0+25(z+1)=(x+5y+25z)+1=s+1.\n$$\n\n4) If $x=4$, $y=4$, $z=6$, then $x^{+}=0$, $y^{+}=0$, $z^{+}=0$, hence\n$$\ns^{+}=0=(174+1) \\bmod 175=(s+1) \\bmod 175.\n$$\n\nThus in all cases,\n$$\ns^{+} \\equiv s+1 \\pmod{175},\n$$\nso the sequence of states is a single cycle covering all $175$ distinct values before repeating. This achieves $M=175$, which meets the upper bound and is therefore maximal under the given constraints. Since $175<200$, the largest possible $M$ is $175$.", "answer": "$$\\boxed{175}$$", "id": "1919487"}]}