# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_task2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task2 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:54 on Jan 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab2_task2" C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 22:25:54 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task2 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/double_seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:54 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab2_task2" C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/double_seg7.sv 
# -- Compiling module double_seg7
# -- Compiling module double_seg7_testbench
# ** Warning: C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/double_seg7.sv(88): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	double_seg7_testbench
# End time: 22:25:54 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task2 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/fiveb_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:54 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab2_task2" C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/fiveb_counter.sv 
# -- Compiling module fiveb_counter
# -- Compiling module fiveb_counter_testbench
# 
# Top level modules:
# 	fiveb_counter_testbench
# End time: 22:25:54 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task2 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:54 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab2_task2" C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv 
# -- Compiling module lab2_task2
# -- Compiling module clock_divider
# ** Error (suppressible): (vlog-7061) C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv(50): Variable 'divided_clocks' driven in an always_ff block, may not be driven by any other process. See C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv(46).
# -- Compiling module lab2_task2_testmodule
# -- Compiling module lab2_task2_testbench
# End time: 22:25:54 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab2_task2_run_msim_rtl_verilog.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task2 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv}"
vsim -gui -l msim_transcript work.lab2_task2_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.lab2_task2_testbench -Lf altera_mf_ver 
# Start time: 22:26:12 on Jan 19,2023
# Loading sv_std.std
# Loading work.lab2_task2_testbench
# Loading work.lab2_task2_testmodule
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.double_seg7
# Loading work.fiveb_counter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv(85): [PCDPC] - Port size (1) does not match connection size (32) for port 'inc'. The port definition is at: C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/fiveb_counter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_task2_testbench/dut/counter File: C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/fiveb_counter.sv
# ** Warning: (vsim-3015) C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv(85): [PCDPC] - Port size (1) does not match connection size (32) for port 'dec'. The port definition is at: C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/fiveb_counter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_task2_testbench/dut/counter File: C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/fiveb_counter.sv
add wave -position end  sim:/lab2_task2_testbench/HEX5
add wave -position end  sim:/lab2_task2_testbench/HEX4
add wave -position end  sim:/lab2_task2_testbench/HEX3
add wave -position end  sim:/lab2_task2_testbench/HEX2
add wave -position end  sim:/lab2_task2_testbench/HEX1
add wave -position end  sim:/lab2_task2_testbench/HEX0
add wave -position end  sim:/lab2_task2_testbench/clk
add wave -position end  sim:/lab2_task2_testbench/wraddress
add wave -position end  sim:/lab2_task2_testbench/data
add wave -position end  sim:/lab2_task2_testbench/reset
add wave -position end  sim:/lab2_task2_testbench/wren
run -all
# ** Note: $stop    : C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv(134)
#    Time: 9950 ps  Iteration: 1  Instance: /lab2_task2_testbench
# Break in Module lab2_task2_testbench at C:/Users/there/OneDrive - UW/CSE 371/lab2_task2/lab2_task2.sv line 134
# End time: 22:31:46 on Jan 19,2023, Elapsed time: 0:05:34
# Errors: 0, Warnings: 2
