# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do QAM_demapper_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+S:/projects/QAM_demapper {S:/projects/QAM_demapper/QAM_demapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:38 on Apr 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+S:/projects/QAM_demapper" S:/projects/QAM_demapper/QAM_demapper.v 
# -- Compiling module QAM_demapper
# -- Compiling module QAM_demapper_controller
# -- Compiling module QAM_demapper_datapath
# 
# Top level modules:
# 	QAM_demapper
# End time: 14:49:38 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work S:/projects/QAM_demapper/QAM_demapper.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:50 on Apr 23,2022
# vlog -reportprogress 300 -work work S:/projects/QAM_demapper/QAM_demapper.v 
# -- Compiling module QAM_demapper
# -- Compiling module QAM_demapper_controller
# -- Compiling module QAM_demapper_datapath
# 
# Top level modules:
# 	QAM_demapper
# End time: 14:49:50 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work S:/projects/QAM_demapper/QAM_demapper_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:50 on Apr 23,2022
# vlog -reportprogress 300 -work work S:/projects/QAM_demapper/QAM_demapper_tb.v 
# -- Compiling module QAM_demapper_tb
# -- Compiling module QAM_demapper_datapath_tb
# 
# Top level modules:
# 	QAM_demapper_tb
# 	QAM_demapper_datapath_tb
# End time: 14:49:50 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.QAM_demapper_datapath_tb
# vsim work.QAM_demapper_datapath_tb 
# Start time: 14:50:06 on Apr 23,2022
# Loading work.QAM_demapper_datapath_tb
# Loading work.QAM_demapper_datapath
# ** Warning: (vsim-3017) S:/projects/QAM_demapper/QAM_demapper_tb.v(23): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /QAM_demapper_datapath_tb/UUT File: S:/projects/QAM_demapper/QAM_demapper.v
# ** Warning: (vsim-3722) S:/projects/QAM_demapper/QAM_demapper_tb.v(23): [TFMPC] - Missing connection for port 'latch_offset'.
# ** Warning: (vsim-3722) S:/projects/QAM_demapper/QAM_demapper_tb.v(23): [TFMPC] - Missing connection for port 'latch_reg'.
# ** Warning: (vsim-3722) S:/projects/QAM_demapper/QAM_demapper_tb.v(23): [TFMPC] - Missing connection for port 'shift'.
# ** Warning: (vsim-3722) S:/projects/QAM_demapper/QAM_demapper_tb.v(23): [TFMPC] - Missing connection for port 'dclk'.
# ** Warning: (vsim-3722) S:/projects/QAM_demapper/QAM_demapper_tb.v(23): [TFMPC] - Missing connection for port 'data_out'.
run
# I =  -96  Q =   96 i_internal =    x q_internal =    x  expected = 00  out = x
# I =  -96  Q =   32 i_internal =   -1 q_internal =   -1  expected = 01  out = 7
# I =  -96  Q =  -96 i_internal =   -3 q_internal =    1  expected = 02  out = 1
# I =  -96  Q =  -32 i_internal =   -3 q_internal =   -3  expected = 03  out = 2
# I =  -32  Q =   96 i_internal =   -3 q_internal =   -1  expected = 04  out = 3
# I =  -32  Q =   32 i_internal =   -1 q_internal =    3  expected = 05  out = 4
# I =  -32  Q =  -96 i_internal =   -1 q_internal =    1  expected = 06  out = 5
# I =  -32  Q =  -32 i_internal =   -1 q_internal =   -3  expected = 07  out = 6
# I =   96  Q =   96 i_internal =   -1 q_internal =   -1  expected = 08  out = 7
# I =   96  Q =   32 i_internal =    3 q_internal =    3  expected = 09  out = 8
# I =   96  Q =  -96 i_internal =    3 q_internal =    1  expected = 0a  out = 9
# I =   96  Q =  -32 i_internal =    3 q_internal =   -3  expected = 0b  out = a
# I =   32  Q =   96 i_internal =    3 q_internal =   -1  expected = 0c  out = b
# I =   32  Q =   32 i_internal =    1 q_internal =    3  expected = 0d  out = c
# I =   32  Q =  -96 i_internal =    1 q_internal =    1  expected = 0e  out = d
# I =   32  Q =  -96 i_internal =    1 q_internal =   -3  expected = 0f  out = e
# End time: 14:50:50 on Apr 23,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 6
