<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2398" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2398{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2398{left:388px;bottom:48px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3_2398{left:811px;bottom:48px;letter-spacing:-0.12px;}
#t4_2398{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2398{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2398{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_2398{left:96px;bottom:837px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t8_2398{left:96px;bottom:809px;letter-spacing:0.05px;word-spacing:0.13px;}
#t9_2398{left:96px;bottom:772px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ta_2398{left:96px;bottom:745px;letter-spacing:0.17px;}
#tb_2398{left:96px;bottom:708px;letter-spacing:0.17px;word-spacing:-0.32px;}
#tc_2398{left:96px;bottom:681px;letter-spacing:0.17px;}
#td_2398{left:99px;bottom:1007px;letter-spacing:0.18px;}
#te_2398{left:381px;bottom:1007px;letter-spacing:0.18px;}
#tf_2398{left:614px;bottom:1007px;letter-spacing:0.14px;}
#tg_2398{left:99px;bottom:984px;letter-spacing:0.16px;}
#th_2398{left:165px;bottom:984px;letter-spacing:0.2px;}
#ti_2398{left:207px;bottom:984px;}
#tj_2398{left:216px;bottom:984px;letter-spacing:0.2px;}
#tk_2398{left:257px;bottom:984px;}
#tl_2398{left:261px;bottom:984px;letter-spacing:0.17px;}
#tm_2398{left:362px;bottom:984px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tn_2398{left:477px;bottom:984px;letter-spacing:0.12px;word-spacing:-0.72px;}
#to_2398{left:581px;bottom:984px;letter-spacing:0.17px;}
#tp_2398{left:626px;bottom:984px;letter-spacing:0.11px;word-spacing:-0.67px;}
#tq_2398{left:477px;bottom:968px;letter-spacing:0.2px;}
#tr_2398{left:523px;bottom:968px;letter-spacing:0.04px;}
#ts_2398{left:541px;bottom:968px;letter-spacing:0.17px;}
#tt_2398{left:600px;bottom:968px;}
#tu_2398{left:99px;bottom:945px;letter-spacing:0.17px;}
#tv_2398{left:604px;bottom:945px;letter-spacing:0.16px;}
#tw_2398{left:449px;bottom:923px;letter-spacing:0.14px;}
#tx_2398{left:495px;bottom:923px;letter-spacing:0.15px;}
#ty_2398{left:647px;bottom:923px;letter-spacing:-0.05px;}
#tz_2398{left:769px;bottom:923px;letter-spacing:0.18px;}
#t10_2398{left:99px;bottom:900px;letter-spacing:0.16px;}
#t11_2398{left:176px;bottom:900px;letter-spacing:0.2px;}
#t12_2398{left:217px;bottom:900px;}
#t13_2398{left:226px;bottom:900px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t14_2398{left:455px;bottom:900px;letter-spacing:0.15px;}
#t15_2398{left:529px;bottom:900px;letter-spacing:0.16px;}
#t16_2398{left:560px;bottom:900px;letter-spacing:0.13px;}
#t17_2398{left:652px;bottom:900px;letter-spacing:0.13px;}
#t18_2398{left:666px;bottom:900px;letter-spacing:0.13px;}
#t19_2398{left:687px;bottom:900px;}
#t1a_2398{left:695px;bottom:900px;letter-spacing:0.13px;}
#t1b_2398{left:782px;bottom:900px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1c_2398{left:99px;bottom:877px;letter-spacing:0.17px;}
#t1d_2398{left:176px;bottom:877px;letter-spacing:0.2px;}
#t1e_2398{left:217px;bottom:877px;}
#t1f_2398{left:226px;bottom:877px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t1g_2398{left:455px;bottom:877px;letter-spacing:0.15px;}
#t1h_2398{left:529px;bottom:877px;letter-spacing:0.16px;}
#t1i_2398{left:560px;bottom:877px;letter-spacing:0.13px;}
#t1j_2398{left:652px;bottom:877px;letter-spacing:0.13px;}
#t1k_2398{left:666px;bottom:877px;letter-spacing:0.13px;}
#t1l_2398{left:687px;bottom:877px;}
#t1m_2398{left:695px;bottom:877px;letter-spacing:0.13px;}
#t1n_2398{left:782px;bottom:877px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1o_2398{left:96px;bottom:649px;letter-spacing:0.17px;}
#t1p_2398{left:149px;bottom:612px;letter-spacing:0.14px;}
#t1q_2398{left:309px;bottom:623px;letter-spacing:0.17px;}
#t1r_2398{left:541px;bottom:612px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1s_2398{left:276px;bottom:602px;letter-spacing:0.1px;word-spacing:4.2px;}
#t1t_2398{left:101px;bottom:503px;letter-spacing:-0.13px;}
#t1u_2398{left:288px;bottom:582px;}
#t1v_2398{left:324px;bottom:582px;}
#t1w_2398{left:361px;bottom:582px;}
#t1x_2398{left:388px;bottom:582px;letter-spacing:-0.13px;}
#t1y_2398{left:288px;bottom:562px;}
#t1z_2398{left:324px;bottom:562px;}
#t20_2398{left:388px;bottom:562px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t21_2398{left:288px;bottom:542px;}
#t22_2398{left:324px;bottom:542px;}
#t23_2398{left:361px;bottom:542px;}
#t24_2398{left:388px;bottom:542px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t25_2398{left:288px;bottom:522px;}
#t26_2398{left:324px;bottom:522px;}
#t27_2398{left:361px;bottom:522px;}
#t28_2398{left:388px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t29_2398{left:361px;bottom:503px;}
#t2a_2398{left:388px;bottom:503px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t2b_2398{left:361px;bottom:483px;}
#t2c_2398{left:388px;bottom:483px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t2d_2398{left:361px;bottom:463px;}
#t2e_2398{left:388px;bottom:463px;letter-spacing:-0.18px;word-spacing:-0.11px;}
#t2f_2398{left:361px;bottom:443px;}
#t2g_2398{left:388px;bottom:443px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2h_2398{left:288px;bottom:423px;}
#t2i_2398{left:324px;bottom:423px;}
#t2j_2398{left:361px;bottom:423px;}
#t2k_2398{left:388px;bottom:423px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2l_2398{left:101px;bottom:403px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2m_2398{left:287px;bottom:403px;}
#t2n_2398{left:324px;bottom:403px;}
#t2o_2398{left:361px;bottom:403px;}
#t2p_2398{left:388px;bottom:403px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2q_2398{left:101px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2r_2398{left:288px;bottom:383px;}
#t2s_2398{left:324px;bottom:383px;}
#t2t_2398{left:361px;bottom:383px;}
#t2u_2398{left:388px;bottom:383px;letter-spacing:-0.12px;}
#t2v_2398{left:101px;bottom:354px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t2w_2398{left:288px;bottom:363px;}
#t2x_2398{left:324px;bottom:363px;}
#t2y_2398{left:361px;bottom:363px;}
#t2z_2398{left:388px;bottom:363px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t30_2398{left:361px;bottom:344px;}
#t31_2398{left:388px;bottom:344px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t32_2398{left:101px;bottom:290px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t33_2398{left:288px;bottom:317px;}
#t34_2398{left:324px;bottom:317px;}
#t35_2398{left:361px;bottom:317px;}
#t36_2398{left:388px;bottom:324px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t37_2398{left:388px;bottom:310px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t38_2398{left:361px;bottom:273px;}
#t39_2398{left:388px;bottom:290px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3a_2398{left:388px;bottom:273px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3b_2398{left:388px;bottom:257px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3c_2398{left:101px;bottom:237px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3d_2398{left:324px;bottom:237px;}
#t3e_2398{left:361px;bottom:237px;}
#t3f_2398{left:388px;bottom:237px;letter-spacing:-0.12px;}
#t3g_2398{left:101px;bottom:217px;letter-spacing:-0.2px;word-spacing:-0.11px;}
#t3h_2398{left:101px;bottom:201px;letter-spacing:-0.25px;word-spacing:-0.01px;}
#t3i_2398{left:101px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t3j_2398{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2398{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2398{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2398{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2398{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2398{font-size:15px;font-family:Arial_62w;color:#000;}
.s6_2398{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2398{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2398{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2398{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2398" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2398Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2398" style="-webkit-user-select: none;"><object width="935" height="1210" data="2398/2398.svg" type="image/svg+xml" id="pdf2398" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2398" class="t s1_2398">Instruction Reference </span><span id="t2_2398" class="t s1_2398">PSHUFB, VPSHUFB </span><span id="t3_2398" class="t s1_2398">437 </span>
<span id="t4_2398" class="t s1_2398">26568—Rev. 3.25—November 2021 </span><span id="t5_2398" class="t s1_2398">AMD64 Technology </span>
<span id="t6_2398" class="t s2_2398">Instruction Encoding </span>
<span id="t7_2398" class="t s2_2398">Related Instructions </span>
<span id="t8_2398" class="t s3_2398">(V)PSHUFD, (V)PSHUFW, (V)PSHUHW, (V)PSHUFLW </span>
<span id="t9_2398" class="t s2_2398">rFLAGS Affected </span>
<span id="ta_2398" class="t s3_2398">None </span>
<span id="tb_2398" class="t s2_2398">MXCSR Flags Affected </span>
<span id="tc_2398" class="t s3_2398">None </span>
<span id="td_2398" class="t s4_2398">Mnemonic </span><span id="te_2398" class="t s4_2398">Opcode </span><span id="tf_2398" class="t s4_2398">Description </span>
<span id="tg_2398" class="t s5_2398">PSHUFB </span><span id="th_2398" class="t s6_2398">xmm1</span><span id="ti_2398" class="t s5_2398">, </span><span id="tj_2398" class="t s6_2398">xmm2</span><span id="tk_2398" class="t s5_2398">/</span><span id="tl_2398" class="t s6_2398">mem128 </span><span id="tm_2398" class="t s5_2398">66 0F 38 00 /r </span><span id="tn_2398" class="t s5_2398">Moves bytes in </span><span id="to_2398" class="t s6_2398">xmm1 </span><span id="tp_2398" class="t s5_2398">as specified by control bytes in </span>
<span id="tq_2398" class="t s6_2398">xmm2 </span><span id="tr_2398" class="t s5_2398">or </span><span id="ts_2398" class="t s6_2398">mem128</span><span id="tt_2398" class="t s5_2398">. </span>
<span id="tu_2398" class="t s4_2398">Mnemonic </span><span id="tv_2398" class="t s4_2398">Encoding </span>
<span id="tw_2398" class="t s4_2398">VEX </span><span id="tx_2398" class="t s4_2398">RXB.map_select </span><span id="ty_2398" class="t s4_2398">W.vvvv.L.pp </span><span id="tz_2398" class="t s4_2398">Opcode </span>
<span id="t10_2398" class="t s5_2398">VPSHUFB </span><span id="t11_2398" class="t s6_2398">xmm1</span><span id="t12_2398" class="t s5_2398">, </span><span id="t13_2398" class="t s6_2398">xmm2, xmm3/mem128 </span><span id="t14_2398" class="t s5_2398">C4 </span><span id="t15_2398" class="t s5_2398">RXB </span><span id="t16_2398" class="t s5_2398">.02 </span><span id="t17_2398" class="t s5_2398">X.</span><span id="t18_2398" class="t s6_2398">src </span><span id="t19_2398" class="t s6_2398">1 </span><span id="t1a_2398" class="t s5_2398">.0.01 </span><span id="t1b_2398" class="t s5_2398">00 /r </span>
<span id="t1c_2398" class="t s5_2398">VPSHUFB </span><span id="t1d_2398" class="t s6_2398">ymm1</span><span id="t1e_2398" class="t s5_2398">, </span><span id="t1f_2398" class="t s6_2398">ymm2, ymm3/mem256 </span><span id="t1g_2398" class="t s5_2398">C4 </span><span id="t1h_2398" class="t s5_2398">RXB </span><span id="t1i_2398" class="t s5_2398">.02 </span><span id="t1j_2398" class="t s5_2398">X.</span><span id="t1k_2398" class="t s6_2398">src </span><span id="t1l_2398" class="t s6_2398">1 </span><span id="t1m_2398" class="t s5_2398">.1.01 </span><span id="t1n_2398" class="t s5_2398">00 /r </span>
<span id="t1o_2398" class="t s2_2398">Exceptions </span>
<span id="t1p_2398" class="t s4_2398">Exception </span>
<span id="t1q_2398" class="t s4_2398">Mode </span>
<span id="t1r_2398" class="t s4_2398">Cause of Exception </span>
<span id="t1s_2398" class="t s4_2398">Real Virt Prot </span>
<span id="t1t_2398" class="t s7_2398">Invalid opcode, #UD </span>
<span id="t1u_2398" class="t s7_2398">X </span><span id="t1v_2398" class="t s7_2398">X </span><span id="t1w_2398" class="t s7_2398">X </span><span id="t1x_2398" class="t s7_2398">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t1y_2398" class="t s7_2398">A </span><span id="t1z_2398" class="t s7_2398">A </span><span id="t20_2398" class="t s7_2398">AVX instructions are only recognized in protected mode. </span>
<span id="t21_2398" class="t s7_2398">S </span><span id="t22_2398" class="t s7_2398">S </span><span id="t23_2398" class="t s7_2398">S </span><span id="t24_2398" class="t s7_2398">CR0.EM = 1. </span>
<span id="t25_2398" class="t s7_2398">S </span><span id="t26_2398" class="t s7_2398">S </span><span id="t27_2398" class="t s7_2398">S </span><span id="t28_2398" class="t s7_2398">CR4.OSFXSR = 0. </span>
<span id="t29_2398" class="t s7_2398">A </span><span id="t2a_2398" class="t s7_2398">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t2b_2398" class="t s7_2398">A </span><span id="t2c_2398" class="t s7_2398">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t2d_2398" class="t s7_2398">A </span><span id="t2e_2398" class="t s7_2398">VEX.L = 1 when AVX2 not supported. </span>
<span id="t2f_2398" class="t s7_2398">A </span><span id="t2g_2398" class="t s7_2398">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t2h_2398" class="t s7_2398">S </span><span id="t2i_2398" class="t s7_2398">S </span><span id="t2j_2398" class="t s7_2398">X </span><span id="t2k_2398" class="t s7_2398">Lock prefix (F0h) preceding opcode. </span>
<span id="t2l_2398" class="t s7_2398">Device not available, #NM </span><span id="t2m_2398" class="t s7_2398">S </span><span id="t2n_2398" class="t s7_2398">S </span><span id="t2o_2398" class="t s7_2398">X </span><span id="t2p_2398" class="t s7_2398">CR0.TS = 1. </span>
<span id="t2q_2398" class="t s7_2398">Stack, #SS </span><span id="t2r_2398" class="t s7_2398">S </span><span id="t2s_2398" class="t s7_2398">S </span><span id="t2t_2398" class="t s7_2398">X </span><span id="t2u_2398" class="t s7_2398">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t2v_2398" class="t s7_2398">General protection, #GP </span>
<span id="t2w_2398" class="t s7_2398">S </span><span id="t2x_2398" class="t s7_2398">S </span><span id="t2y_2398" class="t s7_2398">X </span><span id="t2z_2398" class="t s7_2398">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t30_2398" class="t s7_2398">X </span><span id="t31_2398" class="t s7_2398">Null data segment used to reference memory. </span>
<span id="t32_2398" class="t s7_2398">Alignment check, #AC </span>
<span id="t33_2398" class="t s7_2398">S </span><span id="t34_2398" class="t s7_2398">S </span><span id="t35_2398" class="t s7_2398">S </span>
<span id="t36_2398" class="t s7_2398">Memory operand not 16-byte aligned when alignment checking enabled </span>
<span id="t37_2398" class="t s7_2398">and MXCSR.MM = 1. </span>
<span id="t38_2398" class="t s7_2398">A </span>
<span id="t39_2398" class="t s7_2398">Alignment checking enabled and: </span>
<span id="t3a_2398" class="t s7_2398">256-bit memory operand not 32-byte aligned or </span>
<span id="t3b_2398" class="t s7_2398">128-bit memory operand not 16-byte aligned. </span>
<span id="t3c_2398" class="t s7_2398">Page fault, #PF </span><span id="t3d_2398" class="t s7_2398">S </span><span id="t3e_2398" class="t s7_2398">X </span><span id="t3f_2398" class="t s7_2398">Instruction execution caused a page fault. </span>
<span id="t3g_2398" class="t s8_2398">X — SSE, AVX, and AVX2 exception </span>
<span id="t3h_2398" class="t s8_2398">A — AVX, AVX2 exception </span>
<span id="t3i_2398" class="t s8_2398">S — SSE exception </span>
<span id="t3j_2398" class="t s9_2398">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
