INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aleva/Documents/Projects/HLSTM/HLSTM.sim/sim_1/impl/func/xsim/Network_test_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dflipflop'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_15'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_16'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_17'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_18'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_19'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_20'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_21'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_22'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_23'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_36'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_37'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_38'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_39'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_40'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_41'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_42'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_43'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_44'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_45'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_46'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_47'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_48'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_49'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_50'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_51'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_52'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_53'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_54'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_55'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_56'
INFO: [VRFC 10-3107] analyzing entity 'dflipflop_57'
INFO: [VRFC 10-3107] analyzing entity 'fixed_add'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_10'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_11'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_12'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_13'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_14'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_33'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_34'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_35'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_8'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mac_9'
INFO: [VRFC 10-3107] analyzing entity 'fixed_mul'
INFO: [VRFC 10-3107] analyzing entity 'nregister'
INFO: [VRFC 10-3107] analyzing entity 'nregister_0'
INFO: [VRFC 10-3107] analyzing entity 'nregister_1'
INFO: [VRFC 10-3107] analyzing entity 'nregister_2'
INFO: [VRFC 10-3107] analyzing entity 'nregister_24'
INFO: [VRFC 10-3107] analyzing entity 'nregister_25'
INFO: [VRFC 10-3107] analyzing entity 'nregister_26'
INFO: [VRFC 10-3107] analyzing entity 'nregister_27'
INFO: [VRFC 10-3107] analyzing entity 'nregister_28'
INFO: [VRFC 10-3107] analyzing entity 'nregister_29'
INFO: [VRFC 10-3107] analyzing entity 'nregister_3'
INFO: [VRFC 10-3107] analyzing entity 'nregister_30'
INFO: [VRFC 10-3107] analyzing entity 'nregister_31'
INFO: [VRFC 10-3107] analyzing entity 'nregister_32'
INFO: [VRFC 10-3107] analyzing entity 'nregister_4'
INFO: [VRFC 10-3107] analyzing entity 'nregister_5'
INFO: [VRFC 10-3107] analyzing entity 'nregister_6'
INFO: [VRFC 10-3107] analyzing entity 'nregister_7'
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-3107] analyzing entity 'tanh_lut_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'counter_c_reg_fd_v12_0_9_viv'
INFO: [VRFC 10-3107] analyzing entity 'dff_chain'
INFO: [VRFC 10-3107] analyzing entity '\dff_chain__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\dff_chain__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\dff_chain__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\dff_chain__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity 'tanh_lut_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'counter_c_addsub_v12_0_18_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'fc_layer'
INFO: [VRFC 10-3107] analyzing entity 'tanh_lut_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'counter_c_addsub_v12_0_18_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'tanh_lut_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'counter_c_addsub_v12_0_18_legacy'
INFO: [VRFC 10-3107] analyzing entity 'tanh_lut_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_v12_0_19_legacy'
INFO: [VRFC 10-3107] analyzing entity 'tanh_lut_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_v12_0_19_viv'
INFO: [VRFC 10-3107] analyzing entity 'tanh_lut'
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_v12_0_19'
INFO: [VRFC 10-3107] analyzing entity 'LSTM_layer'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'Network'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aleva/Documents/Projects/HLSTM/HLSTM.srcs/sources_1/new/myTypes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aleva/Documents/Projects/HLSTM/HLSTM.srcs/sources_1/new/register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nregister'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'nregister' [C:/Users/aleva/Documents/Projects/HLSTM/HLSTM.srcs/sources_1/new/register.vhd:26]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aleva/Documents/Projects/HLSTM/HLSTM.srcs/sim_1/new/Network_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Network_test'
