strict digraph "" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f38ef6b78d0>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7a50>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7a50>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"8:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7f38ef6b7bd0>",
		fillcolor=lightgray,
		label="8:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"8:CX" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f38ef6b7e90>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f38ef6b7c90>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f38ef6920d0>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7d50>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7f50>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7090>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f38ef6b7090>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f38efb5d950>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'pos']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f38ef692210>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:CX"	[cond="[]",
		lineno=None];
}
