{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510834207579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510834207579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:40:07 2017 " "Processing started: Thu Nov 16 17:40:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510834207579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510834207579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gcd_cal -c gcd_cal " "Command: quartus_map --read_settings_files=on --write_settings_files=off gcd_cal -c gcd_cal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510834207579 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510834210125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 gcd_cal.v(57) " "Verilog HDL Declaration information at gcd_cal.v(57): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510834210218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 gcd_cal.v(57) " "Verilog HDL Declaration information at gcd_cal.v(57): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510834210218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 gcd_cal.v(57) " "Verilog HDL Declaration information at gcd_cal.v(57): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510834210218 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux gcd_cal.v " "Entity \"mux\" obtained from \"gcd_cal.v\" instead of from Quartus II megafunction library" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 14 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1510834210220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_cal.v 6 6 " "Found 6 design units, including 6 entities, in source file gcd_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510834210220 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510834210220 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_adder " "Found entity 3: four_bit_adder" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510834210220 ""} { "Info" "ISGN_ENTITY_NAME" "4 four_bit_sub " "Found entity 4: four_bit_sub" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510834210220 ""} { "Info" "ISGN_ENTITY_NAME" "5 four_bit_comp " "Found entity 5: four_bit_comp" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510834210220 ""} { "Info" "ISGN_ENTITY_NAME" "6 gcd_cal " "Found entity 6: gcd_cal" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510834210220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510834210220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gcd_cal " "Elaborating entity \"gcd_cal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510834210249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:M1 " "Elaborating entity \"mux\" for hierarchy \"mux:M1\"" {  } { { "gcd_cal.v" "M1" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510834210262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_comp four_bit_comp:f1 " "Elaborating entity \"four_bit_comp\" for hierarchy \"four_bit_comp:f1\"" {  } { { "gcd_cal.v" "f1" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510834210268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_sub four_bit_sub:f2 " "Elaborating entity \"four_bit_sub\" for hierarchy \"four_bit_sub:f2\"" {  } { { "gcd_cal.v" "f2" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510834210284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gcd_cal.v(44) " "Verilog HDL assignment warning at gcd_cal.v(44): truncated value with size 32 to match size of target (4)" {  } { { "gcd_cal.v" "" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510834210284 "|gcd_cal|four_bit_sub:f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder four_bit_sub:f2\|four_bit_adder:f1 " "Elaborating entity \"four_bit_adder\" for hierarchy \"four_bit_sub:f2\|four_bit_adder:f1\"" {  } { { "gcd_cal.v" "f1" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510834210297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder four_bit_sub:f2\|four_bit_adder:f1\|FullAdder:F1 " "Elaborating entity \"FullAdder\" for hierarchy \"four_bit_sub:f2\|four_bit_adder:f1\|FullAdder:F1\"" {  } { { "gcd_cal.v" "F1" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510834210303 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "four_bit_sub:f2\|d\[4\] " "Net \"four_bit_sub:f2\|d\[4\]\" is missing source, defaulting to GND" {  } { { "gcd_cal.v" "d\[4\]" { Text "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/gcd_cal.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510834210330 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510834210330 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510834210392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510834213628 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510834213628 ""} { "Info" "ICUT_CUT_TM_MCELLS" "38 " "Implemented 38 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1510834213628 ""} { "Info" "ICUT_CUT_TM_SEXPS" "9 " "Implemented 9 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1510834213628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510834213628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/output_files/gcd_cal.map.smsg " "Generated suppressed messages file C:/Users/RUSHI/Documents/GitHub/GCD_Calculator/output_files/gcd_cal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510834220463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510834220490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:40:20 2017 " "Processing ended: Thu Nov 16 17:40:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510834220490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510834220490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510834220490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510834220490 ""}
