<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>AS(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">AS(1)</td>
    <td class="head-vol">GNU Development Tools</td>
    <td class="head-rtitle">AS(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
AS - the portable GNU assembler.
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
as [ <b>-a</b>[<b>cdghlns</b>][=<i>file</i>]] [<b>--alternate</b>] [<b>-D</b>]
<br/>
 [ <b>--compress-debug-sections</b>] [<b>--nocompress-debug-sections</b>]
<br/>
 [ <b>--debug-prefix-map</b> <i>old</i>=<i>new</i>]
<br/>
 [ <b>--defsym</b> <i>sym</i>=<i>val</i>] [<b>-f</b>] [<b>-g</b>]
  [<b>--gstabs</b>]
<br/>
 [ <b>--gstabs+</b>] [<b>--gdwarf-2</b>] [<b>--gdwarf-sections</b>]
<br/>
 [ <b>--help</b>] [<b>-I</b> <i>dir</i>] [<b>-J</b>]
<br/>
 [ <b>-K</b>] [<b>-L</b>] [<b>--listing-lhs-width</b>=<i>NUM</i>]
<br/>
 [ <b>--listing-lhs-width2</b>=<i>NUM</i>]
  [<b>--listing-rhs-width</b>=<i>NUM</i>]
<br/>
 [ <b>--listing-cont-lines</b>=<i>NUM</i>] [<b>--keep-locals</b>]
<br/>
 [ <b>-o</b> <i>objfile</i>] [<b>-R</b>]
<br/>
 [ <b>--hash-size</b>=<i>NUM</i>] [<b>--reduce-memory-overheads</b>]
<br/>
 [ <b>--statistics</b>]
<br/>
 [ <b>-v</b>] [<b>-version</b>] [<b>--version</b>]
<br/>
 [ <b>-W</b>] [<b>--warn</b>] [<b>--fatal-warnings</b>] [<b>-w</b>] [<b>-x</b>]
<br/>
 [ <b>-Z</b>] [<b>@</b><i>FILE</i>]
<br/>
 [ <b>--sectname-subst</b>] [<b>--size-check=[error|warning]</b>]
<br/>
 [ <b>--target-help</b>] [<i>target-options</i>]
<br/>
 [ <b>--</b>|<i>files</i> ...]
<div class="Pp"></div>
<i>Target AArch64 options:</i>
<br/>
 [ <b>-EB</b>|<b>-EL</b>]
<br/>
 [ <b>-mabi</b>=<i>ABI</i>]
<div class="Pp"></div>
<i>Target Alpha options:</i>
<br/>
 [ <b>-m</b><i>cpu</i>]
<br/>
 [ <b>-mdebug</b> | <b>-no-mdebug</b>]
<br/>
 [ <b>-replace</b> | <b>-noreplace</b>]
<br/>
 [ <b>-relax</b>] [<b>-g</b>] [<b>-G</b><i>size</i>]
<br/>
 [ <b>-F</b>] [<b>-32addr</b>]
<div class="Pp"></div>
<i>Target ARC options:</i>
<br/>
 [ <b>-mcpu=</b><i>cpu</i>]
<br/>
 [
  <b>-mA6</b>|<b>-mARC600</b>|<b>-mARC601</b>|<b>-mA7</b>|<b>-mARC700</b>|<b>-mEM</b>|
  <b>-mHS</b>]
<br/>
 [ <b>-mcode-density</b>]
<br/>
 [ <b>-EB</b>|<b>-EL</b>]
<div class="Pp"></div>
<i>Target ARM options:</i>
<br/>
 [ <b>-mcpu</b>=<i>processor</i>[+<i>extension</i>...]]
<br/>
 [ <b>-march</b>=<i>architecture</i>[+<i>extension</i>...]]
<br/>
 [ <b>-mfpu</b>=<i>floating-point-format</i>]
<br/>
 [ <b>-mfloat-abi</b>=<i>abi</i>]
<br/>
 [ <b>-meabi</b>=<i>ver</i>]
<br/>
 [ <b>-mthumb</b>]
<br/>
 [ <b>-EB</b>|<b>-EL</b>]
<br/>
 [ <b>-mapcs-32</b>|<b>-mapcs-26</b>|<b>-mapcs-float</b>|
<br/>
 <b>-mapcs-reentrant</b>]
<br/>
 [ <b>-mthumb-interwork</b>] [<b>-k</b>]
<div class="Pp"></div>
<i>Target Blackfin options:</i>
<br/>
 [ <b>-mcpu</b>=<i>processor</i>[-<i>sirevision</i>]]
<br/>
 [ <b>-mfdpic</b>]
<br/>
 [ <b>-mno-fdpic</b>]
<br/>
 [ <b>-mnopic</b>]
<div class="Pp"></div>
<i>Target CRIS options:</i>
<br/>
 [ <b>--underscore</b> | <b>--no-underscore</b>]
<br/>
 [ <b>--pic</b>] [<b>-N</b>]
<br/>
 [ <b>--emulation=criself</b> | <b>--emulation=crisaout</b>]
<br/>
 [ <b>--march=v0_v10</b> | <b>--march=v10</b> | <b>--march=v32</b> |
  <b>--march=common_v10_v32</b>]
<div class="Pp"></div>
<i>Target D10V options:</i>
<br/>
 [ <b>-O</b>]
<div class="Pp"></div>
<i>Target D30V options:</i>
<br/>
 [ <b>-O</b>|<b>-n</b>|<b>-N</b>]
<div class="Pp"></div>
<i>Target EPIPHANY options:</i>
<br/>
 [ <b>-mepiphany</b>|<b>-mepiphany16</b>]
<div class="Pp"></div>
<i>Target H8/300 options:</i>
<br/>
 [-h-tick-hex]
<div class="Pp"></div>
<i>Target i386 options:</i>
<br/>
 [ <b>--32</b>|<b>--x32</b>|<b>--64</b>] [<b>-n</b>]
<br/>
 [ <b>-march</b>=<i>CPU</i>[+<i>EXTENSION</i>...]] [<b>-mtune</b>=<i>CPU</i>]
<div class="Pp"></div>
<i>Target i960 options:</i>
<br/>
 [ <b>-ACA</b>|<b>-ACA_A</b>|<b>-ACB</b>|<b>-ACC</b>|<b>-AKA</b>|<b>-AKB</b>|
<br/>
 <b>-AKC</b>|<b>-AMC</b>]
<br/>
 [ <b>-b</b>] [<b>-no-relax</b>]
<div class="Pp"></div>
<i>Target IA-64 options:</i>
<br/>
 [ <b>-mconstant-gp</b>|<b>-mauto-pic</b>]
<br/>
 [ <b>-milp32</b>|<b>-milp64</b>|<b>-mlp64</b>|<b>-mp64</b>]
<br/>
 [ <b>-mle</b>|<b>mbe</b>]
<br/>
 [ <b>-mtune=itanium1</b>|<b>-mtune=itanium2</b>]
<br/>
 [ <b>-munwind-check=warning</b>|<b>-munwind-check=error</b>]
<br/>
 [ <b>-mhint.b=ok</b>|<b>-mhint.b=warning</b>|<b>-mhint.b=error</b>]
<br/>
 [ <b>-x</b>|<b>-xexplicit</b>] [<b>-xauto</b>] [<b>-xdebug</b>]
<div class="Pp"></div>
<i>Target IP2K options:</i>
<br/>
 [ <b>-mip2022</b>|<b>-mip2022ext</b>]
<div class="Pp"></div>
<i>Target M32C options:</i>
<br/>
 [ <b>-m32c</b>|<b>-m16c</b>] [-relax] [-h-tick-hex]
<div class="Pp"></div>
<i>Target M32R options:</i>
<br/>
 [ <b>--m32rx</b>|<b>--[no-]warn-explicit-parallel-conflicts</b>|
<br/>
 <b>--W[n]p</b>]
<div class="Pp"></div>
<i>Target M680X0 options:</i>
<br/>
 [ <b>-l</b>] [<b>-m68000</b>|<b>-m68010</b>|<b>-m68020</b>|...]
<div class="Pp"></div>
<i>Target M68HC11 options:</i>
<br/>
 [
  <b>-m68hc11</b>|<b>-m68hc12</b>|<b>-m68hcs12</b>|<b>-mm9s12x</b>|<b>-mm9s12xg</b>]
<br/>
 [ <b>-mshort</b>|<b>-mlong</b>]
<br/>
 [ <b>-mshort-double</b>|<b>-mlong-double</b>]
<br/>
 [ <b>--force-long-branches</b>] [<b>--short-branches</b>]
<br/>
 [ <b>--strict-direct-mode</b>] [<b>--print-insn-syntax</b>]
<br/>
 [ <b>--print-opcodes</b>] [<b>--generate-example</b>]
<div class="Pp"></div>
<i>Target MCORE options:</i>
<br/>
 [ <b>-jsri2bsr</b>] [<b>-sifilter</b>] [<b>-relax</b>]
<br/>
 [ <b>-mcpu=[210|340]</b>]
<div class="Pp"></div>
<i>Target Meta options:</i>
<br/>
 [ <b>-mcpu=</b><i>cpu</i>] [<b>-mfpu=</b><i>cpu</i>] [<b>-mdsp=</b><i>cpu</i>]
  <i>Target MICROBLAZE options:</i>
<div class="Pp"></div>
<i>Target MIPS options:</i>
<br/>
 [ <b>-nocpp</b>] [<b>-EL</b>] [<b>-EB</b>] [<b>-O</b>[<i>optimization
  level</i>]]
<br/>
 [ <b>-g</b>[<i>debug level</i>]] [<b>-G</b> <i>num</i>] [<b>-KPIC</b>]
  [<b>-call_shared</b>]
<br/>
 [ <b>-non_shared</b>] [<b>-xgot</b> [<b>-mvxworks-pic</b>]
<br/>
 [ <b>-mabi</b>=<i>ABI</i>] [<b>-32</b>] [<b>-n32</b>] [<b>-64</b>]
  [<b>-mfp32</b>] [ <b>-mgp32</b>]
<br/>
 [ <b>-mfp64</b>] [<b>-mgp64</b>] [<b>-mfpxx</b>]
<br/>
 [ <b>-modd-spreg</b>] [<b>-mno-odd-spreg</b>]
<br/>
 [ <b>-march</b>=<i>CPU</i>] [<b>-mtune</b>=<i>CPU</i>] [<b>-mips1</b>]
  [<b>-mips2</b>]
<br/>
 [ <b>-mips3</b>] [<b>-mips4</b>] [<b>-mips5</b>] [<b>-mips32</b>]
  [<b>-mips32r2</b>]
<br/>
 [ <b>-mips32r3</b>] [<b>-mips32r5</b>] [<b>-mips32r6</b>] [<b>-mips64</b>]
  [<b>-mips64r2</b>]
<br/>
 [ <b>-mips64r3</b>] [<b>-mips64r5</b>] [<b>-mips64r6</b>]
<br/>
 [ <b>-construct-floats</b>] [<b>-no-construct-floats</b>]
<br/>
 [ <b>-mnan=</b><i>encoding</i>]
<br/>
 [ <b>-trap</b>] [<b>-no-break</b>] [<b>-break</b>] [<b>-no-trap</b>]
<br/>
 [ <b>-mips16</b>] [<b>-no-mips16</b>]
<br/>
 [ <b>-mmicromips</b>] [<b>-mno-micromips</b>]
<br/>
 [ <b>-msmartmips</b>] [<b>-mno-smartmips</b>]
<br/>
 [ <b>-mips3d</b>] [<b>-no-mips3d</b>]
<br/>
 [ <b>-mdmx</b>] [<b>-no-mdmx</b>]
<br/>
 [ <b>-mdsp</b>] [<b>-mno-dsp</b>]
<br/>
 [ <b>-mdspr2</b>] [<b>-mno-dspr2</b>]
<br/>
 [ <b>-mmsa</b>] [<b>-mno-msa</b>]
<br/>
 [ <b>-mxpa</b>] [<b>-mno-xpa</b>]
<br/>
 [ <b>-mmt</b>] [<b>-mno-mt</b>]
<br/>
 [ <b>-mmcu</b>] [<b>-mno-mcu</b>]
<br/>
 [ <b>-minsn32</b>] [<b>-mno-insn32</b>]
<br/>
 [ <b>-mfix7000</b>] [<b>-mno-fix7000</b>]
<br/>
 [ <b>-mfix-rm7000</b>] [<b>-mno-fix-rm7000</b>]
<br/>
 [ <b>-mfix-vr4120</b>] [<b>-mno-fix-vr4120</b>]
<br/>
 [ <b>-mfix-vr4130</b>] [<b>-mno-fix-vr4130</b>]
<br/>
 [ <b>-mdebug</b>] [<b>-no-mdebug</b>]
<br/>
 [ <b>-mpdr</b>] [<b>-mno-pdr</b>]
<div class="Pp"></div>
<i>Target MMIX options:</i>
<br/>
 [ <b>--fixed-special-register-names</b>] [<b>--globalize-symbols</b>]
<br/>
 [ <b>--gnu-syntax</b>] [<b>--relax</b>] [<b>--no-predefined-symbols</b>]
<br/>
 [ <b>--no-expand</b>] [<b>--no-merge-gregs</b>] [<b>-x</b>]
<br/>
 [ <b>--linker-allocated-gregs</b>]
<div class="Pp"></div>
<i>Target Nios II options:</i>
<br/>
 [ <b>-relax-all</b>] [<b>-relax-section</b>] [<b>-no-relax</b>]
<br/>
 [ <b>-EB</b>] [<b>-EL</b>]
<div class="Pp"></div>
<i>Target NDS32 options:</i>
<br/>
 [ <b>-EL</b>] [<b>-EB</b>] [<b>-O</b>] [<b>-Os</b>] [<b>-mcpu=</b><i>cpu</i>]
<br/>
 [ <b>-misa=</b><i>isa</i>] [<b>-mabi=</b><i>abi</i>] [<b>-mall-ext</b>]
<br/>
 [ <b>-m[no-]16-bit</b>] [<b>-m[no-]perf-ext</b>] [<b>-m[no-]perf2-ext</b>]
<br/>
 [ <b>-m[no-]string-ext</b>] [<b>-m[no-]dsp-ext</b>] [<b>-m[no-]mac</b>]
  [<b>-m[no-]div</b>]
<br/>
 [ <b>-m[no-]audio-isa-ext</b>] [<b>-m[no-]fpu-sp-ext</b>]
  [<b>-m[no-]fpu-dp-ext</b>]
<br/>
 [ <b>-m[no-]fpu-fma</b>] [<b>-mfpu-freg=</b><i>FREG</i>]
  [<b>-mreduced-regs</b>]
<br/>
 [ <b>-mfull-regs</b>] [<b>-m[no-]dx-regs</b>] [<b>-mpic</b>]
  [<b>-mno-relax</b>]
<br/>
 [ <b>-mb2bb</b>]
<div class="Pp"></div>
<i>Target PDP11 options:</i>
<br/>
 [ <b>-mpic</b>|<b>-mno-pic</b>] [<b>-mall</b>] [<b>-mno-extensions</b>]
<br/>
 [ <b>-m</b><i>extension</i>|<b>-mno-</b><i>extension</i>]
<br/>
 [ <b>-m</b><i>cpu</i>] [<b>-m</b><i>machine</i>]
<div class="Pp"></div>
<i>Target picoJava options:</i>
<br/>
 [ <b>-mb</b>|<b>-me</b>]
<div class="Pp"></div>
<i>Target PowerPC options:</i>
<br/>
 [ <b>-a32</b>|<b>-a64</b>]
<br/>
 [
  <b>-mpwrx</b>|<b>-mpwr2</b>|<b>-mpwr</b>|<b>-m601</b>|<b>-mppc</b>|<b>-mppc32</b>|
  <b>-m603</b>|<b>-m604</b>|<b>-m403</b>|<b>-m405</b>|
<br/>

  <b>-m440</b>|<b>-m464</b>|<b>-m476</b>|<b>-m7400</b>|<b>-m7410</b>|<b>-m7450</b>|
  <b>-m7455</b>|<b>-m750cl</b>|<b>-mppc64</b>|
<br/>

  <b>-m620</b>|<b>-me500</b>|<b>-e500x2</b>|<b>-me500mc</b>|<b>-me500mc64</b>|<b>-me5500</b>|
  <b>-me6500</b>|<b>-mppc64bridge</b>|
<br/>

  <b>-mbooke</b>|<b>-mpower4</b>|<b>-mpwr4</b>|<b>-mpower5</b>|<b>-mpwr5</b>|<b>-mpwr5x</b>|
  <b>-mpower6</b>|<b>-mpwr6</b>|
<br/>

  <b>-mpower7</b>|<b>-mpwr7</b>|<b>-mpower8</b>|<b>-mpwr8</b>|<b>-mpower9</b>|<b>-mpwr9</b>
  <b>-ma2</b>|
<br/>
 <b>-mcell</b>|<b>-mspe</b>|<b>-mtitan</b>|<b>-me300</b>|<b>-mcom</b>]
<br/>
 [ <b>-many</b>] [<b>-maltivec</b>|<b>-mvsx</b>|<b>-mhtm</b>|<b>-mvle</b>]
<br/>
 [ <b>-mregnames</b>|<b>-mno-regnames</b>]
<br/>
 [ <b>-mrelocatable</b>|<b>-mrelocatable-lib</b>|<b>-K PIC</b>] [<b>-memb</b>]
<br/>
 [
  <b>-mlittle</b>|<b>-mlittle-endian</b>|<b>-le</b>|<b>-mbig</b>|<b>-mbig-endian</b>|
  <b>-be</b>]
<br/>
 [ <b>-msolaris</b>|<b>-mno-solaris</b>]
<br/>
 [ <b>-nops=</b><i>count</i>]
<div class="Pp"></div>
<i>Target RL78 options:</i>
<br/>
 [ <b>-mg10</b>]
<br/>
 [ <b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]
<div class="Pp"></div>
<i>Target RX options:</i>
<br/>
 [ <b>-mlittle-endian</b>|<b>-mbig-endian</b>]
<br/>
 [ <b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]
<br/>
 [ <b>-muse-conventional-section-names</b>]
<br/>
 [ <b>-msmall-data-limit</b>]
<br/>
 [ <b>-mpid</b>]
<br/>
 [ <b>-mrelax</b>]
<br/>
 [ <b>-mint-register=</b><i>number</i>]
<br/>
 [ <b>-mgcc-abi</b>|<b>-mrx-abi</b>]
<div class="Pp"></div>
<i>Target s390 options:</i>
<br/>
 [ <b>-m31</b>|<b>-m64</b>] [<b>-mesa</b>|<b>-mzarch</b>]
  [<b>-march</b>=<i>CPU</i>]
<br/>
 [ <b>-mregnames</b>|<b>-mno-regnames</b>]
<br/>
 [ <b>-mwarn-areg-zero</b>]
<div class="Pp"></div>
<i>Target SCORE options:</i>
<br/>
 [ <b>-EB</b>][<b>-EL</b>][<b>-FIXDD</b>][<b>-NWARN</b>]
<br/>
 [ <b>-SCORE5</b>][<b>-SCORE5U</b>][<b>-SCORE7</b>][<b>-SCORE3</b>]
<br/>
 [ <b>-march=score7</b>][<b>-march=score3</b>]
<br/>
 [ <b>-USE_R1</b>][<b>-KPIC</b>][<b>-O0</b>][<b>-G</b> <i>num</i>][<b>-V</b>]
<div class="Pp"></div>
<i>Target SPARC options:</i>
<br/>
 [ <b>-Av6</b>|<b>-Av7</b>|<b>-Av8</b>|<b>-Asparclet</b>|<b>-Asparclite</b>
<br/>
 <b>-Av8plus</b>|<b>-Av8plusa</b>|<b>-Av9</b>|<b>-Av9a</b>]
<br/>
 [ <b>-xarch=v8plus</b>|<b>-xarch=v8plusa</b>] [<b>-bump</b>]
<br/>
 [ <b>-32</b>|<b>-64</b>]
<div class="Pp"></div>
<i>Target TIC54X options:</i>
<br/>
 [ <b>-mcpu=54[123589]</b>|<b>-mcpu=54[56]lp</b>] [<b>-mfar-mode</b>|<b>-mf</b>]
<br/>
 [ <b>-merrors-to-file</b> <i>&lt;filename&gt;</i>|<b>-me</b>
  <i>&lt;filename&gt;</i>]
<div class="Pp"></div>
<i>Target TIC6X options:</i>
<br/>
 [ <b>-march=</b><i>arch</i>] [<b>-mbig-endian</b>|<b>-mlittle-endian</b>]
<br/>
 [ <b>-mdsbt</b>|<b>-mno-dsbt</b>]
  [<b>-mpid=no</b>|<b>-mpid=near</b>|<b>-mpid=far</b>]
<br/>
 [ <b>-mpic</b>|<b>-mno-pic</b>]
<div class="Pp"></div>
<i>Target TILE-Gx options:</i>
<br/>
 [ <b>-m32</b>|<b>-m64</b>][<b>-EB</b>][<b>-EL</b>]
<div class="Pp"></div>
<i>Target Visium options:</i>
<br/>
 [ <b>-mtune=</b><i>arch</i>]
<div class="Pp"></div>
<i>Target Xtensa options:</i>
<br/>
 [ <b>--[no-]text-section-literals</b>] [<b>--[no-]auto-litpools</b>]
<br/>
 [ <b>--[no-]absolute-literals</b>]
<br/>
 [ <b>--[no-]target-align</b>] [<b>--[no-]longcalls</b>]
<br/>
 [ <b>--[no-]transform</b>]
<br/>
 [ <b>--rename-section</b> <i>oldname</i>=<i>newname</i>]
<br/>
 [ <b>--[no-]trampolines</b>]
<div class="Pp"></div>
<i>Target Z80 options:</i>
<br/>
 [ <b>-z80</b>] [<b>-r800</b>]
<br/>
 [ <b>-ignore-undocumented-instructions</b>] [<b>-Wnud</b>]
<br/>
 [ <b>-ignore-unportable-instructions</b>] [<b>-Wnup</b>]
<br/>
 [ <b>-warn-undocumented-instructions</b>] [<b>-Wud</b>]
<br/>
 [ <b>-warn-unportable-instructions</b>] [<b>-Wup</b>]
<br/>
 [ <b>-forbid-undocumented-instructions</b>] [<b>-Fud</b>]
<br/>
 [ <b>-forbid-unportable-instructions</b>] [<b>-Fup</b>]
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
GNU <b>as</b> is really a family of assemblers. If you use (or have used) the
  GNU assembler on one architecture, you should find a fairly similar
  environment when you use it on another architecture. Each version has much in
  common with the others, including object file formats, most assembler
  directives (often called <i>pseudo-ops</i>) and assembler syntax.
<div class="Pp"></div>
<b>as</b> is primarily intended to assemble the output of the GNU C compiler
  &quot;gcc&quot; for use by the linker &quot;ld&quot;. Nevertheless, we've
  tried to make <b>as</b> assemble correctly everything that other assemblers
  for the same machine would assemble. Any exceptions are documented explicitly.
  This doesn't mean <b>as</b> always uses the same syntax as another assembler
  for the same architecture; for example, we know of several incompatible
  versions of 680x0 assembly language syntax.
<div class="Pp"></div>
Each time you run <b>as</b> it assembles exactly one source program. The source
  program is made up of one or more files. (The standard input is also a file.)
<div class="Pp"></div>
You give <b>as</b> a command line that has zero or more input file names. The
  input files are read (from left file name to right). A command line argument
  (in any position) that has no special meaning is taken to be an input file
  name.
<div class="Pp"></div>
If you give <b>as</b> no file names it attempts to read one input file from the
  <b>as</b> standard input, which is normally your terminal. You may have to
  type <b>ctl-D</b> to tell <b>as</b> there is no more program to assemble.
<div class="Pp"></div>
Use <b>--</b> if you need to explicitly name the standard input file in your
  command line.
<div class="Pp"></div>
If the source is empty, <b>as</b> produces a small, empty object file.
<div class="Pp"></div>
<b>as</b> may write warnings and error messages to the standard error file
  (usually your terminal). This should not happen when a compiler runs <b>as</b>
  automatically. Warnings report an assumption made so that <b>as</b> could keep
  assembling a flawed program; errors report a grave problem that stops the
  assembly.
<div class="Pp"></div>
If you are invoking <b>as</b> via the GNU C compiler, you can use the <b>-Wa</b>
  option to pass arguments through to the assembler. The assembler arguments
  must be separated from each other (and the <b>-Wa</b>) by commas. For example:
<div class="Pp"></div>
<pre>
        gcc -c -g -O -Wa,-alh,-L file.c
</pre>
<div class="Pp"></div>
This passes two options to the assembler: <b>-alh</b> (emit a listing to
  standard output with high-level and assembly source) and <b>-L</b> (retain
  local symbols in the symbol table).
<div class="Pp"></div>
Usually you do not need to use this <b>-Wa</b> mechanism, since many compiler
  command-line options are automatically passed to the assembler by the
  compiler. (You can call the GNU compiler driver with the <b>-v</b> option to
  see precisely what options it passes to each compilation pass, including the
  assembler.)
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"><b>@</b><i>file</i></dt>
  <dd class="It-tag">Read command-line options from <i>file</i>. The options
      read are inserted in place of the original @ <i>file</i> option. If
      <i>file</i> does not exist, or cannot be read, then the option will be
      treated literally, and not removed.
    <div style="height: 1.00em;">&#x00A0;</div>
    Options in <i>file</i> are separated by whitespace. A whitespace character
      may be included in an option by surrounding the entire option in either
      single or double quotes. Any character (including a backslash) may be
      included by prefixing the character to be included with a backslash. The
      <i>file</i> may itself contain additional @ <i>file</i> options; any such
      options will be processed recursively.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-a[cdghlmns]</b></dt>
  <dd class="It-tag">Turn on listings, in any of a variety of ways:</dd>
</dl>
<div style="margin-left: 4.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ac</b></dt>
  <dd class="It-tag">omit false conditionals</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ad</b></dt>
  <dd class="It-tag">omit debugging directives</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ag</b></dt>
  <dd class="It-tag">include general information, like as version and options
      passed</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ah</b></dt>
  <dd class="It-tag">include high-level source</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-al</b></dt>
  <dd class="It-tag">include assembly</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-am</b></dt>
  <dd class="It-tag">include macro expansions</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-an</b></dt>
  <dd class="It-tag">omit forms processing</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-as</b></dt>
  <dd class="It-tag">include symbols</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>=file</b></dt>
  <dd class="It-tag">set the name of the listing file</dd>
</dl>
</div>
<div style="margin-left: 4.00ex;">
<div style="height: 1.00em;">&#x00A0;</div>
You may combine these options; for example, use <b>-aln</b> for assembly listing
  without forms processing. The <b>=file</b> option, if used, must be the last
  one. By itself, <b>-a</b> defaults to <b>-ahls</b>.</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--alternate</b></dt>
  <dd class="It-tag">Begin in alternate macro mode.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--compress-debug-sections</b></dt>
  <dd class="It-tag">Compress DWARF debug sections using zlib with
      SHF_COMPRESSED from the ELF ABI. The resulting object file may not be
      compatible with older linkers and object file utilities. Note if
      compression would make a given section <i>larger</i> then it is not
      compressed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--compress-debug-sections=none</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--compress-debug-sections=zlib</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--compress-debug-sections=zlib-gnu</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--compress-debug-sections=zlib-gabi</b></dt>
  <dd class="It-tag">These options control how DWARF debug sections are
      compressed. <b>--compress-debug-sections=none</b> is equivalent to
      <b>--nocompress-debug-sections</b>. <b>--compress-debug-sections=zlib</b>
      and <b>--compress-debug-sections=zlib-gabi</b> are equivalent to
      <b>--compress-debug-sections</b>.
      <b>--compress-debug-sections=zlib-gnu</b> compresses DWARF debug sections
      using zlib. The debug sections are renamed to begin with <b>.zdebug</b>.
      Note if compression would make a given section <i>larger</i> then it is
      not compressed nor renamed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--nocompress-debug-sections</b></dt>
  <dd class="It-tag">Do not compress DWARF debug sections. This is usually the
      default for all targets except the x86/x86_64, but a configure time option
      can be used to override this.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-D</b></dt>
  <dd class="It-tag">Ignored. This option is accepted for script compatibility
      with calls to other assemblers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--debug-prefix-map</b> <i>old</i><b>=</b><i>new</i></dt>
  <dd class="It-tag">When assembling files in directory
      <i></i><i>old</i><i></i>, record debugging information describing them as
      in <i></i><i>new</i><i></i> instead.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--defsym</b> <i>sym</i><b>=</b><i>value</i></dt>
  <dd class="It-tag">Define the symbol <i>sym</i> to be <i>value</i> before
      assembling the input file. <i>value</i> must be an integer constant. As in
      C, a leading <b>0x</b> indicates a hexadecimal value, and a leading
      <b>0</b> indicates an octal value. The value of the symbol can be
      overridden inside a source file via the use of a &quot;.set&quot;
      pseudo-op.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-f</b></dt>
  <dd class="It-tag">&quot;fast&quot;---skip whitespace and comment
      preprocessing (assume source is compiler output).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-g</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gen-debug</b></dt>
  <dd class="It-tag">Generate debugging information for each assembler source
      line using whichever debug format is preferred by the target. This
      currently means either STABS, ECOFF or DWARF2.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gstabs</b></dt>
  <dd class="It-tag">Generate stabs debugging information for each assembler
      line. This may help debugging assembler code, if the debugger can handle
      it.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gstabs+</b></dt>
  <dd class="It-tag">Generate stabs debugging information for each assembler
      line, with GNU extensions that probably only gdb can handle, and that
      could make other debuggers crash or refuse to read your program. This may
      help debugging assembler code. Currently the only GNU extension is the
      location of the current working directory at assembling time.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gdwarf-2</b></dt>
  <dd class="It-tag">Generate DWARF2 debugging information for each assembler
      line. This may help debugging assembler code, if the debugger can handle
      it. Note---this option is only supported by some targets, not all of
    them.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gdwarf-sections</b></dt>
  <dd class="It-tag">Instead of creating a .debug_line section, create a series
      of .debug_line. <i>foo</i> sections where <i>foo</i> is the name of the
      corresponding code section. For example a code section called
      <i>.text.func</i> will have its dwarf line number information placed into
      a section called <i>.debug_line.text.func</i>. If the code section is just
      called <i>.text</i> then debug line section will still be called just
      <i>.debug_line</i> without any suffix.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--size-check=error</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--size-check=warning</b></dt>
  <dd class="It-tag">Issue an error or warning for invalid ELF .size
    directive.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--help</b></dt>
  <dd class="It-tag">Print a summary of the command line options and exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--target-help</b></dt>
  <dd class="It-tag">Print a summary of all target specific options and
    exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-I</b> <i>dir</i></dt>
  <dd class="It-tag">Add directory <i>dir</i> to the search list for
      &quot;.include&quot; directives.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-J</b></dt>
  <dd class="It-tag">Don't warn about signed overflow.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-K</b></dt>
  <dd class="It-tag">Issue warnings when difference tables altered for long
      displacements.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-L</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--keep-locals</b></dt>
  <dd class="It-tag">Keep (in the symbol table) local symbols. These symbols
      start with system-specific local label prefixes, typically <b>.L</b> for
      ELF systems or <b>L</b> for traditional a.out systems.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-lhs-width=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum width, in words, of the output data column
      for an assembler listing to <i>number</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-lhs-width2=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum width, in words, of the output data column
      for continuation lines in an assembler listing to <i>number</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-rhs-width=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum width of an input source line, as displayed
      in a listing, to <i>number</i> bytes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-cont-lines=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum number of lines printed in a listing for a
      single line of input to <i>number</i> + 1.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-o</b> <i>objfile</i></dt>
  <dd class="It-tag">Name the object-file output from <b>as</b>
    <i>objfile</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-R</b></dt>
  <dd class="It-tag">Fold the data section into the text section.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--hash-size=</b><i>number</i></dt>
  <dd class="It-tag">Set the default size of GAS's hash tables to a prime number
      close to <i>number</i>. Increasing this value can reduce the length of
      time it takes the assembler to perform its tasks, at the expense of
      increasing the assembler's memory requirements. Similarly reducing this
      value can reduce the memory requirements at the expense of speed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--reduce-memory-overheads</b></dt>
  <dd class="It-tag">This option reduces GAS's memory requirements, at the
      expense of making the assembly processes slower. Currently this switch is
      a synonym for <b>--hash-size=4051</b>, but in the future it may have other
      effects as well.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--sectname-subst</b></dt>
  <dd class="It-tag">Honor substitution sequences in section names.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--statistics</b></dt>
  <dd class="It-tag">Print the maximum space (in bytes) and total time (in
      seconds) used by assembly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--strip-local-absolute</b></dt>
  <dd class="It-tag">Remove local absolute symbols from the outgoing symbol
      table.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-v</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-version</b></dt>
  <dd class="It-tag">Print the <b>as</b> version.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--version</b></dt>
  <dd class="It-tag">Print the <b>as</b> version and exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-W</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--no-warn</b></dt>
  <dd class="It-tag">Suppress warning messages.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--fatal-warnings</b></dt>
  <dd class="It-tag">Treat warnings as errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--warn</b></dt>
  <dd class="It-tag">Don't suppress warning messages or treat them as
    errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-w</b></dt>
  <dd class="It-tag">Ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-x</b></dt>
  <dd class="It-tag">Ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Z</b></dt>
  <dd class="It-tag">Generate an object file even after errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-- |</b> <i>files</i> <b>...</b></dt>
  <dd class="It-tag">Standard input, or source files to assemble.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the 64-bit mode of
  the ARM Architecture (AArch64).
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB</b></dt>
  <dd class="It-tag">This option specifies that the output generated by the
      assembler should be marked as being encoded for a big-endian
    processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EL</b></dt>
  <dd class="It-tag">This option specifies that the output generated by the
      assembler should be marked as being encoded for a little-endian
    processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mabi=</b><i>abi</i></dt>
  <dd class="It-tag">Specify which ABI the source code uses. The recognized
      arguments are: &quot;ilp32&quot; and &quot;lp64&quot;, which decides the
      generated object file in ELF32 and ELF64 format respectively. The default
      is &quot;lp64&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></dt>
  <dd class="It-tag">This option specifies the target processor. The assembler
      will issue an error message if an attempt is made to assemble an
      instruction which will not execute on the target processor. The following
      processor names are recognized: &quot;cortex-a35&quot;,
      &quot;cortex-a53&quot;, &quot;cortex-a57&quot;, &quot;cortex-a72&quot;,
      &quot;exynos-m1&quot;, &quot;qdf24xx&quot;, &quot;thunderx&quot;,
      &quot;xgene1&quot; and &quot;xgene2&quot;. The special name
      &quot;all&quot; may be used to allow the assembler to accept instructions
      valid for any supported processor, including all optional extensions.
    <div style="height: 1.00em;">&#x00A0;</div>
    In addition to the basic instruction set, the assembler can be told to
      accept, or restrict, various extension mnemonics that extend the
      processor.
    <div style="height: 1.00em;">&#x00A0;</div>
    If some implementations of a particular processor can have an extension,
      then then those extensions are automatically enabled. Consequently, you
      will not normally have to specify any additional extensions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></dt>
  <dd class="It-tag">This option specifies the target architecture. The
      assembler will issue an error message if an attempt is made to assemble an
      instruction which will not execute on the target architecture. The
      following architecture names are recognized: &quot;armv8-a&quot; and
      &quot;armv8.1-a&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
    If both <b>-mcpu</b> and <b>-march</b> are specified, the assembler will use
      the setting for <b>-mcpu</b>. If neither are specified, the assembler will
      default to <b>-mcpu=all</b>.
    <div style="height: 1.00em;">&#x00A0;</div>
    The architecture option can be extended with the same instruction set
      extension options as the <b>-mcpu</b> option. Unlike <b>-mcpu</b>,
      extensions are not always enabled by default,</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mverbose-error</b></dt>
  <dd class="It-tag">This option enables verbose error messages for AArch64 gas.
      This option is enabled by default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-verbose-error</b></dt>
  <dd class="It-tag">This option disables verbose error messages in AArch64
    gas.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an Alpha
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m</b><i>cpu</i></dt>
  <dd class="It-tag">This option specifies the target processor. If an attempt
      is made to assemble an instruction which will not execute on the target
      processor, the assembler may either expand the instruction as a macro or
      issue an error message. This option is equivalent to the &quot;.arch&quot;
      directive.
    <div style="height: 1.00em;">&#x00A0;</div>
    The following processor names are recognized: 21064, &quot;21064a&quot;,
      21066, 21068, 21164, &quot;21164a&quot;, &quot;21164pc&quot;, 21264,
      &quot;21264a&quot;, &quot;21264b&quot;, &quot;ev4&quot;, &quot;ev5&quot;,
      &quot;lca45&quot;, &quot;ev5&quot;, &quot;ev56&quot;, &quot;pca56&quot;,
      &quot;ev6&quot;, &quot;ev67&quot;, &quot;ev68&quot;. The special name
      &quot;all&quot; may be used to allow the assembler to accept instructions
      valid for any Alpha processor.
    <div style="height: 1.00em;">&#x00A0;</div>
    In order to support existing practice in OSF/1 with respect to
      &quot;.arch&quot;, and existing practice within <b>MILO</b> (the Linux ARC
      bootloader), the numbered processor names (e.g. 21064) enable the
      processor-specific PALcode instructions, while the
      &quot;electro-vlasic&quot; names (e.g. &quot;ev4&quot;) do not.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mdebug</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-mdebug</b></dt>
  <dd class="It-tag">Enables or disables the generation of &quot;.mdebug&quot;
      encapsulation for stabs directives and procedure descriptors. The default
      is to automatically enable &quot;.mdebug&quot; when the first stabs
      directive is seen.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-relax</b></dt>
  <dd class="It-tag">This option forces all relocations to be put into the
      object file, instead of saving space and resolving some relocations at
      assembly time. Note that this option does not propagate all symbol
      arithmetic into the object file, because not all symbol arithmetic can be
      represented. However, the option can still be useful in specific
      applications.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-replace</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-noreplace</b></dt>
  <dd class="It-tag">Enables or disables the optimization of procedure calls,
      both at assemblage and at link time. These options are only available for
      VMS targets and &quot;-replace&quot; is the default. See section 1.4.1 of
      the OpenVMS Linker Utility Manual.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-g</b></dt>
  <dd class="It-tag">This option is used when the compiler generates debug
      information. When <b>gcc</b> is using <b>mips-tfile</b> to generate debug
      information for ECOFF, local labels must be passed through to the object
      file. Otherwise this option has no effect.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-G</b><i>size</i></dt>
  <dd class="It-tag">A local common symbol larger than <i>size</i> is placed in
      &quot;.bss&quot;, while smaller symbols are placed in
    &quot;.sbss&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-F</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-32addr</b></dt>
  <dd class="It-tag">These options are ignored for backward compatibility.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an ARC processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=</b><i>cpu</i></dt>
  <dd class="It-tag">This option selects the core processor variant.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB | -EL</b></dt>
  <dd class="It-tag">Select either big-endian (-EB) or little-endian (-EL)
      output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcode-density</b></dt>
  <dd class="It-tag">Enable Code Density extenssion instructions.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the ARM processor
  family.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></dt>
  <dd class="It-tag">Specify which ARM processor variant is the target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></dt>
  <dd class="It-tag">Specify which ARM architecture variant is used by the
      target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfpu=</b><i>floating-point-format</i></dt>
  <dd class="It-tag">Select which Floating Point architecture is the
    target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfloat-abi=</b><i>abi</i></dt>
  <dd class="It-tag">Select which floating point ABI is in use.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mthumb</b></dt>
  <dd class="It-tag">Enable Thumb only instruction decoding.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mapcs-32 | -mapcs-26 | -mapcs-float |
    -mapcs-reentrant</b></dt>
  <dd class="It-tag">Select which procedure calling convention is in use.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB | -EL</b></dt>
  <dd class="It-tag">Select either big-endian (-EB) or little-endian (-EL)
      output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mthumb-interwork</b></dt>
  <dd class="It-tag">Specify that the code has been generated with interworking
      between Thumb and ARM code in mind.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mccs</b></dt>
  <dd class="It-tag">Turns on CodeComposer Studio assembly syntax compatibility
      mode.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-k</b></dt>
  <dd class="It-tag">Specify that PIC code has been generated.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Blackfin
  processor family.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=</b><i>processor</i>[<b>-</b><i>sirevision</i>]</dt>
  <dd class="It-tag">This option specifies the target processor. The optional
      <i>sirevision</i> is not used in assembler. It's here such that GCC can
      easily pass down its &quot;-mcpu=&quot; option. The assembler will issue
      an error message if an attempt is made to assemble an instruction which
      will not execute on the target processor. The following processor names
      are recognized: &quot;bf504&quot;, &quot;bf506&quot;, &quot;bf512&quot;,
      &quot;bf514&quot;, &quot;bf516&quot;, &quot;bf518&quot;,
      &quot;bf522&quot;, &quot;bf523&quot;, &quot;bf524&quot;,
      &quot;bf525&quot;, &quot;bf526&quot;, &quot;bf527&quot;,
      &quot;bf531&quot;, &quot;bf532&quot;, &quot;bf533&quot;,
      &quot;bf534&quot;, &quot;bf535&quot; (not implemented yet),
      &quot;bf536&quot;, &quot;bf537&quot;, &quot;bf538&quot;,
      &quot;bf539&quot;, &quot;bf542&quot;, &quot;bf542m&quot;,
      &quot;bf544&quot;, &quot;bf544m&quot;, &quot;bf547&quot;,
      &quot;bf547m&quot;, &quot;bf548&quot;, &quot;bf548m&quot;,
      &quot;bf549&quot;, &quot;bf549m&quot;, &quot;bf561&quot;, and
      &quot;bf592&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfdpic</b></dt>
  <dd class="It-tag">Assemble for the FDPIC ABI.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-fdpic</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mnopic</b></dt>
  <dd class="It-tag">Disable -mfdpic.</dd>
</dl>
<div class="Pp"></div>
See the info pages for documentation of the CRIS-specific options.
<div class="Pp"></div>
The following options are available when as is configured for a D10V processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-O</b></dt>
  <dd class="It-tag">Optimize output by parallelizing instructions.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a D30V processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-O</b></dt>
  <dd class="It-tag">Optimize output by parallelizing instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-n</b></dt>
  <dd class="It-tag">Warn when nops are generated.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-N</b></dt>
  <dd class="It-tag">Warn when a nop after a 32-bit multiply instruction is
      generated.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an Epiphany
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mepiphany</b></dt>
  <dd class="It-tag">Specifies that the both 32 and 16 bit instructions are
      allowed. This is the default behavior.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mepiphany16</b></dt>
  <dd class="It-tag">Restricts the permitted instructions to just the 16 bit
      set.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an H8/300
  processor. @chapter H8/300 Dependent Features
<h2 class="Ss" title="Ss" id="Options"><a class="selflink" href="#Options">Options</a></h2>
The Renesas H8/300 version of &quot;as&quot; has one machine-dependent option:
<dl class="Bl-tag">
  <dt class="It-tag"><b>-h-tick-hex</b></dt>
  <dd class="It-tag">Support H'00 style hex constants in addition to 0x00
    style.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mach=</b><i>name</i></dt>
  <dd class="It-tag">Sets the H8300 machine variant. The following machine names
      are recognised: &quot;h8300h&quot;, &quot;h8300hn&quot;,
      &quot;h8300s&quot;, &quot;h8300sn&quot;, &quot;h8300sx&quot; and
      &quot;h8300sxn&quot;.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an i386 processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>--32 | --x32 | --64</b></dt>
  <dd class="It-tag">Select the word size, either 32 bits or 64 bits.
      <b>--32</b> implies Intel i386 architecture, while <b>--x32</b> and
      <b>--64</b> imply AMD x86-64 architecture with 32-bit or 64-bit word-size
      respectively.
    <div style="height: 1.00em;">&#x00A0;</div>
    These options are only available with the ELF object file format, and
      require that the necessary BFD support has been included (on a 32-bit
      platform you have to add --enable-64-bit-bfd to configure enable 64-bit
      usage and use x86-64 as target platform).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-n</b></dt>
  <dd class="It-tag">By default, x86 GAS replaces multiple nop instructions used
      for alignment within code sections with multi-byte nop instructions such
      as leal 0(%esi,1),%esi. This switch disables the optimization.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--divide</b></dt>
  <dd class="It-tag">On SVR4-derived platforms, the character <b>/</b> is
      treated as a comment character, which means that it cannot be used in
      expressions. The <b>--divide</b> option turns <b>/</b> into a normal
      character. This does not disable <b>/</b> at the beginning of a line
      starting a comment, or affect using <b>#</b> for starting a comment.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>CPU</i><b>[+</b><i>EXTENSION</i><b>...]</b></dt>
  <dd class="It-tag">This option specifies the target processor. The assembler
      will issue an error message if an attempt is made to assemble an
      instruction which will not execute on the target processor. The following
      processor names are recognized: &quot;i8086&quot;, &quot;i186&quot;,
      &quot;i286&quot;, &quot;i386&quot;, &quot;i486&quot;, &quot;i586&quot;,
      &quot;i686&quot;, &quot;pentium&quot;, &quot;pentiumpro&quot;,
      &quot;pentiumii&quot;, &quot;pentiumiii&quot;, &quot;pentium4&quot;,
      &quot;prescott&quot;, &quot;nocona&quot;, &quot;core&quot;,
      &quot;core2&quot;, &quot;corei7&quot;, &quot;l1om&quot;, &quot;k1om&quot;,
      &quot;iamcu&quot;, &quot;k6&quot;, &quot;k6_2&quot;, &quot;athlon&quot;,
      &quot;opteron&quot;, &quot;k8&quot;, &quot;amdfam10&quot;,
      &quot;bdver1&quot;, &quot;bdver2&quot;, &quot;bdver3&quot;,
      &quot;bdver4&quot;, &quot;znver1&quot;, &quot;btver1&quot;,
      &quot;btver2&quot;, &quot;generic32&quot; and &quot;generic64&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
    In addition to the basic instruction set, the assembler can be told to
      accept various extension mnemonics. For example,
      &quot;-march=i686+sse4+vmx&quot; extends <i>i686</i> with <i>sse4</i> and
      <i>vmx</i>. The following extensions are currently supported: 8087, 287,
      387, &quot;no87&quot;, &quot;mmx&quot;, &quot;nommx&quot;,
      &quot;sse&quot;, &quot;sse2&quot;, &quot;sse3&quot;, &quot;ssse3&quot;,
      &quot;sse4.1&quot;, &quot;sse4.2&quot;, &quot;sse4&quot;,
      &quot;nosse&quot;, &quot;avx&quot;, &quot;avx2&quot;, &quot;adx&quot;,
      &quot;rdseed&quot;, &quot;prfchw&quot;, &quot;smap&quot;, &quot;mpx&quot;,
      &quot;sha&quot;, &quot;prefetchwt1&quot;, &quot;clflushopt&quot;,
      &quot;se1&quot;, &quot;clwb&quot;, &quot;pcommit&quot;,
      &quot;avx512f&quot;, &quot;avx512cd&quot;, &quot;avx512er&quot;,
      &quot;avx512pf&quot;, &quot;avx512vl&quot;, &quot;avx512bw&quot;,
      &quot;avx512dq&quot;, &quot;avx512ifma&quot;, &quot;avx512vbmi&quot;,
      &quot;noavx&quot;, &quot;vmx&quot;, &quot;vmfunc&quot;, &quot;smx&quot;,
      &quot;xsave&quot;, &quot;xsaveopt&quot;, &quot;xsavec&quot;,
      &quot;xsaves&quot;, &quot;aes&quot;, &quot;pclmul&quot;,
      &quot;fsgsbase&quot;, &quot;rdrnd&quot;, &quot;f16c&quot;,
      &quot;bmi2&quot;, &quot;fma&quot;, &quot;movbe&quot;, &quot;ept&quot;,
      &quot;lzcnt&quot;, &quot;hle&quot;, &quot;rtm&quot;, &quot;invpcid&quot;,
      &quot;clflush&quot;, &quot;mwaitx&quot;, &quot;clzero&quot;,
      &quot;lwp&quot;, &quot;fma4&quot;, &quot;xop&quot;, &quot;cx16&quot;,
      &quot;syscall&quot;, &quot;rdtscp&quot;, &quot;3dnow&quot;,
      &quot;3dnowa&quot;, &quot;sse4a&quot;, &quot;sse5&quot;, &quot;svme&quot;,
      &quot;abm&quot; and &quot;padlock&quot;. Note that rather than extending a
      basic instruction set, the extension mnemonics starting with
      &quot;no&quot; revoke the respective functionality.
    <div style="height: 1.00em;">&#x00A0;</div>
    When the &quot;.arch&quot; directive is used with <b>-march</b>, the
      &quot;.arch&quot; directive will take precedent.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mtune=</b><i>CPU</i></dt>
  <dd class="It-tag">This option specifies a processor to optimize for. When
      used in conjunction with the <b>-march</b> option, only instructions of
      the processor specified by the <b>-march</b> option will be generated.
    <div style="height: 1.00em;">&#x00A0;</div>
    Valid <i>CPU</i> values are identical to the processor list of
      <b>-march=</b> <i>CPU</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msse2avx</b></dt>
  <dd class="It-tag">This option specifies that the assembler should encode SSE
      instructions with VEX prefix.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msse-check=</b><i>none</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msse-check=</b><i>warning</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msse-check=</b><i>error</i></dt>
  <dd class="It-tag">These options control if the assembler should check SSE
      instructions. <b>-msse-check=</b><i>none</i> will make the assembler not
      to check SSE instructions, which is the default.
      <b>-msse-check=</b><i>warning</i> will make the assembler issue a warning
      for any SSE instruction. <b>-msse-check=</b><i>error</i> will make the
      assembler issue an error for any SSE instruction.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mavxscalar=</b><i>128</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mavxscalar=</b><i>256</i></dt>
  <dd class="It-tag">These options control how the assembler should encode
      scalar AVX instructions. <b>-mavxscalar=</b><i>128</i> will encode scalar
      AVX instructions with 128bit vector length, which is the default.
      <b>-mavxscalar=</b> <i>256</i> will encode scalar AVX instructions with
      256bit vector length.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexlig=</b><i>128</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexlig=</b><i>256</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexlig=</b><i>512</i></dt>
  <dd class="It-tag">These options control how the assembler should encode
      length-ignored (LIG) EVEX instructions. <b>-mevexlig=</b><i>128</i> will
      encode LIG EVEX instructions with 128bit vector length, which is the
      default. <b>-mevexlig=</b><i>256</i> and <b>-mevexlig=</b><i>512</i> will
      encode LIG EVEX instructions with 256bit and 512bit vector length,
      respectively.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexwig=</b><i>0</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexwig=</b><i>1</i></dt>
  <dd class="It-tag">These options control how the assembler should encode
      w-ignored (WIG) EVEX instructions. <b>-mevexwig=</b><i>0</i> will encode
      WIG EVEX instructions with evex.w = 0, which is the default.
      <b>-mevexwig=</b> <i>1</i> will encode WIG EVEX instructions with evex.w =
      1.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mmnemonic=</b><i>att</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mmnemonic=</b><i>intel</i></dt>
  <dd class="It-tag">This option specifies instruction mnemonic for matching
      instructions. The &quot;.att_mnemonic&quot; and
      &quot;.intel_mnemonic&quot; directives will take precedent.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msyntax=</b><i>att</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msyntax=</b><i>intel</i></dt>
  <dd class="It-tag">This option specifies instruction syntax when processing
      instructions. The &quot;.att_syntax&quot; and &quot;.intel_syntax&quot;
      directives will take precedent.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mnaked-reg</b></dt>
  <dd class="It-tag">This opetion specifies that registers don't require a
      <b>%</b> prefix. The &quot;.att_syntax&quot; and &quot;.intel_syntax&quot;
      directives will take precedent.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-madd-bnd-prefix</b></dt>
  <dd class="It-tag">This option forces the assembler to add BND prefix to all
      branches, even if such prefix was not explicitly specified in the source
      code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-shared</b></dt>
  <dd class="It-tag">On ELF target, the assembler normally optimizes out non-PLT
      relocations against defined non-weak global branch targets with default
      visibility. The <b>-mshared</b> option tells the assembler to generate
      code which may go into a shared library where all non-weak global branch
      targets with default visibility can be preempted. The resulting code is
      slightly bigger. This option only affects the handling of branch
      instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mbig-obj</b></dt>
  <dd class="It-tag">On x86-64 PE/COFF target this option forces the use of big
      object file format, which allows more than 32768 sections.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-momit-lock-prefix=</b><i>no</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-momit-lock-prefix=</b><i>yes</i></dt>
  <dd class="It-tag">These options control how the assembler should encode lock
      prefix. This option is intended as a workaround for processors, that fail
      on lock prefix. This option can only be safely used with single-core,
      single-thread computers <b>-momit-lock-prefix=</b><i>yes</i> will omit all
      lock prefixes. <b>-momit-lock-prefix=</b><i>no</i> will encode lock prefix
      as usual, which is the default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexrcig=</b><i>rne</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexrcig=</b><i>rd</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexrcig=</b><i>ru</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mevexrcig=</b><i>rz</i></dt>
  <dd class="It-tag">These options control how the assembler should encode
      SAE-only EVEX instructions. <b>-mevexrcig=</b><i>rne</i> will encode RC
      bits of EVEX instruction with 00, which is the default.
      <b>-mevexrcig=</b><i>rd</i>, <b>-mevexrcig=</b><i>ru</i> and
      <b>-mevexrcig=</b> <i>rz</i> will encode SAE-only EVEX instructions with
      01, 10 and 11 RC bits, respectively.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mamd64</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mintel64</b></dt>
  <dd class="It-tag">This option specifies that the assembler should accept only
      AMD64 or Intel64 ISA in 64-bit mode. The default is to accept both.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Intel 80960
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC |
    -AMC</b></dt>
  <dd class="It-tag">Specify which variant of the 960 architecture is the
      target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-b</b></dt>
  <dd class="It-tag">Add code to collect statistics about branches taken.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-relax</b></dt>
  <dd class="It-tag">Do not alter compare-and-branch instructions for long
      displacements; error if necessary.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Ubicom IP2K
  series.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mip2022ext</b></dt>
  <dd class="It-tag">Specifies that the extended IP2022 instructions are
      allowed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mip2022</b></dt>
  <dd class="It-tag">Restores the default behaviour, which restricts the
      permitted instructions to just the basic IP2022 ones.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Renesas M32C
  and M16C processors.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m32c</b></dt>
  <dd class="It-tag">Assemble M32C instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m16c</b></dt>
  <dd class="It-tag">Assemble M16C instructions (the default).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-relax</b></dt>
  <dd class="It-tag">Enable support for link-time relaxations.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-h-tick-hex</b></dt>
  <dd class="It-tag">Support H'00 style hex constants in addition to 0x00
    style.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Renesas M32R
  (formerly Mitsubishi M32R) series.
<dl class="Bl-tag">
  <dt class="It-tag"><b>--m32rx</b></dt>
  <dd class="It-tag">Specify which processor in the M32R family is the target.
      The default is normally the M32R, but this option changes it to the
    M32RX.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--warn-explicit-parallel-conflicts or --Wp</b></dt>
  <dd class="It-tag">Produce warning messages when questionable parallel
      constructs are encountered.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--no-warn-explicit-parallel-conflicts or --Wnp</b></dt>
  <dd class="It-tag">Do not produce warning messages when questionable parallel
      constructs are encountered.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Motorola 68000
  series.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-l</b></dt>
  <dd class="It-tag">Shorten references to undefined symbols, to one word
      instead of two.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m68000 | -m68008 | -m68010 | -m68020 | -m68030</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>| -m68040 | -m68060 | -m68302 | -m68331 |
    -m68332</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>| -m68333 | -m68340 | -mcpu32 | -m5200</b></dt>
  <dd class="It-tag">Specify what processor in the 68000 family is the target.
      The default is normally the 68020, but this can be changed at
      configuration time.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m68881 | -m68882 | -mno-68881 | -mno-68882</b></dt>
  <dd class="It-tag">The target machine does (or does not) have a floating-point
      coprocessor. The default is to assume a coprocessor for 68020, 68030, and
      cpu32. Although the basic 68000 is not compatible with the 68881, a
      combination of the two can be specified, since it's possible to do
      emulation of the coprocessor instructions with the main processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m68851 | -mno-68851</b></dt>
  <dd class="It-tag">The target machine does (or does not) have a
      memory-management unit coprocessor. The default is to assume an MMU for
      68020 and up.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an Altera Nios II
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-relax-section</b></dt>
  <dd class="It-tag">Replace identified out-of-range branches with PC-relative
      &quot;jmp&quot; sequences when possible. The generated code sequences are
      suitable for use in position-independent code, but there is a practical
      limit on the extended branch range because of the length of the sequences.
      This option is the default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-relax-all</b></dt>
  <dd class="It-tag">Replace branch instructions not determinable to be in range
      and all call instructions with &quot;jmp&quot; and &quot;callr&quot;
      sequences (respectively). This option generates absolute relocations
      against the target symbols and is not appropriate for position-independent
      code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-relax</b></dt>
  <dd class="It-tag">Do not replace any branches or calls.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB</b></dt>
  <dd class="It-tag">Generate big-endian output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EL</b></dt>
  <dd class="It-tag">Generate little-endian output. This is the default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>architecture</i></dt>
  <dd class="It-tag">This option specifies the target architecture. The
      assembler issues an error message if an attempt is made to assemble an
      instruction which will not execute on the target architecture. The
      following architecture names are recognized: &quot;r1&quot;,
      &quot;r2&quot;. The default is &quot;r1&quot;.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a Meta processor.
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mcpu=metac11&quot;</dt>
  <dd class="It-tag">Generate code for Meta 1.1.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mcpu=metac12&quot;</dt>
  <dd class="It-tag">Generate code for Meta 1.2.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mcpu=metac21&quot;</dt>
  <dd class="It-tag">Generate code for Meta 2.1.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mfpu=metac21&quot;</dt>
  <dd class="It-tag">Allow code to use FPU hardware of Meta 2.1.</dd>
</dl>
<div class="Pp"></div>
See the info pages for documentation of the MMIX-specific options.
<div class="Pp"></div>
The following options are available when as is configured for a NDS32 processor.
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-O1&quot;</dt>
  <dd class="It-tag">Optimize for performance.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-Os&quot;</dt>
  <dd class="It-tag">Optimize for space.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-EL&quot;</dt>
  <dd class="It-tag">Produce little endian data output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-EB&quot;</dt>
  <dd class="It-tag">Produce little endian data output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mpic&quot;</dt>
  <dd class="It-tag">Generate PIC.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mno-fp-as-gp-relax&quot;</dt>
  <dd class="It-tag">Suppress fp-as-gp relaxation for this file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mb2bb-relax&quot;</dt>
  <dd class="It-tag">Back-to-back branch optimization.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mno-all-relax&quot;</dt>
  <dd class="It-tag">Suppress all relaxation for this file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-march=&lt;arch name&gt;&quot;</dt>
  <dd class="It-tag">Assemble for architecture &lt;arch name&gt; which could be
      v3, v3j, v3m, v3f, v3s, v2, v2j, v2f, v2s.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mbaseline=&lt;baseline&gt;&quot;</dt>
  <dd class="It-tag">Assemble for baseline &lt;baseline&gt; which could be v2,
      v3, v3m.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mfpu-freg=<i>FREG</i>&quot;</dt>
  <dd class="It-tag">Specify a FPU configuration.</dd>
</dl>
<div style="margin-left: 4.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag">&quot;0 8 SP / 4 DP registers&quot;</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;1 16 SP / 8 DP registers&quot;</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;2 32 SP / 16 DP registers&quot;</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;3 32 SP / 32 DP registers&quot;</dt>
  <dd class="It-tag"></dd>
</dl>
</div>
<div style="margin-left: 4.00ex;"></div>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mabi=<i>abi</i>&quot;</dt>
  <dd class="It-tag">Specify a abi version &lt;abi&gt; could be v1, v2, v2fp,
      v2fpp.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]mac&quot;</dt>
  <dd class="It-tag">Enable/Disable Multiply instructions support.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]div&quot;</dt>
  <dd class="It-tag">Enable/Disable Divide instructions support.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]16bit-ext&quot;</dt>
  <dd class="It-tag">Enable/Disable 16-bit extension</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]dx-regs&quot;</dt>
  <dd class="It-tag">Enable/Disable d0/d1 registers</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]perf-ext&quot;</dt>
  <dd class="It-tag">Enable/Disable Performance extension</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]perf2-ext&quot;</dt>
  <dd class="It-tag">Enable/Disable Performance extension 2</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]string-ext&quot;</dt>
  <dd class="It-tag">Enable/Disable String extension</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]reduced-regs&quot;</dt>
  <dd class="It-tag">Enable/Disable Reduced Register configuration (GPR16)
      option</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]audio-isa-ext&quot;</dt>
  <dd class="It-tag">Enable/Disable AUDIO ISA extension</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]fpu-sp-ext&quot;</dt>
  <dd class="It-tag">Enable/Disable FPU SP extension</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]fpu-dp-ext&quot;</dt>
  <dd class="It-tag">Enable/Disable FPU DP extension</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-m[no-]fpu-fma&quot;</dt>
  <dd class="It-tag">Enable/Disable FPU fused-multiply-add instructions</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">&quot;-mall-ext&quot;</dt>
  <dd class="It-tag">Turn on all extensions and instructions support</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a PowerPC
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-a32</b></dt>
  <dd class="It-tag">Generate ELF32 or XCOFF32.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-a64</b></dt>
  <dd class="It-tag">Generate ELF64 or XCOFF64.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-K PIC</b></dt>
  <dd class="It-tag">Set EF_PPC_RELOCATABLE_LIB in ELF flags.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpwrx | -mpwr2</b></dt>
  <dd class="It-tag">Generate code for POWER/2 (RIOS2).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpwr</b></dt>
  <dd class="It-tag">Generate code for POWER (RIOS1)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m601</b></dt>
  <dd class="It-tag">Generate code for PowerPC 601.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mppc, -mppc32, -m603, -m604</b></dt>
  <dd class="It-tag">Generate code for PowerPC 603/604.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m403, -m405</b></dt>
  <dd class="It-tag">Generate code for PowerPC 403/405.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m440</b></dt>
  <dd class="It-tag">Generate code for PowerPC 440. BookE and some 405
      instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m464</b></dt>
  <dd class="It-tag">Generate code for PowerPC 464.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m476</b></dt>
  <dd class="It-tag">Generate code for PowerPC 476.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m7400, -m7410, -m7450, -m7455</b></dt>
  <dd class="It-tag">Generate code for PowerPC 7400/7410/7450/7455.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m750cl</b></dt>
  <dd class="It-tag">Generate code for PowerPC 750CL.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m821, -m850, -m860</b></dt>
  <dd class="It-tag">Generate code for PowerPC 821/850/860.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mppc64, -m620</b></dt>
  <dd class="It-tag">Generate code for PowerPC 620/625/630.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-me500, -me500x2</b></dt>
  <dd class="It-tag">Generate code for Motorola e500 core complex.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-me500mc</b></dt>
  <dd class="It-tag">Generate code for Freescale e500mc core complex.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-me500mc64</b></dt>
  <dd class="It-tag">Generate code for Freescale e500mc64 core complex.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-me5500</b></dt>
  <dd class="It-tag">Generate code for Freescale e5500 core complex.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-me6500</b></dt>
  <dd class="It-tag">Generate code for Freescale e6500 core complex.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mspe</b></dt>
  <dd class="It-tag">Generate code for Motorola SPE instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mtitan</b></dt>
  <dd class="It-tag">Generate code for AppliedMicro Titan core complex.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mppc64bridge</b></dt>
  <dd class="It-tag">Generate code for PowerPC 64, including bridge insns.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mbooke</b></dt>
  <dd class="It-tag">Generate code for 32-bit BookE.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ma2</b></dt>
  <dd class="It-tag">Generate code for A2 architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-me300</b></dt>
  <dd class="It-tag">Generate code for PowerPC e300 family.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-maltivec</b></dt>
  <dd class="It-tag">Generate code for processors with AltiVec
    instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mvle</b></dt>
  <dd class="It-tag">Generate code for Freescale PowerPC VLE instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mvsx</b></dt>
  <dd class="It-tag">Generate code for processors with Vector-Scalar (VSX)
      instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mhtm</b></dt>
  <dd class="It-tag">Generate code for processors with Hardware Transactional
      Memory instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpower4, -mpwr4</b></dt>
  <dd class="It-tag">Generate code for Power4 architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpower5, -mpwr5, -mpwr5x</b></dt>
  <dd class="It-tag">Generate code for Power5 architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpower6, -mpwr6</b></dt>
  <dd class="It-tag">Generate code for Power6 architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpower7, -mpwr7</b></dt>
  <dd class="It-tag">Generate code for Power7 architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpower8, -mpwr8</b></dt>
  <dd class="It-tag">Generate code for Power8 architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpower9, -mpwr9</b></dt>
  <dd class="It-tag">Generate code for Power9 architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcell</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcell</b></dt>
  <dd class="It-tag">Generate code for Cell Broadband Engine architecture.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcom</b></dt>
  <dd class="It-tag">Generate code Power/PowerPC common instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-many</b></dt>
  <dd class="It-tag">Generate code for any architecture (PWR/PWRX/PPC).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mregnames</b></dt>
  <dd class="It-tag">Allow symbolic names for registers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-regnames</b></dt>
  <dd class="It-tag">Do not allow symbolic names for registers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mrelocatable</b></dt>
  <dd class="It-tag">Support for GCC's -mrelocatable option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mrelocatable-lib</b></dt>
  <dd class="It-tag">Support for GCC's -mrelocatable-lib option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-memb</b></dt>
  <dd class="It-tag">Set PPC_EMB bit in ELF flags.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mlittle, -mlittle-endian, -le</b></dt>
  <dd class="It-tag">Generate code for a little endian machine.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mbig, -mbig-endian, -be</b></dt>
  <dd class="It-tag">Generate code for a big endian machine.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msolaris</b></dt>
  <dd class="It-tag">Generate code for Solaris.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-solaris</b></dt>
  <dd class="It-tag">Do not generate code for Solaris.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-nops=</b><i>count</i></dt>
  <dd class="It-tag">If an alignment directive inserts more than <i>count</i>
      nops, put a branch at the beginning to skip execution of the nops.</dd>
</dl>
<div class="Pp"></div>
See the info pages for documentation of the RX-specific options.
<div class="Pp"></div>
The following options are available when as is configured for the s390 processor
  family.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m31</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m64</b></dt>
  <dd class="It-tag">Select the word size, either 31/32 bits or 64 bits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mesa</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mzarch</b></dt>
  <dd class="It-tag">Select the architecture mode, either the Enterprise System
      Architecture (esa) or the z/Architecture mode (zarch).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>processor</i></dt>
  <dd class="It-tag">Specify which s390 processor variant is the target,
      <b>g6</b>, <b>g6</b>, <b>z900</b>, <b>z990</b>, <b>z9-109</b>,
      <b>z9-ec</b>, <b>z10</b>, <b>z196</b>, <b>zEC12</b>, or <b>z13</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mregnames</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-regnames</b></dt>
  <dd class="It-tag">Allow or disallow symbolic names for registers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mwarn-areg-zero</b></dt>
  <dd class="It-tag">Warn whenever the operand for a base or index register has
      been specified but evaluates to zero.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a TMS320C6000
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>arch</i></dt>
  <dd class="It-tag">Enable (only) instructions from architecture <i>arch</i>.
      By default, all instructions are permitted.
    <div style="height: 1.00em;">&#x00A0;</div>
    The following values of <i>arch</i> are accepted: &quot;c62x&quot;,
      &quot;c64x&quot;, &quot;c64x+&quot;, &quot;c67x&quot;, &quot;c67x+&quot;,
      &quot;c674x&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mdsbt</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-dsbt</b></dt>
  <dd class="It-tag">The <b>-mdsbt</b> option causes the assembler to generate
      the &quot;Tag_ABI_DSBT&quot; attribute with a value of 1, indicating that
      the code is using DSBT addressing. The <b>-mno-dsbt</b> option, the
      default, causes the tag to have a value of 0, indicating that the code
      does not use DSBT addressing. The linker will emit a warning if objects of
      different type (DSBT and non-DSBT) are linked together.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpid=no</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpid=near</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpid=far</b></dt>
  <dd class="It-tag">The <b>-mpid=</b> option causes the assembler to generate
      the &quot;Tag_ABI_PID&quot; attribute with a value indicating the form of
      data addressing used by the code. <b>-mpid=no</b>, the default, indicates
      position-dependent data addressing, <b>-mpid=near</b> indicates
      position-independent addressing with GOT accesses using near DP
      addressing, and <b>-mpid=far</b> indicates position-independent addressing
      with GOT accesses using far DP addressing. The linker will emit a warning
      if objects built with different settings of this option are linked
      together.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpic</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-pic</b></dt>
  <dd class="It-tag">The <b>-mpic</b> option causes the assembler to generate
      the &quot;Tag_ABI_PIC&quot; attribute with a value of 1, indicating that
      the code is using position-independent code addressing, The
      &quot;-mno-pic&quot; option, the default, causes the tag to have a value
      of 0, indicating position-dependent code addressing. The linker will emit
      a warning if objects of different type (position-dependent and
      position-independent) are linked together.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mbig-endian</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mlittle-endian</b></dt>
  <dd class="It-tag">Generate code for the specified endianness. The default is
      little-endian.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a TILE-Gx
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m32 | -m64</b></dt>
  <dd class="It-tag">Select the word size, either 32 bits or 64 bits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB | -EL</b></dt>
  <dd class="It-tag">Select the endianness, either big-endian (-EB) or
      little-endian (-EL).</dd>
</dl>
<div class="Pp"></div>
The following option is available when as is configured for a Visium processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mtune=</b><i>arch</i></dt>
  <dd class="It-tag">This option specifies the target architecture. If an
      attempt is made to assemble an instruction that will not execute on the
      target architecture, the assembler will issue an error message.
    <div style="height: 1.00em;">&#x00A0;</div>
    The following names are recognized: &quot;mcm24&quot; &quot;mcm&quot;
      &quot;gr5&quot; &quot;gr6&quot;</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an Xtensa
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>--text-section-literals |
    --no-text-section-literals</b></dt>
  <dd class="It-tag">Control the treatment of literal pools. The default is
      <b>--no-text-section-literals</b>, which places literals in separate
      sections in the output file. This allows the literal pool to be placed in
      a data RAM/ROM. With <b>--text-section-literals</b>, the literals are
      interspersed in the text section in order to keep them as close as
      possible to their references. This may be necessary for large assembly
      files, where the literals would otherwise be out of range of the
      &quot;L32R&quot; instructions in the text section. Literals are grouped
      into pools following &quot;.literal_position&quot; directives or preceding
      &quot;ENTRY&quot; instructions. These options only affect literals
      referenced via PC-relative &quot;L32R&quot; instructions; literals for
      absolute mode &quot;L32R&quot; instructions are handled separately.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--auto-litpools | --no-auto-litpools</b></dt>
  <dd class="It-tag">Control the treatment of literal pools. The default is
      <b>--no-auto-litpools</b>, which in the absence of
      <b>--text-section-literals</b> places literals in separate sections in the
      output file. This allows the literal pool to be placed in a data RAM/ROM.
      With <b>--auto-litpools</b>, the literals are interspersed in the text
      section in order to keep them as close as possible to their references,
      explicit &quot;.literal_position&quot; directives are not required. This
      may be necessary for very large functions, where single literal pool at
      the beginning of the function may not be reachable by &quot;L32R&quot;
      instructions at the end. These options only affect literals referenced via
      PC-relative &quot;L32R&quot; instructions; literals for absolute mode
      &quot;L32R&quot; instructions are handled separately. When used together
      with <b>--text-section-literals</b>, <b>--auto-litpools</b> takes
      precedence.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--absolute-literals | --no-absolute-literals</b></dt>
  <dd class="It-tag">Indicate to the assembler whether &quot;L32R&quot;
      instructions use absolute or PC-relative addressing. If the processor
      includes the absolute addressing option, the default is to use absolute
      &quot;L32R&quot; relocations. Otherwise, only the PC-relative
      &quot;L32R&quot; relocations can be used.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--target-align | --no-target-align</b></dt>
  <dd class="It-tag">Enable or disable automatic alignment to reduce branch
      penalties at some expense in code size. This optimization is enabled by
      default. Note that the assembler will always align instructions like
      &quot;LOOP&quot; that have fixed alignment requirements.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--longcalls | --no-longcalls</b></dt>
  <dd class="It-tag">Enable or disable transformation of call instructions to
      allow calls across a greater range of addresses. This option should be
      used when call targets can potentially be out of range. It may degrade
      both code size and performance, but the linker can generally optimize away
      the unnecessary overhead when a call ends up within range. The default is
      <b>--no-longcalls</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--transform | --no-transform</b></dt>
  <dd class="It-tag">Enable or disable all assembler transformations of Xtensa
      instructions, including both relaxation and optimization. The default is
      <b>--transform</b>; <b>--no-transform</b> should only be used in the rare
      cases when the instructions must be exactly as specified in the assembly
      source. Using <b>--no-transform</b> causes out of range instruction
      operands to be errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--rename-section</b>
    <i>oldname</i><b>=</b><i>newname</i></dt>
  <dd class="It-tag">Rename the <i>oldname</i> section to <i>newname</i>. This
      option can be used multiple times to rename multiple sections.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--trampolines | --no-trampolines</b></dt>
  <dd class="It-tag">Enable or disable transformation of jump instructions to
      allow jumps across a greater range of addresses. This option should be
      used when jump targets can potentially be out of range. In the absence of
      such jumps this option does not affect code size or performance. The
      default is <b>--trampolines</b>.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a Z80 family
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-z80</b></dt>
  <dd class="It-tag">Assemble for Z80 processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-r800</b></dt>
  <dd class="It-tag">Assemble for R800 processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ignore-undocumented-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wnud</b></dt>
  <dd class="It-tag">Assemble undocumented Z80 instructions that also work on
      R800 without warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ignore-unportable-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wnup</b></dt>
  <dd class="It-tag">Assemble all undocumented Z80 instructions without
    warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-warn-undocumented-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wud</b></dt>
  <dd class="It-tag">Issue a warning for undocumented Z80 instructions that also
      work on R800.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-warn-unportable-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wup</b></dt>
  <dd class="It-tag">Issue a warning for undocumented Z80 instructions that do
      not work on R800.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-forbid-undocumented-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Fud</b></dt>
  <dd class="It-tag">Treat all undocumented instructions as errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-forbid-unportable-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Fup</b></dt>
  <dd class="It-tag">Treat undocumented Z80 instructions that do not work on
      R800 as errors.</dd>
</dl>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<i>gcc</i>(1), <i>ld</i>(1), and the Info entries for <i>binutils</i> and
  <i>ld</i>.
<h1 class="Sh" title="Sh" id="COPYRIGHT"><a class="selflink" href="#COPYRIGHT">COPYRIGHT</a></h1>
Copyright (c) 1991-2015 Free Software Foundation, Inc.
<div class="Pp"></div>
Permission is granted to copy, distribute and/or modify this document under the
  terms of the GNU Free Documentation License, Version 1.3 or any later version
  published by the Free Software Foundation; with no Invariant Sections, with no
  Front-Cover Texts, and with no Back-Cover Texts. A copy of the license is
  included in the section entitled &quot;GNU Free Documentation
  License&quot;.</div>
<table class="foot">
  <tr>
    <td class="foot-date">2015-12-07</td>
    <td class="foot-os">binutils-2.25.90</td>
  </tr>
</table>
</body>
</html>
