#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec  2 18:14:59 2018
# Process ID: 12892
# Current directory: D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_Arithmetic_0_0_synth_1
# Command line: vivado.exe -log design_1_Arithmetic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Arithmetic_0_0.tcl
# Log file: D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_Arithmetic_0_0_synth_1/design_1_Arithmetic_0_0.vds
# Journal file: D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_Arithmetic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Arithmetic_0_0.tcl -notrace
