INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp2/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_water_lights
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp2/flowing_water_lights/flowing_water_lights.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp2/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
