{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749313888603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749313888604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  8 00:31:28 2025 " "Processing started: Sun Jun  8 00:31:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749313888604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313888604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register74374 -c Register74374 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register74374 -c Register74374" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313888604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749313889187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749313889188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register74374.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register74374.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register74374-behavioral " "Found design unit 1: Register74374-behavioral" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749313900923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register74374 " "Found entity 1: Register74374" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749313900923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313900923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register74374 " "Elaborating entity \"Register74374\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749313901033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp Register74374.vhd(28) " "VHDL Process Statement warning at Register74374.vhd(28): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1749313901044 "|Register74374"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q Register74374.vhd(19) " "VHDL Process Statement warning at Register74374.vhd(19): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1749313901044 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Register74374.vhd(19) " "Inferred latch for \"Q\[0\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901048 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Register74374.vhd(19) " "Inferred latch for \"Q\[1\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901049 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Register74374.vhd(19) " "Inferred latch for \"Q\[2\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901049 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Register74374.vhd(19) " "Inferred latch for \"Q\[3\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901050 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Register74374.vhd(19) " "Inferred latch for \"Q\[4\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901050 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Register74374.vhd(19) " "Inferred latch for \"Q\[5\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901050 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Register74374.vhd(19) " "Inferred latch for \"Q\[6\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901051 "|Register74374"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Register74374.vhd(19) " "Inferred latch for \"Q\[7\]\" at Register74374.vhd(19)" {  } { { "Register74374.vhd" "" { Text "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Register74374.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313901051 "|Register74374"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749313901915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749313902545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749313902545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749313902769 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749313902769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749313902769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749313902769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749313902797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  8 00:31:42 2025 " "Processing ended: Sun Jun  8 00:31:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749313902797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749313902797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749313902797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749313902797 ""}
