;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	MOV 270, 67
	MOV -7, <-20
	SUB <0, -0
	SUB <0, -0
	SUB <-310, 9
	MOV -1, <-20
	SUB @-127, 100
	ADD 56, @300
	DJN -1, @-20
	SUB @121, 103
	ADD 56, @300
	SUB @-127, 100
	ADD 56, @300
	SUB @-127, 100
	ADD 56, @300
	SUB @121, 103
	ADD 56, @300
	ADD 56, @300
	ADD 56, @300
	SUB 12, @10
	SUB @-127, 100
	CMP <0, @2
	ADD 56, @300
	DJN <130, 9
	JMP @200, @-730
	SUB -207, <-120
	JMP @200, @-730
	MOV 270, 67
	SUB -816, <0
	JMN -1, @-20
	JMN -7, @-20
	CMP -207, <-120
	SUB 12, @10
	JMP @72, #200
	SPL 0, <-54
	CMP -207, <-120
	CMP -207, <-120
	ADD -1, 4
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	CMP -207, <-120
