===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 86.2650 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.1914 (  5.4%)    5.1914 (  6.0%)  FIR Parser
   71.4535 ( 74.3%)   64.9150 ( 75.3%)  'firrtl.circuit' Pipeline
    1.4381 (  1.5%)    1.4381 (  1.7%)    InferWidths
   52.3846 ( 54.5%)   52.3846 ( 60.7%)    LowerFIRRTLTypes
   14.6895 ( 15.3%)    8.3506 (  9.7%)    'firrtl.module' Pipeline
    3.2177 (  3.3%)    1.8209 (  2.1%)      ExpandWhens
    4.5967 (  4.8%)    2.6920 (  3.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    6.8751 (  7.1%)    3.8377 (  4.4%)      SimpleCanonicalizer
    1.1386 (  1.2%)    1.1386 (  1.3%)    IMConstProp
    0.4350 (  0.5%)    0.4350 (  0.5%)    BlackBoxReader
    0.4473 (  0.5%)    0.2477 (  0.3%)    'firrtl.module' Pipeline
    0.4473 (  0.5%)    0.2477 (  0.3%)      CheckWidths
    2.7851 (  2.9%)    2.7851 (  3.2%)  LowerFIRRTLToHW
    1.8129 (  1.9%)    1.8129 (  2.1%)  HWMemSimImpl
    5.5663 (  5.8%)    2.9002 (  3.4%)  'hw.module' Pipeline
    1.5951 (  1.7%)    0.8327 (  1.0%)    HWCleanup
    1.9884 (  2.1%)    1.0826 (  1.3%)    CSE
    0.0058 (  0.0%)    0.0031 (  0.0%)      (A) DominanceInfo
    1.9397 (  2.0%)    1.0332 (  1.2%)    SimpleCanonicalizer
    1.7819 (  1.9%)    1.7819 (  2.1%)  HWLegalizeNames
    1.5534 (  1.6%)    0.8175 (  0.9%)  'hw.module' Pipeline
    1.5327 (  1.6%)    0.8068 (  0.9%)    PrettifyVerilog
    2.4672 (  2.6%)    2.4672 (  2.9%)  Output
    0.0027 (  0.0%)    0.0027 (  0.0%)  Rest
   96.2055 (100.0%)   86.2650 (100.0%)  Total

{
  totalTime: 86.305,
  maxMemory: 5524942848
}
