#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b4cba43f80 .scope module, "ul4_tb" "ul4_tb" 2 3;
 .timescale -9 -11;
v0x55b4cba773b0_0 .var "A", 3 0;
v0x55b4cba77490_0 .var "B", 3 0;
v0x55b4cba77560_0 .net "Out", 3 0, L_0x55b4cba78cf0;  1 drivers
v0x55b4cba77660_0 .var "s", 1 0;
S_0x55b4cba42410 .scope module, "ul4_1" "ul4" 2 9, 3 1 0, S_0x55b4cba43f80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x55b4cba76fc0_0 .net "A", 3 0, v0x55b4cba773b0_0;  1 drivers
v0x55b4cba770a0_0 .net "B", 3 0, v0x55b4cba77490_0;  1 drivers
v0x55b4cba77180_0 .net "Out", 3 0, L_0x55b4cba78cf0;  alias, 1 drivers
v0x55b4cba77240_0 .net "S", 1 0, v0x55b4cba77660_0;  1 drivers
L_0x55b4cba77b40 .part v0x55b4cba773b0_0, 0, 1;
L_0x55b4cba77be0 .part v0x55b4cba77490_0, 0, 1;
L_0x55b4cba78110 .part v0x55b4cba773b0_0, 1, 1;
L_0x55b4cba781b0 .part v0x55b4cba77490_0, 1, 1;
L_0x55b4cba78690 .part v0x55b4cba773b0_0, 2, 1;
L_0x55b4cba787c0 .part v0x55b4cba77490_0, 2, 1;
L_0x55b4cba78cf0 .concat8 [ 1 1 1 1], v0x55b4cba733f0_0, v0x55b4cba74460_0, v0x55b4cba75580_0, v0x55b4cba76760_0;
L_0x55b4cba78ed0 .part v0x55b4cba773b0_0, 3, 1;
L_0x55b4cba78fc0 .part v0x55b4cba77490_0, 3, 1;
S_0x55b4cba41ff0 .scope module, "cl1" "cl" 3 4, 4 1 0, S_0x55b4cba42410;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b4cba77700 .functor AND 1, L_0x55b4cba77b40, L_0x55b4cba77be0, C4<1>, C4<1>;
L_0x55b4cba777f0 .functor OR 1, L_0x55b4cba77b40, L_0x55b4cba77be0, C4<0>, C4<0>;
L_0x55b4cba77950 .functor XOR 1, L_0x55b4cba77b40, L_0x55b4cba77be0, C4<0>, C4<0>;
L_0x55b4cba77a30 .functor NOT 1, L_0x55b4cba77b40, C4<0>, C4<0>, C4<0>;
v0x55b4cba73570_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba73650_0 .net "a", 0 0, L_0x55b4cba77b40;  1 drivers
v0x55b4cba736f0_0 .net "b", 0 0, L_0x55b4cba77be0;  1 drivers
v0x55b4cba73790_0 .net "out", 0 0, v0x55b4cba733f0_0;  1 drivers
v0x55b4cba73830_0 .net "out_and", 0 0, L_0x55b4cba77700;  1 drivers
v0x55b4cba73920_0 .net "out_not", 0 0, L_0x55b4cba77a30;  1 drivers
v0x55b4cba739c0_0 .net "out_or", 0 0, L_0x55b4cba777f0;  1 drivers
v0x55b4cba73a60_0 .net "out_xor", 0 0, L_0x55b4cba77950;  1 drivers
S_0x55b4cba48030 .scope module, "mux" "mux4_1" 4 10, 5 1 0, S_0x55b4cba41ff0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b4cba41d00_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba730c0_0 .net "a", 0 0, L_0x55b4cba77700;  alias, 1 drivers
v0x55b4cba73180_0 .net "b", 0 0, L_0x55b4cba777f0;  alias, 1 drivers
v0x55b4cba73220_0 .net "c", 0 0, L_0x55b4cba77950;  alias, 1 drivers
v0x55b4cba732e0_0 .net "d", 0 0, L_0x55b4cba77a30;  alias, 1 drivers
v0x55b4cba733f0_0 .var "out", 0 0;
E_0x55b4cba517b0/0 .event edge, v0x55b4cba41d00_0, v0x55b4cba732e0_0, v0x55b4cba73220_0, v0x55b4cba73180_0;
E_0x55b4cba517b0/1 .event edge, v0x55b4cba730c0_0;
E_0x55b4cba517b0 .event/or E_0x55b4cba517b0/0, E_0x55b4cba517b0/1;
S_0x55b4cba73b00 .scope module, "cl2" "cl" 3 5, 4 1 0, S_0x55b4cba42410;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b4cba77c80 .functor AND 1, L_0x55b4cba78110, L_0x55b4cba781b0, C4<1>, C4<1>;
L_0x55b4cba77d60 .functor OR 1, L_0x55b4cba78110, L_0x55b4cba781b0, C4<0>, C4<0>;
L_0x55b4cba77ec0 .functor XOR 1, L_0x55b4cba78110, L_0x55b4cba781b0, C4<0>, C4<0>;
L_0x55b4cba77fa0 .functor NOT 1, L_0x55b4cba78110, C4<0>, C4<0>, C4<0>;
v0x55b4cba745e0_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba746c0_0 .net "a", 0 0, L_0x55b4cba78110;  1 drivers
v0x55b4cba74780_0 .net "b", 0 0, L_0x55b4cba781b0;  1 drivers
v0x55b4cba74820_0 .net "out", 0 0, v0x55b4cba74460_0;  1 drivers
v0x55b4cba748f0_0 .net "out_and", 0 0, L_0x55b4cba77c80;  1 drivers
v0x55b4cba749e0_0 .net "out_not", 0 0, L_0x55b4cba77fa0;  1 drivers
v0x55b4cba74ab0_0 .net "out_or", 0 0, L_0x55b4cba77d60;  1 drivers
v0x55b4cba74b80_0 .net "out_xor", 0 0, L_0x55b4cba77ec0;  1 drivers
S_0x55b4cba73d40 .scope module, "mux" "mux4_1" 4 10, 5 1 0, S_0x55b4cba73b00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b4cba74000_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba74130_0 .net "a", 0 0, L_0x55b4cba77c80;  alias, 1 drivers
v0x55b4cba741f0_0 .net "b", 0 0, L_0x55b4cba77d60;  alias, 1 drivers
v0x55b4cba74290_0 .net "c", 0 0, L_0x55b4cba77ec0;  alias, 1 drivers
v0x55b4cba74350_0 .net "d", 0 0, L_0x55b4cba77fa0;  alias, 1 drivers
v0x55b4cba74460_0 .var "out", 0 0;
E_0x55b4cba518e0/0 .event edge, v0x55b4cba41d00_0, v0x55b4cba74350_0, v0x55b4cba74290_0, v0x55b4cba741f0_0;
E_0x55b4cba518e0/1 .event edge, v0x55b4cba74130_0;
E_0x55b4cba518e0 .event/or E_0x55b4cba518e0/0, E_0x55b4cba518e0/1;
S_0x55b4cba74c80 .scope module, "cl3" "cl" 3 6, 4 1 0, S_0x55b4cba42410;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b4cba782e0 .functor AND 1, L_0x55b4cba78690, L_0x55b4cba787c0, C4<1>, C4<1>;
L_0x55b4cba78350 .functor OR 1, L_0x55b4cba78690, L_0x55b4cba787c0, C4<0>, C4<0>;
L_0x55b4cba78460 .functor XOR 1, L_0x55b4cba78690, L_0x55b4cba787c0, C4<0>, C4<0>;
L_0x55b4cba78520 .functor NOT 1, L_0x55b4cba78690, C4<0>, C4<0>, C4<0>;
v0x55b4cba75740_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba75820_0 .net "a", 0 0, L_0x55b4cba78690;  1 drivers
v0x55b4cba758e0_0 .net "b", 0 0, L_0x55b4cba787c0;  1 drivers
v0x55b4cba75980_0 .net "out", 0 0, v0x55b4cba75580_0;  1 drivers
v0x55b4cba75a50_0 .net "out_and", 0 0, L_0x55b4cba782e0;  1 drivers
v0x55b4cba75b40_0 .net "out_not", 0 0, L_0x55b4cba78520;  1 drivers
v0x55b4cba75c10_0 .net "out_or", 0 0, L_0x55b4cba78350;  1 drivers
v0x55b4cba75ce0_0 .net "out_xor", 0 0, L_0x55b4cba78460;  1 drivers
S_0x55b4cba74ef0 .scope module, "mux" "mux4_1" 4 10, 5 1 0, S_0x55b4cba74c80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b4cba75190_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba75270_0 .net "a", 0 0, L_0x55b4cba782e0;  alias, 1 drivers
v0x55b4cba75330_0 .net "b", 0 0, L_0x55b4cba78350;  alias, 1 drivers
v0x55b4cba75400_0 .net "c", 0 0, L_0x55b4cba78460;  alias, 1 drivers
v0x55b4cba754c0_0 .net "d", 0 0, L_0x55b4cba78520;  alias, 1 drivers
v0x55b4cba75580_0 .var "out", 0 0;
E_0x55b4cba4a280/0 .event edge, v0x55b4cba41d00_0, v0x55b4cba754c0_0, v0x55b4cba75400_0, v0x55b4cba75330_0;
E_0x55b4cba4a280/1 .event edge, v0x55b4cba75270_0;
E_0x55b4cba4a280 .event/or E_0x55b4cba4a280/0, E_0x55b4cba4a280/1;
S_0x55b4cba75de0 .scope module, "cl4" "cl" 3 7, 4 1 0, S_0x55b4cba42410;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b4cba789c0 .functor AND 1, L_0x55b4cba78ed0, L_0x55b4cba78fc0, C4<1>, C4<1>;
L_0x55b4cba78a30 .functor OR 1, L_0x55b4cba78ed0, L_0x55b4cba78fc0, C4<0>, C4<0>;
L_0x55b4cba78aa0 .functor XOR 1, L_0x55b4cba78ed0, L_0x55b4cba78fc0, C4<0>, C4<0>;
L_0x55b4cba78b80 .functor NOT 1, L_0x55b4cba78ed0, C4<0>, C4<0>, C4<0>;
v0x55b4cba76920_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba76a00_0 .net "a", 0 0, L_0x55b4cba78ed0;  1 drivers
v0x55b4cba76ac0_0 .net "b", 0 0, L_0x55b4cba78fc0;  1 drivers
v0x55b4cba76b60_0 .net "out", 0 0, v0x55b4cba76760_0;  1 drivers
v0x55b4cba76c30_0 .net "out_and", 0 0, L_0x55b4cba789c0;  1 drivers
v0x55b4cba76d20_0 .net "out_not", 0 0, L_0x55b4cba78b80;  1 drivers
v0x55b4cba76df0_0 .net "out_or", 0 0, L_0x55b4cba78a30;  1 drivers
v0x55b4cba76ec0_0 .net "out_xor", 0 0, L_0x55b4cba78aa0;  1 drivers
S_0x55b4cba76020 .scope module, "mux" "mux4_1" 4 10, 5 1 0, S_0x55b4cba75de0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b4cba76320_0 .net "S", 1 0, v0x55b4cba77660_0;  alias, 1 drivers
v0x55b4cba76400_0 .net "a", 0 0, L_0x55b4cba789c0;  alias, 1 drivers
v0x55b4cba764c0_0 .net "b", 0 0, L_0x55b4cba78a30;  alias, 1 drivers
v0x55b4cba76590_0 .net "c", 0 0, L_0x55b4cba78aa0;  alias, 1 drivers
v0x55b4cba76650_0 .net "d", 0 0, L_0x55b4cba78b80;  alias, 1 drivers
v0x55b4cba76760_0 .var "out", 0 0;
E_0x55b4cba76290/0 .event edge, v0x55b4cba41d00_0, v0x55b4cba76650_0, v0x55b4cba76590_0, v0x55b4cba764c0_0;
E_0x55b4cba76290/1 .event edge, v0x55b4cba76400_0;
E_0x55b4cba76290 .event/or E_0x55b4cba76290/0, E_0x55b4cba76290/1;
    .scope S_0x55b4cba48030;
T_0 ;
    %wait E_0x55b4cba517b0;
    %load/vec4 v0x55b4cba41d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55b4cba733f0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x55b4cba730c0_0;
    %store/vec4 v0x55b4cba733f0_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x55b4cba73180_0;
    %store/vec4 v0x55b4cba733f0_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55b4cba73220_0;
    %store/vec4 v0x55b4cba733f0_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55b4cba732e0_0;
    %store/vec4 v0x55b4cba733f0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b4cba73d40;
T_1 ;
    %wait E_0x55b4cba518e0;
    %load/vec4 v0x55b4cba74000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55b4cba74460_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55b4cba74130_0;
    %store/vec4 v0x55b4cba74460_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55b4cba741f0_0;
    %store/vec4 v0x55b4cba74460_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55b4cba74290_0;
    %store/vec4 v0x55b4cba74460_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55b4cba74350_0;
    %store/vec4 v0x55b4cba74460_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b4cba74ef0;
T_2 ;
    %wait E_0x55b4cba4a280;
    %load/vec4 v0x55b4cba75190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55b4cba75580_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x55b4cba75270_0;
    %store/vec4 v0x55b4cba75580_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x55b4cba75330_0;
    %store/vec4 v0x55b4cba75580_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55b4cba75400_0;
    %store/vec4 v0x55b4cba75580_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55b4cba754c0_0;
    %store/vec4 v0x55b4cba75580_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b4cba76020;
T_3 ;
    %wait E_0x55b4cba76290;
    %load/vec4 v0x55b4cba76320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55b4cba76760_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55b4cba76400_0;
    %store/vec4 v0x55b4cba76760_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55b4cba764c0_0;
    %store/vec4 v0x55b4cba76760_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55b4cba76590_0;
    %store/vec4 v0x55b4cba76760_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55b4cba76650_0;
    %store/vec4 v0x55b4cba76760_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b4cba43f80;
T_4 ;
    %vpi_call 2 13 "$monitor", "tiempo=%0d B=%b A=%b s=%b Out=%b", $time, v0x55b4cba77490_0, v0x55b4cba773b0_0, v0x55b4cba77660_0, v0x55b4cba77560_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b4cba773b0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b4cba77490_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b4cba77660_0, 0, 2;
    %delay 500, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b4cba773b0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b4cba77490_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55b4cba77660_0, 0, 2;
    %delay 500, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b4cba773b0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b4cba77490_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b4cba77660_0, 0, 2;
    %delay 500, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b4cba773b0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b4cba77490_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b4cba77660_0, 0, 2;
    %delay 500, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ul4_tb.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
