INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Vivado_Projects/Verilog Projects/lineBuffer/lineBuffer/src/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Vivado_Projects/Verilog Projects/lineBuffer/lineBuffer/lineBuffer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
