Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jun 14 18:51:26 2019
| Host         : tangla running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file axi.timing.rpt
| Design       : axi
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.690        0.000                      0                 4378        0.028        0.000                      0                 4378       23.020        0.000                       0                  2222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 24.000}     48.000          20.833          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.690        0.000                      0                 4378        0.028        0.000                      0                 4378       23.020        0.000                       0                  2222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 axi/U0/p_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            axi/U0/des_ctrl/machine_gen[1].cracking_machines/found_k_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_fpga_0 rise@48.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.207ns  (logic 8.074ns (17.473%)  route 38.133ns (82.527%))
  Logic Levels:           42  (CARRY4=5 LUT2=3 LUT3=5 LUT4=5 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 50.683 - 48.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.721ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.440ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2222, routed)        1.667     2.975    axi/U0/aclk
    SLICE_X18Y34         FDRE                                         r  axi/U0/p_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  axi/U0/p_reg[33]/Q
                         net (fo=133, routed)         3.069     6.500    axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0__147_0[33]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.146     6.646 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_5__224/O
                         net (fo=4, routed)           0.855     7.501    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w29_out[42]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.328     7.829 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b2__127/O
                         net (fo=9, routed)           1.138     8.967    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w[26]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.116     9.083 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_6__142/O
                         net (fo=4, routed)           1.078    10.161    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w27_out[19]
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.328    10.489 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b3__141/O
                         net (fo=5, routed)           0.854    11.343    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f21_in[26]
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.124    11.467 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_3__127/O
                         net (fo=4, routed)           0.969    12.436    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w25_out[39]
    SLICE_X3Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.560 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b1__143/O
                         net (fo=4, routed)           1.022    13.582    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f15_in[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.150    13.732 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_3__205/O
                         net (fo=4, routed)           0.847    14.579    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w23_out[33]
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.328    14.907 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0__154/O
                         net (fo=4, routed)           0.808    15.715    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f24_in[19]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.150    15.865 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_2__251/O
                         net (fo=4, routed)           1.096    16.961    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w21_out[28]
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326    17.287 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b3__166/O
                         net (fo=5, routed)           0.929    18.216    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f12_in[8]
    SLICE_X17Y92         LUT5 (Prop_lut5_I4_O)        0.124    18.340 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_1__237/O
                         net (fo=4, routed)           1.233    19.572    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w19_out[11]
    SLICE_X18Y96         LUT6 (Prop_lut6_I0_O)        0.124    19.696 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b1__171/O
                         net (fo=3, routed)           0.427    20.123    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f27_in[2]
    SLICE_X18Y96         LUT5 (Prop_lut5_I4_O)        0.124    20.247 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_3__152/O
                         net (fo=4, routed)           1.383    21.630    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w17_out[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.754 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b2__176/O
                         net (fo=3, routed)           0.538    22.293    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f9_in[17]
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.124    22.417 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_4__143/O
                         net (fo=4, routed)           1.369    23.786    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w15_out[26]
    SLICE_X4Y91          LUT6 (Prop_lut6_I3_O)        0.124    23.910 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b2__190/O
                         net (fo=2, routed)           0.804    24.714    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f30_in[14]
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.124    24.838 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_3__196/O
                         net (fo=4, routed)           1.198    26.036    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w13_out[21]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.124    26.160 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b2__197/O
                         net (fo=1, routed)           0.603    26.763    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f6_in[20]
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.124    26.887 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_10__14/O
                         net (fo=9, routed)           0.931    27.818    axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_10__14_n_0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.150    27.968 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_6__161/O
                         net (fo=4, routed)           1.101    29.069    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w11_out[31]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.326    29.395 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b3__202/O
                         net (fo=1, routed)           0.895    30.291    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f33_in[4]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    30.415 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_7__21/O
                         net (fo=7, routed)           1.011    31.425    axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_7__21_n_0
    SLICE_X20Y93         LUT2 (Prop_lut2_I1_O)        0.124    31.549 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_1__177/O
                         net (fo=4, routed)           0.833    32.382    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w9_out[5]
    SLICE_X20Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.506 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b1__208/O
                         net (fo=4, routed)           0.812    33.318    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f3_in[23]
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    33.442 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_2__222/O
                         net (fo=4, routed)           1.129    34.571    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w7_out[34]
    SLICE_X10Y87         LUT6 (Prop_lut6_I1_O)        0.124    34.695 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0__218/O
                         net (fo=3, routed)           0.463    35.158    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f36_in[19]
    SLICE_X10Y87         LUT3 (Prop_lut3_I1_O)        0.150    35.308 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_2__254/O
                         net (fo=4, routed)           1.154    36.462    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w5_out[28]
    SLICE_X17Y86         LUT6 (Prop_lut6_I1_O)        0.328    36.790 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b2__230/O
                         net (fo=3, routed)           0.663    37.453    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f1_in[14]
    SLICE_X18Y86         LUT4 (Prop_lut4_I2_O)        0.150    37.603 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_3__238/O
                         net (fo=4, routed)           0.995    38.598    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w3_out[21]
    SLICE_X20Y86         LUT6 (Prop_lut6_I2_O)        0.326    38.924 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b3__237/O
                         net (fo=2, routed)           0.959    39.883    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f39_in[26]
    SLICE_X15Y85         LUT4 (Prop_lut4_I2_O)        0.150    40.033 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_3__133/O
                         net (fo=4, routed)           1.132    41.165    axi/U0/des_ctrl/machine_gen[1].cracking_machines/w1_out[39]
    SLICE_X13Y88         LUT6 (Prop_lut6_I2_O)        0.326    41.491 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0__239/O
                         net (fo=2, routed)           0.752    42.243    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f[7]
    SLICE_X15Y91         LUT5 (Prop_lut5_I3_O)        0.124    42.367 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_2__232/O
                         net (fo=4, routed)           1.203    43.570    axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b0_i_2__232_n_0
    SLICE_X22Y91         LUT6 (Prop_lut6_I1_O)        0.124    43.694 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/g0_b1__251/O
                         net (fo=1, routed)           0.452    44.146    axi/U0/des_ctrl/machine_gen[1].cracking_machines/f42_in[2]
    SLICE_X23Y91         LUT5 (Prop_lut5_I2_O)        0.124    44.270 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k[1]_i_82__0/O
                         net (fo=1, routed)           0.828    45.097    axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k[1]_i_82__0_n_0
    SLICE_X14Y87         LUT3 (Prop_lut3_I1_O)        0.124    45.221 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k[1]_i_55__0/O
                         net (fo=1, routed)           0.000    45.221    axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k[1]_i_55__0_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.753 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.753    axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_34_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.867 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.867    axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.981 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.981    axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_9_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.095 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.095    axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_6_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.252 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/current_k_reg[1]_i_3__0/CO[1]
                         net (fo=4, routed)           1.448    47.700    axi/U0/des_ctrl/machine_gen[1].cracking_machines/state_crack1
    SLICE_X14Y64         LUT4 (Prop_lut4_I1_O)        0.329    48.029 r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/found_k[1]_i_1__0/O
                         net (fo=56, routed)          1.153    49.182    axi/U0/des_ctrl/machine_gen[1].cracking_machines/found0_out
    SLICE_X18Y50         FDRE                                         r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/found_k_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    49.101    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    49.192 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2222, routed)        1.491    50.683    axi/U0/des_ctrl/machine_gen[1].cracking_machines/aclk
    SLICE_X18Y50         FDRE                                         r  axi/U0/des_ctrl/machine_gen[1].cracking_machines/found_k_reg[38]/C
                         clock pessimism              0.116    50.799    
                         clock uncertainty           -0.721    50.078    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    49.873    axi/U0/des_ctrl/machine_gen[1].cracking_machines/found_k_reg[38]
  -------------------------------------------------------------------
                         required time                         49.873    
                         arrival time                         -49.182    
  -------------------------------------------------------------------
                         slack                                  0.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.801%)  route 0.203ns (52.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2222, routed)        0.584     0.925    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.203     1.269    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.314 r  ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000     1.314    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[10]
    SLICE_X3Y49          FDRE                                         r  ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2222, routed)        0.854     1.224    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         48.000      45.845     BUFGCTRL_X0Y0  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         24.000      23.020     SLICE_X16Y43   ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         24.000      23.020     SLICE_X12Y46   ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



