
---------- Begin Simulation Statistics ----------
final_tick                               131572898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211907                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666108                       # Number of bytes of host memory used
host_op_rate                                   231892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   471.91                       # Real time elapsed on the host
host_tick_rate                              278811652                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.131573                       # Number of seconds simulated
sim_ticks                                131572898000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.315729                       # CPI: cycles per instruction
system.cpu.discardedOps                        381166                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        14314534                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.760035                       # IPC: instructions per cycle
system.cpu.numCycles                        131572898                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       117258364                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1778                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            211                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20363071                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16300393                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             54289                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737836                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736458                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984230                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050560                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          435257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           135229                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1051                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35577923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35577923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35581170                       # number of overall hits
system.cpu.dcache.overall_hits::total        35581170                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       108565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108679                       # number of overall misses
system.cpu.dcache.overall_misses::total        108679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6722357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6722357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6722357000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6722357000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003042                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003045                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003045                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61920.112375                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61920.112375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61855.160611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61855.160611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65002                       # number of writebacks
system.cpu.dcache.writebacks::total             65002                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26836                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26836                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        81729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        81729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        81838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        81838                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5126316000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5126316000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5129923000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5129923000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002293                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62723.341776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62723.341776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62683.875461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62683.875461                       # average overall mshr miss latency
system.cpu.dcache.replacements                  81582                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21381194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21381194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        51026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         51026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1397097000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1397097000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21432220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21432220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27380.100341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27380.100341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41716                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41716                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1050367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1050367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25178.996069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25178.996069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14196729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14196729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5325260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5325260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92550.444047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92550.444047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4075949000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4075949000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101865.618674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101865.618674                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3247                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3247                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          114                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          114                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          109                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          109                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3607000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3607000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032431                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032431                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 33091.743119                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33091.743119                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.820861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35841168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            437.952638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.820861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71817856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71817856                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48987943                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106086                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26825947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26825947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26825947                       # number of overall hits
system.cpu.icache.overall_hits::total        26825947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       973097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         973097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       973097                       # number of overall misses
system.cpu.icache.overall_misses::total        973097                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25344750000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25344750000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25344750000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25344750000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27799044                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27799044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27799044                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27799044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26045.450762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26045.450762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26045.450762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26045.450762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       972849                       # number of writebacks
system.cpu.icache.writebacks::total            972849                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       973097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       973097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       973097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       973097                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23398556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23398556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23398556000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23398556000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035005                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24045.450762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24045.450762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24045.450762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24045.450762                       # average overall mshr miss latency
system.cpu.icache.replacements                 972849                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26825947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26825947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       973097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        973097                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25344750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25344750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27799044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27799044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26045.450762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26045.450762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       973097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       973097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23398556000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23398556000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24045.450762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24045.450762                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           247.948108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27799044                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            973097                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.567598                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.948108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56571185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56571185                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 131572898000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               109431277                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               972577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                42490                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1015067                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              972577                       # number of overall hits
system.l2.overall_hits::.cpu.data               42490                       # number of overall hits
system.l2.overall_hits::total                 1015067                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39348                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39868                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data             39348                       # number of overall misses
system.l2.overall_misses::total                 39868                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51174000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3987674000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4038848000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51174000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3987674000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4038848000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           973097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            81838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1054935                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          973097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           81838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1054935                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.480804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.480804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037792                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98411.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101343.753177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101305.508177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98411.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101343.753177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101305.508177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6578                       # number of writebacks
system.l2.writebacks::total                      6578                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39862                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40714000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3200408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3241122000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40714000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3200408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3241122000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.480742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.480742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037786                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78447.013487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81346.313194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81308.564548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78447.013487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81346.313194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81308.564548                       # average overall mshr miss latency
system.l2.replacements                           7097                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65002                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       972698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           972698                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       972698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       972698                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3930427000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3930427000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101273.563515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101273.563515                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3154227000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3154227000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81273.563515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81273.563515                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         972577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             972577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51174000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51174000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       973097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         973097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98411.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98411.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40714000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40714000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78447.013487                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78447.013487                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     57247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     57247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        41825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         41825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106407.063197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106407.063197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     46181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     46181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86643.527205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86643.527205                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26307.756832                       # Cycle average of tags in use
system.l2.tags.total_refs                     2107582                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.867979                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.923989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       351.815724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25955.017118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.792084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.802849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30895                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16900569                       # Number of tag accesses
system.l2.tags.data_accesses                 16900569                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030777182500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              120069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39862                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6578                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39862                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6578                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39862                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6578                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.486264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.712631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1638.791768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          363     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.010989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.010220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.165611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.27%      0.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              357     98.08%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2551168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               420992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     19.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  131567416000                       # Total gap between requests
system.mem_ctrls.avgGap                    2833062.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2517824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       419584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 252453.206586663466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 19136342.197159782052                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3188985.014223826118                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          519                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6578                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14083500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1179168000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1238684233500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27135.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29971.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 188307119.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2517952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2551168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       420992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       420992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          519                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39862                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6578                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6578                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       252453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     19137315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         19389768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       252453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       252453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3199686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3199686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3199686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       252453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     19137315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        22589455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39860                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6556                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               445876500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199300000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1193251500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11186.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29936.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19574                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5470                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        21372                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   138.996070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.747089                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   142.231182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11426     53.46%     53.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6926     32.41%     85.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1357      6.35%     92.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1022      4.78%     97.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          316      1.48%     98.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           43      0.20%     98.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           46      0.22%     98.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           45      0.21%     99.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          191      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        21372                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2551040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             419584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               19.388795                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.188985                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        77476140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        41179545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141771840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17064180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10386186720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22109882760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31905144480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64678705665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.580764                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  82724769500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4393480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44454648500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        75119940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        39927195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142828560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17158140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10386186720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21726215760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32228232480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64615668795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   491.101661                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  83567744750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4393480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43611673250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6578                       # Transaction distribution
system.membus.trans_dist::CleanEvict              308                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1052                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2972160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2972160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39862                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39862    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39862                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            73060000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          214229750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1014922                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       972849                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40013                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        973097                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        41825                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2919043                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       245258                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3164301                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    124540544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9397760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              133938304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7097                       # Total snoops (count)
system.tol2bus.snoopTraffic                    420992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1062032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1060039     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1993      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1062032                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 131572898000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4185068000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2919291999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         245518995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
