//
// File created by:  irun
// Do not modify this file

s1::(04Oct2022:00:50:47):( ncverilog Lab2_Team25_Multiplier_4bit.v Multiplier_4bit_t.v +access+r )
s2::(04Oct2022:00:53:04):( ncverilog Lab2_Team25_Multiplier_4bit.v Multiplier_4bit_t.v +access+r )
s3::(04Oct2022:00:54:25):( ncverilog Lab2_Team25_Multiplier_4bit.v Multiplier_4bit_t.v +access+r )
