// Seed: 790024002
module module_0 (
    output logic id_0
);
  logic id_2, id_3 = 1 + id_2, id_4;
  logic id_5;
endmodule
`default_nettype wire
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_7;
  type_9 id_8 (
      .id_0(id_3),
      .id_1(id_2),
      .id_2(1),
      .id_3(1'b0),
      .id_4(1'd0),
      .id_5(1 && 1),
      .id_6(1),
      .id_7(id_4),
      .id_8(id_5)
  );
endmodule
