<profile>

<section name = "Vitis HLS Report for 'pu_comp_Pipeline_VITIS_LOOP_129_1'" level="0">
<item name = "Date">Tue Sep  2 15:51:24 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.322 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_129_1">?, ?, 7, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 81, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 143, 78, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 201, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U51">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln129_fu_108_p2">+, 0, 0, 37, 30, 1</column>
<column name="add_ln131_fu_118_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln129_fu_102_p2">icmp, 0, 0, 19, 30, 30</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_9">9, 2, 30, 60</column>
<column name="i_fu_42">9, 2, 30, 60</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Dbuf_load_reg_164">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="i_9_reg_150">30, 0, 30, 0</column>
<column name="i_fu_42">30, 0, 30, 0</column>
<column name="mul1_reg_169">32, 0, 32, 0</column>
<column name="i_9_reg_150">64, 32, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pu_comp_Pipeline_VITIS_LOOP_129_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pu_comp_Pipeline_VITIS_LOOP_129_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pu_comp_Pipeline_VITIS_LOOP_129_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pu_comp_Pipeline_VITIS_LOOP_129_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pu_comp_Pipeline_VITIS_LOOP_129_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pu_comp_Pipeline_VITIS_LOOP_129_1, return value</column>
<column name="K">in, 30, ap_none, K, scalar</column>
<column name="mul">in, 16, ap_none, mul, scalar</column>
<column name="Dbuf_address0">out, 16, ap_memory, Dbuf, array</column>
<column name="Dbuf_ce0">out, 1, ap_memory, Dbuf, array</column>
<column name="Dbuf_q0">in, 32, ap_memory, Dbuf, array</column>
<column name="a_value">in, 32, ap_none, a_value, scalar</column>
<column name="res_address0">out, 16, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 32, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
