# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/gabri/Downloads/sequenciais/ex6/ex6.vhd
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:27 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(23): (vcom-1294) Declaration with designator "RA" already exists in this region.
# ** =====> Prior declaration of "RA" is at ex6.vhd(13).
# ** Error: ex6.vhd(23): (vcom-1294) Declaration with designator "RB" already exists in this region.
# ** =====> Prior declaration of "RB" is at ex6.vhd(13).
# ** Error: ex6.vhd(27): Cannot drive signal 'OMUX' of mode IN.
# ** Error: ex6.vhd(27): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex6.vhd(27): near "'": syntax error
# ** Error: ex6.vhd(35): Cannot drive signal 'R1' of mode IN.
# ** Error: ex6.vhd(36): Cannot drive signal 'R2' of mode IN.
# ** Error: ex6.vhd(38): (vcom-1136) Unknown identifier "L1".
# ** Error: ex6.vhd(38): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex6.vhd(38): Cannot drive signal 'R1' of mode IN.
# ** Error: ex6.vhd(39): (vcom-1136) Unknown identifier "L2".
# ** Error: ex6.vhd(39): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex6.vhd(39): Cannot drive signal 'R2' of mode IN.
# ** Error: ex6.vhd(41): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(46): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:26:27 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:24 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(27): Cannot drive signal 'OMUX' of mode IN.
# ** Error: ex6.vhd(27): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex6.vhd(27): near "'": syntax error
# ** Error: ex6.vhd(35): Cannot drive signal 'R1' of mode IN.
# ** Error: ex6.vhd(36): Cannot drive signal 'R2' of mode IN.
# ** Error: ex6.vhd(38): (vcom-1136) Unknown identifier "L1".
# ** Error: ex6.vhd(38): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex6.vhd(38): Cannot drive signal 'R1' of mode IN.
# ** Error: ex6.vhd(39): (vcom-1136) Unknown identifier "L2".
# ** Error: ex6.vhd(39): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex6.vhd(39): Cannot drive signal 'R2' of mode IN.
# ** Error: ex6.vhd(41): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(46): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:27:24 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:04 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(27): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex6.vhd(27): near "'": syntax error
# ** Error: ex6.vhd(35): Cannot drive signal 'R1' of mode IN.
# ** Error: ex6.vhd(36): Cannot drive signal 'R2' of mode IN.
# ** Error: ex6.vhd(38): (vcom-1136) Unknown identifier "L1".
# ** Error: ex6.vhd(38): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex6.vhd(38): Cannot drive signal 'R1' of mode IN.
# ** Error: ex6.vhd(39): (vcom-1136) Unknown identifier "L2".
# ** Error: ex6.vhd(39): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex6.vhd(39): Cannot drive signal 'R2' of mode IN.
# ** Error: ex6.vhd(41): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(46): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:28:04 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# ** Error: ex6.vhd(12): near ":": (vcom-1576) expecting IDENTIFIER.
# End time: 15:30:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:37 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(28): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex6.vhd(28): near "'": syntax error
# ** Error: ex6.vhd(42): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(47): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:30:37 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:03 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(28): near "'": syntax error
# ** Error: ex6.vhd(42): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(47): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:31:03 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:51 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(28): near "'": syntax error
# ** Error: ex6.vhd(42): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(47): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:32:52 on Oct 29,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:25 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(42): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(47): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:33:25 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:44 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(33): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ex6.vhd(45): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(50): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:38:44 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:14 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(45): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(50): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:40:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:36 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(40): (vcom-1136) Unknown identifier "clock".
# ** Error: ex6.vhd(44): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(46): Cannot drive signal 'RA' of mode IN.
# ** Error: ex6.vhd(47): Cannot drive signal 'RB' of mode IN.
# ** Error: ex6.vhd(49): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:43:36 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:12 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(45): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(50): near "Behavioral": (vcom-1576) expecting IF.
# End time: 15:45:12 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:24 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# ** Error: ex6.vhd(46): near "process": (vcom-1576) expecting IF.
# ** Error: ex6.vhd(51): near "Behavioral": (vcom-1576) expecting PROCESS.
# End time: 15:48:24 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# End time: 15:49:26 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity ex6
# ** Error: ex6_tb.vhd(16): (vcom-1484) Unknown formal identifier "clock".
# ** Error: ex6_tb.vhd(34): VHDL Compiler exiting
# End time: 15:49:27 on Oct 29,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex6_tb.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:01 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex6
# -- Compiling architecture Behavioral of ex6
# End time: 15:50:01 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:01 on Oct 29,2023
# vcom -reportprogress 300 -work work ex6_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity ex6
# End time: 15:50:01 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:50:01 on Oct 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)
# Loading work.ex6(behavioral)
# 1
# 1
# End time: 15:50:52 on Oct 29,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
