set a(0-3884) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(9,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-24 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-4494 {}}} SUCCS {{66 0 0 0-3887 {}} {258 0 0 0-3874 {}} {256 0 0 0-4494 {}}} CYCLES {}}
set a(0-3885) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(10,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-25 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-4491 {}}} SUCCS {{66 0 0 0-3887 {}} {130 0 0 0-3874 {}} {256 0 0 0-4491 {}}} CYCLES {}}
set a(0-3886) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-26 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-3874 {}}} CYCLES {}}
set a(0-3887) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(7) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-27 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-3885 {}} {66 0 0 0-3884 {}}} SUCCS {{66 0 0 0-4485 {}} {66 0 0 0-4488 {}} {66 0 0 0-4491 {}} {66 0 0 0-4494 {}} {66 0 0 0-4497 {}}} CYCLES {}}
set a(0-3888) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-28 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-3889 {}} {130 0 0 0-3874 {}}} CYCLES {}}
set a(0-3889) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-29 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-3888 {}}} SUCCS {{131 0 0 0-3890 {}} {130 0 0 0-3874 {}} {130 0 0 0-4481 {}} {130 0 0 0-4482 {}} {146 0 0 0-4483 {}}} CYCLES {}}
set a(0-3890) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-3889 {}} {772 0 0 0-3874 {}}} SUCCS {{259 0 0 0-3874 {}}} CYCLES {}}
set a(0-3891) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-31 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-4480 {}}} SUCCS {{259 0 0 0-3892 {}} {130 0 0 0-3875 {}} {256 0 0 0-4480 {}}} CYCLES {}}
set a(0-3892) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-32 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-3891 {}}} SUCCS {{258 0 0 0-3875 {}}} CYCLES {}}
set a(0-3893) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-3875 {}}} SUCCS {{258 0 0 0-3875 {}}} CYCLES {}}
set a(0-3894) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-3875 {}}} SUCCS {{259 0 0 0-3875 {}}} CYCLES {}}
set a(0-3895) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-35 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-4472 {}}} SUCCS {{259 0 0 0-3896 {}} {256 0 0 0-4472 {}}} CYCLES {}}
set a(0-3896) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-36 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-3895 {}}} SUCCS {{128 0 0 0-3908 {}} {64 0 0 0-3876 {}}} CYCLES {}}
set a(0-3897) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-37 LOC {0 1.0 1 0.1089477 1 0.1089477 1 0.1089477 1 0.1089477} PREDS {} SUCCS {{259 0 0 0-3898 {}} {130 0 0 0-3876 {}}} CYCLES {}}
set a(0-3898) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-38 LOC {0 1.0 1 0.1089477 1 0.1089477 1 0.1089477} PREDS {{259 0 0 0-3897 {}}} SUCCS {{259 0 0 0-3899 {}} {130 0 0 0-3876 {}}} CYCLES {}}
set a(0-3899) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-39 LOC {1 0.0 1 0.1089477 1 0.1089477 1 0.227072575 1 0.227072575} PREDS {{259 0 0 0-3898 {}}} SUCCS {{259 0 0 0-3900 {}} {130 0 0 0-3876 {}} {258 0 0 0-3976 {}} {258 0 0 0-4044 {}} {258 0 0 0-4187 {}}} CYCLES {}}
set a(0-3900) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-40 LOC {1 0.118125 1 0.2270727 1 0.2270727 1 0.295822575 1 0.295822575} PREDS {{259 0 0 0-3899 {}}} SUCCS {{258 0 0 0-3903 {}} {130 0 0 0-3876 {}}} CYCLES {}}
set a(0-3901) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-41 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.2958227} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-3902 {}} {130 0 0 0-3876 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-3902) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-42 LOC {0 1.0 1 0.0 1 0.0 1 0.2958227} PREDS {{259 0 0 0-3901 {}}} SUCCS {{259 0 0 0-3903 {}} {130 0 0 0-3876 {}}} CYCLES {}}
set a(0-3903) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.63 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-43 LOC {1 0.18687499999999999 1 0.2958227 1 0.2958227 1 0.7499998945 1 0.7499998945} PREDS {{259 0 0 0-3902 {}} {258 0 0 0-3900 {}}} SUCCS {{259 0 0 0-3904 {}} {258 0 0 0-3906 {}} {130 0 0 0-3876 {}}} CYCLES {}}
set a(0-3904) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-44 LOC {1 0.6410523 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-3903 {}}} SUCCS {{259 0 1.500 0-3905 {}} {130 0 0 0-3876 {}}} CYCLES {}}
set a(0-3905) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-45 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3904 {}}} SUCCS {{258 0 0 0-3876 {}}} CYCLES {}}
set a(0-3906) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-46 LOC {1 0.6410523 1 0.75 1 0.75 1 0.75} PREDS {{258 0 0 0-3903 {}}} SUCCS {{259 0 1.500 0-3907 {}} {130 0 0 0-3876 {}}} CYCLES {}}
set a(0-3907) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-47 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-3906 {}}} SUCCS {{258 0 0 0-3876 {}}} CYCLES {}}
set a(0-3908) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-48 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-3896 {}} {772 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3876 {}}} CYCLES {}}
set a(0-3909) {AREA_SCORE {} NAME mult:res:asn(mult:res#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-49 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-3941 {}}} CYCLES {}}
set a(0-3910) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.53250005} PREDS {{774 0 0 0-3965 {}}} SUCCS {{259 0 0 0-3911 {}} {130 0 0 0-3964 {}} {256 0 0 0-3965 {}}} CYCLES {}}
set a(0-3911) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(9-3) TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-51 LOC {0 1.0 1 0.0 1 0.0 5 0.53250005} PREDS {{259 0 0 0-3910 {}}} SUCCS {{258 0 0 0-3914 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3912) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-52 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.53250005} PREDS {} SUCCS {{259 0 0 0-3913 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3913) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#1 TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-53 LOC {0 1.0 1 0.0 1 0.0 5 0.53250005} PREDS {{259 0 0 0-3912 {}}} SUCCS {{259 0 0 0-3914 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3914) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.99 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-54 LOC {1 0.0 1 0.53250005 1 0.53250005 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-3913 {}} {258 0 0 0-3911 {}}} SUCCS {{258 0 0 0-3917 {}} {258 0 0 0-3949 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3915) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-55 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-3965 {}}} SUCCS {{259 0 0 0-3916 {}} {130 0 0 0-3964 {}} {256 0 0 0-3965 {}}} CYCLES {}}
set a(0-3916) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(2-0)#1 TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-56 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-3915 {}}} SUCCS {{259 0 0 0-3917 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3917) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-57 LOC {1 0.12375 1 0.6562500499999999 1 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-3916 {}} {258 0 0 0-3914 {}}} SUCCS {{259 0 2.250 0-3918 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3918) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-58 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-3917 {}} {774 0 2.250 0-3957 {}} {774 0 2.250 0-3950 {}}} SUCCS {{258 0 0 0-3942 {}} {256 0 0 0-3950 {}} {258 0 0 0-3952 {}} {256 0 0 0-3957 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3919) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-3920 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3920) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#2 TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-60 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-3919 {}}} SUCCS {{259 0 0 0-3921 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3921) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-61 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-3920 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3922) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-62 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-3923 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3923) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.03 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-63 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-3922 {}} {258 0 0 0-3921 {}}} SUCCS {{258 0 0 0-3926 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3924) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-64 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-3965 {}}} SUCCS {{259 0 0 0-3925 {}} {130 0 0 0-3964 {}} {256 0 0 0-3965 {}}} CYCLES {}}
set a(0-3925) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(9-0)#5 TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-65 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-3924 {}}} SUCCS {{259 0 0 0-3926 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3926) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-66 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-3925 {}} {258 0 0 0-3923 {}}} SUCCS {{259 0 2.250 0-3927 {}} {258 0 2.250 0-3957 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3927) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-67 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-3926 {}} {774 0 2.250 0-3957 {}} {774 0 2.250 0-3950 {}}} SUCCS {{259 0 0 0-3928 {}} {258 0 0 0-3929 {}} {256 0 0 0-3950 {}} {256 0 0 0-3957 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3928) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-68 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-3927 {}}} SUCCS {{258 0 0 0-3933 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3929) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-69 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-3927 {}}} SUCCS {{259 0 0 0-3930 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3930) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-70 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-3929 {}}} SUCCS {{259 0 0 0-3931 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3931) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-71 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-3930 {}}} SUCCS {{259 0 0 0-3932 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3932) {AREA_SCORE {} NAME COMP_LOOP-1:mult:z_:not TYPE NOT PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-72 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-3931 {}}} SUCCS {{259 0 0 0-3933 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3933) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-73 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-3932 {}} {258 0 0 0-3928 {}}} SUCCS {{259 0 0 0-3934 {}} {258 0 0 0-3940 {}} {258 0 0 0-3941 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3934) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-74 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-3933 {}}} SUCCS {{258 0 0 0-3936 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3935) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not#1 TYPE NOT PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-75 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-3936 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3936) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc TYPE ACCU DELAY {1.38 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-76 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-3935 {}} {258 0 0 0-3934 {}}} SUCCS {{259 0 0 0-3937 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3937) {AREA_SCORE {} NAME COMP_LOOP-1:mult:slc()(32) TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-77 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-3936 {}}} SUCCS {{259 0 0 0-3938 {}} {258 0 0 0-3941 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3938) {AREA_SCORE {} NAME COMP_LOOP-1:mult:sel TYPE SELECT PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-78 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-3937 {}}} SUCCS {{146 0 0 0-3939 {}} {146 0 0 0-3940 {}}} CYCLES {}}
set a(0-3939) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not#2 TYPE NOT PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-79 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-3938 {}}} SUCCS {{259 0 0 0-3940 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3940) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-80 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-3939 {}} {146 0 0 0-3938 {}} {258 0 0 0-3933 {}}} SUCCS {{259 0 0 0-3941 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3941) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-81 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-3940 {}} {258 0 0 0-3937 {}} {258 0 0 0-3933 {}} {258 0 0 0-3909 {}}} SUCCS {{259 0 0 0-3942 {}} {258 0 0 0-3951 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3942) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-82 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-3941 {}} {258 0 0 0-3918 {}}} SUCCS {{259 0 0 0-3943 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3943) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-83 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-3942 {}} {128 0 0 0-3945 {}}} SUCCS {{258 0 0 0-3945 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3944) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-84 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-3945 {}}} SUCCS {{259 0 0 0-3945 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3945) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-85 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-3944 {}} {258 0 0 0-3943 {}}} SUCCS {{128 0 0 0-3943 {}} {128 0 0 0-3944 {}} {259 0 0 0-3946 {}}} CYCLES {}}
set a(0-3946) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-86 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-3945 {}}} SUCCS {{258 0 2.250 0-3950 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3947) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{774 0 0 0-3965 {}}} SUCCS {{259 0 0 0-3948 {}} {130 0 0 0-3964 {}} {256 0 0 0-3965 {}}} CYCLES {}}
set a(0-3948) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(2-0) TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-88 LOC {0 1.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{259 0 0 0-3947 {}}} SUCCS {{259 0 0 0-3949 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3949) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-89 LOC {1 0.12375 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-3948 {}} {258 0 0 0-3914 {}}} SUCCS {{259 0 2.250 0-3950 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3950) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-90 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-3950 {}} {259 0 2.250 0-3949 {}} {258 0 2.250 0-3946 {}} {256 0 0 0-3927 {}} {256 0 0 0-3918 {}} {774 0 0 0-3957 {}}} SUCCS {{774 0 2.250 0-3918 {}} {774 0 2.250 0-3927 {}} {774 0 0 0-3950 {}} {258 0 0 0-3957 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3951) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-91 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-3941 {}}} SUCCS {{259 0 0 0-3952 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3952) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-92 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-3951 {}} {258 0 0 0-3918 {}}} SUCCS {{259 0 0 0-3953 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3953) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-93 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-3952 {}} {128 0 0 0-3955 {}}} SUCCS {{258 0 0 0-3955 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3954) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-94 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-3955 {}}} SUCCS {{259 0 0 0-3955 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3955) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-95 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-3954 {}} {258 0 0 0-3953 {}}} SUCCS {{128 0 0 0-3953 {}} {128 0 0 0-3954 {}} {259 0 0 0-3956 {}}} CYCLES {}}
set a(0-3956) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-96 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-3955 {}}} SUCCS {{259 0 2.250 0-3957 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3957) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-97 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-3957 {}} {259 0 2.250 0-3956 {}} {258 0 0 0-3950 {}} {256 0 0 0-3927 {}} {258 0 2.250 0-3926 {}} {256 0 0 0-3918 {}}} SUCCS {{774 0 2.250 0-3918 {}} {774 0 2.250 0-3927 {}} {774 0 0 0-3950 {}} {774 0 0 0-3957 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3958) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-98 LOC {0 1.0 1 0.6775 1 0.6775 1 0.6775 9 0.6775} PREDS {{774 0 0 0-3965 {}}} SUCCS {{259 0 0 0-3959 {}} {130 0 0 0-3964 {}} {256 0 0 0-3965 {}}} CYCLES {}}
set a(0-3959) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-99 LOC {1 0.0 1 0.6775 1 0.6775 1 0.848124875 9 0.848124875} PREDS {{259 0 0 0-3958 {}}} SUCCS {{259 0 0 0-3960 {}} {130 0 0 0-3964 {}} {258 0 0 0-3965 {}}} CYCLES {}}
set a(0-3960) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-100 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 9 0.8481249999999999} PREDS {{259 0 0 0-3959 {}}} SUCCS {{259 0 0 0-3961 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3961) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.22 ns} PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-101 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-3960 {}}} SUCCS {{259 0 0 0-3962 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3962) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-102 LOC {1 0.3225 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-3961 {}}} SUCCS {{259 0 0 0-3963 {}} {130 0 0 0-3964 {}}} CYCLES {}}
set a(0-3963) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-103 LOC {1 0.3225 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-3962 {}}} SUCCS {{259 0 0 0-3964 {}}} CYCLES {}}
set a(0-3964) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3876 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-104 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-3963 {}} {130 0 0 0-3962 {}} {130 0 0 0-3961 {}} {130 0 0 0-3960 {}} {130 0 0 0-3959 {}} {130 0 0 0-3958 {}} {130 0 0 0-3957 {}} {130 0 0 0-3956 {}} {130 0 0 0-3954 {}} {130 0 0 0-3953 {}} {130 0 0 0-3952 {}} {130 0 0 0-3951 {}} {130 0 0 0-3950 {}} {130 0 0 0-3949 {}} {130 0 0 0-3948 {}} {130 0 0 0-3947 {}} {130 0 0 0-3946 {}} {130 0 0 0-3944 {}} {130 0 0 0-3943 {}} {130 0 0 0-3942 {}} {130 0 0 0-3941 {}} {130 0 0 0-3940 {}} {130 0 0 0-3939 {}} {130 0 0 0-3937 {}} {130 0 0 0-3936 {}} {130 0 0 0-3935 {}} {130 0 0 0-3934 {}} {130 0 0 0-3933 {}} {130 0 0 0-3932 {}} {130 0 0 0-3931 {}} {130 0 0 0-3930 {}} {130 0 0 0-3929 {}} {130 0 0 0-3928 {}} {130 0 0 0-3927 {}} {130 0 0 0-3926 {}} {130 0 0 0-3925 {}} {130 0 0 0-3924 {}} {130 0 0 0-3923 {}} {130 0 0 0-3922 {}} {130 0 0 0-3921 {}} {130 0 0 0-3920 {}} {130 0 0 0-3919 {}} {130 0 0 0-3918 {}} {130 0 0 0-3917 {}} {130 0 0 0-3916 {}} {130 0 0 0-3915 {}} {130 0 0 0-3914 {}} {130 0 0 0-3913 {}} {130 0 0 0-3912 {}} {130 0 0 0-3911 {}} {130 0 0 0-3910 {}}} SUCCS {{129 0 0 0-3965 {}}} CYCLES {}}
set a(0-3965) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3876 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-3965 {}} {129 0 0 0-3964 {}} {258 0 0 0-3959 {}} {256 0 0 0-3958 {}} {256 0 0 0-3947 {}} {256 0 0 0-3924 {}} {256 0 0 0-3915 {}} {256 0 0 0-3910 {}}} SUCCS {{774 0 0 0-3910 {}} {774 0 0 0-3915 {}} {774 0 0 0-3924 {}} {774 0 0 0-3947 {}} {774 0 0 0-3958 {}} {772 0 0 0-3965 {}}} CYCLES {}}
set a(0-3876) {CHI {0-3909 0-3910 0-3911 0-3912 0-3913 0-3914 0-3915 0-3916 0-3917 0-3918 0-3919 0-3920 0-3921 0-3922 0-3923 0-3924 0-3925 0-3926 0-3927 0-3928 0-3929 0-3930 0-3931 0-3932 0-3933 0-3934 0-3935 0-3936 0-3937 0-3938 0-3939 0-3940 0-3941 0-3942 0-3943 0-3944 0-3945 0-3946 0-3947 0-3948 0-3949 0-3950 0-3951 0-3952 0-3953 0-3954 0-3955 0-3956 0-3957 0-3958 0-3959 0-3960 0-3961 0-3962 0-3963 0-3964 0-3965} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-105 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3908 {}} {258 0 0 0-3907 {}} {130 0 0 0-3906 {}} {258 0 0 0-3905 {}} {130 0 0 0-3904 {}} {130 0 0 0-3903 {}} {130 0 0 0-3902 {}} {130 0 0 0-3901 {}} {130 0 0 0-3900 {}} {130 0 0 0-3899 {}} {130 0 0 0-3898 {}} {130 0 0 0-3897 {}} {64 0 0 0-3896 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-3908 {}} {131 0 0 0-3966 {}} {130 0 0 0-3967 {}} {130 0 0 0-3968 {}} {130 0 0 0-3969 {}} {130 0 0 0-3970 {}} {130 0 0 0-3971 {}} {130 0 0 0-3972 {}} {130 0 0 0-3973 {}} {130 0 0 0-3974 {}} {130 0 0 0-3975 {}} {64 0 0 0-3877 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-3966) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-106 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3967 {}} {130 0 0 0-3975 {}}} CYCLES {}}
set a(0-3967) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-107 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-3966 {}} {130 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3968 {}} {130 0 0 0-3975 {}}} CYCLES {}}
set a(0-3968) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-108 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-3967 {}} {130 0 0 0-3876 {}}} SUCCS {{258 0 0 0-3972 {}} {130 0 0 0-3975 {}}} CYCLES {}}
set a(0-3969) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-109 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-3876 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-3970 {}} {130 0 0 0-3975 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-3970) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#4 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-110 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-3969 {}} {130 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3971 {}} {130 0 0 0-3975 {}}} CYCLES {}}
set a(0-3971) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-111 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-3970 {}} {130 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3972 {}} {130 0 0 0-3975 {}}} CYCLES {}}
set a(0-3972) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-112 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-3971 {}} {258 0 0 0-3968 {}} {130 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3973 {}} {130 0 0 0-3975 {}}} CYCLES {}}
set a(0-3973) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-113 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3972 {}} {130 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3974 {}} {130 0 0 0-3975 {}}} CYCLES {}}
set a(0-3974) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-114 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3973 {}} {130 0 0 0-3876 {}}} SUCCS {{259 0 0 0-3975 {}}} CYCLES {}}
set a(0-3975) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-115 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3974 {}} {130 0 0 0-3973 {}} {130 0 0 0-3972 {}} {130 0 0 0-3971 {}} {130 0 0 0-3970 {}} {130 0 0 0-3969 {}} {130 0 0 0-3968 {}} {130 0 0 0-3967 {}} {130 0 0 0-3966 {}} {130 0 0 0-3876 {}}} SUCCS {{128 0 0 0-3983 {}} {64 0 0 0-3877 {}}} CYCLES {}}
set a(0-3976) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-116 LOC {1 0.118125 2 0.2171844 2 0.2171844 2 0.285934275 2 0.285934275} PREDS {{258 0 0 0-3899 {}}} SUCCS {{258 0 0 0-3980 {}} {130 0 0 0-3877 {}} {258 0 0 0-4123 {}} {258 0 0 0-4266 {}} {258 0 0 0-4407 {}}} CYCLES {}}
set a(0-3977) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-117 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.2859344} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-3978 {}} {130 0 0 0-3877 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-3978) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#5 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-118 LOC {0 1.0 2 0.0 2 0.0 2 0.2859344} PREDS {{259 0 0 0-3977 {}}} SUCCS {{259 0 0 0-3979 {}} {130 0 0 0-3877 {}}} CYCLES {}}
set a(0-3979) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-119 LOC {0 1.0 2 0.2859344 2 0.2859344 2 0.2859344} PREDS {{259 0 0 0-3978 {}}} SUCCS {{259 0 0 0-3980 {}} {130 0 0 0-3877 {}}} CYCLES {}}
set a(0-3980) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-120 LOC {1 0.18687499999999999 2 0.2859344 2 0.2859344 2 0.7499998775 2 0.7499998775} PREDS {{259 0 0 0-3979 {}} {258 0 0 0-3976 {}}} SUCCS {{259 0 1.500 0-3981 {}} {258 0 1.500 0-3982 {}} {130 0 0 0-3877 {}}} CYCLES {}}
set a(0-3981) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-121 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-3980 {}}} SUCCS {{258 0 0 0-3877 {}}} CYCLES {}}
set a(0-3982) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-122 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 1.500 0-3980 {}}} SUCCS {{258 0 0 0-3877 {}}} CYCLES {}}
set a(0-3983) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-123 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-3975 {}} {772 0 0 0-3877 {}}} SUCCS {{259 0 0 0-3877 {}}} CYCLES {}}
set a(0-3984) {AREA_SCORE {} NAME mult:res:asn(mult:res#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-124 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-4014 {}}} CYCLES {}}
set a(0-3985) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {{774 0 0 0-4033 {}}} SUCCS {{259 0 0 0-3986 {}} {130 0 0 0-4032 {}} {256 0 0 0-4033 {}}} CYCLES {}}
set a(0-3986) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0) TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-126 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-3985 {}}} SUCCS {{258 0 0 0-3990 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3987) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-127 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {} SUCCS {{259 0 0 0-3988 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3988) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#6 TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-128 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-3987 {}}} SUCCS {{259 0 0 0-3989 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3989) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-129 LOC {0 1.0 1 0.52687505 1 0.52687505 5 0.52687505} PREDS {{259 0 0 0-3988 {}}} SUCCS {{259 0 0 0-3990 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3990) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-130 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-3989 {}} {258 0 0 0-3986 {}}} SUCCS {{259 0 2.250 0-3991 {}} {258 0 2.250 0-4020 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3991) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-131 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-3990 {}} {774 0 2.250 0-4027 {}} {774 0 2.250 0-4020 {}}} SUCCS {{258 0 0 0-4015 {}} {256 0 0 0-4020 {}} {258 0 0 0-4022 {}} {256 0 0 0-4027 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3992) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-132 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-3993 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3993) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#7 TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-133 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-3992 {}}} SUCCS {{259 0 0 0-3994 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3994) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-134 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-3993 {}}} SUCCS {{258 0 0 0-3996 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3995) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-135 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-3996 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3996) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-136 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-3995 {}} {258 0 0 0-3994 {}}} SUCCS {{258 0 0 0-3999 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3997) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-4033 {}}} SUCCS {{259 0 0 0-3998 {}} {130 0 0 0-4032 {}} {256 0 0 0-4033 {}}} CYCLES {}}
set a(0-3998) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#1 TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-138 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-3997 {}}} SUCCS {{259 0 0 0-3999 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-3999) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-139 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-3998 {}} {258 0 0 0-3996 {}}} SUCCS {{259 0 2.250 0-4000 {}} {258 0 2.250 0-4027 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4000) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-140 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-3999 {}} {774 0 2.250 0-4027 {}} {774 0 2.250 0-4020 {}}} SUCCS {{259 0 0 0-4001 {}} {258 0 0 0-4002 {}} {256 0 0 0-4020 {}} {256 0 0 0-4027 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4001) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-141 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-4000 {}}} SUCCS {{258 0 0 0-4006 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4002) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-142 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-4000 {}}} SUCCS {{259 0 0 0-4003 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4003) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-143 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-4002 {}}} SUCCS {{259 0 0 0-4004 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4004) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-144 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-4003 {}}} SUCCS {{259 0 0 0-4005 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4005) {AREA_SCORE {} NAME COMP_LOOP-2:mult:z_:not TYPE NOT PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-145 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-4004 {}}} SUCCS {{259 0 0 0-4006 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4006) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-146 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-4005 {}} {258 0 0 0-4001 {}}} SUCCS {{259 0 0 0-4007 {}} {258 0 0 0-4013 {}} {258 0 0 0-4014 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4007) {AREA_SCORE {} NAME mult:if:conc#1 TYPE CONCATENATE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-147 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-4006 {}}} SUCCS {{258 0 0 0-4009 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4008) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not#1 TYPE NOT PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-148 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-4009 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4009) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-149 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-4008 {}} {258 0 0 0-4007 {}}} SUCCS {{259 0 0 0-4010 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4010) {AREA_SCORE {} NAME COMP_LOOP-2:mult:slc()(32) TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-150 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4009 {}}} SUCCS {{259 0 0 0-4011 {}} {258 0 0 0-4014 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4011) {AREA_SCORE {} NAME COMP_LOOP-2:mult:sel TYPE SELECT PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-151 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4010 {}}} SUCCS {{146 0 0 0-4012 {}} {146 0 0 0-4013 {}}} CYCLES {}}
set a(0-4012) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not#2 TYPE NOT PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-152 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-4011 {}}} SUCCS {{259 0 0 0-4013 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4013) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-153 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-4012 {}} {146 0 0 0-4011 {}} {258 0 0 0-4006 {}}} SUCCS {{259 0 0 0-4014 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4014) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#1 TYPE MUX DELAY {0.08 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-154 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-4013 {}} {258 0 0 0-4010 {}} {258 0 0 0-4006 {}} {258 0 0 0-3984 {}}} SUCCS {{259 0 0 0-4015 {}} {258 0 0 0-4021 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4015) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-155 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-4014 {}} {258 0 0 0-3991 {}}} SUCCS {{259 0 0 0-4016 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4016) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-156 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-4015 {}} {128 0 0 0-4018 {}}} SUCCS {{258 0 0 0-4018 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4017) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-157 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-4018 {}}} SUCCS {{259 0 0 0-4018 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4018) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-158 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-4017 {}} {258 0 0 0-4016 {}}} SUCCS {{128 0 0 0-4016 {}} {128 0 0 0-4017 {}} {259 0 0 0-4019 {}}} CYCLES {}}
set a(0-4019) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-159 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4018 {}}} SUCCS {{259 0 2.250 0-4020 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-160 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4020 {}} {259 0 2.250 0-4019 {}} {256 0 0 0-4000 {}} {256 0 0 0-3991 {}} {258 0 2.250 0-3990 {}} {774 0 0 0-4027 {}}} SUCCS {{774 0 2.250 0-3991 {}} {774 0 2.250 0-4000 {}} {774 0 0 0-4020 {}} {258 0 0 0-4027 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4021) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-161 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-4014 {}}} SUCCS {{259 0 0 0-4022 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4022) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-162 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-4021 {}} {258 0 0 0-3991 {}}} SUCCS {{259 0 0 0-4023 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4023) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-163 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-4022 {}} {128 0 0 0-4025 {}}} SUCCS {{258 0 0 0-4025 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4024) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-164 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-4025 {}}} SUCCS {{259 0 0 0-4025 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4025) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-165 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-4024 {}} {258 0 0 0-4023 {}}} SUCCS {{128 0 0 0-4023 {}} {128 0 0 0-4024 {}} {259 0 0 0-4026 {}}} CYCLES {}}
set a(0-4026) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-166 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-4025 {}}} SUCCS {{259 0 2.250 0-4027 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4027) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-167 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4027 {}} {259 0 2.250 0-4026 {}} {258 0 0 0-4020 {}} {256 0 0 0-4000 {}} {258 0 2.250 0-3999 {}} {256 0 0 0-3991 {}}} SUCCS {{774 0 2.250 0-3991 {}} {774 0 2.250 0-4000 {}} {774 0 0 0-4020 {}} {774 0 0 0-4027 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4028) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-168 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-4033 {}}} SUCCS {{259 0 0 0-4029 {}} {130 0 0 0-4032 {}} {256 0 0 0-4033 {}}} CYCLES {}}
set a(0-4029) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#2 TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-169 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-4028 {}}} SUCCS {{259 0 0 0-4030 {}} {130 0 0 0-4032 {}}} CYCLES {}}
set a(0-4030) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-170 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-4029 {}}} SUCCS {{259 0 0 0-4031 {}} {130 0 0 0-4032 {}} {258 0 0 0-4033 {}}} CYCLES {}}
set a(0-4031) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(10) TYPE READSLICE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-171 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4030 {}}} SUCCS {{259 0 0 0-4032 {}}} CYCLES {}}
set a(0-4032) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3877 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-172 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4031 {}} {130 0 0 0-4030 {}} {130 0 0 0-4029 {}} {130 0 0 0-4028 {}} {130 0 0 0-4027 {}} {130 0 0 0-4026 {}} {130 0 0 0-4024 {}} {130 0 0 0-4023 {}} {130 0 0 0-4022 {}} {130 0 0 0-4021 {}} {130 0 0 0-4020 {}} {130 0 0 0-4019 {}} {130 0 0 0-4017 {}} {130 0 0 0-4016 {}} {130 0 0 0-4015 {}} {130 0 0 0-4014 {}} {130 0 0 0-4013 {}} {130 0 0 0-4012 {}} {130 0 0 0-4010 {}} {130 0 0 0-4009 {}} {130 0 0 0-4008 {}} {130 0 0 0-4007 {}} {130 0 0 0-4006 {}} {130 0 0 0-4005 {}} {130 0 0 0-4004 {}} {130 0 0 0-4003 {}} {130 0 0 0-4002 {}} {130 0 0 0-4001 {}} {130 0 0 0-4000 {}} {130 0 0 0-3999 {}} {130 0 0 0-3998 {}} {130 0 0 0-3997 {}} {130 0 0 0-3996 {}} {130 0 0 0-3995 {}} {130 0 0 0-3994 {}} {130 0 0 0-3993 {}} {130 0 0 0-3992 {}} {130 0 0 0-3991 {}} {130 0 0 0-3990 {}} {130 0 0 0-3989 {}} {130 0 0 0-3988 {}} {130 0 0 0-3987 {}} {130 0 0 0-3986 {}} {130 0 0 0-3985 {}}} SUCCS {{129 0 0 0-4033 {}}} CYCLES {}}
set a(0-4033) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3877 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4033 {}} {129 0 0 0-4032 {}} {258 0 0 0-4030 {}} {256 0 0 0-4028 {}} {256 0 0 0-3997 {}} {256 0 0 0-3985 {}}} SUCCS {{774 0 0 0-3985 {}} {774 0 0 0-3997 {}} {774 0 0 0-4028 {}} {772 0 0 0-4033 {}}} CYCLES {}}
set a(0-3877) {CHI {0-3984 0-3985 0-3986 0-3987 0-3988 0-3989 0-3990 0-3991 0-3992 0-3993 0-3994 0-3995 0-3996 0-3997 0-3998 0-3999 0-4000 0-4001 0-4002 0-4003 0-4004 0-4005 0-4006 0-4007 0-4008 0-4009 0-4010 0-4011 0-4012 0-4013 0-4014 0-4015 0-4016 0-4017 0-4018 0-4019 0-4020 0-4021 0-4022 0-4023 0-4024 0-4025 0-4026 0-4027 0-4028 0-4029 0-4030 0-4031 0-4032 0-4033} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-173 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3983 {}} {258 0 0 0-3982 {}} {258 0 0 0-3981 {}} {130 0 0 0-3980 {}} {130 0 0 0-3979 {}} {130 0 0 0-3978 {}} {130 0 0 0-3977 {}} {130 0 0 0-3976 {}} {64 0 0 0-3975 {}} {64 0 0 0-3876 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-3983 {}} {131 0 0 0-4034 {}} {130 0 0 0-4035 {}} {130 0 0 0-4036 {}} {130 0 0 0-4037 {}} {130 0 0 0-4038 {}} {130 0 0 0-4039 {}} {130 0 0 0-4040 {}} {130 0 0 0-4041 {}} {130 0 0 0-4042 {}} {130 0 0 0-4043 {}} {64 0 0 0-3878 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4034) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-174 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-3877 {}}} SUCCS {{259 0 0 0-4035 {}} {130 0 0 0-4043 {}}} CYCLES {}}
set a(0-4035) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-175 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-4034 {}} {130 0 0 0-3877 {}}} SUCCS {{259 0 0 0-4036 {}} {130 0 0 0-4043 {}}} CYCLES {}}
set a(0-4036) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-176 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-4035 {}} {130 0 0 0-3877 {}}} SUCCS {{258 0 0 0-4040 {}} {130 0 0 0-4043 {}}} CYCLES {}}
set a(0-4037) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-177 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-3877 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4038 {}} {130 0 0 0-4043 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4038) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#8 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-178 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-4037 {}} {130 0 0 0-3877 {}}} SUCCS {{259 0 0 0-4039 {}} {130 0 0 0-4043 {}}} CYCLES {}}
set a(0-4039) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-179 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-4038 {}} {130 0 0 0-3877 {}}} SUCCS {{259 0 0 0-4040 {}} {130 0 0 0-4043 {}}} CYCLES {}}
set a(0-4040) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-180 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-4039 {}} {258 0 0 0-4036 {}} {130 0 0 0-3877 {}}} SUCCS {{259 0 0 0-4041 {}} {130 0 0 0-4043 {}}} CYCLES {}}
set a(0-4041) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-181 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4040 {}} {130 0 0 0-3877 {}}} SUCCS {{259 0 0 0-4042 {}} {130 0 0 0-4043 {}}} CYCLES {}}
set a(0-4042) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-182 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4041 {}} {130 0 0 0-3877 {}}} SUCCS {{259 0 0 0-4043 {}}} CYCLES {}}
set a(0-4043) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-183 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4042 {}} {130 0 0 0-4041 {}} {130 0 0 0-4040 {}} {130 0 0 0-4039 {}} {130 0 0 0-4038 {}} {130 0 0 0-4037 {}} {130 0 0 0-4036 {}} {130 0 0 0-4035 {}} {130 0 0 0-4034 {}} {130 0 0 0-3877 {}}} SUCCS {{128 0 0 0-4053 {}} {64 0 0 0-3878 {}}} CYCLES {}}
set a(0-4044) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-184 LOC {1 0.118125 3 0.2171844 3 0.2171844 3 0.285934275 3 0.285934275} PREDS {{258 0 0 0-3899 {}}} SUCCS {{258 0 0 0-4048 {}} {130 0 0 0-3878 {}} {258 0 0 0-4333 {}}} CYCLES {}}
set a(0-4045) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-185 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.2859344} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4046 {}} {130 0 0 0-3878 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4046) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#9 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-186 LOC {0 1.0 3 0.0 3 0.0 3 0.2859344} PREDS {{259 0 0 0-4045 {}}} SUCCS {{259 0 0 0-4047 {}} {130 0 0 0-3878 {}}} CYCLES {}}
set a(0-4047) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-187 LOC {0 1.0 3 0.2859344 3 0.2859344 3 0.2859344} PREDS {{259 0 0 0-4046 {}}} SUCCS {{259 0 0 0-4048 {}} {130 0 0 0-3878 {}}} CYCLES {}}
set a(0-4048) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-188 LOC {1 0.18687499999999999 3 0.2859344 3 0.2859344 3 0.7499998775 3 0.7499998775} PREDS {{259 0 0 0-4047 {}} {258 0 0 0-4044 {}}} SUCCS {{259 0 0 0-4049 {}} {258 0 0 0-4051 {}} {130 0 0 0-3878 {}}} CYCLES {}}
set a(0-4049) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-189 LOC {1 0.6509406 3 0.75 3 0.75 3 0.75} PREDS {{259 0 0 0-4048 {}}} SUCCS {{259 0 1.500 0-4050 {}} {130 0 0 0-3878 {}}} CYCLES {}}
set a(0-4050) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-190 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-4049 {}}} SUCCS {{258 0 0 0-3878 {}}} CYCLES {}}
set a(0-4051) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-191 LOC {1 0.6509406 3 0.75 3 0.75 3 0.75} PREDS {{258 0 0 0-4048 {}}} SUCCS {{259 0 1.500 0-4052 {}} {130 0 0 0-3878 {}}} CYCLES {}}
set a(0-4052) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-192 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-4051 {}}} SUCCS {{258 0 0 0-3878 {}}} CYCLES {}}
set a(0-4053) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-193 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-4043 {}} {772 0 0 0-3878 {}}} SUCCS {{259 0 0 0-3878 {}}} CYCLES {}}
set a(0-4054) {AREA_SCORE {} NAME mult:res:asn(mult:res#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-194 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-4087 {}}} CYCLES {}}
set a(0-4055) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-195 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52875005} PREDS {{774 0 0 0-4109 {}}} SUCCS {{259 0 0 0-4056 {}} {130 0 0 0-4108 {}} {256 0 0 0-4109 {}}} CYCLES {}}
set a(0-4056) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-1) TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-196 LOC {0 1.0 1 0.0 1 0.0 5 0.52875005} PREDS {{259 0 0 0-4055 {}}} SUCCS {{258 0 0 0-4060 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4057) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-197 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52875005} PREDS {} SUCCS {{259 0 0 0-4058 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4058) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#10 TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-198 LOC {0 1.0 1 0.0 1 0.0 5 0.52875005} PREDS {{259 0 0 0-4057 {}}} SUCCS {{259 0 0 0-4059 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4059) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-199 LOC {0 1.0 1 0.52875005 1 0.52875005 5 0.52875005} PREDS {{259 0 0 0-4058 {}}} SUCCS {{259 0 0 0-4060 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4060) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-200 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-4059 {}} {258 0 0 0-4056 {}}} SUCCS {{258 0 0 0-4063 {}} {258 0 0 0-4095 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4061) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-201 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-4109 {}}} SUCCS {{259 0 0 0-4062 {}} {130 0 0 0-4108 {}} {256 0 0 0-4109 {}}} CYCLES {}}
set a(0-4062) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0)#1 TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-202 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-4061 {}}} SUCCS {{259 0 0 0-4063 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4063) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-203 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-4062 {}} {258 0 0 0-4060 {}}} SUCCS {{259 0 2.250 0-4064 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4064) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-204 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-4063 {}} {774 0 2.250 0-4103 {}} {774 0 2.250 0-4096 {}}} SUCCS {{258 0 0 0-4088 {}} {256 0 0 0-4096 {}} {258 0 0 0-4098 {}} {256 0 0 0-4103 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4065) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-205 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4066 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4066) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#11 TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-206 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-4065 {}}} SUCCS {{259 0 0 0-4067 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4067) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-207 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-4066 {}}} SUCCS {{258 0 0 0-4069 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4068) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-208 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4069 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4069) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.03 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-209 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-4068 {}} {258 0 0 0-4067 {}}} SUCCS {{258 0 0 0-4072 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4070) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-210 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-4109 {}}} SUCCS {{259 0 0 0-4071 {}} {130 0 0 0-4108 {}} {256 0 0 0-4109 {}}} CYCLES {}}
set a(0-4071) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0) TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-211 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-4070 {}}} SUCCS {{259 0 0 0-4072 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4072) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-212 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-4071 {}} {258 0 0 0-4069 {}}} SUCCS {{259 0 2.250 0-4073 {}} {258 0 2.250 0-4103 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4073) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-213 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-4072 {}} {774 0 2.250 0-4103 {}} {774 0 2.250 0-4096 {}}} SUCCS {{259 0 0 0-4074 {}} {258 0 0 0-4075 {}} {256 0 0 0-4096 {}} {256 0 0 0-4103 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4074) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-214 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-4073 {}}} SUCCS {{258 0 0 0-4079 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4075) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-215 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-4073 {}}} SUCCS {{259 0 0 0-4076 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4076) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-216 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-4075 {}}} SUCCS {{259 0 0 0-4077 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4077) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-217 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-4076 {}}} SUCCS {{259 0 0 0-4078 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4078) {AREA_SCORE {} NAME COMP_LOOP-3:mult:z_:not TYPE NOT PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-218 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-4077 {}}} SUCCS {{259 0 0 0-4079 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4079) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-219 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-4078 {}} {258 0 0 0-4074 {}}} SUCCS {{259 0 0 0-4080 {}} {258 0 0 0-4086 {}} {258 0 0 0-4087 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4080) {AREA_SCORE {} NAME mult:if:conc#2 TYPE CONCATENATE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-220 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-4079 {}}} SUCCS {{258 0 0 0-4082 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4081) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not#1 TYPE NOT PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-221 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-4082 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4082) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#2 TYPE ACCU DELAY {1.38 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-222 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-4081 {}} {258 0 0 0-4080 {}}} SUCCS {{259 0 0 0-4083 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4083) {AREA_SCORE {} NAME COMP_LOOP-3:mult:slc()(32) TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-223 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4082 {}}} SUCCS {{259 0 0 0-4084 {}} {258 0 0 0-4087 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4084) {AREA_SCORE {} NAME COMP_LOOP-3:mult:sel TYPE SELECT PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-224 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4083 {}}} SUCCS {{146 0 0 0-4085 {}} {146 0 0 0-4086 {}}} CYCLES {}}
set a(0-4085) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not#2 TYPE NOT PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-225 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-4084 {}}} SUCCS {{259 0 0 0-4086 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4086) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-226 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-4085 {}} {146 0 0 0-4084 {}} {258 0 0 0-4079 {}}} SUCCS {{259 0 0 0-4087 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4087) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#2 TYPE MUX DELAY {0.08 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-227 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-4086 {}} {258 0 0 0-4083 {}} {258 0 0 0-4079 {}} {258 0 0 0-4054 {}}} SUCCS {{259 0 0 0-4088 {}} {258 0 0 0-4097 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4088) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-228 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-4087 {}} {258 0 0 0-4064 {}}} SUCCS {{259 0 0 0-4089 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4089) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-229 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-4088 {}} {128 0 0 0-4091 {}}} SUCCS {{258 0 0 0-4091 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4090) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-230 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-4091 {}}} SUCCS {{259 0 0 0-4091 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4091) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-231 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-4090 {}} {258 0 0 0-4089 {}}} SUCCS {{128 0 0 0-4089 {}} {128 0 0 0-4090 {}} {259 0 0 0-4092 {}}} CYCLES {}}
set a(0-4092) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-232 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4091 {}}} SUCCS {{258 0 2.250 0-4096 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4093) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-233 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{774 0 0 0-4109 {}}} SUCCS {{259 0 0 0-4094 {}} {130 0 0 0-4108 {}} {256 0 0 0-4109 {}}} CYCLES {}}
set a(0-4094) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0) TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-234 LOC {0 1.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{259 0 0 0-4093 {}}} SUCCS {{259 0 0 0-4095 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4095) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-235 LOC {1 0.1275 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4094 {}} {258 0 0 0-4060 {}}} SUCCS {{259 0 2.250 0-4096 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4096) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-236 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4096 {}} {259 0 2.250 0-4095 {}} {258 0 2.250 0-4092 {}} {256 0 0 0-4073 {}} {256 0 0 0-4064 {}} {774 0 0 0-4103 {}}} SUCCS {{774 0 2.250 0-4064 {}} {774 0 2.250 0-4073 {}} {774 0 0 0-4096 {}} {258 0 0 0-4103 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4097) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-237 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-4087 {}}} SUCCS {{259 0 0 0-4098 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4098) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-238 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-4097 {}} {258 0 0 0-4064 {}}} SUCCS {{259 0 0 0-4099 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4099) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-239 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-4098 {}} {128 0 0 0-4101 {}}} SUCCS {{258 0 0 0-4101 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4100) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-240 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-4101 {}}} SUCCS {{259 0 0 0-4101 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4101) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-241 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-4100 {}} {258 0 0 0-4099 {}}} SUCCS {{128 0 0 0-4099 {}} {128 0 0 0-4100 {}} {259 0 0 0-4102 {}}} CYCLES {}}
set a(0-4102) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-242 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-4101 {}}} SUCCS {{259 0 2.250 0-4103 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4103) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-243 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4103 {}} {259 0 2.250 0-4102 {}} {258 0 0 0-4096 {}} {256 0 0 0-4073 {}} {258 0 2.250 0-4072 {}} {256 0 0 0-4064 {}}} SUCCS {{774 0 2.250 0-4064 {}} {774 0 2.250 0-4073 {}} {774 0 0 0-4096 {}} {774 0 0 0-4103 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4104) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-244 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-4109 {}}} SUCCS {{259 0 0 0-4105 {}} {130 0 0 0-4108 {}} {256 0 0 0-4109 {}}} CYCLES {}}
set a(0-4105) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0)#1 TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-245 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-4104 {}}} SUCCS {{259 0 0 0-4106 {}} {130 0 0 0-4108 {}}} CYCLES {}}
set a(0-4106) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-246 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-4105 {}}} SUCCS {{259 0 0 0-4107 {}} {130 0 0 0-4108 {}} {258 0 0 0-4109 {}}} CYCLES {}}
set a(0-4107) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(10) TYPE READSLICE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-247 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4106 {}}} SUCCS {{259 0 0 0-4108 {}}} CYCLES {}}
set a(0-4108) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3878 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-248 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4107 {}} {130 0 0 0-4106 {}} {130 0 0 0-4105 {}} {130 0 0 0-4104 {}} {130 0 0 0-4103 {}} {130 0 0 0-4102 {}} {130 0 0 0-4100 {}} {130 0 0 0-4099 {}} {130 0 0 0-4098 {}} {130 0 0 0-4097 {}} {130 0 0 0-4096 {}} {130 0 0 0-4095 {}} {130 0 0 0-4094 {}} {130 0 0 0-4093 {}} {130 0 0 0-4092 {}} {130 0 0 0-4090 {}} {130 0 0 0-4089 {}} {130 0 0 0-4088 {}} {130 0 0 0-4087 {}} {130 0 0 0-4086 {}} {130 0 0 0-4085 {}} {130 0 0 0-4083 {}} {130 0 0 0-4082 {}} {130 0 0 0-4081 {}} {130 0 0 0-4080 {}} {130 0 0 0-4079 {}} {130 0 0 0-4078 {}} {130 0 0 0-4077 {}} {130 0 0 0-4076 {}} {130 0 0 0-4075 {}} {130 0 0 0-4074 {}} {130 0 0 0-4073 {}} {130 0 0 0-4072 {}} {130 0 0 0-4071 {}} {130 0 0 0-4070 {}} {130 0 0 0-4069 {}} {130 0 0 0-4068 {}} {130 0 0 0-4067 {}} {130 0 0 0-4066 {}} {130 0 0 0-4065 {}} {130 0 0 0-4064 {}} {130 0 0 0-4063 {}} {130 0 0 0-4062 {}} {130 0 0 0-4061 {}} {130 0 0 0-4060 {}} {130 0 0 0-4059 {}} {130 0 0 0-4058 {}} {130 0 0 0-4057 {}} {130 0 0 0-4056 {}} {130 0 0 0-4055 {}}} SUCCS {{129 0 0 0-4109 {}}} CYCLES {}}
set a(0-4109) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3878 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4109 {}} {129 0 0 0-4108 {}} {258 0 0 0-4106 {}} {256 0 0 0-4104 {}} {256 0 0 0-4093 {}} {256 0 0 0-4070 {}} {256 0 0 0-4061 {}} {256 0 0 0-4055 {}}} SUCCS {{774 0 0 0-4055 {}} {774 0 0 0-4061 {}} {774 0 0 0-4070 {}} {774 0 0 0-4093 {}} {774 0 0 0-4104 {}} {772 0 0 0-4109 {}}} CYCLES {}}
set a(0-3878) {CHI {0-4054 0-4055 0-4056 0-4057 0-4058 0-4059 0-4060 0-4061 0-4062 0-4063 0-4064 0-4065 0-4066 0-4067 0-4068 0-4069 0-4070 0-4071 0-4072 0-4073 0-4074 0-4075 0-4076 0-4077 0-4078 0-4079 0-4080 0-4081 0-4082 0-4083 0-4084 0-4085 0-4086 0-4087 0-4088 0-4089 0-4090 0-4091 0-4092 0-4093 0-4094 0-4095 0-4096 0-4097 0-4098 0-4099 0-4100 0-4101 0-4102 0-4103 0-4104 0-4105 0-4106 0-4107 0-4108 0-4109} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-249 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4053 {}} {258 0 0 0-4052 {}} {130 0 0 0-4051 {}} {258 0 0 0-4050 {}} {130 0 0 0-4049 {}} {130 0 0 0-4048 {}} {130 0 0 0-4047 {}} {130 0 0 0-4046 {}} {130 0 0 0-4045 {}} {130 0 0 0-4044 {}} {64 0 0 0-4043 {}} {64 0 0 0-3877 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-4053 {}} {131 0 0 0-4110 {}} {130 0 0 0-4111 {}} {130 0 0 0-4112 {}} {130 0 0 0-4113 {}} {130 0 0 0-4114 {}} {130 0 0 0-4115 {}} {130 0 0 0-4116 {}} {130 0 0 0-4117 {}} {130 0 0 0-4118 {}} {130 0 0 0-4119 {}} {64 0 0 0-3879 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4110) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-250 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-3878 {}}} SUCCS {{259 0 0 0-4111 {}} {130 0 0 0-4119 {}}} CYCLES {}}
set a(0-4111) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-251 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-4110 {}} {130 0 0 0-3878 {}}} SUCCS {{259 0 0 0-4112 {}} {130 0 0 0-4119 {}}} CYCLES {}}
set a(0-4112) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-252 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-4111 {}} {130 0 0 0-3878 {}}} SUCCS {{258 0 0 0-4116 {}} {130 0 0 0-4119 {}}} CYCLES {}}
set a(0-4113) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-253 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-3878 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4114 {}} {130 0 0 0-4119 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4114) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#13 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-254 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-4113 {}} {130 0 0 0-3878 {}}} SUCCS {{259 0 0 0-4115 {}} {130 0 0 0-4119 {}}} CYCLES {}}
set a(0-4115) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-255 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-4114 {}} {130 0 0 0-3878 {}}} SUCCS {{259 0 0 0-4116 {}} {130 0 0 0-4119 {}}} CYCLES {}}
set a(0-4116) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-256 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-4115 {}} {258 0 0 0-4112 {}} {130 0 0 0-3878 {}}} SUCCS {{259 0 0 0-4117 {}} {130 0 0 0-4119 {}}} CYCLES {}}
set a(0-4117) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-257 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4116 {}} {130 0 0 0-3878 {}}} SUCCS {{259 0 0 0-4118 {}} {130 0 0 0-4119 {}}} CYCLES {}}
set a(0-4118) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-258 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4117 {}} {130 0 0 0-3878 {}}} SUCCS {{259 0 0 0-4119 {}}} CYCLES {}}
set a(0-4119) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-259 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4118 {}} {130 0 0 0-4117 {}} {130 0 0 0-4116 {}} {130 0 0 0-4115 {}} {130 0 0 0-4114 {}} {130 0 0 0-4113 {}} {130 0 0 0-4112 {}} {130 0 0 0-4111 {}} {130 0 0 0-4110 {}} {130 0 0 0-3878 {}}} SUCCS {{128 0 0 0-4126 {}} {64 0 0 0-3879 {}}} CYCLES {}}
set a(0-4120) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-260 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.2859344} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4121 {}} {130 0 0 0-3879 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4121) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#3 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-261 LOC {0 1.0 4 0.0 4 0.0 4 0.2859344} PREDS {{259 0 0 0-4120 {}}} SUCCS {{259 0 0 0-4122 {}} {130 0 0 0-3879 {}}} CYCLES {}}
set a(0-4122) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-262 LOC {0 1.0 4 0.2859344 4 0.2859344 4 0.2859344} PREDS {{259 0 0 0-4121 {}}} SUCCS {{259 0 0 0-4123 {}} {130 0 0 0-3879 {}}} CYCLES {}}
set a(0-4123) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-263 LOC {1 0.18687499999999999 4 0.2859344 4 0.2859344 4 0.7499998775 4 0.7499998775} PREDS {{259 0 0 0-4122 {}} {258 0 0 0-3976 {}}} SUCCS {{259 0 1.500 0-4124 {}} {258 0 1.500 0-4125 {}} {130 0 0 0-3879 {}}} CYCLES {}}
set a(0-4124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-264 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 1.500 0-4123 {}}} SUCCS {{258 0 0 0-3879 {}}} CYCLES {}}
set a(0-4125) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-265 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 1.500 0-4123 {}}} SUCCS {{258 0 0 0-3879 {}}} CYCLES {}}
set a(0-4126) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#4(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-266 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-4119 {}} {772 0 0 0-3879 {}}} SUCCS {{259 0 0 0-3879 {}}} CYCLES {}}
set a(0-4127) {AREA_SCORE {} NAME mult:res:asn(mult:res#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-267 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-4157 {}}} CYCLES {}}
set a(0-4128) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-268 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {{774 0 0 0-4176 {}}} SUCCS {{259 0 0 0-4129 {}} {130 0 0 0-4175 {}} {256 0 0 0-4176 {}}} CYCLES {}}
set a(0-4129) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0) TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-269 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-4128 {}}} SUCCS {{258 0 0 0-4133 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4130) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-270 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {} SUCCS {{259 0 0 0-4131 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4131) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#14 TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-271 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-4130 {}}} SUCCS {{259 0 0 0-4132 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4132) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-272 LOC {0 1.0 1 0.52687505 1 0.52687505 5 0.52687505} PREDS {{259 0 0 0-4131 {}}} SUCCS {{259 0 0 0-4133 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4133) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-273 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-4132 {}} {258 0 0 0-4129 {}}} SUCCS {{259 0 2.250 0-4134 {}} {258 0 2.250 0-4163 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4134) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-274 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-4133 {}} {774 0 2.250 0-4170 {}} {774 0 2.250 0-4163 {}}} SUCCS {{258 0 0 0-4158 {}} {256 0 0 0-4163 {}} {258 0 0 0-4165 {}} {256 0 0 0-4170 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4135) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-275 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4136 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4136) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#15 TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-276 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-4135 {}}} SUCCS {{259 0 0 0-4137 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4137) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-277 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-4136 {}}} SUCCS {{258 0 0 0-4139 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4138) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-278 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4139 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4139) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.03 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-279 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-4138 {}} {258 0 0 0-4137 {}}} SUCCS {{258 0 0 0-4142 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4140) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-280 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-4176 {}}} SUCCS {{259 0 0 0-4141 {}} {130 0 0 0-4175 {}} {256 0 0 0-4176 {}}} CYCLES {}}
set a(0-4141) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#1 TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-281 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-4140 {}}} SUCCS {{259 0 0 0-4142 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4142) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-282 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-4141 {}} {258 0 0 0-4139 {}}} SUCCS {{259 0 2.250 0-4143 {}} {258 0 2.250 0-4170 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4143) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-283 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-4142 {}} {774 0 2.250 0-4170 {}} {774 0 2.250 0-4163 {}}} SUCCS {{259 0 0 0-4144 {}} {258 0 0 0-4145 {}} {256 0 0 0-4163 {}} {256 0 0 0-4170 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4144) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-284 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-4143 {}}} SUCCS {{258 0 0 0-4149 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4145) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-285 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-4143 {}}} SUCCS {{259 0 0 0-4146 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4146) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-286 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-4145 {}}} SUCCS {{259 0 0 0-4147 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4147) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-287 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-4146 {}}} SUCCS {{259 0 0 0-4148 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4148) {AREA_SCORE {} NAME COMP_LOOP-4:mult:z_:not TYPE NOT PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-288 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-4147 {}}} SUCCS {{259 0 0 0-4149 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4149) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-289 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-4148 {}} {258 0 0 0-4144 {}}} SUCCS {{259 0 0 0-4150 {}} {258 0 0 0-4156 {}} {258 0 0 0-4157 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4150) {AREA_SCORE {} NAME mult:if:conc#3 TYPE CONCATENATE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-290 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-4149 {}}} SUCCS {{258 0 0 0-4152 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4151) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not#1 TYPE NOT PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-291 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-4152 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4152) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#3 TYPE ACCU DELAY {1.38 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-292 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-4151 {}} {258 0 0 0-4150 {}}} SUCCS {{259 0 0 0-4153 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4153) {AREA_SCORE {} NAME COMP_LOOP-4:mult:slc()(32) TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-293 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4152 {}}} SUCCS {{259 0 0 0-4154 {}} {258 0 0 0-4157 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4154) {AREA_SCORE {} NAME COMP_LOOP-4:mult:sel TYPE SELECT PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-294 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4153 {}}} SUCCS {{146 0 0 0-4155 {}} {146 0 0 0-4156 {}}} CYCLES {}}
set a(0-4155) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not#2 TYPE NOT PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-295 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-4154 {}}} SUCCS {{259 0 0 0-4156 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4156) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-296 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-4155 {}} {146 0 0 0-4154 {}} {258 0 0 0-4149 {}}} SUCCS {{259 0 0 0-4157 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4157) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-297 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-4156 {}} {258 0 0 0-4153 {}} {258 0 0 0-4149 {}} {258 0 0 0-4127 {}}} SUCCS {{259 0 0 0-4158 {}} {258 0 0 0-4164 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4158) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-298 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-4157 {}} {258 0 0 0-4134 {}}} SUCCS {{259 0 0 0-4159 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4159) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-299 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-4158 {}} {128 0 0 0-4161 {}}} SUCCS {{258 0 0 0-4161 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4160) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-300 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-4161 {}}} SUCCS {{259 0 0 0-4161 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4161) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-301 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-4160 {}} {258 0 0 0-4159 {}}} SUCCS {{128 0 0 0-4159 {}} {128 0 0 0-4160 {}} {259 0 0 0-4162 {}}} CYCLES {}}
set a(0-4162) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-302 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4161 {}}} SUCCS {{259 0 2.250 0-4163 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4163) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-303 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4163 {}} {259 0 2.250 0-4162 {}} {256 0 0 0-4143 {}} {256 0 0 0-4134 {}} {258 0 2.250 0-4133 {}} {774 0 0 0-4170 {}}} SUCCS {{774 0 2.250 0-4134 {}} {774 0 2.250 0-4143 {}} {774 0 0 0-4163 {}} {258 0 0 0-4170 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4164) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-304 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-4157 {}}} SUCCS {{259 0 0 0-4165 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4165) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-305 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-4164 {}} {258 0 0 0-4134 {}}} SUCCS {{259 0 0 0-4166 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4166) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-306 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-4165 {}} {128 0 0 0-4168 {}}} SUCCS {{258 0 0 0-4168 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4167) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-307 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-4168 {}}} SUCCS {{259 0 0 0-4168 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4168) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-308 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-4167 {}} {258 0 0 0-4166 {}}} SUCCS {{128 0 0 0-4166 {}} {128 0 0 0-4167 {}} {259 0 0 0-4169 {}}} CYCLES {}}
set a(0-4169) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-309 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-4168 {}}} SUCCS {{259 0 2.250 0-4170 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4170) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-310 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4170 {}} {259 0 2.250 0-4169 {}} {258 0 0 0-4163 {}} {256 0 0 0-4143 {}} {258 0 2.250 0-4142 {}} {256 0 0 0-4134 {}}} SUCCS {{774 0 2.250 0-4134 {}} {774 0 2.250 0-4143 {}} {774 0 0 0-4163 {}} {774 0 0 0-4170 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4171) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-311 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-4176 {}}} SUCCS {{259 0 0 0-4172 {}} {130 0 0 0-4175 {}} {256 0 0 0-4176 {}}} CYCLES {}}
set a(0-4172) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#2 TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-312 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-4171 {}}} SUCCS {{259 0 0 0-4173 {}} {130 0 0 0-4175 {}}} CYCLES {}}
set a(0-4173) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-313 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-4172 {}}} SUCCS {{259 0 0 0-4174 {}} {130 0 0 0-4175 {}} {258 0 0 0-4176 {}}} CYCLES {}}
set a(0-4174) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(10) TYPE READSLICE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-314 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4173 {}}} SUCCS {{259 0 0 0-4175 {}}} CYCLES {}}
set a(0-4175) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3879 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-315 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4174 {}} {130 0 0 0-4173 {}} {130 0 0 0-4172 {}} {130 0 0 0-4171 {}} {130 0 0 0-4170 {}} {130 0 0 0-4169 {}} {130 0 0 0-4167 {}} {130 0 0 0-4166 {}} {130 0 0 0-4165 {}} {130 0 0 0-4164 {}} {130 0 0 0-4163 {}} {130 0 0 0-4162 {}} {130 0 0 0-4160 {}} {130 0 0 0-4159 {}} {130 0 0 0-4158 {}} {130 0 0 0-4157 {}} {130 0 0 0-4156 {}} {130 0 0 0-4155 {}} {130 0 0 0-4153 {}} {130 0 0 0-4152 {}} {130 0 0 0-4151 {}} {130 0 0 0-4150 {}} {130 0 0 0-4149 {}} {130 0 0 0-4148 {}} {130 0 0 0-4147 {}} {130 0 0 0-4146 {}} {130 0 0 0-4145 {}} {130 0 0 0-4144 {}} {130 0 0 0-4143 {}} {130 0 0 0-4142 {}} {130 0 0 0-4141 {}} {130 0 0 0-4140 {}} {130 0 0 0-4139 {}} {130 0 0 0-4138 {}} {130 0 0 0-4137 {}} {130 0 0 0-4136 {}} {130 0 0 0-4135 {}} {130 0 0 0-4134 {}} {130 0 0 0-4133 {}} {130 0 0 0-4132 {}} {130 0 0 0-4131 {}} {130 0 0 0-4130 {}} {130 0 0 0-4129 {}} {130 0 0 0-4128 {}}} SUCCS {{129 0 0 0-4176 {}}} CYCLES {}}
set a(0-4176) {AREA_SCORE {} NAME asn(VEC_LOOP:j#4(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3879 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4176 {}} {129 0 0 0-4175 {}} {258 0 0 0-4173 {}} {256 0 0 0-4171 {}} {256 0 0 0-4140 {}} {256 0 0 0-4128 {}}} SUCCS {{774 0 0 0-4128 {}} {774 0 0 0-4140 {}} {774 0 0 0-4171 {}} {772 0 0 0-4176 {}}} CYCLES {}}
set a(0-3879) {CHI {0-4127 0-4128 0-4129 0-4130 0-4131 0-4132 0-4133 0-4134 0-4135 0-4136 0-4137 0-4138 0-4139 0-4140 0-4141 0-4142 0-4143 0-4144 0-4145 0-4146 0-4147 0-4148 0-4149 0-4150 0-4151 0-4152 0-4153 0-4154 0-4155 0-4156 0-4157 0-4158 0-4159 0-4160 0-4161 0-4162 0-4163 0-4164 0-4165 0-4166 0-4167 0-4168 0-4169 0-4170 0-4171 0-4172 0-4173 0-4174 0-4175 0-4176} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-316 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4126 {}} {258 0 0 0-4125 {}} {258 0 0 0-4124 {}} {130 0 0 0-4123 {}} {130 0 0 0-4122 {}} {130 0 0 0-4121 {}} {130 0 0 0-4120 {}} {64 0 0 0-4119 {}} {64 0 0 0-3878 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-4126 {}} {131 0 0 0-4177 {}} {130 0 0 0-4178 {}} {130 0 0 0-4179 {}} {130 0 0 0-4180 {}} {130 0 0 0-4181 {}} {130 0 0 0-4182 {}} {130 0 0 0-4183 {}} {130 0 0 0-4184 {}} {130 0 0 0-4185 {}} {130 0 0 0-4186 {}} {64 0 0 0-3880 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4177) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-317 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-3879 {}}} SUCCS {{259 0 0 0-4178 {}} {130 0 0 0-4186 {}}} CYCLES {}}
set a(0-4178) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-318 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-4177 {}} {130 0 0 0-3879 {}}} SUCCS {{259 0 0 0-4179 {}} {130 0 0 0-4186 {}}} CYCLES {}}
set a(0-4179) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-319 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-4178 {}} {130 0 0 0-3879 {}}} SUCCS {{258 0 0 0-4183 {}} {130 0 0 0-4186 {}}} CYCLES {}}
set a(0-4180) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-320 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-3879 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4181 {}} {130 0 0 0-4186 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4181) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#16 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-321 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-4180 {}} {130 0 0 0-3879 {}}} SUCCS {{259 0 0 0-4182 {}} {130 0 0 0-4186 {}}} CYCLES {}}
set a(0-4182) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-322 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-4181 {}} {130 0 0 0-3879 {}}} SUCCS {{259 0 0 0-4183 {}} {130 0 0 0-4186 {}}} CYCLES {}}
set a(0-4183) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-323 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-4182 {}} {258 0 0 0-4179 {}} {130 0 0 0-3879 {}}} SUCCS {{259 0 0 0-4184 {}} {130 0 0 0-4186 {}}} CYCLES {}}
set a(0-4184) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-324 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4183 {}} {130 0 0 0-3879 {}}} SUCCS {{259 0 0 0-4185 {}} {130 0 0 0-4186 {}}} CYCLES {}}
set a(0-4185) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-325 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4184 {}} {130 0 0 0-3879 {}}} SUCCS {{259 0 0 0-4186 {}}} CYCLES {}}
set a(0-4186) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-326 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4185 {}} {130 0 0 0-4184 {}} {130 0 0 0-4183 {}} {130 0 0 0-4182 {}} {130 0 0 0-4181 {}} {130 0 0 0-4180 {}} {130 0 0 0-4179 {}} {130 0 0 0-4178 {}} {130 0 0 0-4177 {}} {130 0 0 0-3879 {}}} SUCCS {{128 0 0 0-4196 {}} {64 0 0 0-3880 {}}} CYCLES {}}
set a(0-4187) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-327 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 5 0.285934275} PREDS {{258 0 0 0-3899 {}}} SUCCS {{258 0 0 0-4191 {}} {130 0 0 0-3880 {}}} CYCLES {}}
set a(0-4188) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-328 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.2859344} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4189 {}} {130 0 0 0-3880 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4189) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#17 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-329 LOC {0 1.0 5 0.0 5 0.0 5 0.2859344} PREDS {{259 0 0 0-4188 {}}} SUCCS {{259 0 0 0-4190 {}} {130 0 0 0-3880 {}}} CYCLES {}}
set a(0-4190) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-330 LOC {0 1.0 5 0.2859344 5 0.2859344 5 0.2859344} PREDS {{259 0 0 0-4189 {}}} SUCCS {{259 0 0 0-4191 {}} {130 0 0 0-3880 {}}} CYCLES {}}
set a(0-4191) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-331 LOC {1 0.18687499999999999 5 0.2859344 5 0.2859344 5 0.7499998775 5 0.7499998775} PREDS {{259 0 0 0-4190 {}} {258 0 0 0-4187 {}}} SUCCS {{259 0 0 0-4192 {}} {258 0 0 0-4194 {}} {130 0 0 0-3880 {}}} CYCLES {}}
set a(0-4192) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-332 LOC {1 0.6509406 5 0.75 5 0.75 5 0.75} PREDS {{259 0 0 0-4191 {}}} SUCCS {{259 0 1.500 0-4193 {}} {130 0 0 0-3880 {}}} CYCLES {}}
set a(0-4193) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-333 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-4192 {}}} SUCCS {{258 0 0 0-3880 {}}} CYCLES {}}
set a(0-4194) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-334 LOC {1 0.6509406 5 0.75 5 0.75 5 0.75} PREDS {{258 0 0 0-4191 {}}} SUCCS {{259 0 1.500 0-4195 {}} {130 0 0 0-3880 {}}} CYCLES {}}
set a(0-4195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-335 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-4194 {}}} SUCCS {{258 0 0 0-3880 {}}} CYCLES {}}
set a(0-4196) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#5(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-336 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-4186 {}} {772 0 0 0-3880 {}}} SUCCS {{259 0 0 0-3880 {}}} CYCLES {}}
set a(0-4197) {AREA_SCORE {} NAME mult:res:asn(mult:res#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-337 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-4230 {}}} CYCLES {}}
set a(0-4198) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-338 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5306250499999999} PREDS {{774 0 0 0-4252 {}}} SUCCS {{259 0 0 0-4199 {}} {130 0 0 0-4251 {}} {256 0 0 0-4252 {}}} CYCLES {}}
set a(0-4199) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-2) TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-339 LOC {0 1.0 1 0.0 1 0.0 5 0.5306250499999999} PREDS {{259 0 0 0-4198 {}}} SUCCS {{258 0 0 0-4203 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4200) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-340 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5306250499999999} PREDS {} SUCCS {{259 0 0 0-4201 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4201) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#18 TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-341 LOC {0 1.0 1 0.0 1 0.0 5 0.5306250499999999} PREDS {{259 0 0 0-4200 {}}} SUCCS {{259 0 0 0-4202 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4202) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-342 LOC {0 1.0 1 0.5306250499999999 1 0.5306250499999999 5 0.5306250499999999} PREDS {{259 0 0 0-4201 {}}} SUCCS {{259 0 0 0-4203 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4203) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.01 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-343 LOC {1 0.0 1 0.5306250499999999 1 0.5306250499999999 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-4202 {}} {258 0 0 0-4199 {}}} SUCCS {{258 0 0 0-4206 {}} {258 0 0 0-4238 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4204) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-344 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-4252 {}}} SUCCS {{259 0 0 0-4205 {}} {130 0 0 0-4251 {}} {256 0 0 0-4252 {}}} CYCLES {}}
set a(0-4205) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0)#1 TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-345 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-4204 {}}} SUCCS {{259 0 0 0-4206 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4206) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-346 LOC {1 0.125625 1 0.6562500499999999 1 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-4205 {}} {258 0 0 0-4203 {}}} SUCCS {{259 0 2.250 0-4207 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4207) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-347 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-4206 {}} {774 0 2.250 0-4246 {}} {774 0 2.250 0-4239 {}}} SUCCS {{258 0 0 0-4231 {}} {256 0 0 0-4239 {}} {258 0 0 0-4241 {}} {256 0 0 0-4246 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4208) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-348 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4209 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4209) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#19 TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-349 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-4208 {}}} SUCCS {{259 0 0 0-4210 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4210) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-350 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-4209 {}}} SUCCS {{258 0 0 0-4212 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4211) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-351 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4212 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4212) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-352 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-4211 {}} {258 0 0 0-4210 {}}} SUCCS {{258 0 0 0-4215 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4213) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-353 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-4252 {}}} SUCCS {{259 0 0 0-4214 {}} {130 0 0 0-4251 {}} {256 0 0 0-4252 {}}} CYCLES {}}
set a(0-4214) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0) TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-354 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-4213 {}}} SUCCS {{259 0 0 0-4215 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4215) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-355 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-4214 {}} {258 0 0 0-4212 {}}} SUCCS {{259 0 2.250 0-4216 {}} {258 0 2.250 0-4246 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4216) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-356 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-4215 {}} {774 0 2.250 0-4246 {}} {774 0 2.250 0-4239 {}}} SUCCS {{259 0 0 0-4217 {}} {258 0 0 0-4218 {}} {256 0 0 0-4239 {}} {256 0 0 0-4246 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4217) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-5:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-357 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-4216 {}}} SUCCS {{258 0 0 0-4222 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4218) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-5:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-358 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-4216 {}}} SUCCS {{259 0 0 0-4219 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4219) {AREA_SCORE {} NAME COMP_LOOP-5:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-359 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-4218 {}}} SUCCS {{259 0 0 0-4220 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4220) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-5:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-360 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-4219 {}}} SUCCS {{259 0 0 0-4221 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4221) {AREA_SCORE {} NAME COMP_LOOP-5:mult:z_:not TYPE NOT PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-361 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-4220 {}}} SUCCS {{259 0 0 0-4222 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4222) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-362 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-4221 {}} {258 0 0 0-4217 {}}} SUCCS {{259 0 0 0-4223 {}} {258 0 0 0-4229 {}} {258 0 0 0-4230 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4223) {AREA_SCORE {} NAME mult:if:conc#4 TYPE CONCATENATE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-363 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-4222 {}}} SUCCS {{258 0 0 0-4225 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4224) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:not#1 TYPE NOT PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-364 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-4225 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4225) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#4 TYPE ACCU DELAY {1.38 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-365 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-4224 {}} {258 0 0 0-4223 {}}} SUCCS {{259 0 0 0-4226 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4226) {AREA_SCORE {} NAME COMP_LOOP-5:mult:slc()(32) TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-366 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4225 {}}} SUCCS {{259 0 0 0-4227 {}} {258 0 0 0-4230 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4227) {AREA_SCORE {} NAME COMP_LOOP-5:mult:sel TYPE SELECT PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-367 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4226 {}}} SUCCS {{146 0 0 0-4228 {}} {146 0 0 0-4229 {}}} CYCLES {}}
set a(0-4228) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:not#2 TYPE NOT PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-368 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-4227 {}}} SUCCS {{259 0 0 0-4229 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4229) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-369 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-4228 {}} {146 0 0 0-4227 {}} {258 0 0 0-4222 {}}} SUCCS {{259 0 0 0-4230 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4230) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-370 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-4229 {}} {258 0 0 0-4226 {}} {258 0 0 0-4222 {}} {258 0 0 0-4197 {}}} SUCCS {{259 0 0 0-4231 {}} {258 0 0 0-4240 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4231) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-371 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-4230 {}} {258 0 0 0-4207 {}}} SUCCS {{259 0 0 0-4232 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4232) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-372 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-4231 {}} {128 0 0 0-4234 {}}} SUCCS {{258 0 0 0-4234 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4233) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-373 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-4234 {}}} SUCCS {{259 0 0 0-4234 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4234) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-374 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-4233 {}} {258 0 0 0-4232 {}}} SUCCS {{128 0 0 0-4232 {}} {128 0 0 0-4233 {}} {259 0 0 0-4235 {}}} CYCLES {}}
set a(0-4235) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-375 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4234 {}}} SUCCS {{258 0 2.250 0-4239 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4236) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-376 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{774 0 0 0-4252 {}}} SUCCS {{259 0 0 0-4237 {}} {130 0 0 0-4251 {}} {256 0 0 0-4252 {}}} CYCLES {}}
set a(0-4237) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0) TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-377 LOC {0 1.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{259 0 0 0-4236 {}}} SUCCS {{259 0 0 0-4238 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4238) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-378 LOC {1 0.125625 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4237 {}} {258 0 0 0-4203 {}}} SUCCS {{259 0 2.250 0-4239 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4239) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-379 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4239 {}} {259 0 2.250 0-4238 {}} {258 0 2.250 0-4235 {}} {256 0 0 0-4216 {}} {256 0 0 0-4207 {}} {774 0 0 0-4246 {}}} SUCCS {{774 0 2.250 0-4207 {}} {774 0 2.250 0-4216 {}} {774 0 0 0-4239 {}} {258 0 0 0-4246 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4240) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-380 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-4230 {}}} SUCCS {{259 0 0 0-4241 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4241) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-381 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-4240 {}} {258 0 0 0-4207 {}}} SUCCS {{259 0 0 0-4242 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4242) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-382 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-4241 {}} {128 0 0 0-4244 {}}} SUCCS {{258 0 0 0-4244 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4243) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-383 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-4244 {}}} SUCCS {{259 0 0 0-4244 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4244) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-384 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-4243 {}} {258 0 0 0-4242 {}}} SUCCS {{128 0 0 0-4242 {}} {128 0 0 0-4243 {}} {259 0 0 0-4245 {}}} CYCLES {}}
set a(0-4245) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-385 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-4244 {}}} SUCCS {{259 0 2.250 0-4246 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4246) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-386 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4246 {}} {259 0 2.250 0-4245 {}} {258 0 0 0-4239 {}} {256 0 0 0-4216 {}} {258 0 2.250 0-4215 {}} {256 0 0 0-4207 {}}} SUCCS {{774 0 2.250 0-4207 {}} {774 0 2.250 0-4216 {}} {774 0 0 0-4239 {}} {774 0 0 0-4246 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4247) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-387 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-4252 {}}} SUCCS {{259 0 0 0-4248 {}} {130 0 0 0-4251 {}} {256 0 0 0-4252 {}}} CYCLES {}}
set a(0-4248) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0)#1 TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-388 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-4247 {}}} SUCCS {{259 0 0 0-4249 {}} {130 0 0 0-4251 {}}} CYCLES {}}
set a(0-4249) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-389 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4250 {}} {130 0 0 0-4251 {}} {258 0 0 0-4252 {}}} CYCLES {}}
set a(0-4250) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(10) TYPE READSLICE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-390 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4249 {}}} SUCCS {{259 0 0 0-4251 {}}} CYCLES {}}
set a(0-4251) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3880 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-391 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4250 {}} {130 0 0 0-4249 {}} {130 0 0 0-4248 {}} {130 0 0 0-4247 {}} {130 0 0 0-4246 {}} {130 0 0 0-4245 {}} {130 0 0 0-4243 {}} {130 0 0 0-4242 {}} {130 0 0 0-4241 {}} {130 0 0 0-4240 {}} {130 0 0 0-4239 {}} {130 0 0 0-4238 {}} {130 0 0 0-4237 {}} {130 0 0 0-4236 {}} {130 0 0 0-4235 {}} {130 0 0 0-4233 {}} {130 0 0 0-4232 {}} {130 0 0 0-4231 {}} {130 0 0 0-4230 {}} {130 0 0 0-4229 {}} {130 0 0 0-4228 {}} {130 0 0 0-4226 {}} {130 0 0 0-4225 {}} {130 0 0 0-4224 {}} {130 0 0 0-4223 {}} {130 0 0 0-4222 {}} {130 0 0 0-4221 {}} {130 0 0 0-4220 {}} {130 0 0 0-4219 {}} {130 0 0 0-4218 {}} {130 0 0 0-4217 {}} {130 0 0 0-4216 {}} {130 0 0 0-4215 {}} {130 0 0 0-4214 {}} {130 0 0 0-4213 {}} {130 0 0 0-4212 {}} {130 0 0 0-4211 {}} {130 0 0 0-4210 {}} {130 0 0 0-4209 {}} {130 0 0 0-4208 {}} {130 0 0 0-4207 {}} {130 0 0 0-4206 {}} {130 0 0 0-4205 {}} {130 0 0 0-4204 {}} {130 0 0 0-4203 {}} {130 0 0 0-4202 {}} {130 0 0 0-4201 {}} {130 0 0 0-4200 {}} {130 0 0 0-4199 {}} {130 0 0 0-4198 {}}} SUCCS {{129 0 0 0-4252 {}}} CYCLES {}}
set a(0-4252) {AREA_SCORE {} NAME asn(VEC_LOOP:j#5(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3880 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4252 {}} {129 0 0 0-4251 {}} {258 0 0 0-4249 {}} {256 0 0 0-4247 {}} {256 0 0 0-4236 {}} {256 0 0 0-4213 {}} {256 0 0 0-4204 {}} {256 0 0 0-4198 {}}} SUCCS {{774 0 0 0-4198 {}} {774 0 0 0-4204 {}} {774 0 0 0-4213 {}} {774 0 0 0-4236 {}} {774 0 0 0-4247 {}} {772 0 0 0-4252 {}}} CYCLES {}}
set a(0-3880) {CHI {0-4197 0-4198 0-4199 0-4200 0-4201 0-4202 0-4203 0-4204 0-4205 0-4206 0-4207 0-4208 0-4209 0-4210 0-4211 0-4212 0-4213 0-4214 0-4215 0-4216 0-4217 0-4218 0-4219 0-4220 0-4221 0-4222 0-4223 0-4224 0-4225 0-4226 0-4227 0-4228 0-4229 0-4230 0-4231 0-4232 0-4233 0-4234 0-4235 0-4236 0-4237 0-4238 0-4239 0-4240 0-4241 0-4242 0-4243 0-4244 0-4245 0-4246 0-4247 0-4248 0-4249 0-4250 0-4251 0-4252} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-392 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4196 {}} {258 0 0 0-4195 {}} {130 0 0 0-4194 {}} {258 0 0 0-4193 {}} {130 0 0 0-4192 {}} {130 0 0 0-4191 {}} {130 0 0 0-4190 {}} {130 0 0 0-4189 {}} {130 0 0 0-4188 {}} {130 0 0 0-4187 {}} {64 0 0 0-4186 {}} {64 0 0 0-3879 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-4196 {}} {131 0 0 0-4253 {}} {130 0 0 0-4254 {}} {130 0 0 0-4255 {}} {130 0 0 0-4256 {}} {130 0 0 0-4257 {}} {130 0 0 0-4258 {}} {130 0 0 0-4259 {}} {130 0 0 0-4260 {}} {130 0 0 0-4261 {}} {130 0 0 0-4262 {}} {64 0 0 0-3881 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4253) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-393 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-3880 {}}} SUCCS {{259 0 0 0-4254 {}} {130 0 0 0-4262 {}}} CYCLES {}}
set a(0-4254) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-394 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-4253 {}} {130 0 0 0-3880 {}}} SUCCS {{259 0 0 0-4255 {}} {130 0 0 0-4262 {}}} CYCLES {}}
set a(0-4255) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-395 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-4254 {}} {130 0 0 0-3880 {}}} SUCCS {{258 0 0 0-4259 {}} {130 0 0 0-4262 {}}} CYCLES {}}
set a(0-4256) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-396 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-3880 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4257 {}} {130 0 0 0-4262 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4257) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#20 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-397 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-4256 {}} {130 0 0 0-3880 {}}} SUCCS {{259 0 0 0-4258 {}} {130 0 0 0-4262 {}}} CYCLES {}}
set a(0-4258) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-398 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-4257 {}} {130 0 0 0-3880 {}}} SUCCS {{259 0 0 0-4259 {}} {130 0 0 0-4262 {}}} CYCLES {}}
set a(0-4259) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-399 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-4258 {}} {258 0 0 0-4255 {}} {130 0 0 0-3880 {}}} SUCCS {{259 0 0 0-4260 {}} {130 0 0 0-4262 {}}} CYCLES {}}
set a(0-4260) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-400 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-4259 {}} {130 0 0 0-3880 {}}} SUCCS {{259 0 0 0-4261 {}} {130 0 0 0-4262 {}}} CYCLES {}}
set a(0-4261) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-401 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-4260 {}} {130 0 0 0-3880 {}}} SUCCS {{259 0 0 0-4262 {}}} CYCLES {}}
set a(0-4262) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-402 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-4261 {}} {130 0 0 0-4260 {}} {130 0 0 0-4259 {}} {130 0 0 0-4258 {}} {130 0 0 0-4257 {}} {130 0 0 0-4256 {}} {130 0 0 0-4255 {}} {130 0 0 0-4254 {}} {130 0 0 0-4253 {}} {130 0 0 0-3880 {}}} SUCCS {{128 0 0 0-4269 {}} {64 0 0 0-3881 {}}} CYCLES {}}
set a(0-4263) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-403 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.2859344} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4264 {}} {130 0 0 0-3881 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4264) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#21 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-404 LOC {0 1.0 6 0.0 6 0.0 6 0.2859344} PREDS {{259 0 0 0-4263 {}}} SUCCS {{259 0 0 0-4265 {}} {130 0 0 0-3881 {}}} CYCLES {}}
set a(0-4265) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-405 LOC {0 1.0 6 0.2859344 6 0.2859344 6 0.2859344} PREDS {{259 0 0 0-4264 {}}} SUCCS {{259 0 0 0-4266 {}} {130 0 0 0-3881 {}}} CYCLES {}}
set a(0-4266) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-406 LOC {1 0.18687499999999999 6 0.2859344 6 0.2859344 6 0.7499998775 6 0.7499998775} PREDS {{259 0 0 0-4265 {}} {258 0 0 0-3976 {}}} SUCCS {{259 0 1.500 0-4267 {}} {258 0 1.500 0-4268 {}} {130 0 0 0-3881 {}}} CYCLES {}}
set a(0-4267) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-407 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 1.500 0-4266 {}}} SUCCS {{258 0 0 0-3881 {}}} CYCLES {}}
set a(0-4268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-408 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 1.500 0-4266 {}}} SUCCS {{258 0 0 0-3881 {}}} CYCLES {}}
set a(0-4269) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#6(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-409 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-4262 {}} {772 0 0 0-3881 {}}} SUCCS {{259 0 0 0-3881 {}}} CYCLES {}}
set a(0-4270) {AREA_SCORE {} NAME mult:res:asn(mult:res#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-410 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-4300 {}}} CYCLES {}}
set a(0-4271) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-411 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {{774 0 0 0-4319 {}}} SUCCS {{259 0 0 0-4272 {}} {130 0 0 0-4318 {}} {256 0 0 0-4319 {}}} CYCLES {}}
set a(0-4272) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0) TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-412 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-4271 {}}} SUCCS {{258 0 0 0-4276 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4273) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-413 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {} SUCCS {{259 0 0 0-4274 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4274) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#22 TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-414 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-4273 {}}} SUCCS {{259 0 0 0-4275 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4275) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-415 LOC {0 1.0 1 0.52687505 1 0.52687505 5 0.52687505} PREDS {{259 0 0 0-4274 {}}} SUCCS {{259 0 0 0-4276 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4276) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-416 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-4275 {}} {258 0 0 0-4272 {}}} SUCCS {{259 0 2.250 0-4277 {}} {258 0 2.250 0-4306 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4277) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-417 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-4276 {}} {774 0 2.250 0-4313 {}} {774 0 2.250 0-4306 {}}} SUCCS {{258 0 0 0-4301 {}} {256 0 0 0-4306 {}} {258 0 0 0-4308 {}} {256 0 0 0-4313 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4278) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-418 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4279 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4279) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#23 TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-419 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-4278 {}}} SUCCS {{259 0 0 0-4280 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4280) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-420 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-4279 {}}} SUCCS {{258 0 0 0-4282 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4281) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-421 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4282 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4282) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.03 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-422 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-4281 {}} {258 0 0 0-4280 {}}} SUCCS {{258 0 0 0-4285 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4283) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-423 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-4319 {}}} SUCCS {{259 0 0 0-4284 {}} {130 0 0 0-4318 {}} {256 0 0 0-4319 {}}} CYCLES {}}
set a(0-4284) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#1 TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-424 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-4283 {}}} SUCCS {{259 0 0 0-4285 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4285) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-425 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-4284 {}} {258 0 0 0-4282 {}}} SUCCS {{259 0 2.250 0-4286 {}} {258 0 2.250 0-4313 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4286) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-426 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-4285 {}} {774 0 2.250 0-4313 {}} {774 0 2.250 0-4306 {}}} SUCCS {{259 0 0 0-4287 {}} {258 0 0 0-4288 {}} {256 0 0 0-4306 {}} {256 0 0 0-4313 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4287) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-6:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-427 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-4286 {}}} SUCCS {{258 0 0 0-4292 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4288) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-6:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-428 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-4286 {}}} SUCCS {{259 0 0 0-4289 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4289) {AREA_SCORE {} NAME COMP_LOOP-6:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-429 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-4288 {}}} SUCCS {{259 0 0 0-4290 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4290) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-6:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-430 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-4289 {}}} SUCCS {{259 0 0 0-4291 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4291) {AREA_SCORE {} NAME COMP_LOOP-6:mult:z_:not TYPE NOT PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-431 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-4290 {}}} SUCCS {{259 0 0 0-4292 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4292) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-432 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-4291 {}} {258 0 0 0-4287 {}}} SUCCS {{259 0 0 0-4293 {}} {258 0 0 0-4299 {}} {258 0 0 0-4300 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4293) {AREA_SCORE {} NAME mult:if:conc#5 TYPE CONCATENATE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-433 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-4292 {}}} SUCCS {{258 0 0 0-4295 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4294) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:not#1 TYPE NOT PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-434 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-4295 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4295) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#5 TYPE ACCU DELAY {1.38 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-435 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-4294 {}} {258 0 0 0-4293 {}}} SUCCS {{259 0 0 0-4296 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4296) {AREA_SCORE {} NAME COMP_LOOP-6:mult:slc()(32) TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-436 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4295 {}}} SUCCS {{259 0 0 0-4297 {}} {258 0 0 0-4300 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4297) {AREA_SCORE {} NAME COMP_LOOP-6:mult:sel TYPE SELECT PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-437 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4296 {}}} SUCCS {{146 0 0 0-4298 {}} {146 0 0 0-4299 {}}} CYCLES {}}
set a(0-4298) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:not#2 TYPE NOT PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-438 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-4297 {}}} SUCCS {{259 0 0 0-4299 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4299) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-439 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-4298 {}} {146 0 0 0-4297 {}} {258 0 0 0-4292 {}}} SUCCS {{259 0 0 0-4300 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4300) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#5 TYPE MUX DELAY {0.08 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-440 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-4299 {}} {258 0 0 0-4296 {}} {258 0 0 0-4292 {}} {258 0 0 0-4270 {}}} SUCCS {{259 0 0 0-4301 {}} {258 0 0 0-4307 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4301) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-441 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-4300 {}} {258 0 0 0-4277 {}}} SUCCS {{259 0 0 0-4302 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4302) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-442 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-4301 {}} {128 0 0 0-4304 {}}} SUCCS {{258 0 0 0-4304 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4303) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-443 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-4304 {}}} SUCCS {{259 0 0 0-4304 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4304) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-444 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-4303 {}} {258 0 0 0-4302 {}}} SUCCS {{128 0 0 0-4302 {}} {128 0 0 0-4303 {}} {259 0 0 0-4305 {}}} CYCLES {}}
set a(0-4305) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-445 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4304 {}}} SUCCS {{259 0 2.250 0-4306 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4306) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-446 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4306 {}} {259 0 2.250 0-4305 {}} {256 0 0 0-4286 {}} {256 0 0 0-4277 {}} {258 0 2.250 0-4276 {}} {774 0 0 0-4313 {}}} SUCCS {{774 0 2.250 0-4277 {}} {774 0 2.250 0-4286 {}} {774 0 0 0-4306 {}} {258 0 0 0-4313 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4307) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-447 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-4300 {}}} SUCCS {{259 0 0 0-4308 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4308) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-448 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-4307 {}} {258 0 0 0-4277 {}}} SUCCS {{259 0 0 0-4309 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4309) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-449 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-4308 {}} {128 0 0 0-4311 {}}} SUCCS {{258 0 0 0-4311 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4310) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-450 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-4311 {}}} SUCCS {{259 0 0 0-4311 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4311) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-451 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-4310 {}} {258 0 0 0-4309 {}}} SUCCS {{128 0 0 0-4309 {}} {128 0 0 0-4310 {}} {259 0 0 0-4312 {}}} CYCLES {}}
set a(0-4312) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-452 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-4311 {}}} SUCCS {{259 0 2.250 0-4313 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4313) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-453 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4313 {}} {259 0 2.250 0-4312 {}} {258 0 0 0-4306 {}} {256 0 0 0-4286 {}} {258 0 2.250 0-4285 {}} {256 0 0 0-4277 {}}} SUCCS {{774 0 2.250 0-4277 {}} {774 0 2.250 0-4286 {}} {774 0 0 0-4306 {}} {774 0 0 0-4313 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4314) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-454 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-4319 {}}} SUCCS {{259 0 0 0-4315 {}} {130 0 0 0-4318 {}} {256 0 0 0-4319 {}}} CYCLES {}}
set a(0-4315) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#2 TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-455 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-4314 {}}} SUCCS {{259 0 0 0-4316 {}} {130 0 0 0-4318 {}}} CYCLES {}}
set a(0-4316) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-456 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-4315 {}}} SUCCS {{259 0 0 0-4317 {}} {130 0 0 0-4318 {}} {258 0 0 0-4319 {}}} CYCLES {}}
set a(0-4317) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(10) TYPE READSLICE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-457 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4316 {}}} SUCCS {{259 0 0 0-4318 {}}} CYCLES {}}
set a(0-4318) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3881 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-458 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4317 {}} {130 0 0 0-4316 {}} {130 0 0 0-4315 {}} {130 0 0 0-4314 {}} {130 0 0 0-4313 {}} {130 0 0 0-4312 {}} {130 0 0 0-4310 {}} {130 0 0 0-4309 {}} {130 0 0 0-4308 {}} {130 0 0 0-4307 {}} {130 0 0 0-4306 {}} {130 0 0 0-4305 {}} {130 0 0 0-4303 {}} {130 0 0 0-4302 {}} {130 0 0 0-4301 {}} {130 0 0 0-4300 {}} {130 0 0 0-4299 {}} {130 0 0 0-4298 {}} {130 0 0 0-4296 {}} {130 0 0 0-4295 {}} {130 0 0 0-4294 {}} {130 0 0 0-4293 {}} {130 0 0 0-4292 {}} {130 0 0 0-4291 {}} {130 0 0 0-4290 {}} {130 0 0 0-4289 {}} {130 0 0 0-4288 {}} {130 0 0 0-4287 {}} {130 0 0 0-4286 {}} {130 0 0 0-4285 {}} {130 0 0 0-4284 {}} {130 0 0 0-4283 {}} {130 0 0 0-4282 {}} {130 0 0 0-4281 {}} {130 0 0 0-4280 {}} {130 0 0 0-4279 {}} {130 0 0 0-4278 {}} {130 0 0 0-4277 {}} {130 0 0 0-4276 {}} {130 0 0 0-4275 {}} {130 0 0 0-4274 {}} {130 0 0 0-4273 {}} {130 0 0 0-4272 {}} {130 0 0 0-4271 {}}} SUCCS {{129 0 0 0-4319 {}}} CYCLES {}}
set a(0-4319) {AREA_SCORE {} NAME asn(VEC_LOOP:j#6(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3881 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4319 {}} {129 0 0 0-4318 {}} {258 0 0 0-4316 {}} {256 0 0 0-4314 {}} {256 0 0 0-4283 {}} {256 0 0 0-4271 {}}} SUCCS {{774 0 0 0-4271 {}} {774 0 0 0-4283 {}} {774 0 0 0-4314 {}} {772 0 0 0-4319 {}}} CYCLES {}}
set a(0-3881) {CHI {0-4270 0-4271 0-4272 0-4273 0-4274 0-4275 0-4276 0-4277 0-4278 0-4279 0-4280 0-4281 0-4282 0-4283 0-4284 0-4285 0-4286 0-4287 0-4288 0-4289 0-4290 0-4291 0-4292 0-4293 0-4294 0-4295 0-4296 0-4297 0-4298 0-4299 0-4300 0-4301 0-4302 0-4303 0-4304 0-4305 0-4306 0-4307 0-4308 0-4309 0-4310 0-4311 0-4312 0-4313 0-4314 0-4315 0-4316 0-4317 0-4318 0-4319} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-459 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-4269 {}} {258 0 0 0-4268 {}} {258 0 0 0-4267 {}} {130 0 0 0-4266 {}} {130 0 0 0-4265 {}} {130 0 0 0-4264 {}} {130 0 0 0-4263 {}} {64 0 0 0-4262 {}} {64 0 0 0-3880 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-4269 {}} {131 0 0 0-4320 {}} {130 0 0 0-4321 {}} {130 0 0 0-4322 {}} {130 0 0 0-4323 {}} {130 0 0 0-4324 {}} {130 0 0 0-4325 {}} {130 0 0 0-4326 {}} {130 0 0 0-4327 {}} {130 0 0 0-4328 {}} {130 0 0 0-4329 {}} {64 0 0 0-3882 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4320) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-460 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-3881 {}}} SUCCS {{259 0 0 0-4321 {}} {130 0 0 0-4329 {}}} CYCLES {}}
set a(0-4321) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-461 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-4320 {}} {130 0 0 0-3881 {}}} SUCCS {{259 0 0 0-4322 {}} {130 0 0 0-4329 {}}} CYCLES {}}
set a(0-4322) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-462 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-4321 {}} {130 0 0 0-3881 {}}} SUCCS {{258 0 0 0-4326 {}} {130 0 0 0-4329 {}}} CYCLES {}}
set a(0-4323) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-463 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-3881 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4324 {}} {130 0 0 0-4329 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4324) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#25 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-464 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-4323 {}} {130 0 0 0-3881 {}}} SUCCS {{259 0 0 0-4325 {}} {130 0 0 0-4329 {}}} CYCLES {}}
set a(0-4325) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-465 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-4324 {}} {130 0 0 0-3881 {}}} SUCCS {{259 0 0 0-4326 {}} {130 0 0 0-4329 {}}} CYCLES {}}
set a(0-4326) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-466 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-4325 {}} {258 0 0 0-4322 {}} {130 0 0 0-3881 {}}} SUCCS {{259 0 0 0-4327 {}} {130 0 0 0-4329 {}}} CYCLES {}}
set a(0-4327) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-467 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-4326 {}} {130 0 0 0-3881 {}}} SUCCS {{259 0 0 0-4328 {}} {130 0 0 0-4329 {}}} CYCLES {}}
set a(0-4328) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-468 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-4327 {}} {130 0 0 0-3881 {}}} SUCCS {{259 0 0 0-4329 {}}} CYCLES {}}
set a(0-4329) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-469 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-4328 {}} {130 0 0 0-4327 {}} {130 0 0 0-4326 {}} {130 0 0 0-4325 {}} {130 0 0 0-4324 {}} {130 0 0 0-4323 {}} {130 0 0 0-4322 {}} {130 0 0 0-4321 {}} {130 0 0 0-4320 {}} {130 0 0 0-3881 {}}} SUCCS {{128 0 0 0-4338 {}} {64 0 0 0-3882 {}}} CYCLES {}}
set a(0-4330) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-470 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.2859344} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4331 {}} {130 0 0 0-3882 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4331) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#12 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-471 LOC {0 1.0 7 0.0 7 0.0 7 0.2859344} PREDS {{259 0 0 0-4330 {}}} SUCCS {{259 0 0 0-4332 {}} {130 0 0 0-3882 {}}} CYCLES {}}
set a(0-4332) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-472 LOC {0 1.0 7 0.2859344 7 0.2859344 7 0.2859344} PREDS {{259 0 0 0-4331 {}}} SUCCS {{259 0 0 0-4333 {}} {130 0 0 0-3882 {}}} CYCLES {}}
set a(0-4333) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-473 LOC {1 0.18687499999999999 7 0.2859344 7 0.2859344 7 0.7499998775 7 0.7499998775} PREDS {{259 0 0 0-4332 {}} {258 0 0 0-4044 {}}} SUCCS {{259 0 0 0-4334 {}} {258 0 0 0-4336 {}} {130 0 0 0-3882 {}}} CYCLES {}}
set a(0-4334) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-474 LOC {1 0.6509406 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-4333 {}}} SUCCS {{259 0 1.500 0-4335 {}} {130 0 0 0-3882 {}}} CYCLES {}}
set a(0-4335) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-475 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-4334 {}}} SUCCS {{258 0 0 0-3882 {}}} CYCLES {}}
set a(0-4336) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-476 LOC {1 0.6509406 7 0.75 7 0.75 7 0.75} PREDS {{258 0 0 0-4333 {}}} SUCCS {{259 0 1.500 0-4337 {}} {130 0 0 0-3882 {}}} CYCLES {}}
set a(0-4337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-477 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-4336 {}}} SUCCS {{258 0 0 0-3882 {}}} CYCLES {}}
set a(0-4338) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#7(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-478 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-4329 {}} {772 0 0 0-3882 {}}} SUCCS {{259 0 0 0-3882 {}}} CYCLES {}}
set a(0-4339) {AREA_SCORE {} NAME mult:res:asn(mult:res#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-479 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-4372 {}}} CYCLES {}}
set a(0-4340) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-480 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52875005} PREDS {{774 0 0 0-4394 {}}} SUCCS {{259 0 0 0-4341 {}} {130 0 0 0-4393 {}} {256 0 0 0-4394 {}}} CYCLES {}}
set a(0-4341) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-1) TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-481 LOC {0 1.0 1 0.0 1 0.0 5 0.52875005} PREDS {{259 0 0 0-4340 {}}} SUCCS {{258 0 0 0-4345 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4342) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-482 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52875005} PREDS {} SUCCS {{259 0 0 0-4343 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4343) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#26 TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-483 LOC {0 1.0 1 0.0 1 0.0 5 0.52875005} PREDS {{259 0 0 0-4342 {}}} SUCCS {{259 0 0 0-4344 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4344) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-484 LOC {0 1.0 1 0.52875005 1 0.52875005 5 0.52875005} PREDS {{259 0 0 0-4343 {}}} SUCCS {{259 0 0 0-4345 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4345) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.02 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-485 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-4344 {}} {258 0 0 0-4341 {}}} SUCCS {{258 0 0 0-4348 {}} {258 0 0 0-4380 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4346) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-4394 {}}} SUCCS {{259 0 0 0-4347 {}} {130 0 0 0-4393 {}} {256 0 0 0-4394 {}}} CYCLES {}}
set a(0-4347) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0)#1 TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-487 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-4346 {}}} SUCCS {{259 0 0 0-4348 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4348) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-488 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-4347 {}} {258 0 0 0-4345 {}}} SUCCS {{259 0 2.250 0-4349 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4349) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-489 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-4348 {}} {774 0 2.250 0-4388 {}} {774 0 2.250 0-4381 {}}} SUCCS {{258 0 0 0-4373 {}} {256 0 0 0-4381 {}} {258 0 0 0-4383 {}} {256 0 0 0-4388 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4350) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-490 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4351 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4351) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#27 TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-491 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-4350 {}}} SUCCS {{259 0 0 0-4352 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4352) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-492 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-4351 {}}} SUCCS {{258 0 0 0-4354 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4353) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-493 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4354 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4354) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-494 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-4353 {}} {258 0 0 0-4352 {}}} SUCCS {{258 0 0 0-4357 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4355) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-495 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-4394 {}}} SUCCS {{259 0 0 0-4356 {}} {130 0 0 0-4393 {}} {256 0 0 0-4394 {}}} CYCLES {}}
set a(0-4356) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0) TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-496 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-4355 {}}} SUCCS {{259 0 0 0-4357 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4357) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-497 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-4356 {}} {258 0 0 0-4354 {}}} SUCCS {{259 0 2.250 0-4358 {}} {258 0 2.250 0-4388 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4358) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-498 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-4357 {}} {774 0 2.250 0-4388 {}} {774 0 2.250 0-4381 {}}} SUCCS {{259 0 0 0-4359 {}} {258 0 0 0-4360 {}} {256 0 0 0-4381 {}} {256 0 0 0-4388 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4359) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-7:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-499 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-4358 {}}} SUCCS {{258 0 0 0-4364 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4360) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-7:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-500 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-4358 {}}} SUCCS {{259 0 0 0-4361 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4361) {AREA_SCORE {} NAME COMP_LOOP-7:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-501 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-4360 {}}} SUCCS {{259 0 0 0-4362 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4362) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-7:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-502 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-4361 {}}} SUCCS {{259 0 0 0-4363 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4363) {AREA_SCORE {} NAME COMP_LOOP-7:mult:z_:not TYPE NOT PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-503 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-4362 {}}} SUCCS {{259 0 0 0-4364 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4364) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-504 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-4363 {}} {258 0 0 0-4359 {}}} SUCCS {{259 0 0 0-4365 {}} {258 0 0 0-4371 {}} {258 0 0 0-4372 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4365) {AREA_SCORE {} NAME mult:if:conc#6 TYPE CONCATENATE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-505 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-4364 {}}} SUCCS {{258 0 0 0-4367 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4366) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:not#1 TYPE NOT PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-506 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-4367 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4367) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#6 TYPE ACCU DELAY {1.38 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-507 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-4366 {}} {258 0 0 0-4365 {}}} SUCCS {{259 0 0 0-4368 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4368) {AREA_SCORE {} NAME COMP_LOOP-7:mult:slc()(32) TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-508 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4367 {}}} SUCCS {{259 0 0 0-4369 {}} {258 0 0 0-4372 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4369) {AREA_SCORE {} NAME COMP_LOOP-7:mult:sel TYPE SELECT PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-509 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4368 {}}} SUCCS {{146 0 0 0-4370 {}} {146 0 0 0-4371 {}}} CYCLES {}}
set a(0-4370) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:not#2 TYPE NOT PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-510 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-4369 {}}} SUCCS {{259 0 0 0-4371 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4371) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-511 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-4370 {}} {146 0 0 0-4369 {}} {258 0 0 0-4364 {}}} SUCCS {{259 0 0 0-4372 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4372) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#6 TYPE MUX DELAY {0.08 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-512 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-4371 {}} {258 0 0 0-4368 {}} {258 0 0 0-4364 {}} {258 0 0 0-4339 {}}} SUCCS {{259 0 0 0-4373 {}} {258 0 0 0-4382 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4373) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-513 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-4372 {}} {258 0 0 0-4349 {}}} SUCCS {{259 0 0 0-4374 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4374) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-514 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-4373 {}} {128 0 0 0-4376 {}}} SUCCS {{258 0 0 0-4376 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4375) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-515 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-4376 {}}} SUCCS {{259 0 0 0-4376 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4376) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-516 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-4375 {}} {258 0 0 0-4374 {}}} SUCCS {{128 0 0 0-4374 {}} {128 0 0 0-4375 {}} {259 0 0 0-4377 {}}} CYCLES {}}
set a(0-4377) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-517 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4376 {}}} SUCCS {{258 0 2.250 0-4381 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4378) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-518 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{774 0 0 0-4394 {}}} SUCCS {{259 0 0 0-4379 {}} {130 0 0 0-4393 {}} {256 0 0 0-4394 {}}} CYCLES {}}
set a(0-4379) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0) TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-519 LOC {0 1.0 1 0.0 1 0.0 7 0.6562500499999999} PREDS {{259 0 0 0-4378 {}}} SUCCS {{259 0 0 0-4380 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4380) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-520 LOC {1 0.1275 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4379 {}} {258 0 0 0-4345 {}}} SUCCS {{259 0 2.250 0-4381 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4381) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-521 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4381 {}} {259 0 2.250 0-4380 {}} {258 0 2.250 0-4377 {}} {256 0 0 0-4358 {}} {256 0 0 0-4349 {}} {774 0 0 0-4388 {}}} SUCCS {{774 0 2.250 0-4349 {}} {774 0 2.250 0-4358 {}} {774 0 0 0-4381 {}} {258 0 0 0-4388 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4382) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-522 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-4372 {}}} SUCCS {{259 0 0 0-4383 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4383) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-523 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-4382 {}} {258 0 0 0-4349 {}}} SUCCS {{259 0 0 0-4384 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4384) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-524 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-4383 {}} {128 0 0 0-4386 {}}} SUCCS {{258 0 0 0-4386 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4385) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-525 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-4386 {}}} SUCCS {{259 0 0 0-4386 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4386) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-526 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-4385 {}} {258 0 0 0-4384 {}}} SUCCS {{128 0 0 0-4384 {}} {128 0 0 0-4385 {}} {259 0 0 0-4387 {}}} CYCLES {}}
set a(0-4387) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-527 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-4386 {}}} SUCCS {{259 0 2.250 0-4388 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-528 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4388 {}} {259 0 2.250 0-4387 {}} {258 0 0 0-4381 {}} {256 0 0 0-4358 {}} {258 0 2.250 0-4357 {}} {256 0 0 0-4349 {}}} SUCCS {{774 0 2.250 0-4349 {}} {774 0 2.250 0-4358 {}} {774 0 0 0-4381 {}} {774 0 0 0-4388 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4389) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-529 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-4394 {}}} SUCCS {{259 0 0 0-4390 {}} {130 0 0 0-4393 {}} {256 0 0 0-4394 {}}} CYCLES {}}
set a(0-4390) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0)#1 TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-530 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-4389 {}}} SUCCS {{259 0 0 0-4391 {}} {130 0 0 0-4393 {}}} CYCLES {}}
set a(0-4391) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-531 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-4390 {}}} SUCCS {{259 0 0 0-4392 {}} {130 0 0 0-4393 {}} {258 0 0 0-4394 {}}} CYCLES {}}
set a(0-4392) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(10) TYPE READSLICE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-532 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4391 {}}} SUCCS {{259 0 0 0-4393 {}}} CYCLES {}}
set a(0-4393) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3882 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-533 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4392 {}} {130 0 0 0-4391 {}} {130 0 0 0-4390 {}} {130 0 0 0-4389 {}} {130 0 0 0-4388 {}} {130 0 0 0-4387 {}} {130 0 0 0-4385 {}} {130 0 0 0-4384 {}} {130 0 0 0-4383 {}} {130 0 0 0-4382 {}} {130 0 0 0-4381 {}} {130 0 0 0-4380 {}} {130 0 0 0-4379 {}} {130 0 0 0-4378 {}} {130 0 0 0-4377 {}} {130 0 0 0-4375 {}} {130 0 0 0-4374 {}} {130 0 0 0-4373 {}} {130 0 0 0-4372 {}} {130 0 0 0-4371 {}} {130 0 0 0-4370 {}} {130 0 0 0-4368 {}} {130 0 0 0-4367 {}} {130 0 0 0-4366 {}} {130 0 0 0-4365 {}} {130 0 0 0-4364 {}} {130 0 0 0-4363 {}} {130 0 0 0-4362 {}} {130 0 0 0-4361 {}} {130 0 0 0-4360 {}} {130 0 0 0-4359 {}} {130 0 0 0-4358 {}} {130 0 0 0-4357 {}} {130 0 0 0-4356 {}} {130 0 0 0-4355 {}} {130 0 0 0-4354 {}} {130 0 0 0-4353 {}} {130 0 0 0-4352 {}} {130 0 0 0-4351 {}} {130 0 0 0-4350 {}} {130 0 0 0-4349 {}} {130 0 0 0-4348 {}} {130 0 0 0-4347 {}} {130 0 0 0-4346 {}} {130 0 0 0-4345 {}} {130 0 0 0-4344 {}} {130 0 0 0-4343 {}} {130 0 0 0-4342 {}} {130 0 0 0-4341 {}} {130 0 0 0-4340 {}}} SUCCS {{129 0 0 0-4394 {}}} CYCLES {}}
set a(0-4394) {AREA_SCORE {} NAME asn(VEC_LOOP:j#7(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3882 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4394 {}} {129 0 0 0-4393 {}} {258 0 0 0-4391 {}} {256 0 0 0-4389 {}} {256 0 0 0-4378 {}} {256 0 0 0-4355 {}} {256 0 0 0-4346 {}} {256 0 0 0-4340 {}}} SUCCS {{774 0 0 0-4340 {}} {774 0 0 0-4346 {}} {774 0 0 0-4355 {}} {774 0 0 0-4378 {}} {774 0 0 0-4389 {}} {772 0 0 0-4394 {}}} CYCLES {}}
set a(0-3882) {CHI {0-4339 0-4340 0-4341 0-4342 0-4343 0-4344 0-4345 0-4346 0-4347 0-4348 0-4349 0-4350 0-4351 0-4352 0-4353 0-4354 0-4355 0-4356 0-4357 0-4358 0-4359 0-4360 0-4361 0-4362 0-4363 0-4364 0-4365 0-4366 0-4367 0-4368 0-4369 0-4370 0-4371 0-4372 0-4373 0-4374 0-4375 0-4376 0-4377 0-4378 0-4379 0-4380 0-4381 0-4382 0-4383 0-4384 0-4385 0-4386 0-4387 0-4388 0-4389 0-4390 0-4391 0-4392 0-4393 0-4394} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-534 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-4338 {}} {258 0 0 0-4337 {}} {130 0 0 0-4336 {}} {258 0 0 0-4335 {}} {130 0 0 0-4334 {}} {130 0 0 0-4333 {}} {130 0 0 0-4332 {}} {130 0 0 0-4331 {}} {130 0 0 0-4330 {}} {64 0 0 0-4329 {}} {64 0 0 0-3881 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-4338 {}} {131 0 0 0-4395 {}} {130 0 0 0-4396 {}} {130 0 0 0-4397 {}} {130 0 0 0-4398 {}} {130 0 0 0-4399 {}} {130 0 0 0-4400 {}} {130 0 0 0-4401 {}} {130 0 0 0-4402 {}} {130 0 0 0-4403 {}} {64 0 0 0-3883 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4395) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-535 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{131 0 0 0-3882 {}}} SUCCS {{259 0 0 0-4396 {}} {130 0 0 0-4403 {}}} CYCLES {}}
set a(0-4396) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-536 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-4395 {}} {130 0 0 0-3882 {}}} SUCCS {{259 0 0 0-4397 {}} {130 0 0 0-4403 {}}} CYCLES {}}
set a(0-4397) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-537 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-4396 {}} {130 0 0 0-3882 {}}} SUCCS {{258 0 0 0-4400 {}} {130 0 0 0-4403 {}}} CYCLES {}}
set a(0-4398) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-538 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.874375} PREDS {{130 0 0 0-3882 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4399 {}} {130 0 0 0-4403 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4399) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#28 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-539 LOC {8 1.0 9 0.0 9 0.0 9 0.874375} PREDS {{259 0 0 0-4398 {}} {130 0 0 0-3882 {}}} SUCCS {{259 0 0 0-4400 {}} {130 0 0 0-4403 {}}} CYCLES {}}
set a(0-4400) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-540 LOC {9 0.0 9 0.874375 9 0.874375 9 0.9999998750000001 9 0.9999998750000001} PREDS {{259 0 0 0-4399 {}} {258 0 0 0-4397 {}} {130 0 0 0-3882 {}}} SUCCS {{259 0 0 0-4401 {}} {130 0 0 0-4403 {}}} CYCLES {}}
set a(0-4401) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-541 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4400 {}} {130 0 0 0-3882 {}}} SUCCS {{259 0 0 0-4402 {}} {130 0 0 0-4403 {}}} CYCLES {}}
set a(0-4402) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-542 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4401 {}} {130 0 0 0-3882 {}}} SUCCS {{259 0 0 0-4403 {}}} CYCLES {}}
set a(0-4403) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-543 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4402 {}} {130 0 0 0-4401 {}} {130 0 0 0-4400 {}} {130 0 0 0-4399 {}} {130 0 0 0-4398 {}} {130 0 0 0-4397 {}} {130 0 0 0-4396 {}} {130 0 0 0-4395 {}} {130 0 0 0-3882 {}}} SUCCS {{128 0 0 0-4410 {}} {64 0 0 0-3883 {}}} CYCLES {}}
set a(0-4404) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-544 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.2859344} PREDS {{774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4405 {}} {130 0 0 0-3883 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4405) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#29 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-545 LOC {0 1.0 8 0.0 8 0.0 8 0.2859344} PREDS {{259 0 0 0-4404 {}}} SUCCS {{259 0 0 0-4406 {}} {130 0 0 0-3883 {}}} CYCLES {}}
set a(0-4406) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-546 LOC {0 1.0 8 0.2859344 8 0.2859344 8 0.2859344} PREDS {{259 0 0 0-4405 {}}} SUCCS {{259 0 0 0-4407 {}} {130 0 0 0-3883 {}}} CYCLES {}}
set a(0-4407) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-547 LOC {1 0.18687499999999999 8 0.2859344 8 0.2859344 8 0.7499998775 8 0.7499998775} PREDS {{259 0 0 0-4406 {}} {258 0 0 0-3976 {}}} SUCCS {{259 0 1.500 0-4408 {}} {258 0 1.500 0-4409 {}} {130 0 0 0-3883 {}}} CYCLES {}}
set a(0-4408) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-548 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 1.500 0-4407 {}}} SUCCS {{258 0 0 0-3883 {}}} CYCLES {}}
set a(0-4409) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-549 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 1.500 0-4407 {}}} SUCCS {{258 0 0 0-3883 {}}} CYCLES {}}
set a(0-4410) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-550 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-4403 {}} {772 0 0 0-3883 {}}} SUCCS {{259 0 0 0-3883 {}}} CYCLES {}}
set a(0-4411) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-551 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-4441 {}}} CYCLES {}}
set a(0-4412) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-552 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {{774 0 0 0-4460 {}}} SUCCS {{259 0 0 0-4413 {}} {130 0 0 0-4459 {}} {256 0 0 0-4460 {}}} CYCLES {}}
set a(0-4413) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-553 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-4412 {}}} SUCCS {{258 0 0 0-4417 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4414) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-554 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.52687505} PREDS {} SUCCS {{259 0 0 0-4415 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4415) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#30 TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-555 LOC {0 1.0 1 0.0 1 0.0 5 0.52687505} PREDS {{259 0 0 0-4414 {}}} SUCCS {{259 0 0 0-4416 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4416) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-556 LOC {0 1.0 1 0.52687505 1 0.52687505 5 0.52687505} PREDS {{259 0 0 0-4415 {}}} SUCCS {{259 0 0 0-4417 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4417) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-557 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 5 0.656249925} PREDS {{259 0 0 0-4416 {}} {258 0 0 0-4413 {}}} SUCCS {{259 0 2.250 0-4418 {}} {258 0 2.250 0-4447 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4418) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-558 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-4417 {}} {774 0 2.250 0-4454 {}} {774 0 2.250 0-4447 {}}} SUCCS {{258 0 0 0-4442 {}} {256 0 0 0-4447 {}} {258 0 0 0-4449 {}} {256 0 0 0-4454 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4419) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-559 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4420 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4420) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#31 TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-560 LOC {0 1.0 1 0.0 1 0.0 2 0.39750005} PREDS {{259 0 0 0-4419 {}}} SUCCS {{259 0 0 0-4421 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4421) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-561 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {{259 0 0 0-4420 {}}} SUCCS {{258 0 0 0-4423 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4422) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-562 LOC {0 1.0 1 0.39750005 1 0.39750005 2 0.39750005} PREDS {} SUCCS {{259 0 0 0-4423 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4423) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.03 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-563 LOC {1 0.0 1 0.39750005 1 0.39750005 1 0.526874925 2 0.526874925} PREDS {{259 0 0 0-4422 {}} {258 0 0 0-4421 {}}} SUCCS {{258 0 0 0-4426 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4424) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-564 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.52687505} PREDS {{774 0 0 0-4460 {}}} SUCCS {{259 0 0 0-4425 {}} {130 0 0 0-4459 {}} {256 0 0 0-4460 {}}} CYCLES {}}
set a(0-4425) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-565 LOC {0 1.0 1 0.0 1 0.0 2 0.52687505} PREDS {{259 0 0 0-4424 {}}} SUCCS {{259 0 0 0-4426 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4426) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-566 LOC {1 0.129375 1 0.52687505 1 0.52687505 1 0.656249925 2 0.656249925} PREDS {{259 0 0 0-4425 {}} {258 0 0 0-4423 {}}} SUCCS {{259 0 2.250 0-4427 {}} {258 0 2.250 0-4454 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4427) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-567 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-4426 {}} {774 0 2.250 0-4454 {}} {774 0 2.250 0-4447 {}}} SUCCS {{259 0 0 0-4428 {}} {258 0 0 0-4429 {}} {256 0 0 0-4447 {}} {256 0 0 0-4454 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4428) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-8:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-568 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-4427 {}}} SUCCS {{258 0 0 0-4433 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4429) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-8:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-569 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-4427 {}}} SUCCS {{259 0 0 0-4430 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4430) {AREA_SCORE {} NAME COMP_LOOP-8:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-570 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-4429 {}}} SUCCS {{259 0 0 0-4431 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4431) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-8:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-571 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-4430 {}}} SUCCS {{259 0 0 0-4432 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4432) {AREA_SCORE {} NAME COMP_LOOP-8:mult:z_:not TYPE NOT PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-572 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-4431 {}}} SUCCS {{259 0 0 0-4433 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4433) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-573 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-4432 {}} {258 0 0 0-4428 {}}} SUCCS {{259 0 0 0-4434 {}} {258 0 0 0-4440 {}} {258 0 0 0-4441 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4434) {AREA_SCORE {} NAME mult:if:conc#7 TYPE CONCATENATE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-574 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-4433 {}}} SUCCS {{258 0 0 0-4436 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4435) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:not#1 TYPE NOT PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-575 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-4436 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4436) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#7 TYPE ACCU DELAY {1.38 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-576 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-4435 {}} {258 0 0 0-4434 {}}} SUCCS {{259 0 0 0-4437 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4437) {AREA_SCORE {} NAME COMP_LOOP-8:mult:slc()(32) TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-577 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4436 {}}} SUCCS {{259 0 0 0-4438 {}} {258 0 0 0-4441 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4438) {AREA_SCORE {} NAME COMP_LOOP-8:mult:sel TYPE SELECT PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-578 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-4437 {}}} SUCCS {{146 0 0 0-4439 {}} {146 0 0 0-4440 {}}} CYCLES {}}
set a(0-4439) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:not#2 TYPE NOT PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-579 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-4438 {}}} SUCCS {{259 0 0 0-4440 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4440) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-580 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-4439 {}} {146 0 0 0-4438 {}} {258 0 0 0-4433 {}}} SUCCS {{259 0 0 0-4441 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4441) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#7 TYPE MUX DELAY {0.08 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-581 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-4440 {}} {258 0 0 0-4437 {}} {258 0 0 0-4433 {}} {258 0 0 0-4411 {}}} SUCCS {{259 0 0 0-4442 {}} {258 0 0 0-4448 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4442) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-582 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-4441 {}} {258 0 0 0-4418 {}}} SUCCS {{259 0 0 0-4443 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4443) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-583 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-4442 {}} {128 0 0 0-4445 {}}} SUCCS {{258 0 0 0-4445 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4444) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-584 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-4445 {}}} SUCCS {{259 0 0 0-4445 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4445) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-585 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-4444 {}} {258 0 0 0-4443 {}}} SUCCS {{128 0 0 0-4443 {}} {128 0 0 0-4444 {}} {259 0 0 0-4446 {}}} CYCLES {}}
set a(0-4446) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-586 LOC {6 0.04 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-4445 {}}} SUCCS {{259 0 2.250 0-4447 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4447) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-587 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4447 {}} {259 0 2.250 0-4446 {}} {256 0 0 0-4427 {}} {256 0 0 0-4418 {}} {258 0 2.250 0-4417 {}} {774 0 0 0-4454 {}}} SUCCS {{774 0 2.250 0-4418 {}} {774 0 2.250 0-4427 {}} {774 0 0 0-4447 {}} {258 0 0 0-4454 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4448) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-588 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-4441 {}}} SUCCS {{259 0 0 0-4449 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4449) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-589 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-4448 {}} {258 0 0 0-4418 {}}} SUCCS {{259 0 0 0-4450 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4450) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-590 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-4449 {}} {128 0 0 0-4452 {}}} SUCCS {{258 0 0 0-4452 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4451) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-591 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-4452 {}}} SUCCS {{259 0 0 0-4452 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4452) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-592 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-4451 {}} {258 0 0 0-4450 {}}} SUCCS {{128 0 0 0-4450 {}} {128 0 0 0-4451 {}} {259 0 0 0-4453 {}}} CYCLES {}}
set a(0-4453) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-593 LOC {6 0.04 7 1.0 7 1.0 8 0.6562500499999999} PREDS {{259 0 0 0-4452 {}}} SUCCS {{259 0 2.250 0-4454 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-594 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4454 {}} {259 0 2.250 0-4453 {}} {258 0 0 0-4447 {}} {256 0 0 0-4427 {}} {258 0 2.250 0-4426 {}} {256 0 0 0-4418 {}}} SUCCS {{774 0 2.250 0-4418 {}} {774 0 2.250 0-4427 {}} {774 0 0 0-4447 {}} {774 0 0 0-4454 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4455) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-595 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-4460 {}}} SUCCS {{259 0 0 0-4456 {}} {130 0 0 0-4459 {}} {256 0 0 0-4460 {}}} CYCLES {}}
set a(0-4456) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-596 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-4455 {}}} SUCCS {{259 0 0 0-4457 {}} {130 0 0 0-4459 {}}} CYCLES {}}
set a(0-4457) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-597 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-4456 {}}} SUCCS {{259 0 0 0-4458 {}} {130 0 0 0-4459 {}} {258 0 0 0-4460 {}}} CYCLES {}}
set a(0-4458) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-598 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4457 {}}} SUCCS {{259 0 0 0-4459 {}}} CYCLES {}}
set a(0-4459) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-3883 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-599 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4458 {}} {130 0 0 0-4457 {}} {130 0 0 0-4456 {}} {130 0 0 0-4455 {}} {130 0 0 0-4454 {}} {130 0 0 0-4453 {}} {130 0 0 0-4451 {}} {130 0 0 0-4450 {}} {130 0 0 0-4449 {}} {130 0 0 0-4448 {}} {130 0 0 0-4447 {}} {130 0 0 0-4446 {}} {130 0 0 0-4444 {}} {130 0 0 0-4443 {}} {130 0 0 0-4442 {}} {130 0 0 0-4441 {}} {130 0 0 0-4440 {}} {130 0 0 0-4439 {}} {130 0 0 0-4437 {}} {130 0 0 0-4436 {}} {130 0 0 0-4435 {}} {130 0 0 0-4434 {}} {130 0 0 0-4433 {}} {130 0 0 0-4432 {}} {130 0 0 0-4431 {}} {130 0 0 0-4430 {}} {130 0 0 0-4429 {}} {130 0 0 0-4428 {}} {130 0 0 0-4427 {}} {130 0 0 0-4426 {}} {130 0 0 0-4425 {}} {130 0 0 0-4424 {}} {130 0 0 0-4423 {}} {130 0 0 0-4422 {}} {130 0 0 0-4421 {}} {130 0 0 0-4420 {}} {130 0 0 0-4419 {}} {130 0 0 0-4418 {}} {130 0 0 0-4417 {}} {130 0 0 0-4416 {}} {130 0 0 0-4415 {}} {130 0 0 0-4414 {}} {130 0 0 0-4413 {}} {130 0 0 0-4412 {}}} SUCCS {{129 0 0 0-4460 {}}} CYCLES {}}
set a(0-4460) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3883 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4460 {}} {129 0 0 0-4459 {}} {258 0 0 0-4457 {}} {256 0 0 0-4455 {}} {256 0 0 0-4424 {}} {256 0 0 0-4412 {}}} SUCCS {{774 0 0 0-4412 {}} {774 0 0 0-4424 {}} {774 0 0 0-4455 {}} {772 0 0 0-4460 {}}} CYCLES {}}
set a(0-3883) {CHI {0-4411 0-4412 0-4413 0-4414 0-4415 0-4416 0-4417 0-4418 0-4419 0-4420 0-4421 0-4422 0-4423 0-4424 0-4425 0-4426 0-4427 0-4428 0-4429 0-4430 0-4431 0-4432 0-4433 0-4434 0-4435 0-4436 0-4437 0-4438 0-4439 0-4440 0-4441 0-4442 0-4443 0-4444 0-4445 0-4446 0-4447 0-4448 0-4449 0-4450 0-4451 0-4452 0-4453 0-4454 0-4455 0-4456 0-4457 0-4458 0-4459 0-4460} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {11610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 11610 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11610 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {116110.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-600 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4410 {}} {258 0 0 0-4409 {}} {258 0 0 0-4408 {}} {130 0 0 0-4407 {}} {130 0 0 0-4406 {}} {130 0 0 0-4405 {}} {130 0 0 0-4404 {}} {64 0 0 0-4403 {}} {64 0 0 0-3882 {}} {774 0 0 0-4464 {}}} SUCCS {{772 0 0 0-4410 {}} {131 0 0 0-4461 {}} {130 0 0 0-4462 {}} {130 0 0 0-4463 {}} {130 0 0 0-4464 {}} {130 0 0 0-4465 {}} {130 0 0 0-4466 {}} {130 0 0 0-4467 {}} {130 0 0 0-4468 {}} {130 0 0 0-4469 {}} {130 0 0 0-4470 {}} {130 0 0 0-4471 {}} {130 0 0 0-4472 {}}} CYCLES {}}
set a(0-4461) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-601 LOC {9 1.0 9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{131 0 0 0-3883 {}} {774 0 0 0-4464 {}}} SUCCS {{259 0 0 0-4462 {}} {256 0 0 0-4464 {}}} CYCLES {}}
set a(0-4462) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#24 TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-602 LOC {9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{259 0 0 0-4461 {}} {130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4463 {}}} CYCLES {}}
set a(0-4463) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {0.99 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-603 LOC {10 0.0 10 0.745 10 0.745 10 0.868749875 10 0.868749875} PREDS {{259 0 0 0-4462 {}} {130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4464 {}} {258 0 0 0-4465 {}}} CYCLES {}}
set a(0-4464) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-604 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999 10 1.0} PREDS {{772 0 0 0-4464 {}} {259 0 0 0-4463 {}} {256 0 0 0-4461 {}} {130 0 0 0-3883 {}} {256 0 0 0-4404 {}} {256 0 0 0-4398 {}} {256 0 0 0-3882 {}} {256 0 0 0-4330 {}} {256 0 0 0-4323 {}} {256 0 0 0-3881 {}} {256 0 0 0-4263 {}} {256 0 0 0-4256 {}} {256 0 0 0-3880 {}} {256 0 0 0-4188 {}} {256 0 0 0-4180 {}} {256 0 0 0-3879 {}} {256 0 0 0-4120 {}} {256 0 0 0-4113 {}} {256 0 0 0-3878 {}} {256 0 0 0-4045 {}} {256 0 0 0-4037 {}} {256 0 0 0-3877 {}} {256 0 0 0-3977 {}} {256 0 0 0-3969 {}} {256 0 0 0-3876 {}} {256 0 0 0-3901 {}}} SUCCS {{774 0 0 0-3901 {}} {774 0 0 0-3876 {}} {774 0 0 0-3969 {}} {774 0 0 0-3977 {}} {774 0 0 0-3877 {}} {774 0 0 0-4037 {}} {774 0 0 0-4045 {}} {774 0 0 0-3878 {}} {774 0 0 0-4113 {}} {774 0 0 0-4120 {}} {774 0 0 0-3879 {}} {774 0 0 0-4180 {}} {774 0 0 0-4188 {}} {774 0 0 0-3880 {}} {774 0 0 0-4256 {}} {774 0 0 0-4263 {}} {774 0 0 0-3881 {}} {774 0 0 0-4323 {}} {774 0 0 0-4330 {}} {774 0 0 0-3882 {}} {774 0 0 0-4398 {}} {774 0 0 0-4404 {}} {774 0 0 0-3883 {}} {774 0 0 0-4461 {}} {772 0 0 0-4464 {}}} CYCLES {}}
set a(0-4465) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-605 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{258 0 0 0-4463 {}} {130 0 0 0-3883 {}}} SUCCS {{258 0 0 0-4469 {}}} CYCLES {}}
set a(0-4466) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-606 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4467 {}}} CYCLES {}}
set a(0-4467) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-607 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-4466 {}} {130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4468 {}}} CYCLES {}}
set a(0-4468) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-608 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-4467 {}} {130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4469 {}}} CYCLES {}}
set a(0-4469) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-609 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.9999998749999999 10 0.9999998749999999} PREDS {{259 0 0 0-4468 {}} {258 0 0 0-4465 {}} {130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4470 {}}} CYCLES {}}
set a(0-4470) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-610 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-4469 {}} {130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4471 {}}} CYCLES {}}
set a(0-4471) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-611 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-4470 {}} {130 0 0 0-3883 {}}} SUCCS {{259 0 0 0-4472 {}}} CYCLES {}}
set a(0-4472) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3875 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-612 LOC {10 0.255 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{772 0 0 0-4472 {}} {259 0 0 0-4471 {}} {130 0 0 0-3883 {}} {256 0 0 0-3895 {}}} SUCCS {{774 0 0 0-3895 {}} {772 0 0 0-4472 {}}} CYCLES {}}
set a(0-3875) {CHI {0-3895 0-3896 0-3897 0-3898 0-3899 0-3900 0-3901 0-3902 0-3903 0-3904 0-3905 0-3906 0-3907 0-3908 0-3876 0-3966 0-3967 0-3968 0-3969 0-3970 0-3971 0-3972 0-3973 0-3974 0-3975 0-3976 0-3977 0-3978 0-3979 0-3980 0-3981 0-3982 0-3983 0-3877 0-4034 0-4035 0-4036 0-4037 0-4038 0-4039 0-4040 0-4041 0-4042 0-4043 0-4044 0-4045 0-4046 0-4047 0-4048 0-4049 0-4050 0-4051 0-4052 0-4053 0-3878 0-4110 0-4111 0-4112 0-4113 0-4114 0-4115 0-4116 0-4117 0-4118 0-4119 0-4120 0-4121 0-4122 0-4123 0-4124 0-4125 0-4126 0-3879 0-4177 0-4178 0-4179 0-4180 0-4181 0-4182 0-4183 0-4184 0-4185 0-4186 0-4187 0-4188 0-4189 0-4190 0-4191 0-4192 0-4193 0-4194 0-4195 0-4196 0-3880 0-4253 0-4254 0-4255 0-4256 0-4257 0-4258 0-4259 0-4260 0-4261 0-4262 0-4263 0-4264 0-4265 0-4266 0-4267 0-4268 0-4269 0-3881 0-4320 0-4321 0-4322 0-4323 0-4324 0-4325 0-4326 0-4327 0-4328 0-4329 0-4330 0-4331 0-4332 0-4333 0-4334 0-4335 0-4336 0-4337 0-4338 0-3882 0-4395 0-4396 0-4397 0-4398 0-4399 0-4400 0-4401 0-4402 0-4403 0-4404 0-4405 0-4406 0-4407 0-4408 0-4409 0-4410 0-3883 0-4461 0-4462 0-4463 0-4464 0-4465 0-4466 0-4467 0-4468 0-4469 0-4470 0-4471 0-4472} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 10 UNROLL 8 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105780 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1290 TOTAL_CYCLES_IN 12900 TOTAL_CYCLES_UNDER 92880 TOTAL_CYCLES 105780 NAME COMP_LOOP TYPE LOOP DELAY {1057810.00 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-613 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3894 {}} {258 0 0 0-3893 {}} {258 0 0 0-3892 {}} {130 0 0 0-3891 {}} {774 0 0 0-4480 {}}} SUCCS {{772 0 0 0-3893 {}} {772 0 0 0-3894 {}} {131 0 0 0-4473 {}} {130 0 0 0-4474 {}} {130 0 0 0-4475 {}} {130 0 0 0-4476 {}} {130 0 0 0-4477 {}} {130 0 0 0-4478 {}} {130 0 0 0-4479 {}} {256 0 0 0-4480 {}}} CYCLES {}}
set a(0-4473) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-614 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-3875 {}} {774 0 0 0-4480 {}}} SUCCS {{259 0 0 0-4474 {}} {130 0 0 0-4479 {}} {256 0 0 0-4480 {}}} CYCLES {}}
set a(0-4474) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-615 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-4473 {}} {130 0 0 0-3875 {}}} SUCCS {{259 0 0 0-4475 {}} {130 0 0 0-4479 {}} {258 0 0 0-4480 {}}} CYCLES {}}
set a(0-4475) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-616 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-4474 {}} {130 0 0 0-3875 {}}} SUCCS {{259 0 0 0-4476 {}} {130 0 0 0-4479 {}}} CYCLES {}}
set a(0-4476) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-617 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-4475 {}} {130 0 0 0-3875 {}}} SUCCS {{259 0 0 0-4477 {}} {130 0 0 0-4479 {}}} CYCLES {}}
set a(0-4477) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-618 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-4476 {}} {130 0 0 0-3875 {}}} SUCCS {{259 0 0 0-4478 {}} {130 0 0 0-4479 {}}} CYCLES {}}
set a(0-4478) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-619 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4477 {}} {130 0 0 0-3875 {}}} SUCCS {{259 0 0 0-4479 {}}} CYCLES {}}
set a(0-4479) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-3874 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-620 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4478 {}} {130 0 0 0-4477 {}} {130 0 0 0-4476 {}} {130 0 0 0-4475 {}} {130 0 0 0-4474 {}} {130 0 0 0-4473 {}} {130 0 0 0-3875 {}}} SUCCS {{129 0 0 0-4480 {}}} CYCLES {}}
set a(0-4480) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3874 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-4480 {}} {129 0 0 0-4479 {}} {258 0 0 0-4474 {}} {256 0 0 0-4473 {}} {256 0 0 0-3875 {}} {256 0 0 0-3891 {}}} SUCCS {{774 0 0 0-3891 {}} {774 0 0 0-3875 {}} {774 0 0 0-4473 {}} {772 0 0 0-4480 {}}} CYCLES {}}
set a(0-3874) {CHI {0-3891 0-3892 0-3893 0-3894 0-3875 0-4473 0-4474 0-4475 0-4476 0-4477 0-4478 0-4479 0-4480} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 105780 TOTAL_CYCLES 105800 NAME STAGE_LOOP TYPE LOOP DELAY {1058010.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-621 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3890 {}} {130 0 0 0-3889 {}} {130 0 0 0-3888 {}} {130 0 0 0-3886 {}} {130 0 0 0-3885 {}} {258 0 0 0-3884 {}}} SUCCS {{772 0 0 0-3890 {}} {131 0 0 0-4481 {}} {130 0 0 0-4482 {}} {130 0 0 0-4483 {}} {130 0 0 0-4484 {}} {130 0 0 0-4485 {}} {130 0 0 0-4486 {}} {130 0 0 0-4487 {}} {130 0 0 0-4488 {}} {130 0 0 0-4489 {}} {130 0 0 0-4490 {}} {130 0 0 0-4491 {}} {130 0 0 0-4492 {}} {130 0 0 0-4493 {}} {130 0 0 0-4494 {}} {130 0 0 0-4495 {}} {130 0 0 0-4496 {}} {130 0 0 0-4497 {}} {130 0 0 0-4498 {}}} CYCLES {}}
set a(0-4481) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-622 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-3874 {}} {130 0 0 0-3889 {}}} SUCCS {} CYCLES {}}
set a(0-4482) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(13) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-623 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-3874 {}} {130 0 0 0-3889 {}}} SUCCS {{66 0 0 0-4485 {}} {66 0 0 0-4488 {}} {66 0 0 0-4491 {}} {66 0 0 0-4494 {}} {66 0 0 0-4497 {}}} CYCLES {}}
set a(0-4483) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-624 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-3874 {}} {146 0 0 0-3889 {}}} SUCCS {} CYCLES {}}
set a(0-4484) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-625 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3874 {}} {128 0 0 0-4485 {}}} SUCCS {{259 0 0 0-4485 {}}} CYCLES {}}
set a(0-4485) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-626 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-4485 {}} {259 0 0 0-4484 {}} {66 0 0 0-4482 {}} {130 0 0 0-3874 {}} {66 0 0 0-3887 {}}} SUCCS {{128 0 0 0-4484 {}} {772 0 0 0-4485 {}} {259 0 0 0-4486 {}}} CYCLES {}}
set a(0-4486) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-627 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4485 {}} {130 0 0 0-3874 {}}} SUCCS {} CYCLES {}}
set a(0-4487) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-628 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3874 {}} {128 0 0 0-4488 {}}} SUCCS {{259 0 0 0-4488 {}}} CYCLES {}}
set a(0-4488) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-629 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-4488 {}} {259 0 0 0-4487 {}} {66 0 0 0-4482 {}} {130 0 0 0-3874 {}} {66 0 0 0-3887 {}}} SUCCS {{128 0 0 0-4487 {}} {772 0 0 0-4488 {}} {259 0 0 0-4489 {}}} CYCLES {}}
set a(0-4489) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-630 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4488 {}} {130 0 0 0-3874 {}}} SUCCS {} CYCLES {}}
set a(0-4490) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-631 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3874 {}} {128 0 0 0-4491 {}}} SUCCS {{259 0 0 0-4491 {}}} CYCLES {}}
set a(0-4491) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-632 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-4491 {}} {259 0 0 0-4490 {}} {66 0 0 0-4482 {}} {130 0 0 0-3874 {}} {66 0 0 0-3887 {}} {256 0 0 0-3885 {}}} SUCCS {{774 0 0 0-3885 {}} {128 0 0 0-4490 {}} {772 0 0 0-4491 {}} {259 0 0 0-4492 {}}} CYCLES {}}
set a(0-4492) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-633 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4491 {}} {130 0 0 0-3874 {}}} SUCCS {} CYCLES {}}
set a(0-4493) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-634 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3874 {}} {128 0 0 0-4494 {}}} SUCCS {{259 0 0 0-4494 {}}} CYCLES {}}
set a(0-4494) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-635 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-4494 {}} {259 0 0 0-4493 {}} {66 0 0 0-4482 {}} {130 0 0 0-3874 {}} {66 0 0 0-3887 {}} {256 0 0 0-3884 {}}} SUCCS {{774 0 0 0-3884 {}} {128 0 0 0-4493 {}} {772 0 0 0-4494 {}} {259 0 0 0-4495 {}}} CYCLES {}}
set a(0-4495) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-636 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4494 {}} {130 0 0 0-3874 {}}} SUCCS {} CYCLES {}}
set a(0-4496) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-637 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-3874 {}} {128 0 0 0-4497 {}}} SUCCS {{259 0 0 0-4497 {}}} CYCLES {}}
set a(0-4497) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-638 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-4497 {}} {259 0 0 0-4496 {}} {66 0 0 0-4482 {}} {130 0 0 0-3874 {}} {66 0 0 0-3887 {}}} SUCCS {{128 0 0 0-4496 {}} {772 0 0 0-4497 {}} {259 0 0 0-4498 {}}} CYCLES {}}
set a(0-4498) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-3873 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-639 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4497 {}} {130 0 0 0-3874 {}}} SUCCS {} CYCLES {}}
set a(0-3873) {CHI {0-3884 0-3885 0-3886 0-3887 0-3888 0-3889 0-3890 0-3874 0-4481 0-4482 0-4483 0-4484 0-4485 0-4486 0-4487 0-4488 0-4489 0-4490 0-4491 0-4492 0-4493 0-4494 0-4495 0-4496 0-4497 0-4498} ITERATIONS Infinite LATENCY {105797 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105803 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 105800 TOTAL_CYCLES 105803 NAME main TYPE LOOP DELAY {1058040.00 ns} PAR 0-3872 XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-640 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3872) {CHI 0-3873 ITERATIONS Infinite LATENCY {105797 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105803 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 105803 TOTAL_CYCLES 105803 NAME core:rlp TYPE LOOP DELAY {1058040.00 ns} PAR {} XREFS 634b9a35-69c5-431a-82d4-e52a8f0abea3-641 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3872-TOTALCYCLES) {105803}
set a(0-3872-QMOD) {ccs_in(9,32) 0-3884 ccs_in(10,32) 0-3885 ccs_sync_in_wait(7) 0-3887 mgc_shift_l(1,0,4,11) 0-3892 mgc_add(4,0,4,0,4) 0-3899 mgc_shift_l(1,0,4,10) {0-3900 0-3976 0-4044 0-4187} mgc_mul(8,0,8,0,8) 0-3903 BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) {0-3905 0-3981 0-4050 0-4124 0-4193 0-4267 0-4335 0-4408} BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) {0-3907 0-3982 0-4052 0-4125 0-4195 0-4268 0-4337 0-4409} mgc_add(7,0,7,0,7) 0-3914 BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) {0-3918 0-3927 0-3950 0-3957 0-3991 0-4000 0-4020 0-4027 0-4064 0-4073 0-4096 0-4103 0-4134 0-4143 0-4163 0-4170 0-4207 0-4216 0-4239 0-4246 0-4277 0-4286 0-4306 0-4313 0-4349 0-4358 0-4381 0-4388 0-4418 0-4427 0-4447 0-4454} mgc_add(10,0,10,0,10) {0-3923 0-3926 0-3990 0-3996 0-3999 0-4069 0-4072 0-4133 0-4139 0-4142 0-4212 0-4215 0-4276 0-4282 0-4285 0-4354 0-4357 0-4417 0-4423 0-4426} mgc_mul(32,0,32,0,64) {0-3928 0-3929 0-3931 0-4001 0-4002 0-4004 0-4074 0-4075 0-4077 0-4144 0-4145 0-4147 0-4217 0-4218 0-4220 0-4287 0-4288 0-4290 0-4359 0-4360 0-4362 0-4428 0-4429 0-4431} mgc_add(32,0,32,0,32) {0-3933 0-3940 0-3942 0-3952 0-3959 0-4006 0-4013 0-4015 0-4022 0-4079 0-4086 0-4088 0-4098 0-4149 0-4156 0-4158 0-4165 0-4222 0-4229 0-4231 0-4241 0-4292 0-4299 0-4301 0-4308 0-4364 0-4371 0-4373 0-4383 0-4433 0-4440 0-4442 0-4449} mgc_add(33,0,32,0,33) {0-3936 0-4009 0-4082 0-4152 0-4225 0-4295 0-4367 0-4436} mgc_mux(32,1,2) {0-3941 0-4014 0-4087 0-4157 0-4230 0-4300 0-4372 0-4441} modulo_add_9e6b06881060c48119593246171fb95f6028() {0-3945 0-4018 0-4091 0-4161 0-4234 0-4304 0-4376 0-4445} modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() {0-3955 0-4025 0-4101 0-4168 0-4244 0-4311 0-4386 0-4452} mgc_add(22,0,1,1,23) 0-3961 mgc_add(11,0,10,0,11) {0-3972 0-4030 0-4040 0-4106 0-4173 0-4183 0-4249 0-4259 0-4316 0-4326 0-4391 0-4457} mgc_mul(10,0,10,0,10) {0-3980 0-4048 0-4123 0-4191 0-4266 0-4333 0-4407} mgc_add(9,0,9,0,9) {0-4060 0-4116 0-4345} mgc_add(8,0,8,0,8) {0-4203 0-4400} mgc_add(7,0,2,1,8) 0-4463 mgc_add(11,0,11,0,11) 0-4469 mgc_add(4,0,2,1,4) 0-4474 mgc_add(5,0,5,0,5) 0-4477 ccs_sync_out_wait(13) 0-4482 mgc_io_sync(0) {0-4485 0-4488 0-4491 0-4494 0-4497}}
set a(0-3872-PROC_NAME) {core}
set a(0-3872-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-3872}

