#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029186afbb80 .scope module, "reg_file_tb" "reg_file_tb" 2 4;
 .timescale 0 0;
v0000029186cd0ed0_0 .var "CLK", 0 0;
v0000029186cd0430_0 .net "DATA1", 31 0, v0000029186c7b770_0;  1 drivers
v0000029186cd09d0_0 .var "DATA1_ADDRESS", 4 0;
v0000029186cd0f70_0 .net "DATA2", 31 0, v0000029186c7b8b0_0;  1 drivers
v0000029186cd0e30_0 .var "DATA2_ADDRESS", 4 0;
v0000029186cd0a70_0 .var "RESET", 0 0;
v0000029186cd0d90_0 .var "WRITE_ADDRESS", 4 0;
v0000029186cd0110_0 .var "WRITE_DATA", 31 0;
v0000029186cd0250_0 .var "WRITE_ENABLE", 0 0;
S_0000029186c7b540 .scope module, "my_reg_file" "reg_file" 2 13, 3 1 0, S_0000029186afbb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "INADDRESS";
    .port_info 4 /INPUT 5 "OUT1ADDRESS";
    .port_info 5 /INPUT 5 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITEENABLE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0000029186c7b6d0_0 .net "CLK", 0 0, v0000029186cd0ed0_0;  1 drivers
v0000029186c6a090_0 .net "IN", 31 0, v0000029186cd0110_0;  1 drivers
v0000029186af6fc0_0 .net "INADDRESS", 4 0, v0000029186cd0d90_0;  1 drivers
v0000029186c7b770_0 .var "OUT1", 31 0;
v0000029186c7b810_0 .net "OUT1ADDRESS", 4 0, v0000029186cd09d0_0;  1 drivers
v0000029186c7b8b0_0 .var "OUT2", 31 0;
v0000029186c7b950_0 .net "OUT2ADDRESS", 4 0, v0000029186cd0e30_0;  1 drivers
v0000029186c74250_0 .net "RESET", 0 0, v0000029186cd0a70_0;  1 drivers
v0000029186c742f0_0 .net "WRITEENABLE", 0 0, v0000029186cd0250_0;  1 drivers
v0000029186c74390_0 .var/i "i", 31 0;
v0000029186c74430 .array "register", 0 31, 31 0;
v0000029186cd0070_0 .var/i "wflag", 31 0;
E_0000029186c661a0 .event anyedge, v0000029186c7b950_0, v0000029186c7b810_0;
E_0000029186c66120 .event posedge, v0000029186c74250_0;
E_0000029186c66160 .event posedge, v0000029186c7b6d0_0;
    .scope S_0000029186c7b540;
T_0 ;
    %wait E_0000029186c66160;
    %load/vec4 v0000029186c742f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029186c74250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029186cd0070_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0000029186c6a090_0;
    %load/vec4 v0000029186af6fc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000029186c74430, 4, 0;
T_0.0 ;
    %load/vec4 v0000029186cd0070_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %delay 2, 0;
    %load/vec4 v0000029186af6fc0_0;
    %load/vec4 v0000029186c7b810_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0000029186af6fc0_0;
    %load/vec4 v0000029186c7b950_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000029186c7b810_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029186c74430, 4;
    %store/vec4 v0000029186c7b770_0, 0, 32;
    %load/vec4 v0000029186c7b950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029186c74430, 4;
    %store/vec4 v0000029186c7b8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029186cd0070_0, 0, 32;
T_0.4 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029186c7b540;
T_1 ;
    %wait E_0000029186c66120;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029186c74390_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029186c74390_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000029186c74390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000029186c74390_0;
    %store/vec4a v0000029186c74430, 4, 0;
    %load/vec4 v0000029186c74390_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029186c74390_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0000029186c74390_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %delay 2, 0;
    %load/vec4 v0000029186c7b810_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029186c74430, 4;
    %store/vec4 v0000029186c7b770_0, 0, 32;
    %load/vec4 v0000029186c7b950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029186c74430, 4;
    %store/vec4 v0000029186c7b8b0_0, 0, 32;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029186c7b540;
T_2 ;
    %wait E_0000029186c661a0;
    %load/vec4 v0000029186c74390_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %delay 2, 0;
    %load/vec4 v0000029186c7b810_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029186c74430, 4;
    %store/vec4 v0000029186c7b770_0, 0, 32;
    %load/vec4 v0000029186c7b950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029186c74430, 4;
    %store/vec4 v0000029186c7b8b0_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029186afbb80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029186cd0a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029186cd0110_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029186cd09d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029186cd0e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029186cd0d90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029186cd0250_0, 0, 1;
    %vpi_call 2 23 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029186afbb80 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029186cd0a70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029186cd0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029186cd0ed0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029186cd0d90_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000029186cd0110_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029186cd0250_0, 0, 1;
    %wait E_0000029186c66160;
    %delay 3, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029186cd09d0_0, 0, 5;
    %delay 3, 0;
    %load/vec4 v0000029186cd0430_0;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 53 "$display", "ASSERTION FAILED in %m: DATA1 != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000001010, v0000029186cd0430_0, 32'sb00000000000000000000000000110011 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
T_3.0 ;
    %vpi_call 2 52 "$display", "TEST 1 Passed!" {0 0 0};
    %delay 500, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000029186afbb80;
T_4 ;
    %delay 4, 0;
    %load/vec4 v0000029186cd0ed0_0;
    %inv;
    %store/vec4 v0000029186cd0ed0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_testBench.v";
    "./reg.v";
