\doxysection{RCC\+\_\+\+Clk\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___clk_init_type_def}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}


RCC System, AHB and APB busses clock configuration structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ Clock\+Type}
\item 
uint32\+\_\+t \textbf{ SYSCLKSource}
\item 
uint32\+\_\+t \textbf{ AHBCLKDivider}
\item 
uint32\+\_\+t \textbf{ APB1\+CLKDivider}
\item 
uint32\+\_\+t \textbf{ APB2\+CLKDivider}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC System, AHB and APB busses clock configuration structure definition ~\newline
 

Definition at line 95 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!AHBCLKDivider@{AHBCLKDivider}}
\index{AHBCLKDivider@{AHBCLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{AHBCLKDivider}
{\footnotesize\ttfamily uint32\+\_\+t AHBCLKDivider}

The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of \doxyref{AHB Clock Source}{p.}{group___r_c_c___a_h_b___clock___source} ~\newline
 

Definition at line 103 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB1CLKDivider@{APB1CLKDivider}}
\index{APB1CLKDivider@{APB1CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{APB1CLKDivider}
{\footnotesize\ttfamily uint32\+\_\+t APB1\+CLKDivider}

The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \doxyref{APB1/\+APB2 Clock Source}{p.}{group___r_c_c___a_p_b1___a_p_b2___clock___source} 

Definition at line 106 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB2CLKDivider@{APB2CLKDivider}}
\index{APB2CLKDivider@{APB2CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{APB2CLKDivider}
{\footnotesize\ttfamily uint32\+\_\+t APB2\+CLKDivider}

The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \doxyref{APB1/\+APB2 Clock Source}{p.}{group___r_c_c___a_p_b1___a_p_b2___clock___source} 

Definition at line 109 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!ClockType@{ClockType}}
\index{ClockType@{ClockType}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{ClockType}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Type}

The clock to be configured. This parameter can be a value of \doxyref{System Clock Type}{p.}{group___r_c_c___system___clock___type} ~\newline
 

Definition at line 97 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!SYSCLKSource@{SYSCLKSource}}
\index{SYSCLKSource@{SYSCLKSource}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{SYSCLKSource}
{\footnotesize\ttfamily uint32\+\_\+t SYSCLKSource}

The clock source (SYSCLKS) used as system clock. This parameter can be a value of \doxyref{System Clock Source}{p.}{group___r_c_c___system___clock___source} ~\newline
 

Definition at line 100 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/stm32f4-\/hal/\textbf{ stm32f4xx\+\_\+hal\+\_\+rcc.\+h}\end{DoxyCompactItemize}
