// Seed: 1865105437
module module_0 (
    id_1,
    id_2,
    module_0
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_3 !=? 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    output supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12
);
  wire id_14;
  always @(posedge 1'b0) begin : LABEL_0
    id_7 = id_1;
  end
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
  wire id_16;
endmodule
