7858f3da93d36ae9d2a5adaff1cc1333412ad328
Add missing full_o output signal of prim_fifo_sync
diff --git a/hw/ip/csrng/rtl/csrng_cmd_stage.sv b/hw/ip/csrng/rtl/csrng_cmd_stage.sv
index 7348a160a..e480f14fd 100644
--- a/hw/ip/csrng/rtl/csrng_cmd_stage.sv
+++ b/hw/ip/csrng/rtl/csrng_cmd_stage.sv
@@ -124,7 +124,8 @@ module csrng_cmd_stage import csrng_pkg::*; #(
     .rvalid_o       (sfifo_cmd_not_empty),
     .rready_i       (sfifo_cmd_pop),
     .rdata_o        (sfifo_cmd_rdata),
-    .depth_o        (sfifo_cmd_depth)
+    .depth_o        (sfifo_cmd_depth),
+    .full_o         ()
   );
 
   assign sfifo_cmd_wdata = cmd_stage_bus_i;
@@ -318,7 +319,8 @@ module csrng_cmd_stage import csrng_pkg::*; #(
     .rvalid_o       (sfifo_genbits_not_empty),
     .rready_i       (sfifo_genbits_pop),
     .rdata_o        (sfifo_genbits_rdata),
-    .depth_o        () // sfifo_genbits_depth)
+    .depth_o        (),
+    .full_o         ()
   );
 
   assign sfifo_genbits_wdata = {genbits_fips_i,genbits_bus_i};