{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698104105972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698104105972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 20:35:05 2023 " "Processing started: Mon Oct 23 20:35:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698104105972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104105972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104105973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698104106800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698104106800 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"then\" pwm.vhd(23) " "VHDL syntax error at pwm.vhd(23) near text \"<=\";  expecting \"then\"" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117668 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement pwm.vhd(25) " "VHDL syntax error at pwm.vhd(25) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117668 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"then\" pwm.vhd(29) " "VHDL syntax error at pwm.vhd(29) near text \"<=\";  expecting \"then\"" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117668 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"then\" pwm.vhd(34) " "VHDL syntax error at pwm.vhd(34) near text \"<=\";  expecting \"then\"" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117668 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement pwm.vhd(36) " "VHDL syntax error at pwm.vhd(36) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117668 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"then\" pwm.vhd(40) " "VHDL syntax error at pwm.vhd(40) near text \"<=\";  expecting \"then\"" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement pwm.vhd(42) " "VHDL syntax error at pwm.vhd(42) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"then\" pwm.vhd(46) " "VHDL syntax error at pwm.vhd(46) near text \"<=\";  expecting \"then\"" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement pwm.vhd(48) " "VHDL syntax error at pwm.vhd(48) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"then\" pwm.vhd(52) " "VHDL syntax error at pwm.vhd(52) near text \"<=\";  expecting \"then\"" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement pwm.vhd(54) " "VHDL syntax error at pwm.vhd(54) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"then\" pwm.vhd(58) " "VHDL syntax error at pwm.vhd(58) near text \"<=\";  expecting \"then\"" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement pwm.vhd(60) " "VHDL syntax error at pwm.vhd(60) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/22.1std/projects/pwm/pwm.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pwm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698104117873 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 23 20:35:17 2023 " "Processing ended: Mon Oct 23 20:35:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698104117873 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698104117873 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698104117873 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698104117873 ""}
