<profile>

<section name = "Vitis HLS Report for 'fir'" level="0">
<item name = "Date">Thu Feb 13 20:18:00 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">fir2</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplusRFSOC</item>
<item name = "Target device">xczu48dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 1.627 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">113, 113, 0.565 us, 0.565 us, 107, 107, loop auto-rewind stp (delay=7 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sample_loop">111, 111, 13, 1, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 9, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 153, -</column>
<column name="Register">-, -, 366, -, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_17s_11ns_33s_33_4_1_U4">mac_muladd_17s_11ns_33s_33_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_12ns_33s_33_4_1_U8">mac_muladd_17s_12ns_33s_33_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_13ns_33s_33_4_1_U7">mac_muladd_17s_13ns_33s_33_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_13s_33s_33_4_1_U9">mac_muladd_17s_13s_33s_33_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_14ns_32s_33_4_1_U2">mac_muladd_17s_14ns_32s_33_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_14ns_33s_33_4_1_U5">mac_muladd_17s_14ns_33s_33_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_14s_33s_33_4_1_U3">mac_muladd_17s_14s_33s_33_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_15s_31s_32_4_1_U1">mac_muladd_17s_15s_31s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_17s_15s_33s_33_4_1_U6">mac_muladd_17s_15s_33s_33_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="n_fu_206_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_condition_301">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_302">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_212_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter12">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n10_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_reg_10">9, 2, 17, 34</column>
<column name="ap_sig_allocacmp_reg_9">9, 2, 17, 34</column>
<column name="in_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="n10_fu_90">9, 2, 7, 14</column>
<column name="out_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="reg_1_fu_98">9, 2, 17, 34</column>
<column name="reg_2_fu_102">9, 2, 17, 34</column>
<column name="reg_3_fu_106">9, 2, 17, 34</column>
<column name="reg_4_fu_110">9, 2, 17, 34</column>
<column name="reg_5_fu_114">9, 2, 17, 34</column>
<column name="reg_6_fu_118">9, 2, 17, 34</column>
<column name="reg_7_fu_122">9, 2, 17, 34</column>
<column name="reg_81_fu_86">9, 2, 17, 34</column>
<column name="reg_fu_94">9, 2, 17, 34</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="n10_fu_90">7, 0, 7, 0</column>
<column name="reg_10_reg_624">17, 0, 17, 0</column>
<column name="reg_11_reg_644">17, 0, 17, 0</column>
<column name="reg_12_reg_655">17, 0, 17, 0</column>
<column name="reg_13_reg_671">17, 0, 17, 0</column>
<column name="reg_14_reg_687">17, 0, 17, 0</column>
<column name="reg_15_reg_703">17, 0, 17, 0</column>
<column name="reg_15_reg_703_pp0_iter6_reg">17, 0, 17, 0</column>
<column name="reg_17_reg_630">17, 0, 17, 0</column>
<column name="reg_17_reg_630_pp0_iter1_reg">17, 0, 17, 0</column>
<column name="reg_1_fu_98">17, 0, 17, 0</column>
<column name="reg_2_fu_102">17, 0, 17, 0</column>
<column name="reg_3_fu_106">17, 0, 17, 0</column>
<column name="reg_4_fu_110">17, 0, 17, 0</column>
<column name="reg_5_fu_114">17, 0, 17, 0</column>
<column name="reg_6_fu_118">17, 0, 17, 0</column>
<column name="reg_7_fu_122">17, 0, 17, 0</column>
<column name="reg_81_fu_86">17, 0, 17, 0</column>
<column name="reg_81_load_reg_729">17, 0, 17, 0</column>
<column name="reg_fu_94">17, 0, 17, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, fir, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, fir, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, fir, return value</column>
<column name="in_r_TVALID">in, 1, axis, in_r, pointer</column>
<column name="in_r_TDATA">in, 24, axis, in_r, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_r, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_r, pointer</column>
<column name="out_r_TDATA">out, 24, axis, out_r, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_r, pointer</column>
</table>
</item>
</section>
</profile>
