INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.580ns (34.941%)  route 2.942ns (65.059%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1255, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X11Y171        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, routed)          0.350     1.074    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ldq_alloc_0_q
    SLICE_X10Y170        LUT3 (Prop_lut3_I0_O)        0.043     1.117 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.000     1.117    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.204     1.321 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/O[1]
                         net (fo=33, routed)          0.501     1.823    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_6
    SLICE_X10Y173        LUT4 (Prop_lut4_I2_O)        0.121     1.944 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry__0_i_21/O
                         net (fo=1, routed)           0.430     2.373    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry__0_i_21_n_0
    SLICE_X10Y174        LUT6 (Prop_lut6_I0_O)        0.043     2.416 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/data_tehb/ltOp_carry__0_i_11/O
                         net (fo=7, routed)           0.512     2.928    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/load2_dataOut[15]
    SLICE_X15Y174        LUT6 (Prop_lut6_I4_O)        0.043     2.971 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_8/O
                         net (fo=1, routed)           0.342     3.313    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_8_n_0
    SLICE_X15Y174        LUT6 (Prop_lut6_I0_O)        0.043     3.356 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.355     3.711    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/addf0/ieee2nfloat_0/eqOp__21
    SLICE_X13Y174        LUT6 (Prop_lut6_I2_O)        0.043     3.754 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.097     3.852    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X12Y174        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.039 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     4.045    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.167 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.348     4.515    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X13Y175        LUT2 (Prop_lut2_I0_O)        0.135     4.650 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.650    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X13Y175        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     4.877 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.877    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.030 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.030    addf0/operator/expDiff_c0[5]
    SLICE_X13Y176        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1255, unset)         0.483     3.183    addf0/operator/clk
    SLICE_X13Y176        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X13Y176        FDRE (Setup_fdre_C_D)        0.048     3.195    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 -1.835    




