{"vcs1":{"timestamp_begin":1726882860.926025653, "rt":0.48, "ut":0.15, "st":0.15}}
{"vcselab":{"timestamp_begin":1726882861.522703844, "rt":0.44, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1726882862.053371990, "rt":0.40, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726882860.499326640}
{"VCS_COMP_START_TIME": 1726882860.499326640}
{"VCS_COMP_END_TIME": 1726882862.715359448}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 379236}}
{"vcselab": {"peak_mem": 246744}}
