

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_6u_array_ap_fixed_8_1_4_0_0_6u_config5_s'
================================================================
* Date:           Tue Nov  4 16:13:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.746 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1155|     1155|  5.775 us|  5.775 us|  1155|  1155|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1153|     1153|         4|          2|          1|   576|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer5_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body14" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten_load, i10 576" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln109 = add i10 %indvar_flatten_load, i10 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'add' 'add_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15, void %for.end17" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 15 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 16 'load' 'sX_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.01ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 17 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 18 'load' 'pX_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 19 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 20 'load' 'sY_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.01ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %sY_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 21 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 22 'load' 'pY_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.01ns)   --->   "%icmp_ln55_2 = icmp_sgt  i32 %pY_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 23 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.01ns)   --->   "%icmp_ln55_3 = icmp_sgt  i32 %pX_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 24 'icmp' 'icmp_ln55_3' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%and_ln55 = and i1 %icmp_ln55_2, i1 %icmp_ln55_3" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 25 'and' 'and_ln55' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_1 = and i1 %and_ln55, i1 %icmp_ln55_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 26 'and' 'and_ln55_1' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_1, void %if.end.i, void %for.body11.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 27 'br' 'br_ln55' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.01ns)   --->   "%add_ln76 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 28 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.01ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 24" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 29 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else30.i, void %if.then19.i" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 30 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 31 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 32 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 33 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 34 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln78 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:78->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 36 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln79 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:79->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 37 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pY_load_1 = load i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 38 'load' 'pY_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln80 = add i32 %pY_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 39 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.01ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 24" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 40 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then22.i" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 41 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:84->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 42 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sY_load_1 = load i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 43 'load' 'sY_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.01ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 44 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end29.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln83 = br void %if.end29.i" [firmware/nnet_utils/nnet_pooling_stream.h:83->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 50 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body14" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 51 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 54 'specpipeline' 'specpipeline_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%layer4_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer4_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'read' 'layer4_out_read' <Predicate = (!icmp_ln109)> <Delay = 1.78> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 576> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i48 %layer4_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer4_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'partselect' 'trunc_ln115_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln115_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer4_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'partselect' 'trunc_ln115_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln115_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer4_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'partselect' 'trunc_ln115_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln115_4 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer4_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'partselect' 'trunc_ln115_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln115_5 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %layer4_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'partselect' 'trunc_ln115_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.71ns)   --->   "%call_ln52 = call void @shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>, i8 %trunc_ln115, i8 %trunc_ln115_1, i8 %trunc_ln115_2, i8 %trunc_ln115_3, i8 %trunc_ln115_4, i8 %trunc_ln115_5, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6, i8 %void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_5, i8 %void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_4, i8 %void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_3, i8 %void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_2, i8 %void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_1, i8 %void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer" [firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 62 'call' 'call_ln52' <Predicate = (!icmp_ln109)> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then22.i" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 63 'phi' 'storemerge' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:82->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 64 'store' 'store_ln82' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 65 'br' 'br_ln88' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 147 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_24 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 66 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_24' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_25 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 67 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_25' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_108 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 68 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_108' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_109 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 69 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_109' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.76ns)   --->   "%icmp_ln66 = icmp_slt  i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_24, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_25" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 70 'icmp' 'icmp_ln66' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln0)   --->   "%xor_ln66 = xor i1 %icmp_ln66, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 71 'xor' 'xor_ln66' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0 = select i1 %xor_ln66, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_24, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_25" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 72 'select' 'select_ln0' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.76ns)   --->   "%icmp_ln66_9 = icmp_slt  i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_108, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_109" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 73 'icmp' 'icmp_ln66_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_1)   --->   "%xor_ln66_9 = xor i1 %icmp_ln66_9, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 74 'xor' 'xor_ln66_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_1 = select i1 %xor_ln66_9, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_108, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_109" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 75 'select' 'select_ln0_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.76ns)   --->   "%icmp_ln66_10 = icmp_slt  i8 %select_ln0, i8 %select_ln0_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 76 'icmp' 'icmp_ln66_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node res_pack)   --->   "%xor_ln66_10 = xor i1 %icmp_ln66_10, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 77 'xor' 'xor_ln66_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.39ns) (out node of the LUT)   --->   "%res_pack = select i1 %xor_ln66_10, i8 %select_ln0, i8 %select_ln0_1" [firmware/nnet_utils/nnet_pooling_stream.h:67->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 78 'select' 'res_pack' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_26 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 79 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_26' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_27 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 80 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_27' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_110 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 81 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_110' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_111 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 82 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_111' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.76ns)   --->   "%icmp_ln66_11 = icmp_slt  i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_26, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_27" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 83 'icmp' 'icmp_ln66_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_2)   --->   "%xor_ln66_11 = xor i1 %icmp_ln66_11, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 84 'xor' 'xor_ln66_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_2 = select i1 %xor_ln66_11, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_26, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_27" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 85 'select' 'select_ln0_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.76ns)   --->   "%icmp_ln66_12 = icmp_slt  i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_110, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_111" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 86 'icmp' 'icmp_ln66_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_3)   --->   "%xor_ln66_12 = xor i1 %icmp_ln66_12, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 87 'xor' 'xor_ln66_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_3 = select i1 %xor_ln66_12, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_110, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_111" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 88 'select' 'select_ln0_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.76ns)   --->   "%icmp_ln66_13 = icmp_slt  i8 %select_ln0_2, i8 %select_ln0_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 89 'icmp' 'icmp_ln66_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node res_pack_1)   --->   "%xor_ln66_13 = xor i1 %icmp_ln66_13, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 90 'xor' 'xor_ln66_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.39ns) (out node of the LUT)   --->   "%res_pack_1 = select i1 %xor_ln66_13, i8 %select_ln0_2, i8 %select_ln0_3" [firmware/nnet_utils/nnet_pooling_stream.h:67->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 91 'select' 'res_pack_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_28 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 92 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_28' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 93 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_112 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 94 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_112' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_113 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 95 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_113' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.76ns)   --->   "%icmp_ln66_14 = icmp_slt  i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_28, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 96 'icmp' 'icmp_ln66_14' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_4)   --->   "%xor_ln66_14 = xor i1 %icmp_ln66_14, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 97 'xor' 'xor_ln66_14' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_4 = select i1 %xor_ln66_14, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_28, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 98 'select' 'select_ln0_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.76ns)   --->   "%icmp_ln66_15 = icmp_slt  i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_112, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_113" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 99 'icmp' 'icmp_ln66_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_5)   --->   "%xor_ln66_15 = xor i1 %icmp_ln66_15, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 100 'xor' 'xor_ln66_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_5 = select i1 %xor_ln66_15, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_112, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_113" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 101 'select' 'select_ln0_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.76ns)   --->   "%icmp_ln66_16 = icmp_slt  i8 %select_ln0_4, i8 %select_ln0_5" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 102 'icmp' 'icmp_ln66_16' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node res_pack_2)   --->   "%xor_ln66_16 = xor i1 %icmp_ln66_16, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 103 'xor' 'xor_ln66_16' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.39ns) (out node of the LUT)   --->   "%res_pack_2 = select i1 %xor_ln66_16, i8 %select_ln0_4, i8 %select_ln0_5" [firmware/nnet_utils/nnet_pooling_stream.h:67->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 104 'select' 'res_pack_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_30 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 105 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_30' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_31 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 106 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_31' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_114 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 107 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_114' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_115 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 108 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_115' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.76ns)   --->   "%icmp_ln66_17 = icmp_slt  i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_30, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_31" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 109 'icmp' 'icmp_ln66_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_6)   --->   "%xor_ln66_17 = xor i1 %icmp_ln66_17, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 110 'xor' 'xor_ln66_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_6 = select i1 %xor_ln66_17, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_30, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_31" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 111 'select' 'select_ln0_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.76ns)   --->   "%icmp_ln66_18 = icmp_slt  i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_114, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_115" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 112 'icmp' 'icmp_ln66_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_7)   --->   "%xor_ln66_18 = xor i1 %icmp_ln66_18, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 113 'xor' 'xor_ln66_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_7 = select i1 %xor_ln66_18, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_114, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_115" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 114 'select' 'select_ln0_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.76ns)   --->   "%icmp_ln66_19 = icmp_slt  i8 %select_ln0_6, i8 %select_ln0_7" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 115 'icmp' 'icmp_ln66_19' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node res_pack_3)   --->   "%xor_ln66_19 = xor i1 %icmp_ln66_19, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 116 'xor' 'xor_ln66_19' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.39ns) (out node of the LUT)   --->   "%res_pack_3 = select i1 %xor_ln66_19, i8 %select_ln0_6, i8 %select_ln0_7" [firmware/nnet_utils/nnet_pooling_stream.h:67->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 117 'select' 'res_pack_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_32 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 118 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_32' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_116 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 119 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_116' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_117 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 120 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_117' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_118 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 121 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_118' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.76ns)   --->   "%icmp_ln66_20 = icmp_slt  i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_32, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_116" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 122 'icmp' 'icmp_ln66_20' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_8)   --->   "%xor_ln66_20 = xor i1 %icmp_ln66_20, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 123 'xor' 'xor_ln66_20' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_8 = select i1 %xor_ln66_20, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_32, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_116" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 124 'select' 'select_ln0_8' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.76ns)   --->   "%icmp_ln66_21 = icmp_slt  i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_117, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_118" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 125 'icmp' 'icmp_ln66_21' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_9)   --->   "%xor_ln66_21 = xor i1 %icmp_ln66_21, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 126 'xor' 'xor_ln66_21' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_9 = select i1 %xor_ln66_21, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_117, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_118" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 127 'select' 'select_ln0_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.76ns)   --->   "%icmp_ln66_22 = icmp_slt  i8 %select_ln0_8, i8 %select_ln0_9" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 128 'icmp' 'icmp_ln66_22' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node res_pack_4)   --->   "%xor_ln66_22 = xor i1 %icmp_ln66_22, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 129 'xor' 'xor_ln66_22' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.39ns) (out node of the LUT)   --->   "%res_pack_4 = select i1 %xor_ln66_22, i8 %select_ln0_8, i8 %select_ln0_9" [firmware/nnet_utils/nnet_pooling_stream.h:67->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 130 'select' 'res_pack_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_33 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 131 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_33' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_119 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 132 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_119' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_120 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 133 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_120' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_121 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 134 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_121' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.76ns)   --->   "%icmp_ln66_23 = icmp_slt  i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_33, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_119" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 135 'icmp' 'icmp_ln66_23' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_10)   --->   "%xor_ln66_23 = xor i1 %icmp_ln66_23, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 136 'xor' 'xor_ln66_23' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_10 = select i1 %xor_ln66_23, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_33, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_119" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 137 'select' 'select_ln0_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.76ns)   --->   "%icmp_ln66_24 = icmp_slt  i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_120, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_121" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 138 'icmp' 'icmp_ln66_24' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln0_11)   --->   "%xor_ln66_24 = xor i1 %icmp_ln66_24, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 139 'xor' 'xor_ln66_24' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln0_11 = select i1 %xor_ln66_24, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_120, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_121" [firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 140 'select' 'select_ln0_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.76ns)   --->   "%icmp_ln66_25 = icmp_slt  i8 %select_ln0_10, i8 %select_ln0_11" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 141 'icmp' 'icmp_ln66_25' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node res_pack_5)   --->   "%xor_ln66_25 = xor i1 %icmp_ln66_25, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 142 'xor' 'xor_ln66_25' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.39ns) (out node of the LUT)   --->   "%res_pack_5 = select i1 %xor_ln66_25, i8 %select_ln0_10, i8 %select_ln0_11" [firmware/nnet_utils/nnet_pooling_stream.h:67->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 143 'select' 'res_pack_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln72_9 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i8.i8, i8 %res_pack_5, i8 %res_pack_4, i8 %res_pack_3, i8 %res_pack_2, i8 %res_pack_1, i8 %res_pack" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 144 'bitconcatenate' 'or_ln72_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.68ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer5_out, i48 %or_ln72_9" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 145 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.68> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 144> <FIFO>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 146 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.746ns
The critical path consists of the following:
	'load' operation 32 bit ('pX_load', firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'pX' [61]  (0.000 ns)
	'add' operation 32 bit ('add_ln76', firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115) [155]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln76', firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115) [156]  (1.016 ns)
	'store' operation 0 bit ('store_ln89', firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:115) of variable 'add_ln76', firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115 on static variable 'pX' [159]  (0.427 ns)
	blocking operation 0.287 ns on control path)

 <State 2>: 2.498ns
The critical path consists of the following:
	fifo read operation ('layer4_out_read', firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer4_out' (firmware/nnet_utils/nnet_pooling_stream.h:115) [51]  (1.781 ns)
	'call' operation 0 bit ('call_ln52', firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>' [58]  (0.717 ns)

 <State 3>: 2.316ns
The critical path consists of the following:
	'load' operation 8 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_24', firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9' [73]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln66', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [77]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln66', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [78]  (0.000 ns)
	'select' operation 8 bit ('select_ln0', firmware/nnet_utils/nnet_common.h:0->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [79]  (0.393 ns)
	'icmp' operation 1 bit ('icmp_ln66_10', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [83]  (0.765 ns)
	'xor' operation 1 bit ('xor_ln66_10', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [84]  (0.000 ns)
	'select' operation 8 bit ('res_pack', firmware/nnet_utils/nnet_pooling_stream.h:67->firmware/nnet_utils/nnet_pooling_stream.h:115) [85]  (0.393 ns)

 <State 4>: 1.683ns
The critical path consists of the following:
	fifo write operation ('write_ln72', firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer5_out' (firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115) [152]  (1.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
