|ppu_demo
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN2
KEY[0] => rst_n.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => key_3_prev_1.DATAIN
VGA_BLANK_N <= PPU:ppu_mod.VGA_BLANK_N
VGA_B[0] <= PPU:ppu_mod.b
VGA_B[1] <= PPU:ppu_mod.b
VGA_B[2] <= PPU:ppu_mod.b
VGA_B[3] <= PPU:ppu_mod.b
VGA_B[4] <= PPU:ppu_mod.b
VGA_B[5] <= PPU:ppu_mod.b
VGA_B[6] <= PPU:ppu_mod.b
VGA_B[7] <= PPU:ppu_mod.b
VGA_CLK <= PPU:ppu_mod.VGA_CLK
VGA_G[0] <= PPU:ppu_mod.g
VGA_G[1] <= PPU:ppu_mod.g
VGA_G[2] <= PPU:ppu_mod.g
VGA_G[3] <= PPU:ppu_mod.g
VGA_G[4] <= PPU:ppu_mod.g
VGA_G[5] <= PPU:ppu_mod.g
VGA_G[6] <= PPU:ppu_mod.g
VGA_G[7] <= PPU:ppu_mod.g
VGA_HS <= PPU:ppu_mod.VGA_HS
VGA_R[0] <= PPU:ppu_mod.r
VGA_R[1] <= PPU:ppu_mod.r
VGA_R[2] <= PPU:ppu_mod.r
VGA_R[3] <= PPU:ppu_mod.r
VGA_R[4] <= PPU:ppu_mod.r
VGA_R[5] <= PPU:ppu_mod.r
VGA_R[6] <= PPU:ppu_mod.r
VGA_R[7] <= PPU:ppu_mod.r
VGA_SYNC_N <= PPU:ppu_mod.VGA_SYNC_N
VGA_VS <= PPU:ppu_mod.VGA_VS


|ppu_demo|vga_pll:pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= vga_pll_0002:vga_pll_inst.outclk_0


|ppu_demo|vga_pll:pll|vga_pll_0002:vga_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|ppu_demo|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|ppu_demo|PPU:ppu_mod
rst_n => rst_n.IN1
sys_clk => game_info[2].CLK
sys_clk => square_info[1][99][0].CLK
sys_clk => square_info[1][99][1].CLK
sys_clk => square_info[1][99][2].CLK
sys_clk => square_info[1][99][3].CLK
sys_clk => square_info[1][99][4].CLK
sys_clk => square_info[1][99][5].CLK
sys_clk => square_info[1][99][6].CLK
sys_clk => square_info[1][99][7].CLK
sys_clk => square_info[1][99][8].CLK
sys_clk => square_info[1][99][9].CLK
sys_clk => square_info[1][98][0].CLK
sys_clk => square_info[1][98][1].CLK
sys_clk => square_info[1][98][2].CLK
sys_clk => square_info[1][98][3].CLK
sys_clk => square_info[1][98][4].CLK
sys_clk => square_info[1][98][5].CLK
sys_clk => square_info[1][98][6].CLK
sys_clk => square_info[1][98][7].CLK
sys_clk => square_info[1][98][8].CLK
sys_clk => square_info[1][98][9].CLK
sys_clk => square_info[1][97][0].CLK
sys_clk => square_info[1][97][1].CLK
sys_clk => square_info[1][97][2].CLK
sys_clk => square_info[1][97][3].CLK
sys_clk => square_info[1][97][4].CLK
sys_clk => square_info[1][97][5].CLK
sys_clk => square_info[1][97][6].CLK
sys_clk => square_info[1][97][7].CLK
sys_clk => square_info[1][97][8].CLK
sys_clk => square_info[1][97][9].CLK
sys_clk => square_info[1][96][0].CLK
sys_clk => square_info[1][96][1].CLK
sys_clk => square_info[1][96][2].CLK
sys_clk => square_info[1][96][3].CLK
sys_clk => square_info[1][96][4].CLK
sys_clk => square_info[1][96][5].CLK
sys_clk => square_info[1][96][6].CLK
sys_clk => square_info[1][96][7].CLK
sys_clk => square_info[1][96][8].CLK
sys_clk => square_info[1][96][9].CLK
sys_clk => square_info[1][95][0].CLK
sys_clk => square_info[1][95][1].CLK
sys_clk => square_info[1][95][2].CLK
sys_clk => square_info[1][95][3].CLK
sys_clk => square_info[1][95][4].CLK
sys_clk => square_info[1][95][5].CLK
sys_clk => square_info[1][95][6].CLK
sys_clk => square_info[1][95][7].CLK
sys_clk => square_info[1][95][8].CLK
sys_clk => square_info[1][95][9].CLK
sys_clk => square_info[1][94][0].CLK
sys_clk => square_info[1][94][1].CLK
sys_clk => square_info[1][94][2].CLK
sys_clk => square_info[1][94][3].CLK
sys_clk => square_info[1][94][4].CLK
sys_clk => square_info[1][94][5].CLK
sys_clk => square_info[1][94][6].CLK
sys_clk => square_info[1][94][7].CLK
sys_clk => square_info[1][94][8].CLK
sys_clk => square_info[1][94][9].CLK
sys_clk => square_info[1][93][0].CLK
sys_clk => square_info[1][93][1].CLK
sys_clk => square_info[1][93][2].CLK
sys_clk => square_info[1][93][3].CLK
sys_clk => square_info[1][93][4].CLK
sys_clk => square_info[1][93][5].CLK
sys_clk => square_info[1][93][6].CLK
sys_clk => square_info[1][93][7].CLK
sys_clk => square_info[1][93][8].CLK
sys_clk => square_info[1][93][9].CLK
sys_clk => square_info[1][92][0].CLK
sys_clk => square_info[1][92][1].CLK
sys_clk => square_info[1][92][2].CLK
sys_clk => square_info[1][92][3].CLK
sys_clk => square_info[1][92][4].CLK
sys_clk => square_info[1][92][5].CLK
sys_clk => square_info[1][92][6].CLK
sys_clk => square_info[1][92][7].CLK
sys_clk => square_info[1][92][8].CLK
sys_clk => square_info[1][92][9].CLK
sys_clk => square_info[1][91][0].CLK
sys_clk => square_info[1][91][1].CLK
sys_clk => square_info[1][91][2].CLK
sys_clk => square_info[1][91][3].CLK
sys_clk => square_info[1][91][4].CLK
sys_clk => square_info[1][91][5].CLK
sys_clk => square_info[1][91][6].CLK
sys_clk => square_info[1][91][7].CLK
sys_clk => square_info[1][91][8].CLK
sys_clk => square_info[1][91][9].CLK
sys_clk => square_info[1][90][0].CLK
sys_clk => square_info[1][90][1].CLK
sys_clk => square_info[1][90][2].CLK
sys_clk => square_info[1][90][3].CLK
sys_clk => square_info[1][90][4].CLK
sys_clk => square_info[1][90][5].CLK
sys_clk => square_info[1][90][6].CLK
sys_clk => square_info[1][90][7].CLK
sys_clk => square_info[1][90][8].CLK
sys_clk => square_info[1][90][9].CLK
sys_clk => square_info[1][89][0].CLK
sys_clk => square_info[1][89][1].CLK
sys_clk => square_info[1][89][2].CLK
sys_clk => square_info[1][89][3].CLK
sys_clk => square_info[1][89][4].CLK
sys_clk => square_info[1][89][5].CLK
sys_clk => square_info[1][89][6].CLK
sys_clk => square_info[1][89][7].CLK
sys_clk => square_info[1][89][8].CLK
sys_clk => square_info[1][89][9].CLK
sys_clk => square_info[1][88][0].CLK
sys_clk => square_info[1][88][1].CLK
sys_clk => square_info[1][88][2].CLK
sys_clk => square_info[1][88][3].CLK
sys_clk => square_info[1][88][4].CLK
sys_clk => square_info[1][88][5].CLK
sys_clk => square_info[1][88][6].CLK
sys_clk => square_info[1][88][7].CLK
sys_clk => square_info[1][88][8].CLK
sys_clk => square_info[1][88][9].CLK
sys_clk => square_info[1][87][0].CLK
sys_clk => square_info[1][87][1].CLK
sys_clk => square_info[1][87][2].CLK
sys_clk => square_info[1][87][3].CLK
sys_clk => square_info[1][87][4].CLK
sys_clk => square_info[1][87][5].CLK
sys_clk => square_info[1][87][6].CLK
sys_clk => square_info[1][87][7].CLK
sys_clk => square_info[1][87][8].CLK
sys_clk => square_info[1][87][9].CLK
sys_clk => square_info[1][86][0].CLK
sys_clk => square_info[1][86][1].CLK
sys_clk => square_info[1][86][2].CLK
sys_clk => square_info[1][86][3].CLK
sys_clk => square_info[1][86][4].CLK
sys_clk => square_info[1][86][5].CLK
sys_clk => square_info[1][86][6].CLK
sys_clk => square_info[1][86][7].CLK
sys_clk => square_info[1][86][8].CLK
sys_clk => square_info[1][86][9].CLK
sys_clk => square_info[1][85][0].CLK
sys_clk => square_info[1][85][1].CLK
sys_clk => square_info[1][85][2].CLK
sys_clk => square_info[1][85][3].CLK
sys_clk => square_info[1][85][4].CLK
sys_clk => square_info[1][85][5].CLK
sys_clk => square_info[1][85][6].CLK
sys_clk => square_info[1][85][7].CLK
sys_clk => square_info[1][85][8].CLK
sys_clk => square_info[1][85][9].CLK
sys_clk => square_info[1][84][0].CLK
sys_clk => square_info[1][84][1].CLK
sys_clk => square_info[1][84][2].CLK
sys_clk => square_info[1][84][3].CLK
sys_clk => square_info[1][84][4].CLK
sys_clk => square_info[1][84][5].CLK
sys_clk => square_info[1][84][6].CLK
sys_clk => square_info[1][84][7].CLK
sys_clk => square_info[1][84][8].CLK
sys_clk => square_info[1][84][9].CLK
sys_clk => square_info[1][83][0].CLK
sys_clk => square_info[1][83][1].CLK
sys_clk => square_info[1][83][2].CLK
sys_clk => square_info[1][83][3].CLK
sys_clk => square_info[1][83][4].CLK
sys_clk => square_info[1][83][5].CLK
sys_clk => square_info[1][83][6].CLK
sys_clk => square_info[1][83][7].CLK
sys_clk => square_info[1][83][8].CLK
sys_clk => square_info[1][83][9].CLK
sys_clk => square_info[1][82][0].CLK
sys_clk => square_info[1][82][1].CLK
sys_clk => square_info[1][82][2].CLK
sys_clk => square_info[1][82][3].CLK
sys_clk => square_info[1][82][4].CLK
sys_clk => square_info[1][82][5].CLK
sys_clk => square_info[1][82][6].CLK
sys_clk => square_info[1][82][7].CLK
sys_clk => square_info[1][82][8].CLK
sys_clk => square_info[1][82][9].CLK
sys_clk => square_info[1][81][0].CLK
sys_clk => square_info[1][81][1].CLK
sys_clk => square_info[1][81][2].CLK
sys_clk => square_info[1][81][3].CLK
sys_clk => square_info[1][81][4].CLK
sys_clk => square_info[1][81][5].CLK
sys_clk => square_info[1][81][6].CLK
sys_clk => square_info[1][81][7].CLK
sys_clk => square_info[1][81][8].CLK
sys_clk => square_info[1][81][9].CLK
sys_clk => square_info[1][80][0].CLK
sys_clk => square_info[1][80][1].CLK
sys_clk => square_info[1][80][2].CLK
sys_clk => square_info[1][80][3].CLK
sys_clk => square_info[1][80][4].CLK
sys_clk => square_info[1][80][5].CLK
sys_clk => square_info[1][80][6].CLK
sys_clk => square_info[1][80][7].CLK
sys_clk => square_info[1][80][8].CLK
sys_clk => square_info[1][80][9].CLK
sys_clk => square_info[1][79][0].CLK
sys_clk => square_info[1][79][1].CLK
sys_clk => square_info[1][79][2].CLK
sys_clk => square_info[1][79][3].CLK
sys_clk => square_info[1][79][4].CLK
sys_clk => square_info[1][79][5].CLK
sys_clk => square_info[1][79][6].CLK
sys_clk => square_info[1][79][7].CLK
sys_clk => square_info[1][79][8].CLK
sys_clk => square_info[1][79][9].CLK
sys_clk => square_info[1][78][0].CLK
sys_clk => square_info[1][78][1].CLK
sys_clk => square_info[1][78][2].CLK
sys_clk => square_info[1][78][3].CLK
sys_clk => square_info[1][78][4].CLK
sys_clk => square_info[1][78][5].CLK
sys_clk => square_info[1][78][6].CLK
sys_clk => square_info[1][78][7].CLK
sys_clk => square_info[1][78][8].CLK
sys_clk => square_info[1][78][9].CLK
sys_clk => square_info[1][77][0].CLK
sys_clk => square_info[1][77][1].CLK
sys_clk => square_info[1][77][2].CLK
sys_clk => square_info[1][77][3].CLK
sys_clk => square_info[1][77][4].CLK
sys_clk => square_info[1][77][5].CLK
sys_clk => square_info[1][77][6].CLK
sys_clk => square_info[1][77][7].CLK
sys_clk => square_info[1][77][8].CLK
sys_clk => square_info[1][77][9].CLK
sys_clk => square_info[1][76][0].CLK
sys_clk => square_info[1][76][1].CLK
sys_clk => square_info[1][76][2].CLK
sys_clk => square_info[1][76][3].CLK
sys_clk => square_info[1][76][4].CLK
sys_clk => square_info[1][76][5].CLK
sys_clk => square_info[1][76][6].CLK
sys_clk => square_info[1][76][7].CLK
sys_clk => square_info[1][76][8].CLK
sys_clk => square_info[1][76][9].CLK
sys_clk => square_info[1][75][0].CLK
sys_clk => square_info[1][75][1].CLK
sys_clk => square_info[1][75][2].CLK
sys_clk => square_info[1][75][3].CLK
sys_clk => square_info[1][75][4].CLK
sys_clk => square_info[1][75][5].CLK
sys_clk => square_info[1][75][6].CLK
sys_clk => square_info[1][75][7].CLK
sys_clk => square_info[1][75][8].CLK
sys_clk => square_info[1][75][9].CLK
sys_clk => square_info[1][74][0].CLK
sys_clk => square_info[1][74][1].CLK
sys_clk => square_info[1][74][2].CLK
sys_clk => square_info[1][74][3].CLK
sys_clk => square_info[1][74][4].CLK
sys_clk => square_info[1][74][5].CLK
sys_clk => square_info[1][74][6].CLK
sys_clk => square_info[1][74][7].CLK
sys_clk => square_info[1][74][8].CLK
sys_clk => square_info[1][74][9].CLK
sys_clk => square_info[1][73][0].CLK
sys_clk => square_info[1][73][1].CLK
sys_clk => square_info[1][73][2].CLK
sys_clk => square_info[1][73][3].CLK
sys_clk => square_info[1][73][4].CLK
sys_clk => square_info[1][73][5].CLK
sys_clk => square_info[1][73][6].CLK
sys_clk => square_info[1][73][7].CLK
sys_clk => square_info[1][73][8].CLK
sys_clk => square_info[1][73][9].CLK
sys_clk => square_info[1][72][0].CLK
sys_clk => square_info[1][72][1].CLK
sys_clk => square_info[1][72][2].CLK
sys_clk => square_info[1][72][3].CLK
sys_clk => square_info[1][72][4].CLK
sys_clk => square_info[1][72][5].CLK
sys_clk => square_info[1][72][6].CLK
sys_clk => square_info[1][72][7].CLK
sys_clk => square_info[1][72][8].CLK
sys_clk => square_info[1][72][9].CLK
sys_clk => square_info[1][71][0].CLK
sys_clk => square_info[1][71][1].CLK
sys_clk => square_info[1][71][2].CLK
sys_clk => square_info[1][71][3].CLK
sys_clk => square_info[1][71][4].CLK
sys_clk => square_info[1][71][5].CLK
sys_clk => square_info[1][71][6].CLK
sys_clk => square_info[1][71][7].CLK
sys_clk => square_info[1][71][8].CLK
sys_clk => square_info[1][71][9].CLK
sys_clk => square_info[1][70][0].CLK
sys_clk => square_info[1][70][1].CLK
sys_clk => square_info[1][70][2].CLK
sys_clk => square_info[1][70][3].CLK
sys_clk => square_info[1][70][4].CLK
sys_clk => square_info[1][70][5].CLK
sys_clk => square_info[1][70][6].CLK
sys_clk => square_info[1][70][7].CLK
sys_clk => square_info[1][70][8].CLK
sys_clk => square_info[1][70][9].CLK
sys_clk => square_info[1][69][0].CLK
sys_clk => square_info[1][69][1].CLK
sys_clk => square_info[1][69][2].CLK
sys_clk => square_info[1][69][3].CLK
sys_clk => square_info[1][69][4].CLK
sys_clk => square_info[1][69][5].CLK
sys_clk => square_info[1][69][6].CLK
sys_clk => square_info[1][69][7].CLK
sys_clk => square_info[1][69][8].CLK
sys_clk => square_info[1][69][9].CLK
sys_clk => square_info[1][68][0].CLK
sys_clk => square_info[1][68][1].CLK
sys_clk => square_info[1][68][2].CLK
sys_clk => square_info[1][68][3].CLK
sys_clk => square_info[1][68][4].CLK
sys_clk => square_info[1][68][5].CLK
sys_clk => square_info[1][68][6].CLK
sys_clk => square_info[1][68][7].CLK
sys_clk => square_info[1][68][8].CLK
sys_clk => square_info[1][68][9].CLK
sys_clk => square_info[1][67][0].CLK
sys_clk => square_info[1][67][1].CLK
sys_clk => square_info[1][67][2].CLK
sys_clk => square_info[1][67][3].CLK
sys_clk => square_info[1][67][4].CLK
sys_clk => square_info[1][67][5].CLK
sys_clk => square_info[1][67][6].CLK
sys_clk => square_info[1][67][7].CLK
sys_clk => square_info[1][67][8].CLK
sys_clk => square_info[1][67][9].CLK
sys_clk => square_info[1][66][0].CLK
sys_clk => square_info[1][66][1].CLK
sys_clk => square_info[1][66][2].CLK
sys_clk => square_info[1][66][3].CLK
sys_clk => square_info[1][66][4].CLK
sys_clk => square_info[1][66][5].CLK
sys_clk => square_info[1][66][6].CLK
sys_clk => square_info[1][66][7].CLK
sys_clk => square_info[1][66][8].CLK
sys_clk => square_info[1][66][9].CLK
sys_clk => square_info[1][65][0].CLK
sys_clk => square_info[1][65][1].CLK
sys_clk => square_info[1][65][2].CLK
sys_clk => square_info[1][65][3].CLK
sys_clk => square_info[1][65][4].CLK
sys_clk => square_info[1][65][5].CLK
sys_clk => square_info[1][65][6].CLK
sys_clk => square_info[1][65][7].CLK
sys_clk => square_info[1][65][8].CLK
sys_clk => square_info[1][65][9].CLK
sys_clk => square_info[1][64][0].CLK
sys_clk => square_info[1][64][1].CLK
sys_clk => square_info[1][64][2].CLK
sys_clk => square_info[1][64][3].CLK
sys_clk => square_info[1][64][4].CLK
sys_clk => square_info[1][64][5].CLK
sys_clk => square_info[1][64][6].CLK
sys_clk => square_info[1][64][7].CLK
sys_clk => square_info[1][64][8].CLK
sys_clk => square_info[1][64][9].CLK
sys_clk => square_info[1][63][0].CLK
sys_clk => square_info[1][63][1].CLK
sys_clk => square_info[1][63][2].CLK
sys_clk => square_info[1][63][3].CLK
sys_clk => square_info[1][63][4].CLK
sys_clk => square_info[1][63][5].CLK
sys_clk => square_info[1][63][6].CLK
sys_clk => square_info[1][63][7].CLK
sys_clk => square_info[1][63][8].CLK
sys_clk => square_info[1][63][9].CLK
sys_clk => square_info[1][62][0].CLK
sys_clk => square_info[1][62][1].CLK
sys_clk => square_info[1][62][2].CLK
sys_clk => square_info[1][62][3].CLK
sys_clk => square_info[1][62][4].CLK
sys_clk => square_info[1][62][5].CLK
sys_clk => square_info[1][62][6].CLK
sys_clk => square_info[1][62][7].CLK
sys_clk => square_info[1][62][8].CLK
sys_clk => square_info[1][62][9].CLK
sys_clk => square_info[1][61][0].CLK
sys_clk => square_info[1][61][1].CLK
sys_clk => square_info[1][61][2].CLK
sys_clk => square_info[1][61][3].CLK
sys_clk => square_info[1][61][4].CLK
sys_clk => square_info[1][61][5].CLK
sys_clk => square_info[1][61][6].CLK
sys_clk => square_info[1][61][7].CLK
sys_clk => square_info[1][61][8].CLK
sys_clk => square_info[1][61][9].CLK
sys_clk => square_info[1][60][0].CLK
sys_clk => square_info[1][60][1].CLK
sys_clk => square_info[1][60][2].CLK
sys_clk => square_info[1][60][3].CLK
sys_clk => square_info[1][60][4].CLK
sys_clk => square_info[1][60][5].CLK
sys_clk => square_info[1][60][6].CLK
sys_clk => square_info[1][60][7].CLK
sys_clk => square_info[1][60][8].CLK
sys_clk => square_info[1][60][9].CLK
sys_clk => square_info[1][59][0].CLK
sys_clk => square_info[1][59][1].CLK
sys_clk => square_info[1][59][2].CLK
sys_clk => square_info[1][59][3].CLK
sys_clk => square_info[1][59][4].CLK
sys_clk => square_info[1][59][5].CLK
sys_clk => square_info[1][59][6].CLK
sys_clk => square_info[1][59][7].CLK
sys_clk => square_info[1][59][8].CLK
sys_clk => square_info[1][59][9].CLK
sys_clk => square_info[1][58][0].CLK
sys_clk => square_info[1][58][1].CLK
sys_clk => square_info[1][58][2].CLK
sys_clk => square_info[1][58][3].CLK
sys_clk => square_info[1][58][4].CLK
sys_clk => square_info[1][58][5].CLK
sys_clk => square_info[1][58][6].CLK
sys_clk => square_info[1][58][7].CLK
sys_clk => square_info[1][58][8].CLK
sys_clk => square_info[1][58][9].CLK
sys_clk => square_info[1][57][0].CLK
sys_clk => square_info[1][57][1].CLK
sys_clk => square_info[1][57][2].CLK
sys_clk => square_info[1][57][3].CLK
sys_clk => square_info[1][57][4].CLK
sys_clk => square_info[1][57][5].CLK
sys_clk => square_info[1][57][6].CLK
sys_clk => square_info[1][57][7].CLK
sys_clk => square_info[1][57][8].CLK
sys_clk => square_info[1][57][9].CLK
sys_clk => square_info[1][56][0].CLK
sys_clk => square_info[1][56][1].CLK
sys_clk => square_info[1][56][2].CLK
sys_clk => square_info[1][56][3].CLK
sys_clk => square_info[1][56][4].CLK
sys_clk => square_info[1][56][5].CLK
sys_clk => square_info[1][56][6].CLK
sys_clk => square_info[1][56][7].CLK
sys_clk => square_info[1][56][8].CLK
sys_clk => square_info[1][56][9].CLK
sys_clk => square_info[1][55][0].CLK
sys_clk => square_info[1][55][1].CLK
sys_clk => square_info[1][55][2].CLK
sys_clk => square_info[1][55][3].CLK
sys_clk => square_info[1][55][4].CLK
sys_clk => square_info[1][55][5].CLK
sys_clk => square_info[1][55][6].CLK
sys_clk => square_info[1][55][7].CLK
sys_clk => square_info[1][55][8].CLK
sys_clk => square_info[1][55][9].CLK
sys_clk => square_info[1][54][0].CLK
sys_clk => square_info[1][54][1].CLK
sys_clk => square_info[1][54][2].CLK
sys_clk => square_info[1][54][3].CLK
sys_clk => square_info[1][54][4].CLK
sys_clk => square_info[1][54][5].CLK
sys_clk => square_info[1][54][6].CLK
sys_clk => square_info[1][54][7].CLK
sys_clk => square_info[1][54][8].CLK
sys_clk => square_info[1][54][9].CLK
sys_clk => square_info[1][53][0].CLK
sys_clk => square_info[1][53][1].CLK
sys_clk => square_info[1][53][2].CLK
sys_clk => square_info[1][53][3].CLK
sys_clk => square_info[1][53][4].CLK
sys_clk => square_info[1][53][5].CLK
sys_clk => square_info[1][53][6].CLK
sys_clk => square_info[1][53][7].CLK
sys_clk => square_info[1][53][8].CLK
sys_clk => square_info[1][53][9].CLK
sys_clk => square_info[1][52][0].CLK
sys_clk => square_info[1][52][1].CLK
sys_clk => square_info[1][52][2].CLK
sys_clk => square_info[1][52][3].CLK
sys_clk => square_info[1][52][4].CLK
sys_clk => square_info[1][52][5].CLK
sys_clk => square_info[1][52][6].CLK
sys_clk => square_info[1][52][7].CLK
sys_clk => square_info[1][52][8].CLK
sys_clk => square_info[1][52][9].CLK
sys_clk => square_info[1][51][0].CLK
sys_clk => square_info[1][51][1].CLK
sys_clk => square_info[1][51][2].CLK
sys_clk => square_info[1][51][3].CLK
sys_clk => square_info[1][51][4].CLK
sys_clk => square_info[1][51][5].CLK
sys_clk => square_info[1][51][6].CLK
sys_clk => square_info[1][51][7].CLK
sys_clk => square_info[1][51][8].CLK
sys_clk => square_info[1][51][9].CLK
sys_clk => square_info[1][50][0].CLK
sys_clk => square_info[1][50][1].CLK
sys_clk => square_info[1][50][2].CLK
sys_clk => square_info[1][50][3].CLK
sys_clk => square_info[1][50][4].CLK
sys_clk => square_info[1][50][5].CLK
sys_clk => square_info[1][50][6].CLK
sys_clk => square_info[1][50][7].CLK
sys_clk => square_info[1][50][8].CLK
sys_clk => square_info[1][50][9].CLK
sys_clk => square_info[1][49][0].CLK
sys_clk => square_info[1][49][1].CLK
sys_clk => square_info[1][49][2].CLK
sys_clk => square_info[1][49][3].CLK
sys_clk => square_info[1][49][4].CLK
sys_clk => square_info[1][49][5].CLK
sys_clk => square_info[1][49][6].CLK
sys_clk => square_info[1][49][7].CLK
sys_clk => square_info[1][49][8].CLK
sys_clk => square_info[1][49][9].CLK
sys_clk => square_info[1][48][0].CLK
sys_clk => square_info[1][48][1].CLK
sys_clk => square_info[1][48][2].CLK
sys_clk => square_info[1][48][3].CLK
sys_clk => square_info[1][48][4].CLK
sys_clk => square_info[1][48][5].CLK
sys_clk => square_info[1][48][6].CLK
sys_clk => square_info[1][48][7].CLK
sys_clk => square_info[1][48][8].CLK
sys_clk => square_info[1][48][9].CLK
sys_clk => square_info[1][47][0].CLK
sys_clk => square_info[1][47][1].CLK
sys_clk => square_info[1][47][2].CLK
sys_clk => square_info[1][47][3].CLK
sys_clk => square_info[1][47][4].CLK
sys_clk => square_info[1][47][5].CLK
sys_clk => square_info[1][47][6].CLK
sys_clk => square_info[1][47][7].CLK
sys_clk => square_info[1][47][8].CLK
sys_clk => square_info[1][47][9].CLK
sys_clk => square_info[1][46][0].CLK
sys_clk => square_info[1][46][1].CLK
sys_clk => square_info[1][46][2].CLK
sys_clk => square_info[1][46][3].CLK
sys_clk => square_info[1][46][4].CLK
sys_clk => square_info[1][46][5].CLK
sys_clk => square_info[1][46][6].CLK
sys_clk => square_info[1][46][7].CLK
sys_clk => square_info[1][46][8].CLK
sys_clk => square_info[1][46][9].CLK
sys_clk => square_info[1][45][0].CLK
sys_clk => square_info[1][45][1].CLK
sys_clk => square_info[1][45][2].CLK
sys_clk => square_info[1][45][3].CLK
sys_clk => square_info[1][45][4].CLK
sys_clk => square_info[1][45][5].CLK
sys_clk => square_info[1][45][6].CLK
sys_clk => square_info[1][45][7].CLK
sys_clk => square_info[1][45][8].CLK
sys_clk => square_info[1][45][9].CLK
sys_clk => square_info[1][44][0].CLK
sys_clk => square_info[1][44][1].CLK
sys_clk => square_info[1][44][2].CLK
sys_clk => square_info[1][44][3].CLK
sys_clk => square_info[1][44][4].CLK
sys_clk => square_info[1][44][5].CLK
sys_clk => square_info[1][44][6].CLK
sys_clk => square_info[1][44][7].CLK
sys_clk => square_info[1][44][8].CLK
sys_clk => square_info[1][44][9].CLK
sys_clk => square_info[1][43][0].CLK
sys_clk => square_info[1][43][1].CLK
sys_clk => square_info[1][43][2].CLK
sys_clk => square_info[1][43][3].CLK
sys_clk => square_info[1][43][4].CLK
sys_clk => square_info[1][43][5].CLK
sys_clk => square_info[1][43][6].CLK
sys_clk => square_info[1][43][7].CLK
sys_clk => square_info[1][43][8].CLK
sys_clk => square_info[1][43][9].CLK
sys_clk => square_info[1][42][0].CLK
sys_clk => square_info[1][42][1].CLK
sys_clk => square_info[1][42][2].CLK
sys_clk => square_info[1][42][3].CLK
sys_clk => square_info[1][42][4].CLK
sys_clk => square_info[1][42][5].CLK
sys_clk => square_info[1][42][6].CLK
sys_clk => square_info[1][42][7].CLK
sys_clk => square_info[1][42][8].CLK
sys_clk => square_info[1][42][9].CLK
sys_clk => square_info[1][41][0].CLK
sys_clk => square_info[1][41][1].CLK
sys_clk => square_info[1][41][2].CLK
sys_clk => square_info[1][41][3].CLK
sys_clk => square_info[1][41][4].CLK
sys_clk => square_info[1][41][5].CLK
sys_clk => square_info[1][41][6].CLK
sys_clk => square_info[1][41][7].CLK
sys_clk => square_info[1][41][8].CLK
sys_clk => square_info[1][41][9].CLK
sys_clk => square_info[1][40][0].CLK
sys_clk => square_info[1][40][1].CLK
sys_clk => square_info[1][40][2].CLK
sys_clk => square_info[1][40][3].CLK
sys_clk => square_info[1][40][4].CLK
sys_clk => square_info[1][40][5].CLK
sys_clk => square_info[1][40][6].CLK
sys_clk => square_info[1][40][7].CLK
sys_clk => square_info[1][40][8].CLK
sys_clk => square_info[1][40][9].CLK
sys_clk => square_info[1][39][0].CLK
sys_clk => square_info[1][39][1].CLK
sys_clk => square_info[1][39][2].CLK
sys_clk => square_info[1][39][3].CLK
sys_clk => square_info[1][39][4].CLK
sys_clk => square_info[1][39][5].CLK
sys_clk => square_info[1][39][6].CLK
sys_clk => square_info[1][39][7].CLK
sys_clk => square_info[1][39][8].CLK
sys_clk => square_info[1][39][9].CLK
sys_clk => square_info[1][38][0].CLK
sys_clk => square_info[1][38][1].CLK
sys_clk => square_info[1][38][2].CLK
sys_clk => square_info[1][38][3].CLK
sys_clk => square_info[1][38][4].CLK
sys_clk => square_info[1][38][5].CLK
sys_clk => square_info[1][38][6].CLK
sys_clk => square_info[1][38][7].CLK
sys_clk => square_info[1][38][8].CLK
sys_clk => square_info[1][38][9].CLK
sys_clk => square_info[1][37][0].CLK
sys_clk => square_info[1][37][1].CLK
sys_clk => square_info[1][37][2].CLK
sys_clk => square_info[1][37][3].CLK
sys_clk => square_info[1][37][4].CLK
sys_clk => square_info[1][37][5].CLK
sys_clk => square_info[1][37][6].CLK
sys_clk => square_info[1][37][7].CLK
sys_clk => square_info[1][37][8].CLK
sys_clk => square_info[1][37][9].CLK
sys_clk => square_info[1][36][0].CLK
sys_clk => square_info[1][36][1].CLK
sys_clk => square_info[1][36][2].CLK
sys_clk => square_info[1][36][3].CLK
sys_clk => square_info[1][36][4].CLK
sys_clk => square_info[1][36][5].CLK
sys_clk => square_info[1][36][6].CLK
sys_clk => square_info[1][36][7].CLK
sys_clk => square_info[1][36][8].CLK
sys_clk => square_info[1][36][9].CLK
sys_clk => square_info[1][35][0].CLK
sys_clk => square_info[1][35][1].CLK
sys_clk => square_info[1][35][2].CLK
sys_clk => square_info[1][35][3].CLK
sys_clk => square_info[1][35][4].CLK
sys_clk => square_info[1][35][5].CLK
sys_clk => square_info[1][35][6].CLK
sys_clk => square_info[1][35][7].CLK
sys_clk => square_info[1][35][8].CLK
sys_clk => square_info[1][35][9].CLK
sys_clk => square_info[1][34][0].CLK
sys_clk => square_info[1][34][1].CLK
sys_clk => square_info[1][34][2].CLK
sys_clk => square_info[1][34][3].CLK
sys_clk => square_info[1][34][4].CLK
sys_clk => square_info[1][34][5].CLK
sys_clk => square_info[1][34][6].CLK
sys_clk => square_info[1][34][7].CLK
sys_clk => square_info[1][34][8].CLK
sys_clk => square_info[1][34][9].CLK
sys_clk => square_info[1][33][0].CLK
sys_clk => square_info[1][33][1].CLK
sys_clk => square_info[1][33][2].CLK
sys_clk => square_info[1][33][3].CLK
sys_clk => square_info[1][33][4].CLK
sys_clk => square_info[1][33][5].CLK
sys_clk => square_info[1][33][6].CLK
sys_clk => square_info[1][33][7].CLK
sys_clk => square_info[1][33][8].CLK
sys_clk => square_info[1][33][9].CLK
sys_clk => square_info[1][32][0].CLK
sys_clk => square_info[1][32][1].CLK
sys_clk => square_info[1][32][2].CLK
sys_clk => square_info[1][32][3].CLK
sys_clk => square_info[1][32][4].CLK
sys_clk => square_info[1][32][5].CLK
sys_clk => square_info[1][32][6].CLK
sys_clk => square_info[1][32][7].CLK
sys_clk => square_info[1][32][8].CLK
sys_clk => square_info[1][32][9].CLK
sys_clk => square_info[1][31][0].CLK
sys_clk => square_info[1][31][1].CLK
sys_clk => square_info[1][31][2].CLK
sys_clk => square_info[1][31][3].CLK
sys_clk => square_info[1][31][4].CLK
sys_clk => square_info[1][31][5].CLK
sys_clk => square_info[1][31][6].CLK
sys_clk => square_info[1][31][7].CLK
sys_clk => square_info[1][31][8].CLK
sys_clk => square_info[1][31][9].CLK
sys_clk => square_info[1][30][0].CLK
sys_clk => square_info[1][30][1].CLK
sys_clk => square_info[1][30][2].CLK
sys_clk => square_info[1][30][3].CLK
sys_clk => square_info[1][30][4].CLK
sys_clk => square_info[1][30][5].CLK
sys_clk => square_info[1][30][6].CLK
sys_clk => square_info[1][30][7].CLK
sys_clk => square_info[1][30][8].CLK
sys_clk => square_info[1][30][9].CLK
sys_clk => square_info[1][29][0].CLK
sys_clk => square_info[1][29][1].CLK
sys_clk => square_info[1][29][2].CLK
sys_clk => square_info[1][29][3].CLK
sys_clk => square_info[1][29][4].CLK
sys_clk => square_info[1][29][5].CLK
sys_clk => square_info[1][29][6].CLK
sys_clk => square_info[1][29][7].CLK
sys_clk => square_info[1][29][8].CLK
sys_clk => square_info[1][29][9].CLK
sys_clk => square_info[1][28][0].CLK
sys_clk => square_info[1][28][1].CLK
sys_clk => square_info[1][28][2].CLK
sys_clk => square_info[1][28][3].CLK
sys_clk => square_info[1][28][4].CLK
sys_clk => square_info[1][28][5].CLK
sys_clk => square_info[1][28][6].CLK
sys_clk => square_info[1][28][7].CLK
sys_clk => square_info[1][28][8].CLK
sys_clk => square_info[1][28][9].CLK
sys_clk => square_info[1][27][0].CLK
sys_clk => square_info[1][27][1].CLK
sys_clk => square_info[1][27][2].CLK
sys_clk => square_info[1][27][3].CLK
sys_clk => square_info[1][27][4].CLK
sys_clk => square_info[1][27][5].CLK
sys_clk => square_info[1][27][6].CLK
sys_clk => square_info[1][27][7].CLK
sys_clk => square_info[1][27][8].CLK
sys_clk => square_info[1][27][9].CLK
sys_clk => square_info[1][26][0].CLK
sys_clk => square_info[1][26][1].CLK
sys_clk => square_info[1][26][2].CLK
sys_clk => square_info[1][26][3].CLK
sys_clk => square_info[1][26][4].CLK
sys_clk => square_info[1][26][5].CLK
sys_clk => square_info[1][26][6].CLK
sys_clk => square_info[1][26][7].CLK
sys_clk => square_info[1][26][8].CLK
sys_clk => square_info[1][26][9].CLK
sys_clk => square_info[1][25][0].CLK
sys_clk => square_info[1][25][1].CLK
sys_clk => square_info[1][25][2].CLK
sys_clk => square_info[1][25][3].CLK
sys_clk => square_info[1][25][4].CLK
sys_clk => square_info[1][25][5].CLK
sys_clk => square_info[1][25][6].CLK
sys_clk => square_info[1][25][7].CLK
sys_clk => square_info[1][25][8].CLK
sys_clk => square_info[1][25][9].CLK
sys_clk => square_info[1][24][0].CLK
sys_clk => square_info[1][24][1].CLK
sys_clk => square_info[1][24][2].CLK
sys_clk => square_info[1][24][3].CLK
sys_clk => square_info[1][24][4].CLK
sys_clk => square_info[1][24][5].CLK
sys_clk => square_info[1][24][6].CLK
sys_clk => square_info[1][24][7].CLK
sys_clk => square_info[1][24][8].CLK
sys_clk => square_info[1][24][9].CLK
sys_clk => square_info[1][23][0].CLK
sys_clk => square_info[1][23][1].CLK
sys_clk => square_info[1][23][2].CLK
sys_clk => square_info[1][23][3].CLK
sys_clk => square_info[1][23][4].CLK
sys_clk => square_info[1][23][5].CLK
sys_clk => square_info[1][23][6].CLK
sys_clk => square_info[1][23][7].CLK
sys_clk => square_info[1][23][8].CLK
sys_clk => square_info[1][23][9].CLK
sys_clk => square_info[1][22][0].CLK
sys_clk => square_info[1][22][1].CLK
sys_clk => square_info[1][22][2].CLK
sys_clk => square_info[1][22][3].CLK
sys_clk => square_info[1][22][4].CLK
sys_clk => square_info[1][22][5].CLK
sys_clk => square_info[1][22][6].CLK
sys_clk => square_info[1][22][7].CLK
sys_clk => square_info[1][22][8].CLK
sys_clk => square_info[1][22][9].CLK
sys_clk => square_info[1][21][0].CLK
sys_clk => square_info[1][21][1].CLK
sys_clk => square_info[1][21][2].CLK
sys_clk => square_info[1][21][3].CLK
sys_clk => square_info[1][21][4].CLK
sys_clk => square_info[1][21][5].CLK
sys_clk => square_info[1][21][6].CLK
sys_clk => square_info[1][21][7].CLK
sys_clk => square_info[1][21][8].CLK
sys_clk => square_info[1][21][9].CLK
sys_clk => square_info[1][20][0].CLK
sys_clk => square_info[1][20][1].CLK
sys_clk => square_info[1][20][2].CLK
sys_clk => square_info[1][20][3].CLK
sys_clk => square_info[1][20][4].CLK
sys_clk => square_info[1][20][5].CLK
sys_clk => square_info[1][20][6].CLK
sys_clk => square_info[1][20][7].CLK
sys_clk => square_info[1][20][8].CLK
sys_clk => square_info[1][20][9].CLK
sys_clk => square_info[1][19][0].CLK
sys_clk => square_info[1][19][1].CLK
sys_clk => square_info[1][19][2].CLK
sys_clk => square_info[1][19][3].CLK
sys_clk => square_info[1][19][4].CLK
sys_clk => square_info[1][19][5].CLK
sys_clk => square_info[1][19][6].CLK
sys_clk => square_info[1][19][7].CLK
sys_clk => square_info[1][19][8].CLK
sys_clk => square_info[1][19][9].CLK
sys_clk => square_info[1][18][0].CLK
sys_clk => square_info[1][18][1].CLK
sys_clk => square_info[1][18][2].CLK
sys_clk => square_info[1][18][3].CLK
sys_clk => square_info[1][18][4].CLK
sys_clk => square_info[1][18][5].CLK
sys_clk => square_info[1][18][6].CLK
sys_clk => square_info[1][18][7].CLK
sys_clk => square_info[1][18][8].CLK
sys_clk => square_info[1][18][9].CLK
sys_clk => square_info[1][17][0].CLK
sys_clk => square_info[1][17][1].CLK
sys_clk => square_info[1][17][2].CLK
sys_clk => square_info[1][17][3].CLK
sys_clk => square_info[1][17][4].CLK
sys_clk => square_info[1][17][5].CLK
sys_clk => square_info[1][17][6].CLK
sys_clk => square_info[1][17][7].CLK
sys_clk => square_info[1][17][8].CLK
sys_clk => square_info[1][17][9].CLK
sys_clk => square_info[1][16][0].CLK
sys_clk => square_info[1][16][1].CLK
sys_clk => square_info[1][16][2].CLK
sys_clk => square_info[1][16][3].CLK
sys_clk => square_info[1][16][4].CLK
sys_clk => square_info[1][16][5].CLK
sys_clk => square_info[1][16][6].CLK
sys_clk => square_info[1][16][7].CLK
sys_clk => square_info[1][16][8].CLK
sys_clk => square_info[1][16][9].CLK
sys_clk => square_info[1][15][0].CLK
sys_clk => square_info[1][15][1].CLK
sys_clk => square_info[1][15][2].CLK
sys_clk => square_info[1][15][3].CLK
sys_clk => square_info[1][15][4].CLK
sys_clk => square_info[1][15][5].CLK
sys_clk => square_info[1][15][6].CLK
sys_clk => square_info[1][15][7].CLK
sys_clk => square_info[1][15][8].CLK
sys_clk => square_info[1][15][9].CLK
sys_clk => square_info[1][14][0].CLK
sys_clk => square_info[1][14][1].CLK
sys_clk => square_info[1][14][2].CLK
sys_clk => square_info[1][14][3].CLK
sys_clk => square_info[1][14][4].CLK
sys_clk => square_info[1][14][5].CLK
sys_clk => square_info[1][14][6].CLK
sys_clk => square_info[1][14][7].CLK
sys_clk => square_info[1][14][8].CLK
sys_clk => square_info[1][14][9].CLK
sys_clk => square_info[1][13][0].CLK
sys_clk => square_info[1][13][1].CLK
sys_clk => square_info[1][13][2].CLK
sys_clk => square_info[1][13][3].CLK
sys_clk => square_info[1][13][4].CLK
sys_clk => square_info[1][13][5].CLK
sys_clk => square_info[1][13][6].CLK
sys_clk => square_info[1][13][7].CLK
sys_clk => square_info[1][13][8].CLK
sys_clk => square_info[1][13][9].CLK
sys_clk => square_info[1][12][0].CLK
sys_clk => square_info[1][12][1].CLK
sys_clk => square_info[1][12][2].CLK
sys_clk => square_info[1][12][3].CLK
sys_clk => square_info[1][12][4].CLK
sys_clk => square_info[1][12][5].CLK
sys_clk => square_info[1][12][6].CLK
sys_clk => square_info[1][12][7].CLK
sys_clk => square_info[1][12][8].CLK
sys_clk => square_info[1][12][9].CLK
sys_clk => square_info[1][11][0].CLK
sys_clk => square_info[1][11][1].CLK
sys_clk => square_info[1][11][2].CLK
sys_clk => square_info[1][11][3].CLK
sys_clk => square_info[1][11][4].CLK
sys_clk => square_info[1][11][5].CLK
sys_clk => square_info[1][11][6].CLK
sys_clk => square_info[1][11][7].CLK
sys_clk => square_info[1][11][8].CLK
sys_clk => square_info[1][11][9].CLK
sys_clk => square_info[1][10][0].CLK
sys_clk => square_info[1][10][1].CLK
sys_clk => square_info[1][10][2].CLK
sys_clk => square_info[1][10][3].CLK
sys_clk => square_info[1][10][4].CLK
sys_clk => square_info[1][10][5].CLK
sys_clk => square_info[1][10][6].CLK
sys_clk => square_info[1][10][7].CLK
sys_clk => square_info[1][10][8].CLK
sys_clk => square_info[1][10][9].CLK
sys_clk => square_info[1][9][0].CLK
sys_clk => square_info[1][9][1].CLK
sys_clk => square_info[1][9][2].CLK
sys_clk => square_info[1][9][3].CLK
sys_clk => square_info[1][9][4].CLK
sys_clk => square_info[1][9][5].CLK
sys_clk => square_info[1][9][6].CLK
sys_clk => square_info[1][9][7].CLK
sys_clk => square_info[1][9][8].CLK
sys_clk => square_info[1][9][9].CLK
sys_clk => square_info[1][8][0].CLK
sys_clk => square_info[1][8][1].CLK
sys_clk => square_info[1][8][2].CLK
sys_clk => square_info[1][8][3].CLK
sys_clk => square_info[1][8][4].CLK
sys_clk => square_info[1][8][5].CLK
sys_clk => square_info[1][8][6].CLK
sys_clk => square_info[1][8][7].CLK
sys_clk => square_info[1][8][8].CLK
sys_clk => square_info[1][8][9].CLK
sys_clk => square_info[1][7][0].CLK
sys_clk => square_info[1][7][1].CLK
sys_clk => square_info[1][7][2].CLK
sys_clk => square_info[1][7][3].CLK
sys_clk => square_info[1][7][4].CLK
sys_clk => square_info[1][7][5].CLK
sys_clk => square_info[1][7][6].CLK
sys_clk => square_info[1][7][7].CLK
sys_clk => square_info[1][7][8].CLK
sys_clk => square_info[1][7][9].CLK
sys_clk => square_info[1][6][0].CLK
sys_clk => square_info[1][6][1].CLK
sys_clk => square_info[1][6][2].CLK
sys_clk => square_info[1][6][3].CLK
sys_clk => square_info[1][6][4].CLK
sys_clk => square_info[1][6][5].CLK
sys_clk => square_info[1][6][6].CLK
sys_clk => square_info[1][6][7].CLK
sys_clk => square_info[1][6][8].CLK
sys_clk => square_info[1][6][9].CLK
sys_clk => square_info[1][5][0].CLK
sys_clk => square_info[1][5][1].CLK
sys_clk => square_info[1][5][2].CLK
sys_clk => square_info[1][5][3].CLK
sys_clk => square_info[1][5][4].CLK
sys_clk => square_info[1][5][5].CLK
sys_clk => square_info[1][5][6].CLK
sys_clk => square_info[1][5][7].CLK
sys_clk => square_info[1][5][8].CLK
sys_clk => square_info[1][5][9].CLK
sys_clk => square_info[1][4][0].CLK
sys_clk => square_info[1][4][1].CLK
sys_clk => square_info[1][4][2].CLK
sys_clk => square_info[1][4][3].CLK
sys_clk => square_info[1][4][4].CLK
sys_clk => square_info[1][4][5].CLK
sys_clk => square_info[1][4][6].CLK
sys_clk => square_info[1][4][7].CLK
sys_clk => square_info[1][4][8].CLK
sys_clk => square_info[1][4][9].CLK
sys_clk => square_info[1][3][0].CLK
sys_clk => square_info[1][3][1].CLK
sys_clk => square_info[1][3][2].CLK
sys_clk => square_info[1][3][3].CLK
sys_clk => square_info[1][3][4].CLK
sys_clk => square_info[1][3][5].CLK
sys_clk => square_info[1][3][6].CLK
sys_clk => square_info[1][3][7].CLK
sys_clk => square_info[1][3][8].CLK
sys_clk => square_info[1][3][9].CLK
sys_clk => square_info[1][2][0].CLK
sys_clk => square_info[1][2][1].CLK
sys_clk => square_info[1][2][2].CLK
sys_clk => square_info[1][2][3].CLK
sys_clk => square_info[1][2][4].CLK
sys_clk => square_info[1][2][5].CLK
sys_clk => square_info[1][2][6].CLK
sys_clk => square_info[1][2][7].CLK
sys_clk => square_info[1][2][8].CLK
sys_clk => square_info[1][2][9].CLK
sys_clk => square_info[1][1][0].CLK
sys_clk => square_info[1][1][1].CLK
sys_clk => square_info[1][1][2].CLK
sys_clk => square_info[1][1][3].CLK
sys_clk => square_info[1][1][4].CLK
sys_clk => square_info[1][1][5].CLK
sys_clk => square_info[1][1][6].CLK
sys_clk => square_info[1][1][7].CLK
sys_clk => square_info[1][1][8].CLK
sys_clk => square_info[1][1][9].CLK
sys_clk => square_info[1][0][0].CLK
sys_clk => square_info[1][0][1].CLK
sys_clk => square_info[1][0][2].CLK
sys_clk => square_info[1][0][3].CLK
sys_clk => square_info[1][0][4].CLK
sys_clk => square_info[1][0][5].CLK
sys_clk => square_info[1][0][6].CLK
sys_clk => square_info[1][0][7].CLK
sys_clk => square_info[1][0][8].CLK
sys_clk => square_info[1][0][9].CLK
sys_clk => square_info[0][99][0].CLK
sys_clk => square_info[0][99][1].CLK
sys_clk => square_info[0][99][2].CLK
sys_clk => square_info[0][99][3].CLK
sys_clk => square_info[0][99][4].CLK
sys_clk => square_info[0][99][5].CLK
sys_clk => square_info[0][99][6].CLK
sys_clk => square_info[0][99][7].CLK
sys_clk => square_info[0][99][8].CLK
sys_clk => square_info[0][99][9].CLK
sys_clk => square_info[0][98][0].CLK
sys_clk => square_info[0][98][1].CLK
sys_clk => square_info[0][98][2].CLK
sys_clk => square_info[0][98][3].CLK
sys_clk => square_info[0][98][4].CLK
sys_clk => square_info[0][98][5].CLK
sys_clk => square_info[0][98][6].CLK
sys_clk => square_info[0][98][7].CLK
sys_clk => square_info[0][98][8].CLK
sys_clk => square_info[0][98][9].CLK
sys_clk => square_info[0][97][0].CLK
sys_clk => square_info[0][97][1].CLK
sys_clk => square_info[0][97][2].CLK
sys_clk => square_info[0][97][3].CLK
sys_clk => square_info[0][97][4].CLK
sys_clk => square_info[0][97][5].CLK
sys_clk => square_info[0][97][6].CLK
sys_clk => square_info[0][97][7].CLK
sys_clk => square_info[0][97][8].CLK
sys_clk => square_info[0][97][9].CLK
sys_clk => square_info[0][96][0].CLK
sys_clk => square_info[0][96][1].CLK
sys_clk => square_info[0][96][2].CLK
sys_clk => square_info[0][96][3].CLK
sys_clk => square_info[0][96][4].CLK
sys_clk => square_info[0][96][5].CLK
sys_clk => square_info[0][96][6].CLK
sys_clk => square_info[0][96][7].CLK
sys_clk => square_info[0][96][8].CLK
sys_clk => square_info[0][96][9].CLK
sys_clk => square_info[0][95][0].CLK
sys_clk => square_info[0][95][1].CLK
sys_clk => square_info[0][95][2].CLK
sys_clk => square_info[0][95][3].CLK
sys_clk => square_info[0][95][4].CLK
sys_clk => square_info[0][95][5].CLK
sys_clk => square_info[0][95][6].CLK
sys_clk => square_info[0][95][7].CLK
sys_clk => square_info[0][95][8].CLK
sys_clk => square_info[0][95][9].CLK
sys_clk => square_info[0][94][0].CLK
sys_clk => square_info[0][94][1].CLK
sys_clk => square_info[0][94][2].CLK
sys_clk => square_info[0][94][3].CLK
sys_clk => square_info[0][94][4].CLK
sys_clk => square_info[0][94][5].CLK
sys_clk => square_info[0][94][6].CLK
sys_clk => square_info[0][94][7].CLK
sys_clk => square_info[0][94][8].CLK
sys_clk => square_info[0][94][9].CLK
sys_clk => square_info[0][93][0].CLK
sys_clk => square_info[0][93][1].CLK
sys_clk => square_info[0][93][2].CLK
sys_clk => square_info[0][93][3].CLK
sys_clk => square_info[0][93][4].CLK
sys_clk => square_info[0][93][5].CLK
sys_clk => square_info[0][93][6].CLK
sys_clk => square_info[0][93][7].CLK
sys_clk => square_info[0][93][8].CLK
sys_clk => square_info[0][93][9].CLK
sys_clk => square_info[0][92][0].CLK
sys_clk => square_info[0][92][1].CLK
sys_clk => square_info[0][92][2].CLK
sys_clk => square_info[0][92][3].CLK
sys_clk => square_info[0][92][4].CLK
sys_clk => square_info[0][92][5].CLK
sys_clk => square_info[0][92][6].CLK
sys_clk => square_info[0][92][7].CLK
sys_clk => square_info[0][92][8].CLK
sys_clk => square_info[0][92][9].CLK
sys_clk => square_info[0][91][0].CLK
sys_clk => square_info[0][91][1].CLK
sys_clk => square_info[0][91][2].CLK
sys_clk => square_info[0][91][3].CLK
sys_clk => square_info[0][91][4].CLK
sys_clk => square_info[0][91][5].CLK
sys_clk => square_info[0][91][6].CLK
sys_clk => square_info[0][91][7].CLK
sys_clk => square_info[0][91][8].CLK
sys_clk => square_info[0][91][9].CLK
sys_clk => square_info[0][90][0].CLK
sys_clk => square_info[0][90][1].CLK
sys_clk => square_info[0][90][2].CLK
sys_clk => square_info[0][90][3].CLK
sys_clk => square_info[0][90][4].CLK
sys_clk => square_info[0][90][5].CLK
sys_clk => square_info[0][90][6].CLK
sys_clk => square_info[0][90][7].CLK
sys_clk => square_info[0][90][8].CLK
sys_clk => square_info[0][90][9].CLK
sys_clk => square_info[0][89][0].CLK
sys_clk => square_info[0][89][1].CLK
sys_clk => square_info[0][89][2].CLK
sys_clk => square_info[0][89][3].CLK
sys_clk => square_info[0][89][4].CLK
sys_clk => square_info[0][89][5].CLK
sys_clk => square_info[0][89][6].CLK
sys_clk => square_info[0][89][7].CLK
sys_clk => square_info[0][89][8].CLK
sys_clk => square_info[0][89][9].CLK
sys_clk => square_info[0][88][0].CLK
sys_clk => square_info[0][88][1].CLK
sys_clk => square_info[0][88][2].CLK
sys_clk => square_info[0][88][3].CLK
sys_clk => square_info[0][88][4].CLK
sys_clk => square_info[0][88][5].CLK
sys_clk => square_info[0][88][6].CLK
sys_clk => square_info[0][88][7].CLK
sys_clk => square_info[0][88][8].CLK
sys_clk => square_info[0][88][9].CLK
sys_clk => square_info[0][87][0].CLK
sys_clk => square_info[0][87][1].CLK
sys_clk => square_info[0][87][2].CLK
sys_clk => square_info[0][87][3].CLK
sys_clk => square_info[0][87][4].CLK
sys_clk => square_info[0][87][5].CLK
sys_clk => square_info[0][87][6].CLK
sys_clk => square_info[0][87][7].CLK
sys_clk => square_info[0][87][8].CLK
sys_clk => square_info[0][87][9].CLK
sys_clk => square_info[0][86][0].CLK
sys_clk => square_info[0][86][1].CLK
sys_clk => square_info[0][86][2].CLK
sys_clk => square_info[0][86][3].CLK
sys_clk => square_info[0][86][4].CLK
sys_clk => square_info[0][86][5].CLK
sys_clk => square_info[0][86][6].CLK
sys_clk => square_info[0][86][7].CLK
sys_clk => square_info[0][86][8].CLK
sys_clk => square_info[0][86][9].CLK
sys_clk => square_info[0][85][0].CLK
sys_clk => square_info[0][85][1].CLK
sys_clk => square_info[0][85][2].CLK
sys_clk => square_info[0][85][3].CLK
sys_clk => square_info[0][85][4].CLK
sys_clk => square_info[0][85][5].CLK
sys_clk => square_info[0][85][6].CLK
sys_clk => square_info[0][85][7].CLK
sys_clk => square_info[0][85][8].CLK
sys_clk => square_info[0][85][9].CLK
sys_clk => square_info[0][84][0].CLK
sys_clk => square_info[0][84][1].CLK
sys_clk => square_info[0][84][2].CLK
sys_clk => square_info[0][84][3].CLK
sys_clk => square_info[0][84][4].CLK
sys_clk => square_info[0][84][5].CLK
sys_clk => square_info[0][84][6].CLK
sys_clk => square_info[0][84][7].CLK
sys_clk => square_info[0][84][8].CLK
sys_clk => square_info[0][84][9].CLK
sys_clk => square_info[0][83][0].CLK
sys_clk => square_info[0][83][1].CLK
sys_clk => square_info[0][83][2].CLK
sys_clk => square_info[0][83][3].CLK
sys_clk => square_info[0][83][4].CLK
sys_clk => square_info[0][83][5].CLK
sys_clk => square_info[0][83][6].CLK
sys_clk => square_info[0][83][7].CLK
sys_clk => square_info[0][83][8].CLK
sys_clk => square_info[0][83][9].CLK
sys_clk => square_info[0][82][0].CLK
sys_clk => square_info[0][82][1].CLK
sys_clk => square_info[0][82][2].CLK
sys_clk => square_info[0][82][3].CLK
sys_clk => square_info[0][82][4].CLK
sys_clk => square_info[0][82][5].CLK
sys_clk => square_info[0][82][6].CLK
sys_clk => square_info[0][82][7].CLK
sys_clk => square_info[0][82][8].CLK
sys_clk => square_info[0][82][9].CLK
sys_clk => square_info[0][81][0].CLK
sys_clk => square_info[0][81][1].CLK
sys_clk => square_info[0][81][2].CLK
sys_clk => square_info[0][81][3].CLK
sys_clk => square_info[0][81][4].CLK
sys_clk => square_info[0][81][5].CLK
sys_clk => square_info[0][81][6].CLK
sys_clk => square_info[0][81][7].CLK
sys_clk => square_info[0][81][8].CLK
sys_clk => square_info[0][81][9].CLK
sys_clk => square_info[0][80][0].CLK
sys_clk => square_info[0][80][1].CLK
sys_clk => square_info[0][80][2].CLK
sys_clk => square_info[0][80][3].CLK
sys_clk => square_info[0][80][4].CLK
sys_clk => square_info[0][80][5].CLK
sys_clk => square_info[0][80][6].CLK
sys_clk => square_info[0][80][7].CLK
sys_clk => square_info[0][80][8].CLK
sys_clk => square_info[0][80][9].CLK
sys_clk => square_info[0][79][0].CLK
sys_clk => square_info[0][79][1].CLK
sys_clk => square_info[0][79][2].CLK
sys_clk => square_info[0][79][3].CLK
sys_clk => square_info[0][79][4].CLK
sys_clk => square_info[0][79][5].CLK
sys_clk => square_info[0][79][6].CLK
sys_clk => square_info[0][79][7].CLK
sys_clk => square_info[0][79][8].CLK
sys_clk => square_info[0][79][9].CLK
sys_clk => square_info[0][78][0].CLK
sys_clk => square_info[0][78][1].CLK
sys_clk => square_info[0][78][2].CLK
sys_clk => square_info[0][78][3].CLK
sys_clk => square_info[0][78][4].CLK
sys_clk => square_info[0][78][5].CLK
sys_clk => square_info[0][78][6].CLK
sys_clk => square_info[0][78][7].CLK
sys_clk => square_info[0][78][8].CLK
sys_clk => square_info[0][78][9].CLK
sys_clk => square_info[0][77][0].CLK
sys_clk => square_info[0][77][1].CLK
sys_clk => square_info[0][77][2].CLK
sys_clk => square_info[0][77][3].CLK
sys_clk => square_info[0][77][4].CLK
sys_clk => square_info[0][77][5].CLK
sys_clk => square_info[0][77][6].CLK
sys_clk => square_info[0][77][7].CLK
sys_clk => square_info[0][77][8].CLK
sys_clk => square_info[0][77][9].CLK
sys_clk => square_info[0][76][0].CLK
sys_clk => square_info[0][76][1].CLK
sys_clk => square_info[0][76][2].CLK
sys_clk => square_info[0][76][3].CLK
sys_clk => square_info[0][76][4].CLK
sys_clk => square_info[0][76][5].CLK
sys_clk => square_info[0][76][6].CLK
sys_clk => square_info[0][76][7].CLK
sys_clk => square_info[0][76][8].CLK
sys_clk => square_info[0][76][9].CLK
sys_clk => square_info[0][75][0].CLK
sys_clk => square_info[0][75][1].CLK
sys_clk => square_info[0][75][2].CLK
sys_clk => square_info[0][75][3].CLK
sys_clk => square_info[0][75][4].CLK
sys_clk => square_info[0][75][5].CLK
sys_clk => square_info[0][75][6].CLK
sys_clk => square_info[0][75][7].CLK
sys_clk => square_info[0][75][8].CLK
sys_clk => square_info[0][75][9].CLK
sys_clk => square_info[0][74][0].CLK
sys_clk => square_info[0][74][1].CLK
sys_clk => square_info[0][74][2].CLK
sys_clk => square_info[0][74][3].CLK
sys_clk => square_info[0][74][4].CLK
sys_clk => square_info[0][74][5].CLK
sys_clk => square_info[0][74][6].CLK
sys_clk => square_info[0][74][7].CLK
sys_clk => square_info[0][74][8].CLK
sys_clk => square_info[0][74][9].CLK
sys_clk => square_info[0][73][0].CLK
sys_clk => square_info[0][73][1].CLK
sys_clk => square_info[0][73][2].CLK
sys_clk => square_info[0][73][3].CLK
sys_clk => square_info[0][73][4].CLK
sys_clk => square_info[0][73][5].CLK
sys_clk => square_info[0][73][6].CLK
sys_clk => square_info[0][73][7].CLK
sys_clk => square_info[0][73][8].CLK
sys_clk => square_info[0][73][9].CLK
sys_clk => square_info[0][72][0].CLK
sys_clk => square_info[0][72][1].CLK
sys_clk => square_info[0][72][2].CLK
sys_clk => square_info[0][72][3].CLK
sys_clk => square_info[0][72][4].CLK
sys_clk => square_info[0][72][5].CLK
sys_clk => square_info[0][72][6].CLK
sys_clk => square_info[0][72][7].CLK
sys_clk => square_info[0][72][8].CLK
sys_clk => square_info[0][72][9].CLK
sys_clk => square_info[0][71][0].CLK
sys_clk => square_info[0][71][1].CLK
sys_clk => square_info[0][71][2].CLK
sys_clk => square_info[0][71][3].CLK
sys_clk => square_info[0][71][4].CLK
sys_clk => square_info[0][71][5].CLK
sys_clk => square_info[0][71][6].CLK
sys_clk => square_info[0][71][7].CLK
sys_clk => square_info[0][71][8].CLK
sys_clk => square_info[0][71][9].CLK
sys_clk => square_info[0][70][0].CLK
sys_clk => square_info[0][70][1].CLK
sys_clk => square_info[0][70][2].CLK
sys_clk => square_info[0][70][3].CLK
sys_clk => square_info[0][70][4].CLK
sys_clk => square_info[0][70][5].CLK
sys_clk => square_info[0][70][6].CLK
sys_clk => square_info[0][70][7].CLK
sys_clk => square_info[0][70][8].CLK
sys_clk => square_info[0][70][9].CLK
sys_clk => square_info[0][69][0].CLK
sys_clk => square_info[0][69][1].CLK
sys_clk => square_info[0][69][2].CLK
sys_clk => square_info[0][69][3].CLK
sys_clk => square_info[0][69][4].CLK
sys_clk => square_info[0][69][5].CLK
sys_clk => square_info[0][69][6].CLK
sys_clk => square_info[0][69][7].CLK
sys_clk => square_info[0][69][8].CLK
sys_clk => square_info[0][69][9].CLK
sys_clk => square_info[0][68][0].CLK
sys_clk => square_info[0][68][1].CLK
sys_clk => square_info[0][68][2].CLK
sys_clk => square_info[0][68][3].CLK
sys_clk => square_info[0][68][4].CLK
sys_clk => square_info[0][68][5].CLK
sys_clk => square_info[0][68][6].CLK
sys_clk => square_info[0][68][7].CLK
sys_clk => square_info[0][68][8].CLK
sys_clk => square_info[0][68][9].CLK
sys_clk => square_info[0][67][0].CLK
sys_clk => square_info[0][67][1].CLK
sys_clk => square_info[0][67][2].CLK
sys_clk => square_info[0][67][3].CLK
sys_clk => square_info[0][67][4].CLK
sys_clk => square_info[0][67][5].CLK
sys_clk => square_info[0][67][6].CLK
sys_clk => square_info[0][67][7].CLK
sys_clk => square_info[0][67][8].CLK
sys_clk => square_info[0][67][9].CLK
sys_clk => square_info[0][66][0].CLK
sys_clk => square_info[0][66][1].CLK
sys_clk => square_info[0][66][2].CLK
sys_clk => square_info[0][66][3].CLK
sys_clk => square_info[0][66][4].CLK
sys_clk => square_info[0][66][5].CLK
sys_clk => square_info[0][66][6].CLK
sys_clk => square_info[0][66][7].CLK
sys_clk => square_info[0][66][8].CLK
sys_clk => square_info[0][66][9].CLK
sys_clk => square_info[0][65][0].CLK
sys_clk => square_info[0][65][1].CLK
sys_clk => square_info[0][65][2].CLK
sys_clk => square_info[0][65][3].CLK
sys_clk => square_info[0][65][4].CLK
sys_clk => square_info[0][65][5].CLK
sys_clk => square_info[0][65][6].CLK
sys_clk => square_info[0][65][7].CLK
sys_clk => square_info[0][65][8].CLK
sys_clk => square_info[0][65][9].CLK
sys_clk => square_info[0][64][0].CLK
sys_clk => square_info[0][64][1].CLK
sys_clk => square_info[0][64][2].CLK
sys_clk => square_info[0][64][3].CLK
sys_clk => square_info[0][64][4].CLK
sys_clk => square_info[0][64][5].CLK
sys_clk => square_info[0][64][6].CLK
sys_clk => square_info[0][64][7].CLK
sys_clk => square_info[0][64][8].CLK
sys_clk => square_info[0][64][9].CLK
sys_clk => square_info[0][63][0].CLK
sys_clk => square_info[0][63][1].CLK
sys_clk => square_info[0][63][2].CLK
sys_clk => square_info[0][63][3].CLK
sys_clk => square_info[0][63][4].CLK
sys_clk => square_info[0][63][5].CLK
sys_clk => square_info[0][63][6].CLK
sys_clk => square_info[0][63][7].CLK
sys_clk => square_info[0][63][8].CLK
sys_clk => square_info[0][63][9].CLK
sys_clk => square_info[0][62][0].CLK
sys_clk => square_info[0][62][1].CLK
sys_clk => square_info[0][62][2].CLK
sys_clk => square_info[0][62][3].CLK
sys_clk => square_info[0][62][4].CLK
sys_clk => square_info[0][62][5].CLK
sys_clk => square_info[0][62][6].CLK
sys_clk => square_info[0][62][7].CLK
sys_clk => square_info[0][62][8].CLK
sys_clk => square_info[0][62][9].CLK
sys_clk => square_info[0][61][0].CLK
sys_clk => square_info[0][61][1].CLK
sys_clk => square_info[0][61][2].CLK
sys_clk => square_info[0][61][3].CLK
sys_clk => square_info[0][61][4].CLK
sys_clk => square_info[0][61][5].CLK
sys_clk => square_info[0][61][6].CLK
sys_clk => square_info[0][61][7].CLK
sys_clk => square_info[0][61][8].CLK
sys_clk => square_info[0][61][9].CLK
sys_clk => square_info[0][60][0].CLK
sys_clk => square_info[0][60][1].CLK
sys_clk => square_info[0][60][2].CLK
sys_clk => square_info[0][60][3].CLK
sys_clk => square_info[0][60][4].CLK
sys_clk => square_info[0][60][5].CLK
sys_clk => square_info[0][60][6].CLK
sys_clk => square_info[0][60][7].CLK
sys_clk => square_info[0][60][8].CLK
sys_clk => square_info[0][60][9].CLK
sys_clk => square_info[0][59][0].CLK
sys_clk => square_info[0][59][1].CLK
sys_clk => square_info[0][59][2].CLK
sys_clk => square_info[0][59][3].CLK
sys_clk => square_info[0][59][4].CLK
sys_clk => square_info[0][59][5].CLK
sys_clk => square_info[0][59][6].CLK
sys_clk => square_info[0][59][7].CLK
sys_clk => square_info[0][59][8].CLK
sys_clk => square_info[0][59][9].CLK
sys_clk => square_info[0][58][0].CLK
sys_clk => square_info[0][58][1].CLK
sys_clk => square_info[0][58][2].CLK
sys_clk => square_info[0][58][3].CLK
sys_clk => square_info[0][58][4].CLK
sys_clk => square_info[0][58][5].CLK
sys_clk => square_info[0][58][6].CLK
sys_clk => square_info[0][58][7].CLK
sys_clk => square_info[0][58][8].CLK
sys_clk => square_info[0][58][9].CLK
sys_clk => square_info[0][57][0].CLK
sys_clk => square_info[0][57][1].CLK
sys_clk => square_info[0][57][2].CLK
sys_clk => square_info[0][57][3].CLK
sys_clk => square_info[0][57][4].CLK
sys_clk => square_info[0][57][5].CLK
sys_clk => square_info[0][57][6].CLK
sys_clk => square_info[0][57][7].CLK
sys_clk => square_info[0][57][8].CLK
sys_clk => square_info[0][57][9].CLK
sys_clk => square_info[0][56][0].CLK
sys_clk => square_info[0][56][1].CLK
sys_clk => square_info[0][56][2].CLK
sys_clk => square_info[0][56][3].CLK
sys_clk => square_info[0][56][4].CLK
sys_clk => square_info[0][56][5].CLK
sys_clk => square_info[0][56][6].CLK
sys_clk => square_info[0][56][7].CLK
sys_clk => square_info[0][56][8].CLK
sys_clk => square_info[0][56][9].CLK
sys_clk => square_info[0][55][0].CLK
sys_clk => square_info[0][55][1].CLK
sys_clk => square_info[0][55][2].CLK
sys_clk => square_info[0][55][3].CLK
sys_clk => square_info[0][55][4].CLK
sys_clk => square_info[0][55][5].CLK
sys_clk => square_info[0][55][6].CLK
sys_clk => square_info[0][55][7].CLK
sys_clk => square_info[0][55][8].CLK
sys_clk => square_info[0][55][9].CLK
sys_clk => square_info[0][54][0].CLK
sys_clk => square_info[0][54][1].CLK
sys_clk => square_info[0][54][2].CLK
sys_clk => square_info[0][54][3].CLK
sys_clk => square_info[0][54][4].CLK
sys_clk => square_info[0][54][5].CLK
sys_clk => square_info[0][54][6].CLK
sys_clk => square_info[0][54][7].CLK
sys_clk => square_info[0][54][8].CLK
sys_clk => square_info[0][54][9].CLK
sys_clk => square_info[0][53][0].CLK
sys_clk => square_info[0][53][1].CLK
sys_clk => square_info[0][53][2].CLK
sys_clk => square_info[0][53][3].CLK
sys_clk => square_info[0][53][4].CLK
sys_clk => square_info[0][53][5].CLK
sys_clk => square_info[0][53][6].CLK
sys_clk => square_info[0][53][7].CLK
sys_clk => square_info[0][53][8].CLK
sys_clk => square_info[0][53][9].CLK
sys_clk => square_info[0][52][0].CLK
sys_clk => square_info[0][52][1].CLK
sys_clk => square_info[0][52][2].CLK
sys_clk => square_info[0][52][3].CLK
sys_clk => square_info[0][52][4].CLK
sys_clk => square_info[0][52][5].CLK
sys_clk => square_info[0][52][6].CLK
sys_clk => square_info[0][52][7].CLK
sys_clk => square_info[0][52][8].CLK
sys_clk => square_info[0][52][9].CLK
sys_clk => square_info[0][51][0].CLK
sys_clk => square_info[0][51][1].CLK
sys_clk => square_info[0][51][2].CLK
sys_clk => square_info[0][51][3].CLK
sys_clk => square_info[0][51][4].CLK
sys_clk => square_info[0][51][5].CLK
sys_clk => square_info[0][51][6].CLK
sys_clk => square_info[0][51][7].CLK
sys_clk => square_info[0][51][8].CLK
sys_clk => square_info[0][51][9].CLK
sys_clk => square_info[0][50][0].CLK
sys_clk => square_info[0][50][1].CLK
sys_clk => square_info[0][50][2].CLK
sys_clk => square_info[0][50][3].CLK
sys_clk => square_info[0][50][4].CLK
sys_clk => square_info[0][50][5].CLK
sys_clk => square_info[0][50][6].CLK
sys_clk => square_info[0][50][7].CLK
sys_clk => square_info[0][50][8].CLK
sys_clk => square_info[0][50][9].CLK
sys_clk => square_info[0][49][0].CLK
sys_clk => square_info[0][49][1].CLK
sys_clk => square_info[0][49][2].CLK
sys_clk => square_info[0][49][3].CLK
sys_clk => square_info[0][49][4].CLK
sys_clk => square_info[0][49][5].CLK
sys_clk => square_info[0][49][6].CLK
sys_clk => square_info[0][49][7].CLK
sys_clk => square_info[0][49][8].CLK
sys_clk => square_info[0][49][9].CLK
sys_clk => square_info[0][48][0].CLK
sys_clk => square_info[0][48][1].CLK
sys_clk => square_info[0][48][2].CLK
sys_clk => square_info[0][48][3].CLK
sys_clk => square_info[0][48][4].CLK
sys_clk => square_info[0][48][5].CLK
sys_clk => square_info[0][48][6].CLK
sys_clk => square_info[0][48][7].CLK
sys_clk => square_info[0][48][8].CLK
sys_clk => square_info[0][48][9].CLK
sys_clk => square_info[0][47][0].CLK
sys_clk => square_info[0][47][1].CLK
sys_clk => square_info[0][47][2].CLK
sys_clk => square_info[0][47][3].CLK
sys_clk => square_info[0][47][4].CLK
sys_clk => square_info[0][47][5].CLK
sys_clk => square_info[0][47][6].CLK
sys_clk => square_info[0][47][7].CLK
sys_clk => square_info[0][47][8].CLK
sys_clk => square_info[0][47][9].CLK
sys_clk => square_info[0][46][0].CLK
sys_clk => square_info[0][46][1].CLK
sys_clk => square_info[0][46][2].CLK
sys_clk => square_info[0][46][3].CLK
sys_clk => square_info[0][46][4].CLK
sys_clk => square_info[0][46][5].CLK
sys_clk => square_info[0][46][6].CLK
sys_clk => square_info[0][46][7].CLK
sys_clk => square_info[0][46][8].CLK
sys_clk => square_info[0][46][9].CLK
sys_clk => square_info[0][45][0].CLK
sys_clk => square_info[0][45][1].CLK
sys_clk => square_info[0][45][2].CLK
sys_clk => square_info[0][45][3].CLK
sys_clk => square_info[0][45][4].CLK
sys_clk => square_info[0][45][5].CLK
sys_clk => square_info[0][45][6].CLK
sys_clk => square_info[0][45][7].CLK
sys_clk => square_info[0][45][8].CLK
sys_clk => square_info[0][45][9].CLK
sys_clk => square_info[0][44][0].CLK
sys_clk => square_info[0][44][1].CLK
sys_clk => square_info[0][44][2].CLK
sys_clk => square_info[0][44][3].CLK
sys_clk => square_info[0][44][4].CLK
sys_clk => square_info[0][44][5].CLK
sys_clk => square_info[0][44][6].CLK
sys_clk => square_info[0][44][7].CLK
sys_clk => square_info[0][44][8].CLK
sys_clk => square_info[0][44][9].CLK
sys_clk => square_info[0][43][0].CLK
sys_clk => square_info[0][43][1].CLK
sys_clk => square_info[0][43][2].CLK
sys_clk => square_info[0][43][3].CLK
sys_clk => square_info[0][43][4].CLK
sys_clk => square_info[0][43][5].CLK
sys_clk => square_info[0][43][6].CLK
sys_clk => square_info[0][43][7].CLK
sys_clk => square_info[0][43][8].CLK
sys_clk => square_info[0][43][9].CLK
sys_clk => square_info[0][42][0].CLK
sys_clk => square_info[0][42][1].CLK
sys_clk => square_info[0][42][2].CLK
sys_clk => square_info[0][42][3].CLK
sys_clk => square_info[0][42][4].CLK
sys_clk => square_info[0][42][5].CLK
sys_clk => square_info[0][42][6].CLK
sys_clk => square_info[0][42][7].CLK
sys_clk => square_info[0][42][8].CLK
sys_clk => square_info[0][42][9].CLK
sys_clk => square_info[0][41][0].CLK
sys_clk => square_info[0][41][1].CLK
sys_clk => square_info[0][41][2].CLK
sys_clk => square_info[0][41][3].CLK
sys_clk => square_info[0][41][4].CLK
sys_clk => square_info[0][41][5].CLK
sys_clk => square_info[0][41][6].CLK
sys_clk => square_info[0][41][7].CLK
sys_clk => square_info[0][41][8].CLK
sys_clk => square_info[0][41][9].CLK
sys_clk => square_info[0][40][0].CLK
sys_clk => square_info[0][40][1].CLK
sys_clk => square_info[0][40][2].CLK
sys_clk => square_info[0][40][3].CLK
sys_clk => square_info[0][40][4].CLK
sys_clk => square_info[0][40][5].CLK
sys_clk => square_info[0][40][6].CLK
sys_clk => square_info[0][40][7].CLK
sys_clk => square_info[0][40][8].CLK
sys_clk => square_info[0][40][9].CLK
sys_clk => square_info[0][39][0].CLK
sys_clk => square_info[0][39][1].CLK
sys_clk => square_info[0][39][2].CLK
sys_clk => square_info[0][39][3].CLK
sys_clk => square_info[0][39][4].CLK
sys_clk => square_info[0][39][5].CLK
sys_clk => square_info[0][39][6].CLK
sys_clk => square_info[0][39][7].CLK
sys_clk => square_info[0][39][8].CLK
sys_clk => square_info[0][39][9].CLK
sys_clk => square_info[0][38][0].CLK
sys_clk => square_info[0][38][1].CLK
sys_clk => square_info[0][38][2].CLK
sys_clk => square_info[0][38][3].CLK
sys_clk => square_info[0][38][4].CLK
sys_clk => square_info[0][38][5].CLK
sys_clk => square_info[0][38][6].CLK
sys_clk => square_info[0][38][7].CLK
sys_clk => square_info[0][38][8].CLK
sys_clk => square_info[0][38][9].CLK
sys_clk => square_info[0][37][0].CLK
sys_clk => square_info[0][37][1].CLK
sys_clk => square_info[0][37][2].CLK
sys_clk => square_info[0][37][3].CLK
sys_clk => square_info[0][37][4].CLK
sys_clk => square_info[0][37][5].CLK
sys_clk => square_info[0][37][6].CLK
sys_clk => square_info[0][37][7].CLK
sys_clk => square_info[0][37][8].CLK
sys_clk => square_info[0][37][9].CLK
sys_clk => square_info[0][36][0].CLK
sys_clk => square_info[0][36][1].CLK
sys_clk => square_info[0][36][2].CLK
sys_clk => square_info[0][36][3].CLK
sys_clk => square_info[0][36][4].CLK
sys_clk => square_info[0][36][5].CLK
sys_clk => square_info[0][36][6].CLK
sys_clk => square_info[0][36][7].CLK
sys_clk => square_info[0][36][8].CLK
sys_clk => square_info[0][36][9].CLK
sys_clk => square_info[0][35][0].CLK
sys_clk => square_info[0][35][1].CLK
sys_clk => square_info[0][35][2].CLK
sys_clk => square_info[0][35][3].CLK
sys_clk => square_info[0][35][4].CLK
sys_clk => square_info[0][35][5].CLK
sys_clk => square_info[0][35][6].CLK
sys_clk => square_info[0][35][7].CLK
sys_clk => square_info[0][35][8].CLK
sys_clk => square_info[0][35][9].CLK
sys_clk => square_info[0][34][0].CLK
sys_clk => square_info[0][34][1].CLK
sys_clk => square_info[0][34][2].CLK
sys_clk => square_info[0][34][3].CLK
sys_clk => square_info[0][34][4].CLK
sys_clk => square_info[0][34][5].CLK
sys_clk => square_info[0][34][6].CLK
sys_clk => square_info[0][34][7].CLK
sys_clk => square_info[0][34][8].CLK
sys_clk => square_info[0][34][9].CLK
sys_clk => square_info[0][33][0].CLK
sys_clk => square_info[0][33][1].CLK
sys_clk => square_info[0][33][2].CLK
sys_clk => square_info[0][33][3].CLK
sys_clk => square_info[0][33][4].CLK
sys_clk => square_info[0][33][5].CLK
sys_clk => square_info[0][33][6].CLK
sys_clk => square_info[0][33][7].CLK
sys_clk => square_info[0][33][8].CLK
sys_clk => square_info[0][33][9].CLK
sys_clk => square_info[0][32][0].CLK
sys_clk => square_info[0][32][1].CLK
sys_clk => square_info[0][32][2].CLK
sys_clk => square_info[0][32][3].CLK
sys_clk => square_info[0][32][4].CLK
sys_clk => square_info[0][32][5].CLK
sys_clk => square_info[0][32][6].CLK
sys_clk => square_info[0][32][7].CLK
sys_clk => square_info[0][32][8].CLK
sys_clk => square_info[0][32][9].CLK
sys_clk => square_info[0][31][0].CLK
sys_clk => square_info[0][31][1].CLK
sys_clk => square_info[0][31][2].CLK
sys_clk => square_info[0][31][3].CLK
sys_clk => square_info[0][31][4].CLK
sys_clk => square_info[0][31][5].CLK
sys_clk => square_info[0][31][6].CLK
sys_clk => square_info[0][31][7].CLK
sys_clk => square_info[0][31][8].CLK
sys_clk => square_info[0][31][9].CLK
sys_clk => square_info[0][30][0].CLK
sys_clk => square_info[0][30][1].CLK
sys_clk => square_info[0][30][2].CLK
sys_clk => square_info[0][30][3].CLK
sys_clk => square_info[0][30][4].CLK
sys_clk => square_info[0][30][5].CLK
sys_clk => square_info[0][30][6].CLK
sys_clk => square_info[0][30][7].CLK
sys_clk => square_info[0][30][8].CLK
sys_clk => square_info[0][30][9].CLK
sys_clk => square_info[0][29][0].CLK
sys_clk => square_info[0][29][1].CLK
sys_clk => square_info[0][29][2].CLK
sys_clk => square_info[0][29][3].CLK
sys_clk => square_info[0][29][4].CLK
sys_clk => square_info[0][29][5].CLK
sys_clk => square_info[0][29][6].CLK
sys_clk => square_info[0][29][7].CLK
sys_clk => square_info[0][29][8].CLK
sys_clk => square_info[0][29][9].CLK
sys_clk => square_info[0][28][0].CLK
sys_clk => square_info[0][28][1].CLK
sys_clk => square_info[0][28][2].CLK
sys_clk => square_info[0][28][3].CLK
sys_clk => square_info[0][28][4].CLK
sys_clk => square_info[0][28][5].CLK
sys_clk => square_info[0][28][6].CLK
sys_clk => square_info[0][28][7].CLK
sys_clk => square_info[0][28][8].CLK
sys_clk => square_info[0][28][9].CLK
sys_clk => square_info[0][27][0].CLK
sys_clk => square_info[0][27][1].CLK
sys_clk => square_info[0][27][2].CLK
sys_clk => square_info[0][27][3].CLK
sys_clk => square_info[0][27][4].CLK
sys_clk => square_info[0][27][5].CLK
sys_clk => square_info[0][27][6].CLK
sys_clk => square_info[0][27][7].CLK
sys_clk => square_info[0][27][8].CLK
sys_clk => square_info[0][27][9].CLK
sys_clk => square_info[0][26][0].CLK
sys_clk => square_info[0][26][1].CLK
sys_clk => square_info[0][26][2].CLK
sys_clk => square_info[0][26][3].CLK
sys_clk => square_info[0][26][4].CLK
sys_clk => square_info[0][26][5].CLK
sys_clk => square_info[0][26][6].CLK
sys_clk => square_info[0][26][7].CLK
sys_clk => square_info[0][26][8].CLK
sys_clk => square_info[0][26][9].CLK
sys_clk => square_info[0][25][0].CLK
sys_clk => square_info[0][25][1].CLK
sys_clk => square_info[0][25][2].CLK
sys_clk => square_info[0][25][3].CLK
sys_clk => square_info[0][25][4].CLK
sys_clk => square_info[0][25][5].CLK
sys_clk => square_info[0][25][6].CLK
sys_clk => square_info[0][25][7].CLK
sys_clk => square_info[0][25][8].CLK
sys_clk => square_info[0][25][9].CLK
sys_clk => square_info[0][24][0].CLK
sys_clk => square_info[0][24][1].CLK
sys_clk => square_info[0][24][2].CLK
sys_clk => square_info[0][24][3].CLK
sys_clk => square_info[0][24][4].CLK
sys_clk => square_info[0][24][5].CLK
sys_clk => square_info[0][24][6].CLK
sys_clk => square_info[0][24][7].CLK
sys_clk => square_info[0][24][8].CLK
sys_clk => square_info[0][24][9].CLK
sys_clk => square_info[0][23][0].CLK
sys_clk => square_info[0][23][1].CLK
sys_clk => square_info[0][23][2].CLK
sys_clk => square_info[0][23][3].CLK
sys_clk => square_info[0][23][4].CLK
sys_clk => square_info[0][23][5].CLK
sys_clk => square_info[0][23][6].CLK
sys_clk => square_info[0][23][7].CLK
sys_clk => square_info[0][23][8].CLK
sys_clk => square_info[0][23][9].CLK
sys_clk => square_info[0][22][0].CLK
sys_clk => square_info[0][22][1].CLK
sys_clk => square_info[0][22][2].CLK
sys_clk => square_info[0][22][3].CLK
sys_clk => square_info[0][22][4].CLK
sys_clk => square_info[0][22][5].CLK
sys_clk => square_info[0][22][6].CLK
sys_clk => square_info[0][22][7].CLK
sys_clk => square_info[0][22][8].CLK
sys_clk => square_info[0][22][9].CLK
sys_clk => square_info[0][21][0].CLK
sys_clk => square_info[0][21][1].CLK
sys_clk => square_info[0][21][2].CLK
sys_clk => square_info[0][21][3].CLK
sys_clk => square_info[0][21][4].CLK
sys_clk => square_info[0][21][5].CLK
sys_clk => square_info[0][21][6].CLK
sys_clk => square_info[0][21][7].CLK
sys_clk => square_info[0][21][8].CLK
sys_clk => square_info[0][21][9].CLK
sys_clk => square_info[0][20][0].CLK
sys_clk => square_info[0][20][1].CLK
sys_clk => square_info[0][20][2].CLK
sys_clk => square_info[0][20][3].CLK
sys_clk => square_info[0][20][4].CLK
sys_clk => square_info[0][20][5].CLK
sys_clk => square_info[0][20][6].CLK
sys_clk => square_info[0][20][7].CLK
sys_clk => square_info[0][20][8].CLK
sys_clk => square_info[0][20][9].CLK
sys_clk => square_info[0][19][0].CLK
sys_clk => square_info[0][19][1].CLK
sys_clk => square_info[0][19][2].CLK
sys_clk => square_info[0][19][3].CLK
sys_clk => square_info[0][19][4].CLK
sys_clk => square_info[0][19][5].CLK
sys_clk => square_info[0][19][6].CLK
sys_clk => square_info[0][19][7].CLK
sys_clk => square_info[0][19][8].CLK
sys_clk => square_info[0][19][9].CLK
sys_clk => square_info[0][18][0].CLK
sys_clk => square_info[0][18][1].CLK
sys_clk => square_info[0][18][2].CLK
sys_clk => square_info[0][18][3].CLK
sys_clk => square_info[0][18][4].CLK
sys_clk => square_info[0][18][5].CLK
sys_clk => square_info[0][18][6].CLK
sys_clk => square_info[0][18][7].CLK
sys_clk => square_info[0][18][8].CLK
sys_clk => square_info[0][18][9].CLK
sys_clk => square_info[0][17][0].CLK
sys_clk => square_info[0][17][1].CLK
sys_clk => square_info[0][17][2].CLK
sys_clk => square_info[0][17][3].CLK
sys_clk => square_info[0][17][4].CLK
sys_clk => square_info[0][17][5].CLK
sys_clk => square_info[0][17][6].CLK
sys_clk => square_info[0][17][7].CLK
sys_clk => square_info[0][17][8].CLK
sys_clk => square_info[0][17][9].CLK
sys_clk => square_info[0][16][0].CLK
sys_clk => square_info[0][16][1].CLK
sys_clk => square_info[0][16][2].CLK
sys_clk => square_info[0][16][3].CLK
sys_clk => square_info[0][16][4].CLK
sys_clk => square_info[0][16][5].CLK
sys_clk => square_info[0][16][6].CLK
sys_clk => square_info[0][16][7].CLK
sys_clk => square_info[0][16][8].CLK
sys_clk => square_info[0][16][9].CLK
sys_clk => square_info[0][15][0].CLK
sys_clk => square_info[0][15][1].CLK
sys_clk => square_info[0][15][2].CLK
sys_clk => square_info[0][15][3].CLK
sys_clk => square_info[0][15][4].CLK
sys_clk => square_info[0][15][5].CLK
sys_clk => square_info[0][15][6].CLK
sys_clk => square_info[0][15][7].CLK
sys_clk => square_info[0][15][8].CLK
sys_clk => square_info[0][15][9].CLK
sys_clk => square_info[0][14][0].CLK
sys_clk => square_info[0][14][1].CLK
sys_clk => square_info[0][14][2].CLK
sys_clk => square_info[0][14][3].CLK
sys_clk => square_info[0][14][4].CLK
sys_clk => square_info[0][14][5].CLK
sys_clk => square_info[0][14][6].CLK
sys_clk => square_info[0][14][7].CLK
sys_clk => square_info[0][14][8].CLK
sys_clk => square_info[0][14][9].CLK
sys_clk => square_info[0][13][0].CLK
sys_clk => square_info[0][13][1].CLK
sys_clk => square_info[0][13][2].CLK
sys_clk => square_info[0][13][3].CLK
sys_clk => square_info[0][13][4].CLK
sys_clk => square_info[0][13][5].CLK
sys_clk => square_info[0][13][6].CLK
sys_clk => square_info[0][13][7].CLK
sys_clk => square_info[0][13][8].CLK
sys_clk => square_info[0][13][9].CLK
sys_clk => square_info[0][12][0].CLK
sys_clk => square_info[0][12][1].CLK
sys_clk => square_info[0][12][2].CLK
sys_clk => square_info[0][12][3].CLK
sys_clk => square_info[0][12][4].CLK
sys_clk => square_info[0][12][5].CLK
sys_clk => square_info[0][12][6].CLK
sys_clk => square_info[0][12][7].CLK
sys_clk => square_info[0][12][8].CLK
sys_clk => square_info[0][12][9].CLK
sys_clk => square_info[0][11][0].CLK
sys_clk => square_info[0][11][1].CLK
sys_clk => square_info[0][11][2].CLK
sys_clk => square_info[0][11][3].CLK
sys_clk => square_info[0][11][4].CLK
sys_clk => square_info[0][11][5].CLK
sys_clk => square_info[0][11][6].CLK
sys_clk => square_info[0][11][7].CLK
sys_clk => square_info[0][11][8].CLK
sys_clk => square_info[0][11][9].CLK
sys_clk => square_info[0][10][0].CLK
sys_clk => square_info[0][10][1].CLK
sys_clk => square_info[0][10][2].CLK
sys_clk => square_info[0][10][3].CLK
sys_clk => square_info[0][10][4].CLK
sys_clk => square_info[0][10][5].CLK
sys_clk => square_info[0][10][6].CLK
sys_clk => square_info[0][10][7].CLK
sys_clk => square_info[0][10][8].CLK
sys_clk => square_info[0][10][9].CLK
sys_clk => square_info[0][9][0].CLK
sys_clk => square_info[0][9][1].CLK
sys_clk => square_info[0][9][2].CLK
sys_clk => square_info[0][9][3].CLK
sys_clk => square_info[0][9][4].CLK
sys_clk => square_info[0][9][5].CLK
sys_clk => square_info[0][9][6].CLK
sys_clk => square_info[0][9][7].CLK
sys_clk => square_info[0][9][8].CLK
sys_clk => square_info[0][9][9].CLK
sys_clk => square_info[0][8][0].CLK
sys_clk => square_info[0][8][1].CLK
sys_clk => square_info[0][8][2].CLK
sys_clk => square_info[0][8][3].CLK
sys_clk => square_info[0][8][4].CLK
sys_clk => square_info[0][8][5].CLK
sys_clk => square_info[0][8][6].CLK
sys_clk => square_info[0][8][7].CLK
sys_clk => square_info[0][8][8].CLK
sys_clk => square_info[0][8][9].CLK
sys_clk => square_info[0][7][0].CLK
sys_clk => square_info[0][7][1].CLK
sys_clk => square_info[0][7][2].CLK
sys_clk => square_info[0][7][3].CLK
sys_clk => square_info[0][7][4].CLK
sys_clk => square_info[0][7][5].CLK
sys_clk => square_info[0][7][6].CLK
sys_clk => square_info[0][7][7].CLK
sys_clk => square_info[0][7][8].CLK
sys_clk => square_info[0][7][9].CLK
sys_clk => square_info[0][6][0].CLK
sys_clk => square_info[0][6][1].CLK
sys_clk => square_info[0][6][2].CLK
sys_clk => square_info[0][6][3].CLK
sys_clk => square_info[0][6][4].CLK
sys_clk => square_info[0][6][5].CLK
sys_clk => square_info[0][6][6].CLK
sys_clk => square_info[0][6][7].CLK
sys_clk => square_info[0][6][8].CLK
sys_clk => square_info[0][6][9].CLK
sys_clk => square_info[0][5][0].CLK
sys_clk => square_info[0][5][1].CLK
sys_clk => square_info[0][5][2].CLK
sys_clk => square_info[0][5][3].CLK
sys_clk => square_info[0][5][4].CLK
sys_clk => square_info[0][5][5].CLK
sys_clk => square_info[0][5][6].CLK
sys_clk => square_info[0][5][7].CLK
sys_clk => square_info[0][5][8].CLK
sys_clk => square_info[0][5][9].CLK
sys_clk => square_info[0][4][0].CLK
sys_clk => square_info[0][4][1].CLK
sys_clk => square_info[0][4][2].CLK
sys_clk => square_info[0][4][3].CLK
sys_clk => square_info[0][4][4].CLK
sys_clk => square_info[0][4][5].CLK
sys_clk => square_info[0][4][6].CLK
sys_clk => square_info[0][4][7].CLK
sys_clk => square_info[0][4][8].CLK
sys_clk => square_info[0][4][9].CLK
sys_clk => square_info[0][3][0].CLK
sys_clk => square_info[0][3][1].CLK
sys_clk => square_info[0][3][2].CLK
sys_clk => square_info[0][3][3].CLK
sys_clk => square_info[0][3][4].CLK
sys_clk => square_info[0][3][5].CLK
sys_clk => square_info[0][3][6].CLK
sys_clk => square_info[0][3][7].CLK
sys_clk => square_info[0][3][8].CLK
sys_clk => square_info[0][3][9].CLK
sys_clk => square_info[0][2][0].CLK
sys_clk => square_info[0][2][1].CLK
sys_clk => square_info[0][2][2].CLK
sys_clk => square_info[0][2][3].CLK
sys_clk => square_info[0][2][4].CLK
sys_clk => square_info[0][2][5].CLK
sys_clk => square_info[0][2][6].CLK
sys_clk => square_info[0][2][7].CLK
sys_clk => square_info[0][2][8].CLK
sys_clk => square_info[0][2][9].CLK
sys_clk => square_info[0][1][0].CLK
sys_clk => square_info[0][1][1].CLK
sys_clk => square_info[0][1][2].CLK
sys_clk => square_info[0][1][3].CLK
sys_clk => square_info[0][1][4].CLK
sys_clk => square_info[0][1][5].CLK
sys_clk => square_info[0][1][6].CLK
sys_clk => square_info[0][1][7].CLK
sys_clk => square_info[0][1][8].CLK
sys_clk => square_info[0][1][9].CLK
sys_clk => square_info[0][0][0].CLK
sys_clk => square_info[0][0][1].CLK
sys_clk => square_info[0][0][2].CLK
sys_clk => square_info[0][0][3].CLK
sys_clk => square_info[0][0][4].CLK
sys_clk => square_info[0][0][5].CLK
sys_clk => square_info[0][0][6].CLK
sys_clk => square_info[0][0][7].CLK
sys_clk => square_info[0][0][8].CLK
sys_clk => square_info[0][0][9].CLK
vga_clk => vga_clk.IN15
r[0] <= vga_driver:draw.red
r[1] <= vga_driver:draw.red
r[2] <= vga_driver:draw.red
r[3] <= vga_driver:draw.red
r[4] <= vga_driver:draw.red
r[5] <= vga_driver:draw.red
r[6] <= vga_driver:draw.red
r[7] <= vga_driver:draw.red
g[0] <= vga_driver:draw.green
g[1] <= vga_driver:draw.green
g[2] <= vga_driver:draw.green
g[3] <= vga_driver:draw.green
g[4] <= vga_driver:draw.green
g[5] <= vga_driver:draw.green
g[6] <= vga_driver:draw.green
g[7] <= vga_driver:draw.green
b[0] <= vga_driver:draw.blue
b[1] <= vga_driver:draw.blue
b[2] <= vga_driver:draw.blue
b[3] <= vga_driver:draw.blue
b[4] <= vga_driver:draw.blue
b[5] <= vga_driver:draw.blue
b[6] <= vga_driver:draw.blue
b[7] <= vga_driver:draw.blue
VGA_BLANK_N <= vga_driver:draw.blank
VGA_CLK <= vga_driver:draw.clk
VGA_HS <= vga_driver:draw.hsync
VGA_SYNC_N <= vga_driver:draw.sync
VGA_VS <= vga_driver:draw.vsync
receive => square_info[0][0][9].ENA
receive => square_info[0][0][8].ENA
receive => square_info[0][0][7].ENA
receive => square_info[0][0][6].ENA
receive => square_info[0][0][5].ENA
receive => square_info[0][0][4].ENA
receive => square_info[0][0][3].ENA
receive => square_info[0][0][2].ENA
receive => square_info[0][0][1].ENA
receive => square_info[0][0][0].ENA
receive => square_info[0][1][9].ENA
receive => square_info[0][1][8].ENA
receive => square_info[0][1][7].ENA
receive => square_info[0][1][6].ENA
receive => square_info[0][1][5].ENA
receive => square_info[0][1][4].ENA
receive => square_info[0][1][3].ENA
receive => square_info[0][1][2].ENA
receive => square_info[0][1][1].ENA
receive => square_info[0][1][0].ENA
receive => square_info[0][2][9].ENA
receive => square_info[0][2][8].ENA
receive => square_info[0][2][7].ENA
receive => square_info[0][2][6].ENA
receive => square_info[0][2][5].ENA
receive => square_info[0][2][4].ENA
receive => square_info[0][2][3].ENA
receive => square_info[0][2][2].ENA
receive => square_info[0][2][1].ENA
receive => square_info[0][2][0].ENA
receive => square_info[0][3][9].ENA
receive => square_info[0][3][8].ENA
receive => square_info[0][3][7].ENA
receive => square_info[0][3][6].ENA
receive => square_info[0][3][5].ENA
receive => square_info[0][3][4].ENA
receive => square_info[0][3][3].ENA
receive => square_info[0][3][2].ENA
receive => square_info[0][3][1].ENA
receive => square_info[0][3][0].ENA
receive => square_info[0][4][9].ENA
receive => square_info[0][4][8].ENA
receive => square_info[0][4][7].ENA
receive => square_info[0][4][6].ENA
receive => square_info[0][4][5].ENA
receive => square_info[0][4][4].ENA
receive => square_info[0][4][3].ENA
receive => square_info[0][4][2].ENA
receive => square_info[0][4][1].ENA
receive => square_info[0][4][0].ENA
receive => square_info[0][5][9].ENA
receive => square_info[0][5][8].ENA
receive => square_info[0][5][7].ENA
receive => square_info[0][5][6].ENA
receive => square_info[0][5][5].ENA
receive => square_info[0][5][4].ENA
receive => square_info[0][5][3].ENA
receive => square_info[0][5][2].ENA
receive => square_info[0][5][1].ENA
receive => square_info[0][5][0].ENA
receive => square_info[0][6][9].ENA
receive => square_info[0][6][8].ENA
receive => square_info[0][6][7].ENA
receive => square_info[0][6][6].ENA
receive => square_info[0][6][5].ENA
receive => square_info[0][6][4].ENA
receive => square_info[0][6][3].ENA
receive => square_info[0][6][2].ENA
receive => square_info[0][6][1].ENA
receive => square_info[0][6][0].ENA
receive => square_info[0][7][9].ENA
receive => square_info[0][7][8].ENA
receive => square_info[0][7][7].ENA
receive => square_info[0][7][6].ENA
receive => square_info[0][7][5].ENA
receive => square_info[0][7][4].ENA
receive => square_info[0][7][3].ENA
receive => square_info[0][7][2].ENA
receive => square_info[0][7][1].ENA
receive => square_info[0][7][0].ENA
receive => square_info[0][8][9].ENA
receive => square_info[0][8][8].ENA
receive => square_info[0][8][7].ENA
receive => square_info[0][8][6].ENA
receive => square_info[0][8][5].ENA
receive => square_info[0][8][4].ENA
receive => square_info[0][8][3].ENA
receive => square_info[0][8][2].ENA
receive => square_info[0][8][1].ENA
receive => square_info[0][8][0].ENA
receive => square_info[0][9][9].ENA
receive => square_info[0][9][8].ENA
receive => square_info[0][9][7].ENA
receive => square_info[0][9][6].ENA
receive => square_info[0][9][5].ENA
receive => square_info[0][9][4].ENA
receive => square_info[0][9][3].ENA
receive => square_info[0][9][2].ENA
receive => square_info[0][9][1].ENA
receive => square_info[0][9][0].ENA
receive => square_info[0][10][9].ENA
receive => square_info[0][10][8].ENA
receive => square_info[0][10][7].ENA
receive => square_info[0][10][6].ENA
receive => square_info[0][10][5].ENA
receive => square_info[0][10][4].ENA
receive => square_info[0][10][3].ENA
receive => square_info[0][10][2].ENA
receive => square_info[0][10][1].ENA
receive => square_info[0][10][0].ENA
receive => square_info[0][11][9].ENA
receive => square_info[0][11][8].ENA
receive => square_info[0][11][7].ENA
receive => square_info[0][11][6].ENA
receive => square_info[0][11][5].ENA
receive => square_info[0][11][4].ENA
receive => square_info[0][11][3].ENA
receive => square_info[0][11][2].ENA
receive => square_info[0][11][1].ENA
receive => square_info[0][11][0].ENA
receive => square_info[0][12][9].ENA
receive => square_info[0][12][8].ENA
receive => square_info[0][12][7].ENA
receive => square_info[0][12][6].ENA
receive => square_info[0][12][5].ENA
receive => square_info[0][12][4].ENA
receive => square_info[0][12][3].ENA
receive => square_info[0][12][2].ENA
receive => square_info[0][12][1].ENA
receive => square_info[0][12][0].ENA
receive => square_info[0][13][9].ENA
receive => square_info[0][13][8].ENA
receive => square_info[0][13][7].ENA
receive => square_info[0][13][6].ENA
receive => square_info[0][13][5].ENA
receive => square_info[0][13][4].ENA
receive => square_info[0][13][3].ENA
receive => square_info[0][13][2].ENA
receive => square_info[0][13][1].ENA
receive => square_info[0][13][0].ENA
receive => square_info[0][14][9].ENA
receive => square_info[0][14][8].ENA
receive => square_info[0][14][7].ENA
receive => square_info[0][14][6].ENA
receive => square_info[0][14][5].ENA
receive => square_info[0][14][4].ENA
receive => square_info[0][14][3].ENA
receive => square_info[0][14][2].ENA
receive => square_info[0][14][1].ENA
receive => square_info[0][14][0].ENA
receive => square_info[0][15][9].ENA
receive => square_info[0][15][8].ENA
receive => square_info[0][15][7].ENA
receive => square_info[0][15][6].ENA
receive => square_info[0][15][5].ENA
receive => square_info[0][15][4].ENA
receive => square_info[0][15][3].ENA
receive => square_info[0][15][2].ENA
receive => square_info[0][15][1].ENA
receive => square_info[0][15][0].ENA
receive => square_info[0][16][9].ENA
receive => square_info[0][16][8].ENA
receive => square_info[0][16][7].ENA
receive => square_info[0][16][6].ENA
receive => square_info[0][16][5].ENA
receive => square_info[0][16][4].ENA
receive => square_info[0][16][3].ENA
receive => square_info[0][16][2].ENA
receive => square_info[0][16][1].ENA
receive => square_info[0][16][0].ENA
receive => square_info[0][17][9].ENA
receive => square_info[0][17][8].ENA
receive => square_info[0][17][7].ENA
receive => square_info[0][17][6].ENA
receive => square_info[0][17][5].ENA
receive => square_info[0][17][4].ENA
receive => square_info[0][17][3].ENA
receive => square_info[0][17][2].ENA
receive => square_info[0][17][1].ENA
receive => square_info[0][17][0].ENA
receive => square_info[0][18][9].ENA
receive => square_info[0][18][8].ENA
receive => square_info[0][18][7].ENA
receive => square_info[0][18][6].ENA
receive => square_info[0][18][5].ENA
receive => square_info[0][18][4].ENA
receive => square_info[0][18][3].ENA
receive => square_info[0][18][2].ENA
receive => square_info[0][18][1].ENA
receive => square_info[0][18][0].ENA
receive => square_info[0][19][9].ENA
receive => square_info[0][19][8].ENA
receive => square_info[0][19][7].ENA
receive => square_info[0][19][6].ENA
receive => square_info[0][19][5].ENA
receive => square_info[0][19][4].ENA
receive => square_info[0][19][3].ENA
receive => square_info[0][19][2].ENA
receive => square_info[0][19][1].ENA
receive => square_info[0][19][0].ENA
receive => square_info[0][20][9].ENA
receive => square_info[0][20][8].ENA
receive => square_info[0][20][7].ENA
receive => square_info[0][20][6].ENA
receive => square_info[0][20][5].ENA
receive => square_info[0][20][4].ENA
receive => square_info[0][20][3].ENA
receive => square_info[0][20][2].ENA
receive => square_info[0][20][1].ENA
receive => square_info[0][20][0].ENA
receive => square_info[0][21][9].ENA
receive => square_info[0][21][8].ENA
receive => square_info[0][21][7].ENA
receive => square_info[0][21][6].ENA
receive => square_info[0][21][5].ENA
receive => square_info[0][21][4].ENA
receive => square_info[0][21][3].ENA
receive => square_info[0][21][2].ENA
receive => square_info[0][21][1].ENA
receive => square_info[0][21][0].ENA
receive => square_info[0][22][9].ENA
receive => square_info[0][22][8].ENA
receive => square_info[0][22][7].ENA
receive => square_info[0][22][6].ENA
receive => square_info[0][22][5].ENA
receive => square_info[0][22][4].ENA
receive => square_info[0][22][3].ENA
receive => square_info[0][22][2].ENA
receive => square_info[0][22][1].ENA
receive => square_info[0][22][0].ENA
receive => square_info[0][23][9].ENA
receive => square_info[0][23][8].ENA
receive => square_info[0][23][7].ENA
receive => square_info[0][23][6].ENA
receive => square_info[0][23][5].ENA
receive => square_info[0][23][4].ENA
receive => square_info[0][23][3].ENA
receive => square_info[0][23][2].ENA
receive => square_info[0][23][1].ENA
receive => square_info[0][23][0].ENA
receive => square_info[0][24][9].ENA
receive => square_info[0][24][8].ENA
receive => square_info[0][24][7].ENA
receive => square_info[0][24][6].ENA
receive => square_info[0][24][5].ENA
receive => square_info[0][24][4].ENA
receive => square_info[0][24][3].ENA
receive => square_info[0][24][2].ENA
receive => square_info[0][24][1].ENA
receive => square_info[0][24][0].ENA
receive => square_info[0][25][9].ENA
receive => square_info[0][25][8].ENA
receive => square_info[0][25][7].ENA
receive => square_info[0][25][6].ENA
receive => square_info[0][25][5].ENA
receive => square_info[0][25][4].ENA
receive => square_info[0][25][3].ENA
receive => square_info[0][25][2].ENA
receive => square_info[0][25][1].ENA
receive => square_info[0][25][0].ENA
receive => square_info[0][26][9].ENA
receive => square_info[0][26][8].ENA
receive => square_info[0][26][7].ENA
receive => square_info[0][26][6].ENA
receive => square_info[0][26][5].ENA
receive => square_info[0][26][4].ENA
receive => square_info[0][26][3].ENA
receive => square_info[0][26][2].ENA
receive => square_info[0][26][1].ENA
receive => square_info[0][26][0].ENA
receive => square_info[0][27][9].ENA
receive => square_info[0][27][8].ENA
receive => square_info[0][27][7].ENA
receive => square_info[0][27][6].ENA
receive => square_info[0][27][5].ENA
receive => square_info[0][27][4].ENA
receive => square_info[0][27][3].ENA
receive => square_info[0][27][2].ENA
receive => square_info[0][27][1].ENA
receive => square_info[0][27][0].ENA
receive => square_info[0][28][9].ENA
receive => square_info[0][28][8].ENA
receive => square_info[0][28][7].ENA
receive => square_info[0][28][6].ENA
receive => square_info[0][28][5].ENA
receive => square_info[0][28][4].ENA
receive => square_info[0][28][3].ENA
receive => square_info[0][28][2].ENA
receive => square_info[0][28][1].ENA
receive => square_info[0][28][0].ENA
receive => square_info[0][29][9].ENA
receive => square_info[0][29][8].ENA
receive => square_info[0][29][7].ENA
receive => square_info[0][29][6].ENA
receive => square_info[0][29][5].ENA
receive => square_info[0][29][4].ENA
receive => square_info[0][29][3].ENA
receive => square_info[0][29][2].ENA
receive => square_info[0][29][1].ENA
receive => square_info[0][29][0].ENA
receive => square_info[0][30][9].ENA
receive => square_info[0][30][8].ENA
receive => square_info[0][30][7].ENA
receive => square_info[0][30][6].ENA
receive => square_info[0][30][5].ENA
receive => square_info[0][30][4].ENA
receive => square_info[0][30][3].ENA
receive => square_info[0][30][2].ENA
receive => square_info[0][30][1].ENA
receive => square_info[0][30][0].ENA
receive => square_info[0][31][9].ENA
receive => square_info[0][31][8].ENA
receive => square_info[0][31][7].ENA
receive => square_info[0][31][6].ENA
receive => square_info[0][31][5].ENA
receive => square_info[0][31][4].ENA
receive => square_info[0][31][3].ENA
receive => square_info[0][31][2].ENA
receive => square_info[0][31][1].ENA
receive => square_info[0][31][0].ENA
receive => square_info[0][32][9].ENA
receive => square_info[0][32][8].ENA
receive => square_info[0][32][7].ENA
receive => square_info[0][32][6].ENA
receive => square_info[0][32][5].ENA
receive => square_info[0][32][4].ENA
receive => square_info[0][32][3].ENA
receive => square_info[0][32][2].ENA
receive => square_info[0][32][1].ENA
receive => square_info[0][32][0].ENA
receive => square_info[0][33][9].ENA
receive => square_info[0][33][8].ENA
receive => square_info[0][33][7].ENA
receive => square_info[0][33][6].ENA
receive => square_info[0][33][5].ENA
receive => square_info[0][33][4].ENA
receive => square_info[0][33][3].ENA
receive => square_info[0][33][2].ENA
receive => square_info[0][33][1].ENA
receive => square_info[0][33][0].ENA
receive => square_info[0][34][9].ENA
receive => square_info[0][34][8].ENA
receive => square_info[0][34][7].ENA
receive => square_info[0][34][6].ENA
receive => square_info[0][34][5].ENA
receive => square_info[0][34][4].ENA
receive => square_info[0][34][3].ENA
receive => square_info[0][34][2].ENA
receive => square_info[0][34][1].ENA
receive => square_info[0][34][0].ENA
receive => square_info[0][35][9].ENA
receive => square_info[0][35][8].ENA
receive => square_info[0][35][7].ENA
receive => square_info[0][35][6].ENA
receive => square_info[0][35][5].ENA
receive => square_info[0][35][4].ENA
receive => square_info[0][35][3].ENA
receive => square_info[0][35][2].ENA
receive => square_info[0][35][1].ENA
receive => square_info[0][35][0].ENA
receive => square_info[0][36][9].ENA
receive => square_info[0][36][8].ENA
receive => square_info[0][36][7].ENA
receive => square_info[0][36][6].ENA
receive => square_info[0][36][5].ENA
receive => square_info[0][36][4].ENA
receive => square_info[0][36][3].ENA
receive => square_info[0][36][2].ENA
receive => square_info[0][36][1].ENA
receive => square_info[0][36][0].ENA
receive => square_info[0][37][9].ENA
receive => square_info[0][37][8].ENA
receive => square_info[0][37][7].ENA
receive => square_info[0][37][6].ENA
receive => square_info[0][37][5].ENA
receive => square_info[0][37][4].ENA
receive => square_info[0][37][3].ENA
receive => square_info[0][37][2].ENA
receive => square_info[0][37][1].ENA
receive => square_info[0][37][0].ENA
receive => square_info[0][38][9].ENA
receive => square_info[0][38][8].ENA
receive => square_info[0][38][7].ENA
receive => square_info[0][38][6].ENA
receive => square_info[0][38][5].ENA
receive => square_info[0][38][4].ENA
receive => square_info[0][38][3].ENA
receive => square_info[0][38][2].ENA
receive => square_info[0][38][1].ENA
receive => square_info[0][38][0].ENA
receive => square_info[0][39][9].ENA
receive => square_info[0][39][8].ENA
receive => square_info[0][39][7].ENA
receive => square_info[0][39][6].ENA
receive => square_info[0][39][5].ENA
receive => square_info[0][39][4].ENA
receive => square_info[0][39][3].ENA
receive => square_info[0][39][2].ENA
receive => square_info[0][39][1].ENA
receive => square_info[0][39][0].ENA
receive => square_info[0][40][9].ENA
receive => square_info[0][40][8].ENA
receive => square_info[0][40][7].ENA
receive => square_info[0][40][6].ENA
receive => square_info[0][40][5].ENA
receive => square_info[0][40][4].ENA
receive => square_info[0][40][3].ENA
receive => square_info[0][40][2].ENA
receive => square_info[0][40][1].ENA
receive => square_info[0][40][0].ENA
receive => square_info[0][41][9].ENA
receive => square_info[0][41][8].ENA
receive => square_info[0][41][7].ENA
receive => square_info[0][41][6].ENA
receive => square_info[0][41][5].ENA
receive => square_info[0][41][4].ENA
receive => square_info[0][41][3].ENA
receive => square_info[0][41][2].ENA
receive => square_info[0][41][1].ENA
receive => square_info[0][41][0].ENA
receive => square_info[0][42][9].ENA
receive => square_info[0][42][8].ENA
receive => square_info[0][42][7].ENA
receive => square_info[0][42][6].ENA
receive => square_info[0][42][5].ENA
receive => square_info[0][42][4].ENA
receive => square_info[0][42][3].ENA
receive => square_info[0][42][2].ENA
receive => square_info[0][42][1].ENA
receive => square_info[0][42][0].ENA
receive => square_info[0][43][9].ENA
receive => square_info[0][43][8].ENA
receive => square_info[0][43][7].ENA
receive => square_info[0][43][6].ENA
receive => square_info[0][43][5].ENA
receive => square_info[0][43][4].ENA
receive => square_info[0][43][3].ENA
receive => square_info[0][43][2].ENA
receive => square_info[0][43][1].ENA
receive => square_info[0][43][0].ENA
receive => square_info[0][44][9].ENA
receive => square_info[0][44][8].ENA
receive => square_info[0][44][7].ENA
receive => square_info[0][44][6].ENA
receive => square_info[0][44][5].ENA
receive => square_info[0][44][4].ENA
receive => square_info[0][44][3].ENA
receive => square_info[0][44][2].ENA
receive => square_info[0][44][1].ENA
receive => square_info[0][44][0].ENA
receive => square_info[0][45][9].ENA
receive => square_info[0][45][8].ENA
receive => square_info[0][45][7].ENA
receive => square_info[0][45][6].ENA
receive => square_info[0][45][5].ENA
receive => square_info[0][45][4].ENA
receive => square_info[0][45][3].ENA
receive => square_info[0][45][2].ENA
receive => square_info[0][45][1].ENA
receive => square_info[0][45][0].ENA
receive => square_info[0][46][9].ENA
receive => square_info[0][46][8].ENA
receive => square_info[0][46][7].ENA
receive => square_info[0][46][6].ENA
receive => square_info[0][46][5].ENA
receive => square_info[0][46][4].ENA
receive => square_info[0][46][3].ENA
receive => square_info[0][46][2].ENA
receive => square_info[0][46][1].ENA
receive => square_info[0][46][0].ENA
receive => square_info[0][47][9].ENA
receive => square_info[0][47][8].ENA
receive => square_info[0][47][7].ENA
receive => square_info[0][47][6].ENA
receive => square_info[0][47][5].ENA
receive => square_info[0][47][4].ENA
receive => square_info[0][47][3].ENA
receive => square_info[0][47][2].ENA
receive => square_info[0][47][1].ENA
receive => square_info[0][47][0].ENA
receive => square_info[0][48][9].ENA
receive => square_info[0][48][8].ENA
receive => square_info[0][48][7].ENA
receive => square_info[0][48][6].ENA
receive => square_info[0][48][5].ENA
receive => square_info[0][48][4].ENA
receive => square_info[0][48][3].ENA
receive => square_info[0][48][2].ENA
receive => square_info[0][48][1].ENA
receive => square_info[0][48][0].ENA
receive => square_info[0][49][9].ENA
receive => square_info[0][49][8].ENA
receive => square_info[0][49][7].ENA
receive => square_info[0][49][6].ENA
receive => square_info[0][49][5].ENA
receive => square_info[0][49][4].ENA
receive => square_info[0][49][3].ENA
receive => square_info[0][49][2].ENA
receive => square_info[0][49][1].ENA
receive => square_info[0][49][0].ENA
receive => square_info[0][50][9].ENA
receive => square_info[0][50][8].ENA
receive => square_info[0][50][7].ENA
receive => square_info[0][50][6].ENA
receive => square_info[0][50][5].ENA
receive => square_info[0][50][4].ENA
receive => square_info[0][50][3].ENA
receive => square_info[0][50][2].ENA
receive => square_info[0][50][1].ENA
receive => square_info[0][50][0].ENA
receive => square_info[0][51][9].ENA
receive => square_info[0][51][8].ENA
receive => square_info[0][51][7].ENA
receive => square_info[0][51][6].ENA
receive => square_info[0][51][5].ENA
receive => square_info[0][51][4].ENA
receive => square_info[0][51][3].ENA
receive => square_info[0][51][2].ENA
receive => square_info[0][51][1].ENA
receive => square_info[0][51][0].ENA
receive => square_info[0][52][9].ENA
receive => square_info[0][52][8].ENA
receive => square_info[0][52][7].ENA
receive => square_info[0][52][6].ENA
receive => square_info[0][52][5].ENA
receive => square_info[0][52][4].ENA
receive => square_info[0][52][3].ENA
receive => square_info[0][52][2].ENA
receive => square_info[0][52][1].ENA
receive => square_info[0][52][0].ENA
receive => square_info[0][53][9].ENA
receive => square_info[0][53][8].ENA
receive => square_info[0][53][7].ENA
receive => square_info[0][53][6].ENA
receive => square_info[0][53][5].ENA
receive => square_info[0][53][4].ENA
receive => square_info[0][53][3].ENA
receive => square_info[0][53][2].ENA
receive => square_info[0][53][1].ENA
receive => square_info[0][53][0].ENA
receive => square_info[0][54][9].ENA
receive => square_info[0][54][8].ENA
receive => square_info[0][54][7].ENA
receive => square_info[0][54][6].ENA
receive => square_info[0][54][5].ENA
receive => square_info[0][54][4].ENA
receive => square_info[0][54][3].ENA
receive => square_info[0][54][2].ENA
receive => square_info[0][54][1].ENA
receive => square_info[0][54][0].ENA
receive => square_info[0][55][9].ENA
receive => square_info[0][55][8].ENA
receive => square_info[0][55][7].ENA
receive => square_info[0][55][6].ENA
receive => square_info[0][55][5].ENA
receive => square_info[0][55][4].ENA
receive => square_info[0][55][3].ENA
receive => square_info[0][55][2].ENA
receive => square_info[0][55][1].ENA
receive => square_info[0][55][0].ENA
receive => square_info[0][56][9].ENA
receive => square_info[0][56][8].ENA
receive => square_info[0][56][7].ENA
receive => square_info[0][56][6].ENA
receive => square_info[0][56][5].ENA
receive => square_info[0][56][4].ENA
receive => square_info[0][56][3].ENA
receive => square_info[0][56][2].ENA
receive => square_info[0][56][1].ENA
receive => square_info[0][56][0].ENA
receive => square_info[0][57][9].ENA
receive => square_info[0][57][8].ENA
receive => square_info[0][57][7].ENA
receive => square_info[0][57][6].ENA
receive => square_info[0][57][5].ENA
receive => square_info[0][57][4].ENA
receive => square_info[0][57][3].ENA
receive => square_info[0][57][2].ENA
receive => square_info[0][57][1].ENA
receive => square_info[0][57][0].ENA
receive => square_info[0][58][9].ENA
receive => square_info[0][58][8].ENA
receive => square_info[0][58][7].ENA
receive => square_info[0][58][6].ENA
receive => square_info[0][58][5].ENA
receive => square_info[0][58][4].ENA
receive => square_info[0][58][3].ENA
receive => square_info[0][58][2].ENA
receive => square_info[0][58][1].ENA
receive => square_info[0][58][0].ENA
receive => square_info[0][59][9].ENA
receive => square_info[0][59][8].ENA
receive => square_info[0][59][7].ENA
receive => square_info[0][59][6].ENA
receive => square_info[0][59][5].ENA
receive => square_info[0][59][4].ENA
receive => square_info[0][59][3].ENA
receive => square_info[0][59][2].ENA
receive => square_info[0][59][1].ENA
receive => square_info[0][59][0].ENA
receive => square_info[0][60][9].ENA
receive => square_info[0][60][8].ENA
receive => square_info[0][60][7].ENA
receive => square_info[0][60][6].ENA
receive => square_info[0][60][5].ENA
receive => square_info[0][60][4].ENA
receive => square_info[0][60][3].ENA
receive => square_info[0][60][2].ENA
receive => square_info[0][60][1].ENA
receive => square_info[0][60][0].ENA
receive => square_info[0][61][9].ENA
receive => square_info[0][61][8].ENA
receive => square_info[0][61][7].ENA
receive => square_info[0][61][6].ENA
receive => square_info[0][61][5].ENA
receive => square_info[0][61][4].ENA
receive => square_info[0][61][3].ENA
receive => square_info[0][61][2].ENA
receive => square_info[0][61][1].ENA
receive => square_info[0][61][0].ENA
receive => square_info[0][62][9].ENA
receive => square_info[0][62][8].ENA
receive => square_info[0][62][7].ENA
receive => square_info[0][62][6].ENA
receive => square_info[0][62][5].ENA
receive => square_info[0][62][4].ENA
receive => square_info[0][62][3].ENA
receive => square_info[0][62][2].ENA
receive => square_info[0][62][1].ENA
receive => square_info[0][62][0].ENA
receive => square_info[0][63][9].ENA
receive => square_info[0][63][8].ENA
receive => square_info[0][63][7].ENA
receive => square_info[0][63][6].ENA
receive => square_info[0][63][5].ENA
receive => square_info[0][63][4].ENA
receive => square_info[0][63][3].ENA
receive => square_info[0][63][2].ENA
receive => square_info[0][63][1].ENA
receive => square_info[0][63][0].ENA
receive => square_info[0][64][9].ENA
receive => square_info[0][64][8].ENA
receive => square_info[0][64][7].ENA
receive => square_info[0][64][6].ENA
receive => square_info[0][64][5].ENA
receive => square_info[0][64][4].ENA
receive => square_info[0][64][3].ENA
receive => square_info[0][64][2].ENA
receive => square_info[0][64][1].ENA
receive => square_info[0][64][0].ENA
receive => square_info[0][65][9].ENA
receive => square_info[0][65][8].ENA
receive => square_info[0][65][7].ENA
receive => square_info[0][65][6].ENA
receive => square_info[0][65][5].ENA
receive => square_info[0][65][4].ENA
receive => square_info[0][65][3].ENA
receive => square_info[0][65][2].ENA
receive => square_info[0][65][1].ENA
receive => square_info[0][65][0].ENA
receive => square_info[0][66][9].ENA
receive => square_info[0][66][8].ENA
receive => square_info[0][66][7].ENA
receive => square_info[0][66][6].ENA
receive => square_info[0][66][5].ENA
receive => square_info[0][66][4].ENA
receive => square_info[0][66][3].ENA
receive => square_info[0][66][2].ENA
receive => square_info[0][66][1].ENA
receive => square_info[0][66][0].ENA
receive => square_info[0][67][9].ENA
receive => square_info[0][67][8].ENA
receive => square_info[0][67][7].ENA
receive => square_info[0][67][6].ENA
receive => square_info[0][67][5].ENA
receive => square_info[0][67][4].ENA
receive => square_info[0][67][3].ENA
receive => square_info[0][67][2].ENA
receive => square_info[0][67][1].ENA
receive => square_info[0][67][0].ENA
receive => square_info[0][68][9].ENA
receive => square_info[0][68][8].ENA
receive => square_info[0][68][7].ENA
receive => square_info[0][68][6].ENA
receive => square_info[0][68][5].ENA
receive => square_info[0][68][4].ENA
receive => square_info[0][68][3].ENA
receive => square_info[0][68][2].ENA
receive => square_info[0][68][1].ENA
receive => square_info[0][68][0].ENA
receive => square_info[0][69][9].ENA
receive => square_info[0][69][8].ENA
receive => square_info[0][69][7].ENA
receive => square_info[0][69][6].ENA
receive => square_info[0][69][5].ENA
receive => square_info[0][69][4].ENA
receive => square_info[0][69][3].ENA
receive => square_info[0][69][2].ENA
receive => square_info[0][69][1].ENA
receive => square_info[0][69][0].ENA
receive => square_info[0][70][9].ENA
receive => square_info[0][70][8].ENA
receive => square_info[0][70][7].ENA
receive => square_info[0][70][6].ENA
receive => square_info[0][70][5].ENA
receive => square_info[0][70][4].ENA
receive => square_info[0][70][3].ENA
receive => square_info[0][70][2].ENA
receive => square_info[0][70][1].ENA
receive => square_info[0][70][0].ENA
receive => square_info[0][71][9].ENA
receive => square_info[0][71][8].ENA
receive => square_info[0][71][7].ENA
receive => square_info[0][71][6].ENA
receive => square_info[0][71][5].ENA
receive => square_info[0][71][4].ENA
receive => square_info[0][71][3].ENA
receive => square_info[0][71][2].ENA
receive => square_info[0][71][1].ENA
receive => square_info[0][71][0].ENA
receive => square_info[0][72][9].ENA
receive => square_info[0][72][8].ENA
receive => square_info[0][72][7].ENA
receive => square_info[0][72][6].ENA
receive => square_info[0][72][5].ENA
receive => square_info[0][72][4].ENA
receive => square_info[0][72][3].ENA
receive => square_info[0][72][2].ENA
receive => square_info[0][72][1].ENA
receive => square_info[0][72][0].ENA
receive => square_info[0][73][9].ENA
receive => square_info[0][73][8].ENA
receive => square_info[0][73][7].ENA
receive => square_info[0][73][6].ENA
receive => square_info[0][73][5].ENA
receive => square_info[0][73][4].ENA
receive => square_info[0][73][3].ENA
receive => square_info[0][73][2].ENA
receive => square_info[0][73][1].ENA
receive => square_info[0][73][0].ENA
receive => square_info[0][74][9].ENA
receive => square_info[0][74][8].ENA
receive => square_info[0][74][7].ENA
receive => square_info[0][74][6].ENA
receive => square_info[0][74][5].ENA
receive => square_info[0][74][4].ENA
receive => square_info[0][74][3].ENA
receive => square_info[0][74][2].ENA
receive => square_info[0][74][1].ENA
receive => square_info[0][74][0].ENA
receive => square_info[0][75][9].ENA
receive => square_info[0][75][8].ENA
receive => square_info[0][75][7].ENA
receive => square_info[0][75][6].ENA
receive => square_info[0][75][5].ENA
receive => square_info[0][75][4].ENA
receive => square_info[0][75][3].ENA
receive => square_info[0][75][2].ENA
receive => square_info[0][75][1].ENA
receive => square_info[0][75][0].ENA
receive => square_info[0][76][9].ENA
receive => square_info[0][76][8].ENA
receive => square_info[0][76][7].ENA
receive => square_info[0][76][6].ENA
receive => square_info[0][76][5].ENA
receive => square_info[0][76][4].ENA
receive => square_info[0][76][3].ENA
receive => square_info[0][76][2].ENA
receive => square_info[0][76][1].ENA
receive => square_info[0][76][0].ENA
receive => square_info[0][77][9].ENA
receive => square_info[0][77][8].ENA
receive => square_info[0][77][7].ENA
receive => square_info[0][77][6].ENA
receive => square_info[0][77][5].ENA
receive => square_info[0][77][4].ENA
receive => square_info[0][77][3].ENA
receive => square_info[0][77][2].ENA
receive => square_info[0][77][1].ENA
receive => square_info[0][77][0].ENA
receive => square_info[0][78][9].ENA
receive => square_info[0][78][8].ENA
receive => square_info[0][78][7].ENA
receive => square_info[0][78][6].ENA
receive => square_info[0][78][5].ENA
receive => square_info[0][78][4].ENA
receive => square_info[0][78][3].ENA
receive => square_info[0][78][2].ENA
receive => square_info[0][78][1].ENA
receive => square_info[0][78][0].ENA
receive => square_info[0][79][9].ENA
receive => square_info[0][79][8].ENA
receive => square_info[0][79][7].ENA
receive => square_info[0][79][6].ENA
receive => square_info[0][79][5].ENA
receive => square_info[0][79][4].ENA
receive => square_info[0][79][3].ENA
receive => square_info[0][79][2].ENA
receive => square_info[0][79][1].ENA
receive => square_info[0][79][0].ENA
receive => square_info[0][80][9].ENA
receive => square_info[0][80][8].ENA
receive => square_info[0][80][7].ENA
receive => square_info[0][80][6].ENA
receive => square_info[0][80][5].ENA
receive => square_info[0][80][4].ENA
receive => square_info[0][80][3].ENA
receive => square_info[0][80][2].ENA
receive => square_info[0][80][1].ENA
receive => square_info[0][80][0].ENA
receive => square_info[0][81][9].ENA
receive => square_info[0][81][8].ENA
receive => square_info[0][81][7].ENA
receive => square_info[0][81][6].ENA
receive => square_info[0][81][5].ENA
receive => square_info[0][81][4].ENA
receive => square_info[0][81][3].ENA
receive => square_info[0][81][2].ENA
receive => square_info[0][81][1].ENA
receive => square_info[0][81][0].ENA
receive => square_info[0][82][9].ENA
receive => square_info[0][82][8].ENA
receive => square_info[0][82][7].ENA
receive => square_info[0][82][6].ENA
receive => square_info[0][82][5].ENA
receive => square_info[0][82][4].ENA
receive => square_info[0][82][3].ENA
receive => square_info[0][82][2].ENA
receive => square_info[0][82][1].ENA
receive => square_info[0][82][0].ENA
receive => square_info[0][83][9].ENA
receive => square_info[0][83][8].ENA
receive => square_info[0][83][7].ENA
receive => square_info[0][83][6].ENA
receive => square_info[0][83][5].ENA
receive => square_info[0][83][4].ENA
receive => square_info[0][83][3].ENA
receive => square_info[0][83][2].ENA
receive => square_info[0][83][1].ENA
receive => square_info[0][83][0].ENA
receive => square_info[0][84][9].ENA
receive => square_info[0][84][8].ENA
receive => square_info[0][84][7].ENA
receive => square_info[0][84][6].ENA
receive => square_info[0][84][5].ENA
receive => square_info[0][84][4].ENA
receive => square_info[0][84][3].ENA
receive => square_info[0][84][2].ENA
receive => square_info[0][84][1].ENA
receive => square_info[0][84][0].ENA
receive => square_info[0][85][9].ENA
receive => square_info[0][85][8].ENA
receive => square_info[0][85][7].ENA
receive => square_info[0][85][6].ENA
receive => square_info[0][85][5].ENA
receive => square_info[0][85][4].ENA
receive => square_info[0][85][3].ENA
receive => square_info[0][85][2].ENA
receive => square_info[0][85][1].ENA
receive => square_info[0][85][0].ENA
receive => square_info[0][86][9].ENA
receive => square_info[0][86][8].ENA
receive => square_info[0][86][7].ENA
receive => square_info[0][86][6].ENA
receive => square_info[0][86][5].ENA
receive => square_info[0][86][4].ENA
receive => square_info[0][86][3].ENA
receive => square_info[0][86][2].ENA
receive => square_info[0][86][1].ENA
receive => square_info[0][86][0].ENA
receive => square_info[0][87][9].ENA
receive => square_info[0][87][8].ENA
receive => square_info[0][87][7].ENA
receive => square_info[0][87][6].ENA
receive => square_info[0][87][5].ENA
receive => square_info[0][87][4].ENA
receive => square_info[0][87][3].ENA
receive => square_info[0][87][2].ENA
receive => square_info[0][87][1].ENA
receive => square_info[0][87][0].ENA
receive => square_info[0][88][9].ENA
receive => square_info[0][88][8].ENA
receive => square_info[0][88][7].ENA
receive => square_info[0][88][6].ENA
receive => square_info[0][88][5].ENA
receive => square_info[0][88][4].ENA
receive => square_info[0][88][3].ENA
receive => square_info[0][88][2].ENA
receive => square_info[0][88][1].ENA
receive => square_info[0][88][0].ENA
receive => square_info[0][89][9].ENA
receive => square_info[0][89][8].ENA
receive => square_info[0][89][7].ENA
receive => square_info[0][89][6].ENA
receive => square_info[0][89][5].ENA
receive => square_info[0][89][4].ENA
receive => square_info[0][89][3].ENA
receive => square_info[0][89][2].ENA
receive => square_info[0][89][1].ENA
receive => square_info[0][89][0].ENA
receive => square_info[0][90][9].ENA
receive => square_info[0][90][8].ENA
receive => square_info[0][90][7].ENA
receive => square_info[0][90][6].ENA
receive => square_info[0][90][5].ENA
receive => square_info[0][90][4].ENA
receive => square_info[0][90][3].ENA
receive => square_info[0][90][2].ENA
receive => square_info[0][90][1].ENA
receive => square_info[0][90][0].ENA
receive => square_info[0][91][9].ENA
receive => square_info[0][91][8].ENA
receive => square_info[0][91][7].ENA
receive => square_info[0][91][6].ENA
receive => square_info[0][91][5].ENA
receive => square_info[0][91][4].ENA
receive => square_info[0][91][3].ENA
receive => square_info[0][91][2].ENA
receive => square_info[0][91][1].ENA
receive => square_info[0][91][0].ENA
receive => square_info[0][92][9].ENA
receive => square_info[0][92][8].ENA
receive => square_info[0][92][7].ENA
receive => square_info[0][92][6].ENA
receive => square_info[0][92][5].ENA
receive => square_info[0][92][4].ENA
receive => square_info[0][92][3].ENA
receive => square_info[0][92][2].ENA
receive => square_info[0][92][1].ENA
receive => square_info[0][92][0].ENA
receive => square_info[0][93][9].ENA
receive => square_info[0][93][8].ENA
receive => square_info[0][93][7].ENA
receive => square_info[0][93][6].ENA
receive => square_info[0][93][5].ENA
receive => square_info[0][93][4].ENA
receive => square_info[0][93][3].ENA
receive => square_info[0][93][2].ENA
receive => square_info[0][93][1].ENA
receive => square_info[0][93][0].ENA
receive => square_info[0][94][9].ENA
receive => square_info[0][94][8].ENA
receive => square_info[0][94][7].ENA
receive => square_info[0][94][6].ENA
receive => square_info[0][94][5].ENA
receive => square_info[0][94][4].ENA
receive => square_info[0][94][3].ENA
receive => square_info[0][94][2].ENA
receive => square_info[0][94][1].ENA
receive => square_info[0][94][0].ENA
receive => square_info[0][95][9].ENA
receive => square_info[0][95][8].ENA
receive => square_info[0][95][7].ENA
receive => square_info[0][95][6].ENA
receive => square_info[0][95][5].ENA
receive => square_info[0][95][4].ENA
receive => square_info[0][95][3].ENA
receive => square_info[0][95][2].ENA
receive => square_info[0][95][1].ENA
receive => square_info[0][95][0].ENA
receive => square_info[0][96][9].ENA
receive => square_info[0][96][8].ENA
receive => square_info[0][96][7].ENA
receive => square_info[0][96][6].ENA
receive => square_info[0][96][5].ENA
receive => square_info[0][96][4].ENA
receive => square_info[0][96][3].ENA
receive => square_info[0][96][2].ENA
receive => square_info[0][96][1].ENA
receive => square_info[0][96][0].ENA
receive => square_info[0][97][9].ENA
receive => square_info[0][97][8].ENA
receive => square_info[0][97][7].ENA
receive => square_info[0][97][6].ENA
receive => square_info[0][97][5].ENA
receive => square_info[0][97][4].ENA
receive => square_info[0][97][3].ENA
receive => square_info[0][97][2].ENA
receive => square_info[0][97][1].ENA
receive => square_info[0][97][0].ENA
receive => square_info[0][98][9].ENA
receive => square_info[0][98][8].ENA
receive => square_info[0][98][7].ENA
receive => square_info[0][98][6].ENA
receive => square_info[0][98][5].ENA
receive => square_info[0][98][4].ENA
receive => square_info[0][98][3].ENA
receive => square_info[0][98][2].ENA
receive => square_info[0][98][1].ENA
receive => square_info[0][98][0].ENA
receive => square_info[0][99][9].ENA
receive => square_info[0][99][8].ENA
receive => square_info[0][99][7].ENA
receive => square_info[0][99][6].ENA
receive => square_info[0][99][5].ENA
receive => square_info[0][99][4].ENA
receive => square_info[0][99][3].ENA
receive => square_info[0][99][2].ENA
receive => square_info[0][99][1].ENA
receive => square_info[0][99][0].ENA
receive => square_info[1][0][9].ENA
receive => square_info[1][0][8].ENA
receive => square_info[1][0][7].ENA
receive => square_info[1][0][6].ENA
receive => square_info[1][0][5].ENA
receive => square_info[1][0][4].ENA
receive => square_info[1][0][3].ENA
receive => square_info[1][0][2].ENA
receive => square_info[1][0][1].ENA
receive => square_info[1][0][0].ENA
receive => square_info[1][1][9].ENA
receive => square_info[1][1][8].ENA
receive => square_info[1][1][7].ENA
receive => square_info[1][1][6].ENA
receive => square_info[1][1][5].ENA
receive => square_info[1][1][4].ENA
receive => square_info[1][1][3].ENA
receive => square_info[1][1][2].ENA
receive => square_info[1][1][1].ENA
receive => square_info[1][1][0].ENA
receive => square_info[1][2][9].ENA
receive => square_info[1][2][8].ENA
receive => square_info[1][2][7].ENA
receive => square_info[1][2][6].ENA
receive => square_info[1][2][5].ENA
receive => square_info[1][2][4].ENA
receive => square_info[1][2][3].ENA
receive => square_info[1][2][2].ENA
receive => square_info[1][2][1].ENA
receive => square_info[1][2][0].ENA
receive => square_info[1][3][9].ENA
receive => square_info[1][3][8].ENA
receive => square_info[1][3][7].ENA
receive => square_info[1][3][6].ENA
receive => square_info[1][3][5].ENA
receive => square_info[1][3][4].ENA
receive => square_info[1][3][3].ENA
receive => square_info[1][3][2].ENA
receive => square_info[1][3][1].ENA
receive => square_info[1][3][0].ENA
receive => square_info[1][4][9].ENA
receive => square_info[1][4][8].ENA
receive => square_info[1][4][7].ENA
receive => square_info[1][4][6].ENA
receive => square_info[1][4][5].ENA
receive => square_info[1][4][4].ENA
receive => square_info[1][4][3].ENA
receive => square_info[1][4][2].ENA
receive => square_info[1][4][1].ENA
receive => square_info[1][4][0].ENA
receive => square_info[1][5][9].ENA
receive => square_info[1][5][8].ENA
receive => square_info[1][5][7].ENA
receive => square_info[1][5][6].ENA
receive => square_info[1][5][5].ENA
receive => square_info[1][5][4].ENA
receive => square_info[1][5][3].ENA
receive => square_info[1][5][2].ENA
receive => square_info[1][5][1].ENA
receive => square_info[1][5][0].ENA
receive => square_info[1][6][9].ENA
receive => square_info[1][6][8].ENA
receive => square_info[1][6][7].ENA
receive => square_info[1][6][6].ENA
receive => square_info[1][6][5].ENA
receive => square_info[1][6][4].ENA
receive => square_info[1][6][3].ENA
receive => square_info[1][6][2].ENA
receive => square_info[1][6][1].ENA
receive => square_info[1][6][0].ENA
receive => square_info[1][7][9].ENA
receive => square_info[1][7][8].ENA
receive => square_info[1][7][7].ENA
receive => square_info[1][7][6].ENA
receive => square_info[1][7][5].ENA
receive => square_info[1][7][4].ENA
receive => square_info[1][7][3].ENA
receive => square_info[1][7][2].ENA
receive => square_info[1][7][1].ENA
receive => square_info[1][7][0].ENA
receive => square_info[1][8][9].ENA
receive => square_info[1][8][8].ENA
receive => square_info[1][8][7].ENA
receive => square_info[1][8][6].ENA
receive => square_info[1][8][5].ENA
receive => square_info[1][8][4].ENA
receive => square_info[1][8][3].ENA
receive => square_info[1][8][2].ENA
receive => square_info[1][8][1].ENA
receive => square_info[1][8][0].ENA
receive => square_info[1][9][9].ENA
receive => square_info[1][9][8].ENA
receive => square_info[1][9][7].ENA
receive => square_info[1][9][6].ENA
receive => square_info[1][9][5].ENA
receive => square_info[1][9][4].ENA
receive => square_info[1][9][3].ENA
receive => square_info[1][9][2].ENA
receive => square_info[1][9][1].ENA
receive => square_info[1][9][0].ENA
receive => square_info[1][10][9].ENA
receive => square_info[1][10][8].ENA
receive => square_info[1][10][7].ENA
receive => square_info[1][10][6].ENA
receive => square_info[1][10][5].ENA
receive => square_info[1][10][4].ENA
receive => square_info[1][10][3].ENA
receive => square_info[1][10][2].ENA
receive => square_info[1][10][1].ENA
receive => square_info[1][10][0].ENA
receive => square_info[1][11][9].ENA
receive => square_info[1][11][8].ENA
receive => square_info[1][11][7].ENA
receive => square_info[1][11][6].ENA
receive => square_info[1][11][5].ENA
receive => square_info[1][11][4].ENA
receive => square_info[1][11][3].ENA
receive => square_info[1][11][2].ENA
receive => square_info[1][11][1].ENA
receive => square_info[1][11][0].ENA
receive => square_info[1][12][9].ENA
receive => square_info[1][12][8].ENA
receive => square_info[1][12][7].ENA
receive => square_info[1][12][6].ENA
receive => square_info[1][12][5].ENA
receive => square_info[1][12][4].ENA
receive => square_info[1][12][3].ENA
receive => square_info[1][12][2].ENA
receive => square_info[1][12][1].ENA
receive => square_info[1][12][0].ENA
receive => square_info[1][13][9].ENA
receive => square_info[1][13][8].ENA
receive => square_info[1][13][7].ENA
receive => square_info[1][13][6].ENA
receive => square_info[1][13][5].ENA
receive => square_info[1][13][4].ENA
receive => square_info[1][13][3].ENA
receive => square_info[1][13][2].ENA
receive => square_info[1][13][1].ENA
receive => square_info[1][13][0].ENA
receive => square_info[1][14][9].ENA
receive => square_info[1][14][8].ENA
receive => square_info[1][14][7].ENA
receive => square_info[1][14][6].ENA
receive => square_info[1][14][5].ENA
receive => square_info[1][14][4].ENA
receive => square_info[1][14][3].ENA
receive => square_info[1][14][2].ENA
receive => square_info[1][14][1].ENA
receive => square_info[1][14][0].ENA
receive => square_info[1][15][9].ENA
receive => square_info[1][15][8].ENA
receive => square_info[1][15][7].ENA
receive => square_info[1][15][6].ENA
receive => square_info[1][15][5].ENA
receive => square_info[1][15][4].ENA
receive => square_info[1][15][3].ENA
receive => square_info[1][15][2].ENA
receive => square_info[1][15][1].ENA
receive => square_info[1][15][0].ENA
receive => square_info[1][16][9].ENA
receive => square_info[1][16][8].ENA
receive => square_info[1][16][7].ENA
receive => square_info[1][16][6].ENA
receive => square_info[1][16][5].ENA
receive => square_info[1][16][4].ENA
receive => square_info[1][16][3].ENA
receive => square_info[1][16][2].ENA
receive => square_info[1][16][1].ENA
receive => square_info[1][16][0].ENA
receive => square_info[1][17][9].ENA
receive => square_info[1][17][8].ENA
receive => square_info[1][17][7].ENA
receive => square_info[1][17][6].ENA
receive => square_info[1][17][5].ENA
receive => square_info[1][17][4].ENA
receive => square_info[1][17][3].ENA
receive => square_info[1][17][2].ENA
receive => square_info[1][17][1].ENA
receive => square_info[1][17][0].ENA
receive => square_info[1][18][9].ENA
receive => square_info[1][18][8].ENA
receive => square_info[1][18][7].ENA
receive => square_info[1][18][6].ENA
receive => square_info[1][18][5].ENA
receive => square_info[1][18][4].ENA
receive => square_info[1][18][3].ENA
receive => square_info[1][18][2].ENA
receive => square_info[1][18][1].ENA
receive => square_info[1][18][0].ENA
receive => square_info[1][19][9].ENA
receive => square_info[1][19][8].ENA
receive => square_info[1][19][7].ENA
receive => square_info[1][19][6].ENA
receive => square_info[1][19][5].ENA
receive => square_info[1][19][4].ENA
receive => square_info[1][19][3].ENA
receive => square_info[1][19][2].ENA
receive => square_info[1][19][1].ENA
receive => square_info[1][19][0].ENA
receive => square_info[1][20][9].ENA
receive => square_info[1][20][8].ENA
receive => square_info[1][20][7].ENA
receive => square_info[1][20][6].ENA
receive => square_info[1][20][5].ENA
receive => square_info[1][20][4].ENA
receive => square_info[1][20][3].ENA
receive => square_info[1][20][2].ENA
receive => square_info[1][20][1].ENA
receive => square_info[1][20][0].ENA
receive => square_info[1][21][9].ENA
receive => square_info[1][21][8].ENA
receive => square_info[1][21][7].ENA
receive => square_info[1][21][6].ENA
receive => square_info[1][21][5].ENA
receive => square_info[1][21][4].ENA
receive => square_info[1][21][3].ENA
receive => square_info[1][21][2].ENA
receive => square_info[1][21][1].ENA
receive => square_info[1][21][0].ENA
receive => square_info[1][22][9].ENA
receive => square_info[1][22][8].ENA
receive => square_info[1][22][7].ENA
receive => square_info[1][22][6].ENA
receive => square_info[1][22][5].ENA
receive => square_info[1][22][4].ENA
receive => square_info[1][22][3].ENA
receive => square_info[1][22][2].ENA
receive => square_info[1][22][1].ENA
receive => square_info[1][22][0].ENA
receive => square_info[1][23][9].ENA
receive => square_info[1][23][8].ENA
receive => square_info[1][23][7].ENA
receive => square_info[1][23][6].ENA
receive => square_info[1][23][5].ENA
receive => square_info[1][23][4].ENA
receive => square_info[1][23][3].ENA
receive => square_info[1][23][2].ENA
receive => square_info[1][23][1].ENA
receive => square_info[1][23][0].ENA
receive => square_info[1][24][9].ENA
receive => square_info[1][24][8].ENA
receive => square_info[1][24][7].ENA
receive => square_info[1][24][6].ENA
receive => square_info[1][24][5].ENA
receive => square_info[1][24][4].ENA
receive => square_info[1][24][3].ENA
receive => square_info[1][24][2].ENA
receive => square_info[1][24][1].ENA
receive => square_info[1][24][0].ENA
receive => square_info[1][25][9].ENA
receive => square_info[1][25][8].ENA
receive => square_info[1][25][7].ENA
receive => square_info[1][25][6].ENA
receive => square_info[1][25][5].ENA
receive => square_info[1][25][4].ENA
receive => square_info[1][25][3].ENA
receive => square_info[1][25][2].ENA
receive => square_info[1][25][1].ENA
receive => square_info[1][25][0].ENA
receive => square_info[1][26][9].ENA
receive => square_info[1][26][8].ENA
receive => square_info[1][26][7].ENA
receive => square_info[1][26][6].ENA
receive => square_info[1][26][5].ENA
receive => square_info[1][26][4].ENA
receive => square_info[1][26][3].ENA
receive => square_info[1][26][2].ENA
receive => square_info[1][26][1].ENA
receive => square_info[1][26][0].ENA
receive => square_info[1][27][9].ENA
receive => square_info[1][27][8].ENA
receive => square_info[1][27][7].ENA
receive => square_info[1][27][6].ENA
receive => square_info[1][27][5].ENA
receive => square_info[1][27][4].ENA
receive => square_info[1][27][3].ENA
receive => square_info[1][27][2].ENA
receive => square_info[1][27][1].ENA
receive => square_info[1][27][0].ENA
receive => square_info[1][28][9].ENA
receive => square_info[1][28][8].ENA
receive => square_info[1][28][7].ENA
receive => square_info[1][28][6].ENA
receive => square_info[1][28][5].ENA
receive => square_info[1][28][4].ENA
receive => square_info[1][28][3].ENA
receive => square_info[1][28][2].ENA
receive => square_info[1][28][1].ENA
receive => square_info[1][28][0].ENA
receive => square_info[1][29][9].ENA
receive => square_info[1][29][8].ENA
receive => square_info[1][29][7].ENA
receive => square_info[1][29][6].ENA
receive => square_info[1][29][5].ENA
receive => square_info[1][29][4].ENA
receive => square_info[1][29][3].ENA
receive => square_info[1][29][2].ENA
receive => square_info[1][29][1].ENA
receive => square_info[1][29][0].ENA
receive => square_info[1][30][9].ENA
receive => square_info[1][30][8].ENA
receive => square_info[1][30][7].ENA
receive => square_info[1][30][6].ENA
receive => square_info[1][30][5].ENA
receive => square_info[1][30][4].ENA
receive => square_info[1][30][3].ENA
receive => square_info[1][30][2].ENA
receive => square_info[1][30][1].ENA
receive => square_info[1][30][0].ENA
receive => square_info[1][31][9].ENA
receive => square_info[1][31][8].ENA
receive => square_info[1][31][7].ENA
receive => square_info[1][31][6].ENA
receive => square_info[1][31][5].ENA
receive => square_info[1][31][4].ENA
receive => square_info[1][31][3].ENA
receive => square_info[1][31][2].ENA
receive => square_info[1][31][1].ENA
receive => square_info[1][31][0].ENA
receive => square_info[1][32][9].ENA
receive => square_info[1][32][8].ENA
receive => square_info[1][32][7].ENA
receive => square_info[1][32][6].ENA
receive => square_info[1][32][5].ENA
receive => square_info[1][32][4].ENA
receive => square_info[1][32][3].ENA
receive => square_info[1][32][2].ENA
receive => square_info[1][32][1].ENA
receive => square_info[1][32][0].ENA
receive => square_info[1][33][9].ENA
receive => square_info[1][33][8].ENA
receive => square_info[1][33][7].ENA
receive => square_info[1][33][6].ENA
receive => square_info[1][33][5].ENA
receive => square_info[1][33][4].ENA
receive => square_info[1][33][3].ENA
receive => square_info[1][33][2].ENA
receive => square_info[1][33][1].ENA
receive => square_info[1][33][0].ENA
receive => square_info[1][34][9].ENA
receive => square_info[1][34][8].ENA
receive => square_info[1][34][7].ENA
receive => square_info[1][34][6].ENA
receive => square_info[1][34][5].ENA
receive => square_info[1][34][4].ENA
receive => square_info[1][34][3].ENA
receive => square_info[1][34][2].ENA
receive => square_info[1][34][1].ENA
receive => square_info[1][34][0].ENA
receive => square_info[1][35][9].ENA
receive => square_info[1][35][8].ENA
receive => square_info[1][35][7].ENA
receive => square_info[1][35][6].ENA
receive => square_info[1][35][5].ENA
receive => square_info[1][35][4].ENA
receive => square_info[1][35][3].ENA
receive => square_info[1][35][2].ENA
receive => square_info[1][35][1].ENA
receive => square_info[1][35][0].ENA
receive => square_info[1][36][9].ENA
receive => square_info[1][36][8].ENA
receive => square_info[1][36][7].ENA
receive => square_info[1][36][6].ENA
receive => square_info[1][36][5].ENA
receive => square_info[1][36][4].ENA
receive => square_info[1][36][3].ENA
receive => square_info[1][36][2].ENA
receive => square_info[1][36][1].ENA
receive => square_info[1][36][0].ENA
receive => square_info[1][37][9].ENA
receive => square_info[1][37][8].ENA
receive => square_info[1][37][7].ENA
receive => square_info[1][37][6].ENA
receive => square_info[1][37][5].ENA
receive => square_info[1][37][4].ENA
receive => square_info[1][37][3].ENA
receive => square_info[1][37][2].ENA
receive => square_info[1][37][1].ENA
receive => square_info[1][37][0].ENA
receive => square_info[1][38][9].ENA
receive => square_info[1][38][8].ENA
receive => square_info[1][38][7].ENA
receive => square_info[1][38][6].ENA
receive => square_info[1][38][5].ENA
receive => square_info[1][38][4].ENA
receive => square_info[1][38][3].ENA
receive => square_info[1][38][2].ENA
receive => square_info[1][38][1].ENA
receive => square_info[1][38][0].ENA
receive => square_info[1][39][9].ENA
receive => square_info[1][39][8].ENA
receive => square_info[1][39][7].ENA
receive => square_info[1][39][6].ENA
receive => square_info[1][39][5].ENA
receive => square_info[1][39][4].ENA
receive => square_info[1][39][3].ENA
receive => square_info[1][39][2].ENA
receive => square_info[1][39][1].ENA
receive => square_info[1][39][0].ENA
receive => square_info[1][40][9].ENA
receive => square_info[1][40][8].ENA
receive => square_info[1][40][7].ENA
receive => square_info[1][40][6].ENA
receive => square_info[1][40][5].ENA
receive => square_info[1][40][4].ENA
receive => square_info[1][40][3].ENA
receive => square_info[1][40][2].ENA
receive => square_info[1][40][1].ENA
receive => square_info[1][40][0].ENA
receive => square_info[1][41][9].ENA
receive => square_info[1][41][8].ENA
receive => square_info[1][41][7].ENA
receive => square_info[1][41][6].ENA
receive => square_info[1][41][5].ENA
receive => square_info[1][41][4].ENA
receive => square_info[1][41][3].ENA
receive => square_info[1][41][2].ENA
receive => square_info[1][41][1].ENA
receive => square_info[1][41][0].ENA
receive => square_info[1][42][9].ENA
receive => square_info[1][42][8].ENA
receive => square_info[1][42][7].ENA
receive => square_info[1][42][6].ENA
receive => square_info[1][42][5].ENA
receive => square_info[1][42][4].ENA
receive => square_info[1][42][3].ENA
receive => square_info[1][42][2].ENA
receive => square_info[1][42][1].ENA
receive => square_info[1][42][0].ENA
receive => square_info[1][43][9].ENA
receive => square_info[1][43][8].ENA
receive => square_info[1][43][7].ENA
receive => square_info[1][43][6].ENA
receive => square_info[1][43][5].ENA
receive => square_info[1][43][4].ENA
receive => square_info[1][43][3].ENA
receive => square_info[1][43][2].ENA
receive => square_info[1][43][1].ENA
receive => square_info[1][43][0].ENA
receive => square_info[1][44][9].ENA
receive => square_info[1][44][8].ENA
receive => square_info[1][44][7].ENA
receive => square_info[1][44][6].ENA
receive => square_info[1][44][5].ENA
receive => square_info[1][44][4].ENA
receive => square_info[1][44][3].ENA
receive => square_info[1][44][2].ENA
receive => square_info[1][44][1].ENA
receive => square_info[1][44][0].ENA
receive => square_info[1][45][9].ENA
receive => square_info[1][45][8].ENA
receive => square_info[1][45][7].ENA
receive => square_info[1][45][6].ENA
receive => square_info[1][45][5].ENA
receive => square_info[1][45][4].ENA
receive => square_info[1][45][3].ENA
receive => square_info[1][45][2].ENA
receive => square_info[1][45][1].ENA
receive => square_info[1][45][0].ENA
receive => square_info[1][46][9].ENA
receive => square_info[1][46][8].ENA
receive => square_info[1][46][7].ENA
receive => square_info[1][46][6].ENA
receive => square_info[1][46][5].ENA
receive => square_info[1][46][4].ENA
receive => square_info[1][46][3].ENA
receive => square_info[1][46][2].ENA
receive => square_info[1][46][1].ENA
receive => square_info[1][46][0].ENA
receive => square_info[1][47][9].ENA
receive => square_info[1][47][8].ENA
receive => square_info[1][47][7].ENA
receive => square_info[1][47][6].ENA
receive => square_info[1][47][5].ENA
receive => square_info[1][47][4].ENA
receive => square_info[1][47][3].ENA
receive => square_info[1][47][2].ENA
receive => square_info[1][47][1].ENA
receive => square_info[1][47][0].ENA
receive => square_info[1][48][9].ENA
receive => square_info[1][48][8].ENA
receive => square_info[1][48][7].ENA
receive => square_info[1][48][6].ENA
receive => square_info[1][48][5].ENA
receive => square_info[1][48][4].ENA
receive => square_info[1][48][3].ENA
receive => square_info[1][48][2].ENA
receive => square_info[1][48][1].ENA
receive => square_info[1][48][0].ENA
receive => square_info[1][49][9].ENA
receive => square_info[1][49][8].ENA
receive => square_info[1][49][7].ENA
receive => square_info[1][49][6].ENA
receive => square_info[1][49][5].ENA
receive => square_info[1][49][4].ENA
receive => square_info[1][49][3].ENA
receive => square_info[1][49][2].ENA
receive => square_info[1][49][1].ENA
receive => square_info[1][49][0].ENA
receive => square_info[1][50][9].ENA
receive => square_info[1][50][8].ENA
receive => square_info[1][50][7].ENA
receive => square_info[1][50][6].ENA
receive => square_info[1][50][5].ENA
receive => square_info[1][50][4].ENA
receive => square_info[1][50][3].ENA
receive => square_info[1][50][2].ENA
receive => square_info[1][50][1].ENA
receive => square_info[1][50][0].ENA
receive => square_info[1][51][9].ENA
receive => square_info[1][51][8].ENA
receive => square_info[1][51][7].ENA
receive => square_info[1][51][6].ENA
receive => square_info[1][51][5].ENA
receive => square_info[1][51][4].ENA
receive => square_info[1][51][3].ENA
receive => square_info[1][51][2].ENA
receive => square_info[1][51][1].ENA
receive => square_info[1][51][0].ENA
receive => square_info[1][52][9].ENA
receive => square_info[1][52][8].ENA
receive => square_info[1][52][7].ENA
receive => square_info[1][52][6].ENA
receive => square_info[1][52][5].ENA
receive => square_info[1][52][4].ENA
receive => square_info[1][52][3].ENA
receive => square_info[1][52][2].ENA
receive => square_info[1][52][1].ENA
receive => square_info[1][52][0].ENA
receive => square_info[1][53][9].ENA
receive => square_info[1][53][8].ENA
receive => square_info[1][53][7].ENA
receive => square_info[1][53][6].ENA
receive => square_info[1][53][5].ENA
receive => square_info[1][53][4].ENA
receive => square_info[1][53][3].ENA
receive => square_info[1][53][2].ENA
receive => square_info[1][53][1].ENA
receive => square_info[1][53][0].ENA
receive => square_info[1][54][9].ENA
receive => square_info[1][54][8].ENA
receive => square_info[1][54][7].ENA
receive => square_info[1][54][6].ENA
receive => square_info[1][54][5].ENA
receive => square_info[1][54][4].ENA
receive => square_info[1][54][3].ENA
receive => square_info[1][54][2].ENA
receive => square_info[1][54][1].ENA
receive => square_info[1][54][0].ENA
receive => square_info[1][55][9].ENA
receive => square_info[1][55][8].ENA
receive => square_info[1][55][7].ENA
receive => square_info[1][55][6].ENA
receive => square_info[1][55][5].ENA
receive => square_info[1][55][4].ENA
receive => square_info[1][55][3].ENA
receive => square_info[1][55][2].ENA
receive => square_info[1][55][1].ENA
receive => square_info[1][55][0].ENA
receive => square_info[1][56][9].ENA
receive => square_info[1][56][8].ENA
receive => square_info[1][56][7].ENA
receive => square_info[1][56][6].ENA
receive => square_info[1][56][5].ENA
receive => square_info[1][56][4].ENA
receive => square_info[1][56][3].ENA
receive => square_info[1][56][2].ENA
receive => square_info[1][56][1].ENA
receive => square_info[1][56][0].ENA
receive => square_info[1][57][9].ENA
receive => square_info[1][57][8].ENA
receive => square_info[1][57][7].ENA
receive => square_info[1][57][6].ENA
receive => square_info[1][57][5].ENA
receive => square_info[1][57][4].ENA
receive => square_info[1][57][3].ENA
receive => square_info[1][57][2].ENA
receive => square_info[1][57][1].ENA
receive => square_info[1][57][0].ENA
receive => square_info[1][58][9].ENA
receive => square_info[1][58][8].ENA
receive => square_info[1][58][7].ENA
receive => square_info[1][58][6].ENA
receive => square_info[1][58][5].ENA
receive => square_info[1][58][4].ENA
receive => square_info[1][58][3].ENA
receive => square_info[1][58][2].ENA
receive => square_info[1][58][1].ENA
receive => square_info[1][58][0].ENA
receive => square_info[1][59][9].ENA
receive => square_info[1][59][8].ENA
receive => square_info[1][59][7].ENA
receive => square_info[1][59][6].ENA
receive => square_info[1][59][5].ENA
receive => square_info[1][59][4].ENA
receive => square_info[1][59][3].ENA
receive => square_info[1][59][2].ENA
receive => square_info[1][59][1].ENA
receive => square_info[1][59][0].ENA
receive => square_info[1][60][9].ENA
receive => square_info[1][60][8].ENA
receive => square_info[1][60][7].ENA
receive => square_info[1][60][6].ENA
receive => square_info[1][60][5].ENA
receive => square_info[1][60][4].ENA
receive => square_info[1][60][3].ENA
receive => square_info[1][60][2].ENA
receive => square_info[1][60][1].ENA
receive => square_info[1][60][0].ENA
receive => square_info[1][61][9].ENA
receive => square_info[1][61][8].ENA
receive => square_info[1][61][7].ENA
receive => square_info[1][61][6].ENA
receive => square_info[1][61][5].ENA
receive => square_info[1][61][4].ENA
receive => square_info[1][61][3].ENA
receive => square_info[1][61][2].ENA
receive => square_info[1][61][1].ENA
receive => square_info[1][61][0].ENA
receive => square_info[1][62][9].ENA
receive => square_info[1][62][8].ENA
receive => square_info[1][62][7].ENA
receive => square_info[1][62][6].ENA
receive => square_info[1][62][5].ENA
receive => square_info[1][62][4].ENA
receive => square_info[1][62][3].ENA
receive => square_info[1][62][2].ENA
receive => square_info[1][62][1].ENA
receive => square_info[1][62][0].ENA
receive => square_info[1][63][9].ENA
receive => square_info[1][63][8].ENA
receive => square_info[1][63][7].ENA
receive => square_info[1][63][6].ENA
receive => square_info[1][63][5].ENA
receive => square_info[1][63][4].ENA
receive => square_info[1][63][3].ENA
receive => square_info[1][63][2].ENA
receive => square_info[1][63][1].ENA
receive => square_info[1][63][0].ENA
receive => square_info[1][64][9].ENA
receive => square_info[1][64][8].ENA
receive => square_info[1][64][7].ENA
receive => square_info[1][64][6].ENA
receive => square_info[1][64][5].ENA
receive => square_info[1][64][4].ENA
receive => square_info[1][64][3].ENA
receive => square_info[1][64][2].ENA
receive => square_info[1][64][1].ENA
receive => square_info[1][64][0].ENA
receive => square_info[1][65][9].ENA
receive => square_info[1][65][8].ENA
receive => square_info[1][65][7].ENA
receive => square_info[1][65][6].ENA
receive => square_info[1][65][5].ENA
receive => square_info[1][65][4].ENA
receive => square_info[1][65][3].ENA
receive => square_info[1][65][2].ENA
receive => square_info[1][65][1].ENA
receive => square_info[1][65][0].ENA
receive => square_info[1][66][9].ENA
receive => square_info[1][66][8].ENA
receive => square_info[1][66][7].ENA
receive => square_info[1][66][6].ENA
receive => square_info[1][66][5].ENA
receive => square_info[1][66][4].ENA
receive => square_info[1][66][3].ENA
receive => square_info[1][66][2].ENA
receive => square_info[1][66][1].ENA
receive => square_info[1][66][0].ENA
receive => square_info[1][67][9].ENA
receive => square_info[1][67][8].ENA
receive => square_info[1][67][7].ENA
receive => square_info[1][67][6].ENA
receive => square_info[1][67][5].ENA
receive => square_info[1][67][4].ENA
receive => square_info[1][67][3].ENA
receive => square_info[1][67][2].ENA
receive => square_info[1][67][1].ENA
receive => square_info[1][67][0].ENA
receive => square_info[1][68][9].ENA
receive => square_info[1][68][8].ENA
receive => square_info[1][68][7].ENA
receive => square_info[1][68][6].ENA
receive => square_info[1][68][5].ENA
receive => square_info[1][68][4].ENA
receive => square_info[1][68][3].ENA
receive => square_info[1][68][2].ENA
receive => square_info[1][68][1].ENA
receive => square_info[1][68][0].ENA
receive => square_info[1][69][9].ENA
receive => square_info[1][69][8].ENA
receive => square_info[1][69][7].ENA
receive => square_info[1][69][6].ENA
receive => square_info[1][69][5].ENA
receive => square_info[1][69][4].ENA
receive => square_info[1][69][3].ENA
receive => square_info[1][69][2].ENA
receive => square_info[1][69][1].ENA
receive => square_info[1][69][0].ENA
receive => square_info[1][70][9].ENA
receive => square_info[1][70][8].ENA
receive => square_info[1][70][7].ENA
receive => square_info[1][70][6].ENA
receive => square_info[1][70][5].ENA
receive => square_info[1][70][4].ENA
receive => square_info[1][70][3].ENA
receive => square_info[1][70][2].ENA
receive => square_info[1][70][1].ENA
receive => square_info[1][70][0].ENA
receive => square_info[1][71][9].ENA
receive => square_info[1][71][8].ENA
receive => square_info[1][71][7].ENA
receive => square_info[1][71][6].ENA
receive => square_info[1][71][5].ENA
receive => square_info[1][71][4].ENA
receive => square_info[1][71][3].ENA
receive => square_info[1][71][2].ENA
receive => square_info[1][71][1].ENA
receive => square_info[1][71][0].ENA
receive => square_info[1][72][9].ENA
receive => square_info[1][72][8].ENA
receive => square_info[1][72][7].ENA
receive => square_info[1][72][6].ENA
receive => square_info[1][72][5].ENA
receive => square_info[1][72][4].ENA
receive => square_info[1][72][3].ENA
receive => square_info[1][72][2].ENA
receive => square_info[1][72][1].ENA
receive => square_info[1][72][0].ENA
receive => square_info[1][73][9].ENA
receive => square_info[1][73][8].ENA
receive => square_info[1][73][7].ENA
receive => square_info[1][73][6].ENA
receive => square_info[1][73][5].ENA
receive => square_info[1][73][4].ENA
receive => square_info[1][73][3].ENA
receive => square_info[1][73][2].ENA
receive => square_info[1][73][1].ENA
receive => square_info[1][73][0].ENA
receive => square_info[1][74][9].ENA
receive => square_info[1][74][8].ENA
receive => square_info[1][74][7].ENA
receive => square_info[1][74][6].ENA
receive => square_info[1][74][5].ENA
receive => square_info[1][74][4].ENA
receive => square_info[1][74][3].ENA
receive => square_info[1][74][2].ENA
receive => square_info[1][74][1].ENA
receive => square_info[1][74][0].ENA
receive => square_info[1][75][9].ENA
receive => square_info[1][75][8].ENA
receive => square_info[1][75][7].ENA
receive => square_info[1][75][6].ENA
receive => square_info[1][75][5].ENA
receive => square_info[1][75][4].ENA
receive => square_info[1][75][3].ENA
receive => square_info[1][75][2].ENA
receive => square_info[1][75][1].ENA
receive => square_info[1][75][0].ENA
receive => square_info[1][76][9].ENA
receive => square_info[1][76][8].ENA
receive => square_info[1][76][7].ENA
receive => square_info[1][76][6].ENA
receive => square_info[1][76][5].ENA
receive => square_info[1][76][4].ENA
receive => square_info[1][76][3].ENA
receive => square_info[1][76][2].ENA
receive => square_info[1][76][1].ENA
receive => square_info[1][76][0].ENA
receive => square_info[1][77][9].ENA
receive => square_info[1][77][8].ENA
receive => square_info[1][77][7].ENA
receive => square_info[1][77][6].ENA
receive => square_info[1][77][5].ENA
receive => square_info[1][77][4].ENA
receive => square_info[1][77][3].ENA
receive => square_info[1][77][2].ENA
receive => square_info[1][77][1].ENA
receive => square_info[1][77][0].ENA
receive => square_info[1][78][9].ENA
receive => square_info[1][78][8].ENA
receive => square_info[1][78][7].ENA
receive => square_info[1][78][6].ENA
receive => square_info[1][78][5].ENA
receive => square_info[1][78][4].ENA
receive => square_info[1][78][3].ENA
receive => square_info[1][78][2].ENA
receive => square_info[1][78][1].ENA
receive => square_info[1][78][0].ENA
receive => square_info[1][79][9].ENA
receive => square_info[1][79][8].ENA
receive => square_info[1][79][7].ENA
receive => square_info[1][79][6].ENA
receive => square_info[1][79][5].ENA
receive => square_info[1][79][4].ENA
receive => square_info[1][79][3].ENA
receive => square_info[1][79][2].ENA
receive => square_info[1][79][1].ENA
receive => square_info[1][79][0].ENA
receive => square_info[1][80][9].ENA
receive => square_info[1][80][8].ENA
receive => square_info[1][80][7].ENA
receive => square_info[1][80][6].ENA
receive => square_info[1][80][5].ENA
receive => square_info[1][80][4].ENA
receive => square_info[1][80][3].ENA
receive => square_info[1][80][2].ENA
receive => square_info[1][80][1].ENA
receive => square_info[1][80][0].ENA
receive => square_info[1][81][9].ENA
receive => square_info[1][81][8].ENA
receive => square_info[1][81][7].ENA
receive => square_info[1][81][6].ENA
receive => square_info[1][81][5].ENA
receive => square_info[1][81][4].ENA
receive => square_info[1][81][3].ENA
receive => square_info[1][81][2].ENA
receive => square_info[1][81][1].ENA
receive => square_info[1][81][0].ENA
receive => square_info[1][82][9].ENA
receive => square_info[1][82][8].ENA
receive => square_info[1][82][7].ENA
receive => square_info[1][82][6].ENA
receive => square_info[1][82][5].ENA
receive => square_info[1][82][4].ENA
receive => square_info[1][82][3].ENA
receive => square_info[1][82][2].ENA
receive => square_info[1][82][1].ENA
receive => square_info[1][82][0].ENA
receive => square_info[1][83][9].ENA
receive => square_info[1][83][8].ENA
receive => square_info[1][83][7].ENA
receive => square_info[1][83][6].ENA
receive => square_info[1][83][5].ENA
receive => square_info[1][83][4].ENA
receive => square_info[1][83][3].ENA
receive => square_info[1][83][2].ENA
receive => square_info[1][83][1].ENA
receive => square_info[1][83][0].ENA
receive => square_info[1][84][9].ENA
receive => square_info[1][84][8].ENA
receive => square_info[1][84][7].ENA
receive => square_info[1][84][6].ENA
receive => square_info[1][84][5].ENA
receive => square_info[1][84][4].ENA
receive => square_info[1][84][3].ENA
receive => square_info[1][84][2].ENA
receive => square_info[1][84][1].ENA
receive => square_info[1][84][0].ENA
receive => square_info[1][85][9].ENA
receive => square_info[1][85][8].ENA
receive => square_info[1][85][7].ENA
receive => square_info[1][85][6].ENA
receive => square_info[1][85][5].ENA
receive => square_info[1][85][4].ENA
receive => square_info[1][85][3].ENA
receive => square_info[1][85][2].ENA
receive => square_info[1][85][1].ENA
receive => square_info[1][85][0].ENA
receive => square_info[1][86][9].ENA
receive => square_info[1][86][8].ENA
receive => square_info[1][86][7].ENA
receive => square_info[1][86][6].ENA
receive => square_info[1][86][5].ENA
receive => square_info[1][86][4].ENA
receive => square_info[1][86][3].ENA
receive => square_info[1][86][2].ENA
receive => square_info[1][86][1].ENA
receive => square_info[1][86][0].ENA
receive => square_info[1][87][9].ENA
receive => square_info[1][87][8].ENA
receive => square_info[1][87][7].ENA
receive => square_info[1][87][6].ENA
receive => square_info[1][87][5].ENA
receive => square_info[1][87][4].ENA
receive => square_info[1][87][3].ENA
receive => square_info[1][87][2].ENA
receive => square_info[1][87][1].ENA
receive => square_info[1][87][0].ENA
receive => square_info[1][88][9].ENA
receive => square_info[1][88][8].ENA
receive => square_info[1][88][7].ENA
receive => square_info[1][88][6].ENA
receive => square_info[1][88][5].ENA
receive => square_info[1][88][4].ENA
receive => square_info[1][88][3].ENA
receive => square_info[1][88][2].ENA
receive => square_info[1][88][1].ENA
receive => square_info[1][88][0].ENA
receive => square_info[1][89][9].ENA
receive => square_info[1][89][8].ENA
receive => square_info[1][89][7].ENA
receive => square_info[1][89][6].ENA
receive => square_info[1][89][5].ENA
receive => square_info[1][89][4].ENA
receive => square_info[1][89][3].ENA
receive => square_info[1][89][2].ENA
receive => square_info[1][89][1].ENA
receive => square_info[1][89][0].ENA
receive => square_info[1][90][9].ENA
receive => square_info[1][90][8].ENA
receive => square_info[1][90][7].ENA
receive => square_info[1][90][6].ENA
receive => square_info[1][90][5].ENA
receive => square_info[1][90][4].ENA
receive => square_info[1][90][3].ENA
receive => square_info[1][90][2].ENA
receive => square_info[1][90][1].ENA
receive => square_info[1][90][0].ENA
receive => square_info[1][91][9].ENA
receive => square_info[1][91][8].ENA
receive => square_info[1][91][7].ENA
receive => square_info[1][91][6].ENA
receive => square_info[1][91][5].ENA
receive => square_info[1][91][4].ENA
receive => square_info[1][91][3].ENA
receive => square_info[1][91][2].ENA
receive => square_info[1][91][1].ENA
receive => square_info[1][91][0].ENA
receive => square_info[1][92][9].ENA
receive => square_info[1][92][8].ENA
receive => square_info[1][92][7].ENA
receive => square_info[1][92][6].ENA
receive => square_info[1][92][5].ENA
receive => square_info[1][92][4].ENA
receive => square_info[1][92][3].ENA
receive => square_info[1][92][2].ENA
receive => square_info[1][92][1].ENA
receive => square_info[1][92][0].ENA
receive => square_info[1][93][9].ENA
receive => square_info[1][93][8].ENA
receive => square_info[1][93][7].ENA
receive => square_info[1][93][6].ENA
receive => square_info[1][93][5].ENA
receive => square_info[1][93][4].ENA
receive => square_info[1][93][3].ENA
receive => square_info[1][93][2].ENA
receive => square_info[1][93][1].ENA
receive => square_info[1][93][0].ENA
receive => square_info[1][94][9].ENA
receive => square_info[1][94][8].ENA
receive => square_info[1][94][7].ENA
receive => square_info[1][94][6].ENA
receive => square_info[1][94][5].ENA
receive => square_info[1][94][4].ENA
receive => square_info[1][94][3].ENA
receive => square_info[1][94][2].ENA
receive => square_info[1][94][1].ENA
receive => square_info[1][94][0].ENA
receive => square_info[1][95][9].ENA
receive => square_info[1][95][8].ENA
receive => square_info[1][95][7].ENA
receive => square_info[1][95][6].ENA
receive => square_info[1][95][5].ENA
receive => square_info[1][95][4].ENA
receive => square_info[1][95][3].ENA
receive => square_info[1][95][2].ENA
receive => square_info[1][95][1].ENA
receive => square_info[1][95][0].ENA
receive => square_info[1][96][9].ENA
receive => square_info[1][96][8].ENA
receive => square_info[1][96][7].ENA
receive => square_info[1][96][6].ENA
receive => square_info[1][96][5].ENA
receive => square_info[1][96][4].ENA
receive => square_info[1][96][3].ENA
receive => square_info[1][96][2].ENA
receive => square_info[1][96][1].ENA
receive => square_info[1][96][0].ENA
receive => square_info[1][97][9].ENA
receive => square_info[1][97][8].ENA
receive => square_info[1][97][7].ENA
receive => square_info[1][97][6].ENA
receive => square_info[1][97][5].ENA
receive => square_info[1][97][4].ENA
receive => square_info[1][97][3].ENA
receive => square_info[1][97][2].ENA
receive => square_info[1][97][1].ENA
receive => square_info[1][97][0].ENA
receive => square_info[1][98][9].ENA
receive => square_info[1][98][8].ENA
receive => square_info[1][98][7].ENA
receive => square_info[1][98][6].ENA
receive => square_info[1][98][5].ENA
receive => square_info[1][98][4].ENA
receive => square_info[1][98][3].ENA
receive => square_info[1][98][2].ENA
receive => square_info[1][98][1].ENA
receive => square_info[1][98][0].ENA
receive => square_info[1][99][9].ENA
receive => square_info[1][99][8].ENA
receive => square_info[1][99][7].ENA
receive => square_info[1][99][6].ENA
receive => square_info[1][99][5].ENA
receive => square_info[1][99][4].ENA
receive => square_info[1][99][3].ENA
receive => square_info[1][99][2].ENA
receive => square_info[1][99][1].ENA
receive => square_info[1][99][0].ENA
receive => game_info[2].ENA
board => Decoder0.IN0
square_update[0] => Decoder1.IN6
square_update[1] => Decoder1.IN5
square_update[2] => Decoder1.IN4
square_update[3] => Decoder1.IN3
square_update[4] => Decoder1.IN2
square_update[5] => Decoder1.IN1
square_update[6] => Decoder1.IN0
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[0] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
square_state[1] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[0] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_type[1] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[0] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[1] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
ship_section[2] => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
vert => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
square_sel => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
ai => square_info.DATAB
turn => game_info[2].DATAIN
finish[0] => ~NO_FANOUT~
finish[1] => ~NO_FANOUT~


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_a[15] => address_a[15].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
address_b[15] => address_b[15].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b9a2:auto_generated.data_a[0]
data_a[1] => altsyncram_b9a2:auto_generated.data_a[1]
data_a[2] => altsyncram_b9a2:auto_generated.data_a[2]
data_a[3] => altsyncram_b9a2:auto_generated.data_a[3]
data_a[4] => altsyncram_b9a2:auto_generated.data_a[4]
data_a[5] => altsyncram_b9a2:auto_generated.data_a[5]
data_a[6] => altsyncram_b9a2:auto_generated.data_a[6]
data_a[7] => altsyncram_b9a2:auto_generated.data_a[7]
data_b[0] => altsyncram_b9a2:auto_generated.data_b[0]
data_b[1] => altsyncram_b9a2:auto_generated.data_b[1]
data_b[2] => altsyncram_b9a2:auto_generated.data_b[2]
data_b[3] => altsyncram_b9a2:auto_generated.data_b[3]
data_b[4] => altsyncram_b9a2:auto_generated.data_b[4]
data_b[5] => altsyncram_b9a2:auto_generated.data_b[5]
data_b[6] => altsyncram_b9a2:auto_generated.data_b[6]
data_b[7] => altsyncram_b9a2:auto_generated.data_b[7]
address_a[0] => altsyncram_b9a2:auto_generated.address_a[0]
address_a[1] => altsyncram_b9a2:auto_generated.address_a[1]
address_a[2] => altsyncram_b9a2:auto_generated.address_a[2]
address_a[3] => altsyncram_b9a2:auto_generated.address_a[3]
address_a[4] => altsyncram_b9a2:auto_generated.address_a[4]
address_a[5] => altsyncram_b9a2:auto_generated.address_a[5]
address_a[6] => altsyncram_b9a2:auto_generated.address_a[6]
address_a[7] => altsyncram_b9a2:auto_generated.address_a[7]
address_a[8] => altsyncram_b9a2:auto_generated.address_a[8]
address_a[9] => altsyncram_b9a2:auto_generated.address_a[9]
address_a[10] => altsyncram_b9a2:auto_generated.address_a[10]
address_a[11] => altsyncram_b9a2:auto_generated.address_a[11]
address_a[12] => altsyncram_b9a2:auto_generated.address_a[12]
address_a[13] => altsyncram_b9a2:auto_generated.address_a[13]
address_a[14] => altsyncram_b9a2:auto_generated.address_a[14]
address_a[15] => altsyncram_b9a2:auto_generated.address_a[15]
address_b[0] => altsyncram_b9a2:auto_generated.address_b[0]
address_b[1] => altsyncram_b9a2:auto_generated.address_b[1]
address_b[2] => altsyncram_b9a2:auto_generated.address_b[2]
address_b[3] => altsyncram_b9a2:auto_generated.address_b[3]
address_b[4] => altsyncram_b9a2:auto_generated.address_b[4]
address_b[5] => altsyncram_b9a2:auto_generated.address_b[5]
address_b[6] => altsyncram_b9a2:auto_generated.address_b[6]
address_b[7] => altsyncram_b9a2:auto_generated.address_b[7]
address_b[8] => altsyncram_b9a2:auto_generated.address_b[8]
address_b[9] => altsyncram_b9a2:auto_generated.address_b[9]
address_b[10] => altsyncram_b9a2:auto_generated.address_b[10]
address_b[11] => altsyncram_b9a2:auto_generated.address_b[11]
address_b[12] => altsyncram_b9a2:auto_generated.address_b[12]
address_b[13] => altsyncram_b9a2:auto_generated.address_b[13]
address_b[14] => altsyncram_b9a2:auto_generated.address_b[14]
address_b[15] => altsyncram_b9a2:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b9a2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b9a2:auto_generated.q_a[0]
q_a[1] <= altsyncram_b9a2:auto_generated.q_a[1]
q_a[2] <= altsyncram_b9a2:auto_generated.q_a[2]
q_a[3] <= altsyncram_b9a2:auto_generated.q_a[3]
q_a[4] <= altsyncram_b9a2:auto_generated.q_a[4]
q_a[5] <= altsyncram_b9a2:auto_generated.q_a[5]
q_a[6] <= altsyncram_b9a2:auto_generated.q_a[6]
q_a[7] <= altsyncram_b9a2:auto_generated.q_a[7]
q_b[0] <= altsyncram_b9a2:auto_generated.q_b[0]
q_b[1] <= altsyncram_b9a2:auto_generated.q_b[1]
q_b[2] <= altsyncram_b9a2:auto_generated.q_b[2]
q_b[3] <= altsyncram_b9a2:auto_generated.q_b[3]
q_b[4] <= altsyncram_b9a2:auto_generated.q_b[4]
q_b[5] <= altsyncram_b9a2:auto_generated.q_b[5]
q_b[6] <= altsyncram_b9a2:auto_generated.q_b[6]
q_b[7] <= altsyncram_b9a2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component|altsyncram_b9a2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_ala:decode2.data[0]
address_a[13] => decode_31a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_ala:decode2.data[1]
address_a[14] => decode_31a:rden_decode_a.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_ala:decode2.data[2]
address_a[15] => decode_31a:rden_decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_ala:decode3.data[0]
address_b[13] => decode_31a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_ala:decode3.data[1]
address_b[14] => decode_31a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_ala:decode3.data[2]
address_b[15] => decode_31a:rden_decode_b.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
q_a[0] <= mux_qfb:mux4.result[0]
q_a[1] <= mux_qfb:mux4.result[1]
q_a[2] <= mux_qfb:mux4.result[2]
q_a[3] <= mux_qfb:mux4.result[3]
q_a[4] <= mux_qfb:mux4.result[4]
q_a[5] <= mux_qfb:mux4.result[5]
q_a[6] <= mux_qfb:mux4.result[6]
q_a[7] <= mux_qfb:mux4.result[7]
q_b[0] <= mux_qfb:mux5.result[0]
q_b[1] <= mux_qfb:mux5.result[1]
q_b[2] <= mux_qfb:mux5.result[2]
q_b[3] <= mux_qfb:mux5.result[3]
q_b[4] <= mux_qfb:mux5.result[4]
q_b[5] <= mux_qfb:mux5.result[5]
q_b[6] <= mux_qfb:mux5.result[6]
q_b[7] <= mux_qfb:mux5.result[7]


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component|altsyncram_b9a2:auto_generated|decode_ala:decode2
data[0] => w_anode549w[1].IN0
data[0] => w_anode566w[1].IN1
data[0] => w_anode576w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[1] => w_anode549w[2].IN0
data[1] => w_anode566w[2].IN0
data[1] => w_anode576w[2].IN1
data[1] => w_anode586w[2].IN1
data[1] => w_anode596w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[2] => w_anode549w[3].IN0
data[2] => w_anode566w[3].IN0
data[2] => w_anode576w[3].IN0
data[2] => w_anode586w[3].IN0
data[2] => w_anode596w[3].IN1
data[2] => w_anode606w[3].IN1
data[2] => w_anode616w[3].IN1
data[2] => w_anode626w[3].IN1
enable => w_anode549w[1].IN0
enable => w_anode566w[1].IN0
enable => w_anode576w[1].IN0
enable => w_anode586w[1].IN0
enable => w_anode596w[1].IN0
enable => w_anode606w[1].IN0
enable => w_anode616w[1].IN0
enable => w_anode626w[1].IN0
eq[0] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode576w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component|altsyncram_b9a2:auto_generated|decode_ala:decode3
data[0] => w_anode549w[1].IN0
data[0] => w_anode566w[1].IN1
data[0] => w_anode576w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[1] => w_anode549w[2].IN0
data[1] => w_anode566w[2].IN0
data[1] => w_anode576w[2].IN1
data[1] => w_anode586w[2].IN1
data[1] => w_anode596w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[2] => w_anode549w[3].IN0
data[2] => w_anode566w[3].IN0
data[2] => w_anode576w[3].IN0
data[2] => w_anode586w[3].IN0
data[2] => w_anode596w[3].IN1
data[2] => w_anode606w[3].IN1
data[2] => w_anode616w[3].IN1
data[2] => w_anode626w[3].IN1
enable => w_anode549w[1].IN0
enable => w_anode566w[1].IN0
enable => w_anode576w[1].IN0
enable => w_anode586w[1].IN0
enable => w_anode596w[1].IN0
enable => w_anode606w[1].IN0
enable => w_anode616w[1].IN0
enable => w_anode626w[1].IN0
eq[0] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode576w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component|altsyncram_b9a2:auto_generated|decode_31a:rden_decode_a
data[0] => w_anode176w[1].IN0
data[0] => w_anode194w[1].IN1
data[0] => w_anode205w[1].IN0
data[0] => w_anode216w[1].IN1
data[0] => w_anode227w[1].IN0
data[0] => w_anode238w[1].IN1
data[0] => w_anode249w[1].IN0
data[0] => w_anode260w[1].IN1
data[1] => w_anode176w[2].IN0
data[1] => w_anode194w[2].IN0
data[1] => w_anode205w[2].IN1
data[1] => w_anode216w[2].IN1
data[1] => w_anode227w[2].IN0
data[1] => w_anode238w[2].IN0
data[1] => w_anode249w[2].IN1
data[1] => w_anode260w[2].IN1
data[2] => w_anode176w[3].IN0
data[2] => w_anode194w[3].IN0
data[2] => w_anode205w[3].IN0
data[2] => w_anode216w[3].IN0
data[2] => w_anode227w[3].IN1
data[2] => w_anode238w[3].IN1
data[2] => w_anode249w[3].IN1
data[2] => w_anode260w[3].IN1
eq[0] <= w_anode176w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component|altsyncram_b9a2:auto_generated|decode_31a:rden_decode_b
data[0] => w_anode176w[1].IN0
data[0] => w_anode194w[1].IN1
data[0] => w_anode205w[1].IN0
data[0] => w_anode216w[1].IN1
data[0] => w_anode227w[1].IN0
data[0] => w_anode238w[1].IN1
data[0] => w_anode249w[1].IN0
data[0] => w_anode260w[1].IN1
data[1] => w_anode176w[2].IN0
data[1] => w_anode194w[2].IN0
data[1] => w_anode205w[2].IN1
data[1] => w_anode216w[2].IN1
data[1] => w_anode227w[2].IN0
data[1] => w_anode238w[2].IN0
data[1] => w_anode249w[2].IN1
data[1] => w_anode260w[2].IN1
data[2] => w_anode176w[3].IN0
data[2] => w_anode194w[3].IN0
data[2] => w_anode205w[3].IN0
data[2] => w_anode216w[3].IN0
data[2] => w_anode227w[3].IN1
data[2] => w_anode238w[3].IN1
data[2] => w_anode249w[3].IN1
data[2] => w_anode260w[3].IN1
eq[0] <= w_anode176w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component|altsyncram_b9a2:auto_generated|mux_qfb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|ppu_demo|PPU:ppu_mod|board_labels_rom:rom0|altsyncram:altsyncram_component|altsyncram_b9a2:auto_generated|mux_qfb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|ppu_demo|PPU:ppu_mod|shoreline_rom:rom0_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|shoreline_rom:rom0_1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ujg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ujg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ujg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ujg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ujg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ujg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ujg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ujg1:auto_generated.address_a[9]
address_a[10] => altsyncram_ujg1:auto_generated.address_a[10]
address_a[11] => altsyncram_ujg1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ujg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ujg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ujg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ujg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ujg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ujg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ujg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ujg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ujg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ujg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ujg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ujg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ujg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ujg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ujg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ujg1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|shoreline_rom:rom0_1|altsyncram:altsyncram_component|altsyncram_ujg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|ppu_demo|PPU:ppu_mod|water_rom:rom0_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|water_rom:rom0_2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5ng1:auto_generated.address_a[0]
address_a[1] => altsyncram_5ng1:auto_generated.address_a[1]
address_a[2] => altsyncram_5ng1:auto_generated.address_a[2]
address_a[3] => altsyncram_5ng1:auto_generated.address_a[3]
address_a[4] => altsyncram_5ng1:auto_generated.address_a[4]
address_a[5] => altsyncram_5ng1:auto_generated.address_a[5]
address_a[6] => altsyncram_5ng1:auto_generated.address_a[6]
address_a[7] => altsyncram_5ng1:auto_generated.address_a[7]
address_a[8] => altsyncram_5ng1:auto_generated.address_a[8]
address_a[9] => altsyncram_5ng1:auto_generated.address_a[9]
address_a[10] => altsyncram_5ng1:auto_generated.address_a[10]
address_a[11] => altsyncram_5ng1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5ng1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5ng1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5ng1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5ng1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5ng1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5ng1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5ng1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5ng1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5ng1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5ng1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5ng1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5ng1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5ng1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5ng1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5ng1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5ng1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5ng1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|water_rom:rom0_2|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|ppu_demo|PPU:ppu_mod|title_rom:rom0_3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|title_rom:rom0_3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_n6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_n6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_n6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_n6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_n6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_n6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_n6g1:auto_generated.address_a[7]
address_a[8] => altsyncram_n6g1:auto_generated.address_a[8]
address_a[9] => altsyncram_n6g1:auto_generated.address_a[9]
address_a[10] => altsyncram_n6g1:auto_generated.address_a[10]
address_a[11] => altsyncram_n6g1:auto_generated.address_a[11]
address_a[12] => altsyncram_n6g1:auto_generated.address_a[12]
address_a[13] => altsyncram_n6g1:auto_generated.address_a[13]
address_a[14] => altsyncram_n6g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n6g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|title_rom:rom0_3|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_nfb:mux2.result[0]
q_a[1] <= mux_nfb:mux2.result[1]
q_a[2] <= mux_nfb:mux2.result[2]
q_a[3] <= mux_nfb:mux2.result[3]
q_a[4] <= mux_nfb:mux2.result[4]
q_a[5] <= mux_nfb:mux2.result[5]
q_a[6] <= mux_nfb:mux2.result[6]
q_a[7] <= mux_nfb:mux2.result[7]


|ppu_demo|PPU:ppu_mod|title_rom:rom0_3|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode108w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode131w[1].IN0
data[0] => w_anode140w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode122w[2].IN0
data[1] => w_anode131w[2].IN1
data[1] => w_anode140w[2].IN1
eq[0] <= w_anode108w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode122w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode131w[2].DB_MAX_OUTPUT_PORT_TYPE


|ppu_demo|PPU:ppu_mod|title_rom:rom0_3|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|mux_nfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ppu_demo|PPU:ppu_mod|waiting_rom:rom0_4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|waiting_rom:rom0_4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1dg1:auto_generated.address_a[0]
address_a[1] => altsyncram_1dg1:auto_generated.address_a[1]
address_a[2] => altsyncram_1dg1:auto_generated.address_a[2]
address_a[3] => altsyncram_1dg1:auto_generated.address_a[3]
address_a[4] => altsyncram_1dg1:auto_generated.address_a[4]
address_a[5] => altsyncram_1dg1:auto_generated.address_a[5]
address_a[6] => altsyncram_1dg1:auto_generated.address_a[6]
address_a[7] => altsyncram_1dg1:auto_generated.address_a[7]
address_a[8] => altsyncram_1dg1:auto_generated.address_a[8]
address_a[9] => altsyncram_1dg1:auto_generated.address_a[9]
address_a[10] => altsyncram_1dg1:auto_generated.address_a[10]
address_a[11] => altsyncram_1dg1:auto_generated.address_a[11]
address_a[12] => altsyncram_1dg1:auto_generated.address_a[12]
address_a[13] => altsyncram_1dg1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1dg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1dg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1dg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1dg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1dg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1dg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1dg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1dg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1dg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|waiting_rom:rom0_4|altsyncram:altsyncram_component|altsyncram_1dg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_lfb:mux2.result[0]
q_a[1] <= mux_lfb:mux2.result[1]
q_a[2] <= mux_lfb:mux2.result[2]
q_a[3] <= mux_lfb:mux2.result[3]
q_a[4] <= mux_lfb:mux2.result[4]
q_a[5] <= mux_lfb:mux2.result[5]
q_a[6] <= mux_lfb:mux2.result[6]
q_a[7] <= mux_lfb:mux2.result[7]


|ppu_demo|PPU:ppu_mod|waiting_rom:rom0_4|altsyncram:altsyncram_component|altsyncram_1dg1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ppu_demo|PPU:ppu_mod|waiting_rom:rom0_4|altsyncram:altsyncram_component|altsyncram_1dg1:auto_generated|mux_lfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|ppu_demo|PPU:ppu_mod|your_turn_rom:rom0_5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|your_turn_rom:rom0_5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5lg1:auto_generated.address_a[0]
address_a[1] => altsyncram_5lg1:auto_generated.address_a[1]
address_a[2] => altsyncram_5lg1:auto_generated.address_a[2]
address_a[3] => altsyncram_5lg1:auto_generated.address_a[3]
address_a[4] => altsyncram_5lg1:auto_generated.address_a[4]
address_a[5] => altsyncram_5lg1:auto_generated.address_a[5]
address_a[6] => altsyncram_5lg1:auto_generated.address_a[6]
address_a[7] => altsyncram_5lg1:auto_generated.address_a[7]
address_a[8] => altsyncram_5lg1:auto_generated.address_a[8]
address_a[9] => altsyncram_5lg1:auto_generated.address_a[9]
address_a[10] => altsyncram_5lg1:auto_generated.address_a[10]
address_a[11] => altsyncram_5lg1:auto_generated.address_a[11]
address_a[12] => altsyncram_5lg1:auto_generated.address_a[12]
address_a[13] => altsyncram_5lg1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5lg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5lg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5lg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5lg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5lg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5lg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5lg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5lg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5lg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|your_turn_rom:rom0_5|altsyncram:altsyncram_component|altsyncram_5lg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_lfb:mux2.result[0]
q_a[1] <= mux_lfb:mux2.result[1]
q_a[2] <= mux_lfb:mux2.result[2]
q_a[3] <= mux_lfb:mux2.result[3]
q_a[4] <= mux_lfb:mux2.result[4]
q_a[5] <= mux_lfb:mux2.result[5]
q_a[6] <= mux_lfb:mux2.result[6]
q_a[7] <= mux_lfb:mux2.result[7]


|ppu_demo|PPU:ppu_mod|your_turn_rom:rom0_5|altsyncram:altsyncram_component|altsyncram_5lg1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ppu_demo|PPU:ppu_mod|your_turn_rom:rom0_5|altsyncram:altsyncram_component|altsyncram_5lg1:auto_generated|mux_lfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|ppu_demo|PPU:ppu_mod|ship2_rom:rom1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|ppu_demo|PPU:ppu_mod|ship2_rom:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_md92:auto_generated.data_a[0]
data_a[1] => altsyncram_md92:auto_generated.data_a[1]
data_a[2] => altsyncram_md92:auto_generated.data_a[2]
data_a[3] => altsyncram_md92:auto_generated.data_a[3]
data_a[4] => altsyncram_md92:auto_generated.data_a[4]
data_a[5] => altsyncram_md92:auto_generated.data_a[5]
data_a[6] => altsyncram_md92:auto_generated.data_a[6]
data_a[7] => altsyncram_md92:auto_generated.data_a[7]
data_b[0] => altsyncram_md92:auto_generated.data_b[0]
data_b[1] => altsyncram_md92:auto_generated.data_b[1]
data_b[2] => altsyncram_md92:auto_generated.data_b[2]
data_b[3] => altsyncram_md92:auto_generated.data_b[3]
data_b[4] => altsyncram_md92:auto_generated.data_b[4]
data_b[5] => altsyncram_md92:auto_generated.data_b[5]
data_b[6] => altsyncram_md92:auto_generated.data_b[6]
data_b[7] => altsyncram_md92:auto_generated.data_b[7]
address_a[0] => altsyncram_md92:auto_generated.address_a[0]
address_a[1] => altsyncram_md92:auto_generated.address_a[1]
address_a[2] => altsyncram_md92:auto_generated.address_a[2]
address_a[3] => altsyncram_md92:auto_generated.address_a[3]
address_a[4] => altsyncram_md92:auto_generated.address_a[4]
address_a[5] => altsyncram_md92:auto_generated.address_a[5]
address_a[6] => altsyncram_md92:auto_generated.address_a[6]
address_a[7] => altsyncram_md92:auto_generated.address_a[7]
address_a[8] => altsyncram_md92:auto_generated.address_a[8]
address_a[9] => altsyncram_md92:auto_generated.address_a[9]
address_b[0] => altsyncram_md92:auto_generated.address_b[0]
address_b[1] => altsyncram_md92:auto_generated.address_b[1]
address_b[2] => altsyncram_md92:auto_generated.address_b[2]
address_b[3] => altsyncram_md92:auto_generated.address_b[3]
address_b[4] => altsyncram_md92:auto_generated.address_b[4]
address_b[5] => altsyncram_md92:auto_generated.address_b[5]
address_b[6] => altsyncram_md92:auto_generated.address_b[6]
address_b[7] => altsyncram_md92:auto_generated.address_b[7]
address_b[8] => altsyncram_md92:auto_generated.address_b[8]
address_b[9] => altsyncram_md92:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_md92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_md92:auto_generated.q_a[0]
q_a[1] <= altsyncram_md92:auto_generated.q_a[1]
q_a[2] <= altsyncram_md92:auto_generated.q_a[2]
q_a[3] <= altsyncram_md92:auto_generated.q_a[3]
q_a[4] <= altsyncram_md92:auto_generated.q_a[4]
q_a[5] <= altsyncram_md92:auto_generated.q_a[5]
q_a[6] <= altsyncram_md92:auto_generated.q_a[6]
q_a[7] <= altsyncram_md92:auto_generated.q_a[7]
q_b[0] <= altsyncram_md92:auto_generated.q_b[0]
q_b[1] <= altsyncram_md92:auto_generated.q_b[1]
q_b[2] <= altsyncram_md92:auto_generated.q_b[2]
q_b[3] <= altsyncram_md92:auto_generated.q_b[3]
q_b[4] <= altsyncram_md92:auto_generated.q_b[4]
q_b[5] <= altsyncram_md92:auto_generated.q_b[5]
q_b[6] <= altsyncram_md92:auto_generated.q_b[6]
q_b[7] <= altsyncram_md92:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|ship2_rom:rom1|altsyncram:altsyncram_component|altsyncram_md92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|ppu_demo|PPU:ppu_mod|ship3_rom:rom2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|ppu_demo|PPU:ppu_mod|ship3_rom:rom2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rd92:auto_generated.data_a[0]
data_a[1] => altsyncram_rd92:auto_generated.data_a[1]
data_a[2] => altsyncram_rd92:auto_generated.data_a[2]
data_a[3] => altsyncram_rd92:auto_generated.data_a[3]
data_a[4] => altsyncram_rd92:auto_generated.data_a[4]
data_a[5] => altsyncram_rd92:auto_generated.data_a[5]
data_a[6] => altsyncram_rd92:auto_generated.data_a[6]
data_a[7] => altsyncram_rd92:auto_generated.data_a[7]
data_b[0] => altsyncram_rd92:auto_generated.data_b[0]
data_b[1] => altsyncram_rd92:auto_generated.data_b[1]
data_b[2] => altsyncram_rd92:auto_generated.data_b[2]
data_b[3] => altsyncram_rd92:auto_generated.data_b[3]
data_b[4] => altsyncram_rd92:auto_generated.data_b[4]
data_b[5] => altsyncram_rd92:auto_generated.data_b[5]
data_b[6] => altsyncram_rd92:auto_generated.data_b[6]
data_b[7] => altsyncram_rd92:auto_generated.data_b[7]
address_a[0] => altsyncram_rd92:auto_generated.address_a[0]
address_a[1] => altsyncram_rd92:auto_generated.address_a[1]
address_a[2] => altsyncram_rd92:auto_generated.address_a[2]
address_a[3] => altsyncram_rd92:auto_generated.address_a[3]
address_a[4] => altsyncram_rd92:auto_generated.address_a[4]
address_a[5] => altsyncram_rd92:auto_generated.address_a[5]
address_a[6] => altsyncram_rd92:auto_generated.address_a[6]
address_a[7] => altsyncram_rd92:auto_generated.address_a[7]
address_a[8] => altsyncram_rd92:auto_generated.address_a[8]
address_a[9] => altsyncram_rd92:auto_generated.address_a[9]
address_b[0] => altsyncram_rd92:auto_generated.address_b[0]
address_b[1] => altsyncram_rd92:auto_generated.address_b[1]
address_b[2] => altsyncram_rd92:auto_generated.address_b[2]
address_b[3] => altsyncram_rd92:auto_generated.address_b[3]
address_b[4] => altsyncram_rd92:auto_generated.address_b[4]
address_b[5] => altsyncram_rd92:auto_generated.address_b[5]
address_b[6] => altsyncram_rd92:auto_generated.address_b[6]
address_b[7] => altsyncram_rd92:auto_generated.address_b[7]
address_b[8] => altsyncram_rd92:auto_generated.address_b[8]
address_b[9] => altsyncram_rd92:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rd92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rd92:auto_generated.q_a[0]
q_a[1] <= altsyncram_rd92:auto_generated.q_a[1]
q_a[2] <= altsyncram_rd92:auto_generated.q_a[2]
q_a[3] <= altsyncram_rd92:auto_generated.q_a[3]
q_a[4] <= altsyncram_rd92:auto_generated.q_a[4]
q_a[5] <= altsyncram_rd92:auto_generated.q_a[5]
q_a[6] <= altsyncram_rd92:auto_generated.q_a[6]
q_a[7] <= altsyncram_rd92:auto_generated.q_a[7]
q_b[0] <= altsyncram_rd92:auto_generated.q_b[0]
q_b[1] <= altsyncram_rd92:auto_generated.q_b[1]
q_b[2] <= altsyncram_rd92:auto_generated.q_b[2]
q_b[3] <= altsyncram_rd92:auto_generated.q_b[3]
q_b[4] <= altsyncram_rd92:auto_generated.q_b[4]
q_b[5] <= altsyncram_rd92:auto_generated.q_b[5]
q_b[6] <= altsyncram_rd92:auto_generated.q_b[6]
q_b[7] <= altsyncram_rd92:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|ship3_rom:rom2|altsyncram:altsyncram_component|altsyncram_rd92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|ppu_demo|PPU:ppu_mod|ship4_rom:rom3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|ppu_demo|PPU:ppu_mod|ship4_rom:rom3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gg92:auto_generated.data_a[0]
data_a[1] => altsyncram_gg92:auto_generated.data_a[1]
data_a[2] => altsyncram_gg92:auto_generated.data_a[2]
data_a[3] => altsyncram_gg92:auto_generated.data_a[3]
data_a[4] => altsyncram_gg92:auto_generated.data_a[4]
data_a[5] => altsyncram_gg92:auto_generated.data_a[5]
data_a[6] => altsyncram_gg92:auto_generated.data_a[6]
data_a[7] => altsyncram_gg92:auto_generated.data_a[7]
data_b[0] => altsyncram_gg92:auto_generated.data_b[0]
data_b[1] => altsyncram_gg92:auto_generated.data_b[1]
data_b[2] => altsyncram_gg92:auto_generated.data_b[2]
data_b[3] => altsyncram_gg92:auto_generated.data_b[3]
data_b[4] => altsyncram_gg92:auto_generated.data_b[4]
data_b[5] => altsyncram_gg92:auto_generated.data_b[5]
data_b[6] => altsyncram_gg92:auto_generated.data_b[6]
data_b[7] => altsyncram_gg92:auto_generated.data_b[7]
address_a[0] => altsyncram_gg92:auto_generated.address_a[0]
address_a[1] => altsyncram_gg92:auto_generated.address_a[1]
address_a[2] => altsyncram_gg92:auto_generated.address_a[2]
address_a[3] => altsyncram_gg92:auto_generated.address_a[3]
address_a[4] => altsyncram_gg92:auto_generated.address_a[4]
address_a[5] => altsyncram_gg92:auto_generated.address_a[5]
address_a[6] => altsyncram_gg92:auto_generated.address_a[6]
address_a[7] => altsyncram_gg92:auto_generated.address_a[7]
address_a[8] => altsyncram_gg92:auto_generated.address_a[8]
address_a[9] => altsyncram_gg92:auto_generated.address_a[9]
address_a[10] => altsyncram_gg92:auto_generated.address_a[10]
address_b[0] => altsyncram_gg92:auto_generated.address_b[0]
address_b[1] => altsyncram_gg92:auto_generated.address_b[1]
address_b[2] => altsyncram_gg92:auto_generated.address_b[2]
address_b[3] => altsyncram_gg92:auto_generated.address_b[3]
address_b[4] => altsyncram_gg92:auto_generated.address_b[4]
address_b[5] => altsyncram_gg92:auto_generated.address_b[5]
address_b[6] => altsyncram_gg92:auto_generated.address_b[6]
address_b[7] => altsyncram_gg92:auto_generated.address_b[7]
address_b[8] => altsyncram_gg92:auto_generated.address_b[8]
address_b[9] => altsyncram_gg92:auto_generated.address_b[9]
address_b[10] => altsyncram_gg92:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gg92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gg92:auto_generated.q_a[0]
q_a[1] <= altsyncram_gg92:auto_generated.q_a[1]
q_a[2] <= altsyncram_gg92:auto_generated.q_a[2]
q_a[3] <= altsyncram_gg92:auto_generated.q_a[3]
q_a[4] <= altsyncram_gg92:auto_generated.q_a[4]
q_a[5] <= altsyncram_gg92:auto_generated.q_a[5]
q_a[6] <= altsyncram_gg92:auto_generated.q_a[6]
q_a[7] <= altsyncram_gg92:auto_generated.q_a[7]
q_b[0] <= altsyncram_gg92:auto_generated.q_b[0]
q_b[1] <= altsyncram_gg92:auto_generated.q_b[1]
q_b[2] <= altsyncram_gg92:auto_generated.q_b[2]
q_b[3] <= altsyncram_gg92:auto_generated.q_b[3]
q_b[4] <= altsyncram_gg92:auto_generated.q_b[4]
q_b[5] <= altsyncram_gg92:auto_generated.q_b[5]
q_b[6] <= altsyncram_gg92:auto_generated.q_b[6]
q_b[7] <= altsyncram_gg92:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|ship4_rom:rom3|altsyncram:altsyncram_component|altsyncram_gg92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|ppu_demo|PPU:ppu_mod|ship5_rom:rom4
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|ppu_demo|PPU:ppu_mod|ship5_rom:rom4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7h92:auto_generated.data_a[0]
data_a[1] => altsyncram_7h92:auto_generated.data_a[1]
data_a[2] => altsyncram_7h92:auto_generated.data_a[2]
data_a[3] => altsyncram_7h92:auto_generated.data_a[3]
data_a[4] => altsyncram_7h92:auto_generated.data_a[4]
data_a[5] => altsyncram_7h92:auto_generated.data_a[5]
data_a[6] => altsyncram_7h92:auto_generated.data_a[6]
data_a[7] => altsyncram_7h92:auto_generated.data_a[7]
data_b[0] => altsyncram_7h92:auto_generated.data_b[0]
data_b[1] => altsyncram_7h92:auto_generated.data_b[1]
data_b[2] => altsyncram_7h92:auto_generated.data_b[2]
data_b[3] => altsyncram_7h92:auto_generated.data_b[3]
data_b[4] => altsyncram_7h92:auto_generated.data_b[4]
data_b[5] => altsyncram_7h92:auto_generated.data_b[5]
data_b[6] => altsyncram_7h92:auto_generated.data_b[6]
data_b[7] => altsyncram_7h92:auto_generated.data_b[7]
address_a[0] => altsyncram_7h92:auto_generated.address_a[0]
address_a[1] => altsyncram_7h92:auto_generated.address_a[1]
address_a[2] => altsyncram_7h92:auto_generated.address_a[2]
address_a[3] => altsyncram_7h92:auto_generated.address_a[3]
address_a[4] => altsyncram_7h92:auto_generated.address_a[4]
address_a[5] => altsyncram_7h92:auto_generated.address_a[5]
address_a[6] => altsyncram_7h92:auto_generated.address_a[6]
address_a[7] => altsyncram_7h92:auto_generated.address_a[7]
address_a[8] => altsyncram_7h92:auto_generated.address_a[8]
address_a[9] => altsyncram_7h92:auto_generated.address_a[9]
address_a[10] => altsyncram_7h92:auto_generated.address_a[10]
address_b[0] => altsyncram_7h92:auto_generated.address_b[0]
address_b[1] => altsyncram_7h92:auto_generated.address_b[1]
address_b[2] => altsyncram_7h92:auto_generated.address_b[2]
address_b[3] => altsyncram_7h92:auto_generated.address_b[3]
address_b[4] => altsyncram_7h92:auto_generated.address_b[4]
address_b[5] => altsyncram_7h92:auto_generated.address_b[5]
address_b[6] => altsyncram_7h92:auto_generated.address_b[6]
address_b[7] => altsyncram_7h92:auto_generated.address_b[7]
address_b[8] => altsyncram_7h92:auto_generated.address_b[8]
address_b[9] => altsyncram_7h92:auto_generated.address_b[9]
address_b[10] => altsyncram_7h92:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7h92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7h92:auto_generated.q_a[0]
q_a[1] <= altsyncram_7h92:auto_generated.q_a[1]
q_a[2] <= altsyncram_7h92:auto_generated.q_a[2]
q_a[3] <= altsyncram_7h92:auto_generated.q_a[3]
q_a[4] <= altsyncram_7h92:auto_generated.q_a[4]
q_a[5] <= altsyncram_7h92:auto_generated.q_a[5]
q_a[6] <= altsyncram_7h92:auto_generated.q_a[6]
q_a[7] <= altsyncram_7h92:auto_generated.q_a[7]
q_b[0] <= altsyncram_7h92:auto_generated.q_b[0]
q_b[1] <= altsyncram_7h92:auto_generated.q_b[1]
q_b[2] <= altsyncram_7h92:auto_generated.q_b[2]
q_b[3] <= altsyncram_7h92:auto_generated.q_b[3]
q_b[4] <= altsyncram_7h92:auto_generated.q_b[4]
q_b[5] <= altsyncram_7h92:auto_generated.q_b[5]
q_b[6] <= altsyncram_7h92:auto_generated.q_b[6]
q_b[7] <= altsyncram_7h92:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|ship5_rom:rom4|altsyncram:altsyncram_component|altsyncram_7h92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|ppu_demo|PPU:ppu_mod|miss_player_rom:rom5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|miss_player_rom:rom5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kmg1:auto_generated.address_a[0]
address_a[1] => altsyncram_kmg1:auto_generated.address_a[1]
address_a[2] => altsyncram_kmg1:auto_generated.address_a[2]
address_a[3] => altsyncram_kmg1:auto_generated.address_a[3]
address_a[4] => altsyncram_kmg1:auto_generated.address_a[4]
address_a[5] => altsyncram_kmg1:auto_generated.address_a[5]
address_a[6] => altsyncram_kmg1:auto_generated.address_a[6]
address_a[7] => altsyncram_kmg1:auto_generated.address_a[7]
address_a[8] => altsyncram_kmg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kmg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kmg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kmg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kmg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_kmg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_kmg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_kmg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_kmg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_kmg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|miss_player_rom:rom5|altsyncram:altsyncram_component|altsyncram_kmg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ppu_demo|PPU:ppu_mod|hit_player_rom:rom6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|hit_player_rom:rom6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tig1:auto_generated.address_a[0]
address_a[1] => altsyncram_tig1:auto_generated.address_a[1]
address_a[2] => altsyncram_tig1:auto_generated.address_a[2]
address_a[3] => altsyncram_tig1:auto_generated.address_a[3]
address_a[4] => altsyncram_tig1:auto_generated.address_a[4]
address_a[5] => altsyncram_tig1:auto_generated.address_a[5]
address_a[6] => altsyncram_tig1:auto_generated.address_a[6]
address_a[7] => altsyncram_tig1:auto_generated.address_a[7]
address_a[8] => altsyncram_tig1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tig1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tig1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tig1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tig1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tig1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tig1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tig1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tig1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|hit_player_rom:rom6|altsyncram:altsyncram_component|altsyncram_tig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ppu_demo|PPU:ppu_mod|miss_ship_rom:rom7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|miss_ship_rom:rom7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rfg1:auto_generated.address_a[0]
address_a[1] => altsyncram_rfg1:auto_generated.address_a[1]
address_a[2] => altsyncram_rfg1:auto_generated.address_a[2]
address_a[3] => altsyncram_rfg1:auto_generated.address_a[3]
address_a[4] => altsyncram_rfg1:auto_generated.address_a[4]
address_a[5] => altsyncram_rfg1:auto_generated.address_a[5]
address_a[6] => altsyncram_rfg1:auto_generated.address_a[6]
address_a[7] => altsyncram_rfg1:auto_generated.address_a[7]
address_a[8] => altsyncram_rfg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rfg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rfg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rfg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rfg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rfg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rfg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rfg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rfg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rfg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|miss_ship_rom:rom7|altsyncram:altsyncram_component|altsyncram_rfg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ppu_demo|PPU:ppu_mod|hit_ship_rom:rom8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ppu_demo|PPU:ppu_mod|hit_ship_rom:rom8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4cg1:auto_generated.address_a[0]
address_a[1] => altsyncram_4cg1:auto_generated.address_a[1]
address_a[2] => altsyncram_4cg1:auto_generated.address_a[2]
address_a[3] => altsyncram_4cg1:auto_generated.address_a[3]
address_a[4] => altsyncram_4cg1:auto_generated.address_a[4]
address_a[5] => altsyncram_4cg1:auto_generated.address_a[5]
address_a[6] => altsyncram_4cg1:auto_generated.address_a[6]
address_a[7] => altsyncram_4cg1:auto_generated.address_a[7]
address_a[8] => altsyncram_4cg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4cg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4cg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4cg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4cg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4cg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4cg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4cg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4cg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4cg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppu_demo|PPU:ppu_mod|hit_ship_rom:rom8|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ppu_demo|PPU:ppu_mod|vga_driver:draw
clock => blue_reg[0].CLK
clock => blue_reg[1].CLK
clock => blue_reg[2].CLK
clock => blue_reg[3].CLK
clock => blue_reg[4].CLK
clock => blue_reg[5].CLK
clock => blue_reg[6].CLK
clock => blue_reg[7].CLK
clock => green_reg[0].CLK
clock => green_reg[1].CLK
clock => green_reg[2].CLK
clock => green_reg[3].CLK
clock => green_reg[4].CLK
clock => green_reg[5].CLK
clock => green_reg[6].CLK
clock => green_reg[7].CLK
clock => red_reg[0].CLK
clock => red_reg[1].CLK
clock => red_reg[2].CLK
clock => red_reg[3].CLK
clock => red_reg[4].CLK
clock => red_reg[5].CLK
clock => red_reg[6].CLK
clock => red_reg[7].CLK
clock => vsync_reg.CLK
clock => hysnc_reg.CLK
clock => line_done.CLK
clock => v_counter[0].CLK
clock => v_counter[1].CLK
clock => v_counter[2].CLK
clock => v_counter[3].CLK
clock => v_counter[4].CLK
clock => v_counter[5].CLK
clock => v_counter[6].CLK
clock => v_counter[7].CLK
clock => v_counter[8].CLK
clock => v_counter[9].CLK
clock => h_counter[0].CLK
clock => h_counter[1].CLK
clock => h_counter[2].CLK
clock => h_counter[3].CLK
clock => h_counter[4].CLK
clock => h_counter[5].CLK
clock => h_counter[6].CLK
clock => h_counter[7].CLK
clock => h_counter[8].CLK
clock => h_counter[9].CLK
clock => clk.DATAIN
clock => v_state~4.DATAIN
clock => h_state~4.DATAIN
rst_n => line_done.ACLR
rst_n => v_counter[0].ACLR
rst_n => v_counter[1].ACLR
rst_n => v_counter[2].ACLR
rst_n => v_counter[3].ACLR
rst_n => v_counter[4].ACLR
rst_n => v_counter[5].ACLR
rst_n => v_counter[6].ACLR
rst_n => v_counter[7].ACLR
rst_n => v_counter[8].ACLR
rst_n => v_counter[9].ACLR
rst_n => h_counter[0].ACLR
rst_n => h_counter[1].ACLR
rst_n => h_counter[2].ACLR
rst_n => h_counter[3].ACLR
rst_n => h_counter[4].ACLR
rst_n => h_counter[5].ACLR
rst_n => h_counter[6].ACLR
rst_n => h_counter[7].ACLR
rst_n => h_counter[8].ACLR
rst_n => h_counter[9].ACLR
rst_n => v_state~6.DATAIN
rst_n => h_state~6.DATAIN
rst_n => blue_reg[0].ENA
rst_n => hysnc_reg.ENA
rst_n => vsync_reg.ENA
rst_n => red_reg[7].ENA
rst_n => red_reg[6].ENA
rst_n => red_reg[5].ENA
rst_n => red_reg[4].ENA
rst_n => red_reg[3].ENA
rst_n => red_reg[2].ENA
rst_n => red_reg[1].ENA
rst_n => red_reg[0].ENA
rst_n => green_reg[7].ENA
rst_n => green_reg[6].ENA
rst_n => green_reg[5].ENA
rst_n => green_reg[4].ENA
rst_n => green_reg[3].ENA
rst_n => green_reg[2].ENA
rst_n => green_reg[1].ENA
rst_n => green_reg[0].ENA
rst_n => blue_reg[7].ENA
rst_n => blue_reg[6].ENA
rst_n => blue_reg[5].ENA
rst_n => blue_reg[4].ENA
rst_n => blue_reg[3].ENA
rst_n => blue_reg[2].ENA
rst_n => blue_reg[1].ENA
r_in[0] => red_reg.DATAB
r_in[1] => red_reg.DATAB
r_in[2] => red_reg.DATAB
r_in[3] => red_reg.DATAB
r_in[4] => red_reg.DATAB
r_in[5] => red_reg.DATAB
r_in[6] => red_reg.DATAB
r_in[7] => red_reg.DATAB
g_in[0] => green_reg.DATAB
g_in[1] => green_reg.DATAB
g_in[2] => green_reg.DATAB
g_in[3] => green_reg.DATAB
g_in[4] => green_reg.DATAB
g_in[5] => green_reg.DATAB
g_in[6] => green_reg.DATAB
g_in[7] => green_reg.DATAB
b_in[0] => blue_reg.DATAB
b_in[1] => blue_reg.DATAB
b_in[2] => blue_reg.DATAB
b_in[3] => blue_reg.DATAB
b_in[4] => blue_reg.DATAB
b_in[5] => blue_reg.DATAB
b_in[6] => blue_reg.DATAB
b_in[7] => blue_reg.DATAB
next_x[0] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[1] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[2] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[3] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[4] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[5] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[6] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[7] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[8] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[9] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_y[0] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[1] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[2] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[3] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[4] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[5] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[6] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[7] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[8] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[9] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hysnc_reg.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync_reg.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= red_reg[0].DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red_reg[1].DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red_reg[2].DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red_reg[3].DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red_reg[4].DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red_reg[5].DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red_reg[6].DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red_reg[7].DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green_reg[0].DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green_reg[1].DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green_reg[2].DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green_reg[3].DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green_reg[4].DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green_reg[5].DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green_reg[6].DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green_reg[7].DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue_reg[0].DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue_reg[1].DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue_reg[2].DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue_reg[3].DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue_reg[4].DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue_reg[5].DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue_reg[6].DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sync <= <GND>
clk <= clock.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank.DB_MAX_OUTPUT_PORT_TYPE


