{"function proxies for improved resource sharing in high level synthesis": {"filter": "Header Section", "author": ["Marco Minutoli", "Vito Giovanni Castellana", "Antonino Tumeo", "Fabrizio Ferrandi"]}, "an efficient knn algorithm implemented on fpga based heterogeneous computing system using opencl": {"filter": "Header Section", "author": ["Yuliang Pu", "Jun Peng", "Letian Huang", "John Chen"]}, "a system on reconfigurable chip for handwritten digit recognition": {"filter": "Header Section", "author": ["Luca Bochi Saldanha", "Christophe Bobda"]}, "offline synthesis of online dependence testing parametric loop pipelining for hls": {"filter": "Manual Removal", "author": ["Junyi Liu", "Samuel Bayliss", "George A. Constantinides"]}, "floorplanning for partially reconfigurable fpgas via feasible placements detection": {"filter": "Manual Removal", "author": ["Marco Rabozzi", "Antonio Miele", "Marco D. Santambrogio"]}, "cycle accurate replay and debugging of running fpga systems": {"filter": "Header Section", "author": ["Sunil Shukla", "David F. Bacon"]}, "scalable key value search in datacenters": {"filter": "Header Section", "author": ["John W. Lockwood"]}, "hatch hash table caching in hardware for efficient relational join on fpga": {"filter": "Header Section", "author": ["Behzad Salami", "Oriol Arcas-Abella", "Nehir Sonmez"]}, "fpga design for pcanet deep learning network": {"filter": "Header Section", "author": ["Yuteng Zhou", "Wei Wang", "Xinming Huang"]}, "heterogeneous platform to accelerate compute intensive applications": {"filter": "Header Section", "author": ["Santhosh Kumar Rethinagiri", "Oscar Palomar", "Javier Arias Moreno", "Osman S. Unsal", "Adrian Cristal"]}, "measuring the accuracy of minimum width transistor area in estimating fpga layout area": {"filter": "Manual Removal", "author": ["Farheen Fatima Khan", "Andy Ye"]}, "fast design space exploration using vivado hls non binary ldpc decoders": {"filter": "Header Section", "author": ["Joao Andrade", "Nithin George", "Kimon Karras", "David Novo", "Vitor Manuel Mendes da Silva", "Paolo Ienne", "Gabriel Falcao Paiva Fernandes"]}, "virtual channel and switch allocation for low latency network on chip routers": {"filter": "Header Section", "author": ["Alireza Monemi", "Chia Yee Ooi", "Muhammad Nadzir Marsono"]}, "automatic soft cgra overlay customization for high productivity nested loop acceleration on fpgas": {"filter": "Header Section", "author": ["Cheng Liu", "Hayden Kwok-Hay So"]}, "a parallel and pipelined architecture for accelerating fingerprint computation in high throughput data storages": {"filter": "Manual Removal", "author": ["Dongyang Li", "Qing Yang", "Qingbo Wang", "Cyril Guyot", "Ashwin Narasimha", "Dejan Vucinic", "Zvonimir Bandic"]}, "a highly efficient adaptive and fault tolerant soc implementation of a fourier transform spectrometer data processing": {"filter": "Header Section", "author": ["Xabier Iturbe", "Didier Keymeulen", "Patrick Yiu", "Dan Berisford", "Kevin Hand", "Robert Carlson", "Emre Ozer"]}, "sparse graph processing with soft processors": {"filter": "Header Section", "author": ["Nachiket Kapre"]}, "rapid overlay builder for xilinx fpgas": {"filter": "Manual Removal", "author": ["Michael Xi Yue", "Dirk Koch", "Guy G. F. Lemieux"]}, "high performance memory accesses on fpga socs a quantitative analysis": {"filter": "Header Section", "author": ["Matthias Gobel", "Chi Ching Chi", "Mauricio Alvarez Mesa", "Ben H. H. Juurlink"]}, "designing partial bitstreams for multiple xilinx fpga partitions": {"filter": "Manual Removal", "author": ["Victor M. Goncalves Martins", "Joao Gabriel Reis", "Horacio C. Neto", "Eduardo Augusto Bezerra"]}, "performance and energy optimization on mpsocs by enabling stt mram luts": {"filter": "Header Section", "author": ["Hongyuan Ding", "Miaoqing Huang"]}, "accelerating interconnect analysis using high level hdls and fpga spinnaker as a case study": {"filter": "Header Section", "author": ["Mohsen Ghasempour", "Jonathan Heathcote", "Javier Navaridas", "Luis A. Plana", "Jim D. Garside", "Mikel Lujan"]}, "an open source tool flow for the composition of reconfigurable hardware thread pool architectures": {"filter": "Manual Removal", "author": ["Jens Korinth", "David de la Chevallerie", "Andreas Koch"]}, "a novel high throughput acceleration engine for read alignment": {"filter": "Manual Removal", "author": ["Yu-Ting Chen", "Jason Cong", "Jie Lei", "Peng Wei"]}, "high performance sparse lu solver fpga accelerator using a static synchronous data flow model": {"filter": "Header Section", "author": ["Mohamed W. Hassan", "Ahmed E. Helal", "Yasser Y. Hanafy"]}, "improving data partitioning performance on opencl based fpgas": {"filter": "Header Section", "author": ["Ze-ke Wang", "Bingsheng He", "Wei Zhang"]}, "massively parallel dynamically reconfigurable multi fpga computing system": {"filter": "Header Section", "author": ["Venkatasubramanian Viswanathan", "Rabie Ben Atitallah", "Jean-Luc Dekeyser"]}, "early experiences with opencl on fpgas convolution case study": {"filter": "Header Section", "author": ["Carlos Rodriguez-Donate", "Guillermo Botella", "C. Garcia", "Eduardo Cabal-Yepez", "Manuel Prieto-Matias"]}, "adaptive configurable transactional memory for multi processor fpga platforms": {"filter": "Header Section", "author": ["Jeevan Sirkunan", "Chia Yee Ooi", "Muhammad N. Shaikh-Husin", "Yuan Wen Hau", "Muhammad N. Marsono"]}, "accelerating spmv on fpgas by compressing nonzero values": {"filter": "Manual Removal", "author": ["Paul Grigoras", "Pavel Burovskiy", "Eddie Hung", "Wayne Luk"]}, "offset pipelined scheduling conditional branching for cgras": {"filter": "Manual Removal", "author": ["Aaron Wood", "Scott Hauck"]}, "enabling fast and accurate emulation of large scale network on chip architectures on a single fpga": {"filter": "Manual Removal", "author": ["Thiem Van Chu", "Shimpei Sato", "Kenji Kise"]}, "functional locking modules for design protection of intellectual property cores": {"filter": "Header Section", "author": ["Brice Colombier", "Lilian Bossuet"]}, "accelerating big data analytics using fpgas": {"filter": "Header Section", "author": ["Katayoun Neshatpour", "Maria Malik", "Mohammad Ali Ghodrat", "Houman Homayoun"]}, "design of a distributed compressor for astronomy ssd": {"filter": "Header Section", "author": ["Bo Peng", "Xi Jin", "Tianqi Wang", "Xueliang Du"]}, "efficient overlay architecture based on dsp blocks": {"filter": "Manual Removal", "author": ["Abhishek Kumar Jain", "Suhaib A. Fahmy", "Douglas L. Maskell"]}, "adjustable cost overlays for runtime compilation": {"filter": "Manual Removal", "author": ["James Coole", "Greg Stitt"]}, "fir filter based on stochastic computing with reconfigurable digital fabric": {"filter": "Manual Removal", "author": ["Mohammed Alawad", "Mingjie Lin"]}, "protecting against cryptographic trojans in fpgas": {"filter": "Manual Removal", "author": ["Pawel Swierczynski", "Marc Fyrbiak", "Christof Paar", "Christophe Huriaux", "Russell Tessier"]}, "automatic high level hardware checkpoint selection for reconfigurable systems": {"filter": "Manual Removal", "author": ["Alban Bourge", "Olivier Muller", "Frederic Rousseau"]}}