{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607187509478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607187509478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 13:58:29 2020 " "Processing started: Sat Dec 05 13:58:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607187509478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607187509478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snooping -c Snooping " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snooping -c Snooping" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607187509478 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607187509753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187509790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "Data Snooping.v 30 Snooping.v(302) " "Verilog HDL macro warning at Snooping.v(302): overriding existing definition for macro \"Data\", which was defined in \"Snooping.v\", line 30" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 302 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snooping.v 3 3 " "Found 3 design units, including 3 entities, in source file snooping.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187509790 ""} { "Info" "ISGN_ENTITY_NAME" "2 cache " "Found entity 2: cache" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187509790 ""} { "Info" "ISGN_ENTITY_NAME" "3 Snooping " "Found entity 3: Snooping" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607187509790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_escolha Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"bit_escolha\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"op\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_op Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"estado_op\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_prox_emissor Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"estado_prox_emissor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_wb_emissor Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"estado_wb_emissor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "emissor_bus Snooping.v(641) " "Verilog HDL Implicit Net warning at Snooping.v(641): created implicit net for \"emissor_bus\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "receptor_bus Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"receptor_bus\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"estado\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_prox_receptor Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"estado_prox_receptor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_wb_receptor Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"estado_wb_receptor\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aborta_acesso_mem Snooping.v(642) " "Verilog HDL Implicit Net warning at Snooping.v(642): created implicit net for \"aborta_acesso_mem\"" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607187509798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snooping " "Elaborating entity \"Snooping\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607187509828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:p0 " "Elaborating entity \"cache\" for hierarchy \"cache:p0\"" {  } { { "Snooping.v" "p0" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187509863 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "busOut Snooping.v(321) " "Verilog HDL warning at Snooping.v(321): initial value for variable busOut should be constant" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 321 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1607187509868 "|Snooping|cache:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut\[14..13\] Snooping.v(319) " "Output port \"busOut\[14..13\]\" at Snooping.v(319) has no driver" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607187509873 "|Snooping|cache:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:p1 " "Elaborating entity \"cache\" for hierarchy \"cache:p1\"" {  } { { "Snooping.v" "p1" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187509908 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "busOut Snooping.v(321) " "Verilog HDL warning at Snooping.v(321): initial value for variable busOut should be constant" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 321 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1607187509908 "|Snooping|cache:p1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Snooping.v(430) " "Verilog HDL Case Statement warning at Snooping.v(430): case item expression covers a value already covered by a previous case item" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 430 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1607187509908 "|Snooping|cache:p1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut\[14..13\] Snooping.v(319) " "Output port \"busOut\[14..13\]\" at Snooping.v(319) has no driver" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607187509918 "|Snooping|cache:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:p2 " "Elaborating entity \"cache\" for hierarchy \"cache:p2\"" {  } { { "Snooping.v" "p2" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187509948 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "busOut Snooping.v(321) " "Verilog HDL warning at Snooping.v(321): initial value for variable busOut should be constant" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 321 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1607187509948 "|Snooping|cache:p2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Snooping.v(462) " "Verilog HDL Case Statement warning at Snooping.v(462): case item expression covers a value already covered by a previous case item" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 462 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1607187509953 "|Snooping|cache:p2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut\[14..13\] Snooping.v(319) " "Output port \"busOut\[14..13\]\" at Snooping.v(319) has no driver" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607187509963 "|Snooping|cache:p2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbs " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbs\"" {  } { { "Snooping.v" "arbs" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187510003 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_entrada Snooping.v(115) " "Verilog HDL Always Construct warning at Snooping.v(115): variable \"mem_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_entrada Snooping.v(116) " "Verilog HDL Always Construct warning at Snooping.v(116): variable \"mem_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_saida Snooping.v(36) " "Verilog HDL Always Construct warning at Snooping.v(36): inferring latch(es) for variable \"mem_saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[0\] Snooping.v(36) " "Inferred latch for \"mem_saida\[0\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[1\] Snooping.v(36) " "Inferred latch for \"mem_saida\[1\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[2\] Snooping.v(36) " "Inferred latch for \"mem_saida\[2\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[3\] Snooping.v(36) " "Inferred latch for \"mem_saida\[3\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[4\] Snooping.v(36) " "Inferred latch for \"mem_saida\[4\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[5\] Snooping.v(36) " "Inferred latch for \"mem_saida\[5\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[6\] Snooping.v(36) " "Inferred latch for \"mem_saida\[6\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_saida\[7\] Snooping.v(36) " "Inferred latch for \"mem_saida\[7\]\" at Snooping.v(36)" {  } { { "Snooping.v" "" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607187510008 "|Snooping|arbiter:arbs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:m " "Elaborating entity \"memoria\" for hierarchy \"memoria:m\"" {  } { { "Snooping.v" "m" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187510033 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "me1 maq_emissora " "Node instance \"me1\" instantiates undefined entity \"maq_emissora\"" {  } { { "Snooping.v" "me1" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 641 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187510033 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mr1 maq_receptora " "Node instance \"mr1\" instantiates undefined entity \"maq_receptora\"" {  } { { "Snooping.v" "mr1" { Text "C:/Users/Marcos/Documents/TP4_Beatriz_MarcosJunio/Snooping.v" 642 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607187510033 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607187510158 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 05 13:58:30 2020 " "Processing ended: Sat Dec 05 13:58:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607187510158 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607187510158 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607187510158 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607187510158 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607187510768 ""}
