{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 22:50:22 2015 " "Info: Processing started: Sun Dec 13 22:50:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final1 -c final1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final1 -c final1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:countTime\|countt\[5\] register counter:countTime\|out7\[0\] 60.05 MHz 16.653 ns Internal " "Info: Clock \"clk\" has Internal fmax of 60.05 MHz between source register \"counter:countTime\|countt\[5\]\" and destination register \"counter:countTime\|out7\[0\]\" (period= 16.653 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.392 ns + Longest register register " "Info: + Longest register to register delay is 16.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:countTime\|countt\[5\] 1 REG LC_X35_Y12_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y12_N9; Fanout = 8; REG Node = 'counter:countTime\|countt\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:countTime|countt[5] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.432 ns) 1.163 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[2\]~COUTCOUT1_58 2 COMB LC_X36_Y12_N8 1 " "Info: 2: + IC(0.731 ns) + CELL(0.432 ns) = 1.163 ns; Loc. = LC_X36_Y12_N8; Fanout = 1; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[2\]~COUTCOUT1_58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 1.771 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~36 3 COMB LC_X36_Y12_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 1.771 ns; Loc. = LC_X36_Y12_N9; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.564 ns) 2.759 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~33 4 COMB LC_X36_Y12_N0 2 " "Info: 4: + IC(0.424 ns) + CELL(0.564 ns) = 2.759 ns; Loc. = LC_X36_Y12_N0; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.837 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~31 5 COMB LC_X36_Y12_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 2.837 ns; Loc. = LC_X36_Y12_N1; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.915 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~29 6 COMB LC_X36_Y12_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 2.915 ns; Loc. = LC_X36_Y12_N2; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.993 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~25 7 COMB LC_X36_Y12_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 2.993 ns; Loc. = LC_X36_Y12_N3; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 3.171 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~21 8 COMB LC_X36_Y12_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 3.171 ns; Loc. = LC_X36_Y12_N4; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.792 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~18 9 COMB LC_X36_Y12_N7 20 " "Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 3.792 ns; Loc. = LC_X36_Y12_N7; Fanout = 20; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[3\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.114 ns) 5.164 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[82\]~77 10 COMB LC_X35_Y12_N2 3 " "Info: 10: + IC(1.258 ns) + CELL(0.114 ns) = 5.164 ns; Loc. = LC_X35_Y12_N2; Fanout = 3; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[82\]~77'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.564 ns) 6.951 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~35 11 COMB LC_X36_Y13_N1 2 " "Info: 11: + IC(1.223 ns) + CELL(0.564 ns) = 6.951 ns; Loc. = LC_X36_Y13_N1; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 7.029 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~33 12 COMB LC_X36_Y13_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.078 ns) = 7.029 ns; Loc. = LC_X36_Y13_N2; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 7.107 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~31 13 COMB LC_X36_Y13_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.078 ns) = 7.107 ns; Loc. = LC_X36_Y13_N3; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 7.285 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~27 14 COMB LC_X36_Y13_N4 4 " "Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 7.285 ns; Loc. = LC_X36_Y13_N4; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 7.906 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~20 15 COMB LC_X36_Y13_N8 20 " "Info: 15: + IC(0.000 ns) + CELL(0.621 ns) = 7.906 ns; Loc. = LC_X36_Y13_N8; Fanout = 20; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.114 ns) 9.320 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[94\]~247 16 COMB LC_X35_Y11_N8 4 " "Info: 16: + IC(1.300 ns) + CELL(0.114 ns) = 9.320 ns; Loc. = LC_X35_Y11_N8; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[94\]~247'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.564 ns) 11.469 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~31 17 COMB LC_X38_Y13_N3 2 " "Info: 17: + IC(1.585 ns) + CELL(0.564 ns) = 11.469 ns; Loc. = LC_X38_Y13_N3; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 11.647 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~29 18 COMB LC_X38_Y13_N4 4 " "Info: 18: + IC(0.000 ns) + CELL(0.178 ns) = 11.647 ns; Loc. = LC_X38_Y13_N4; Fanout = 4; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 12.268 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~20 19 COMB LC_X38_Y13_N8 16 " "Info: 19: + IC(0.000 ns) + CELL(0.621 ns) = 12.268 ns; Loc. = LC_X38_Y13_N8; Fanout = 16; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|add_sub_jec:add_sub_10\|add_sub_cella\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.114 ns) 13.514 ns counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[103\]~251 20 COMB LC_X39_Y13_N7 2 " "Info: 20: + IC(1.132 ns) + CELL(0.114 ns) = 13.514 ns; Loc. = LC_X39_Y13_N7; Fanout = 2; COMB Node = 'counter:countTime\|lpm_divide:Div0\|lpm_divide_v6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_6re:divider\|StageOut\[103\]~251'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 } "NODE_NAME" } } { "db/alt_u_div_6re.tdf" "" { Text "C:/Users/waynewayne22/Desktop/final/db/alt_u_div_6re.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.564 ns) 15.297 ns counter:countTime\|out7\[0\]~61COUT0_100 21 COMB LC_X38_Y12_N2 1 " "Info: 21: + IC(1.219 ns) + CELL(0.564 ns) = 15.297 ns; Loc. = LC_X38_Y12_N2; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~61COUT0_100'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 counter:countTime|out7[0]~61COUT0_100 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.375 ns counter:countTime\|out7\[0\]~58COUT0_103 22 COMB LC_X38_Y12_N3 1 " "Info: 22: + IC(0.000 ns) + CELL(0.078 ns) = 15.375 ns; Loc. = LC_X38_Y12_N3; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~58COUT0_103'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { counter:countTime|out7[0]~61COUT0_100 counter:countTime|out7[0]~58COUT0_103 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.553 ns counter:countTime\|out7\[0\]~55 23 COMB LC_X38_Y12_N4 1 " "Info: 23: + IC(0.000 ns) + CELL(0.178 ns) = 15.553 ns; Loc. = LC_X38_Y12_N4; Fanout = 1; COMB Node = 'counter:countTime\|out7\[0\]~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { counter:countTime|out7[0]~58COUT0_103 counter:countTime|out7[0]~55 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 16.392 ns counter:countTime\|out7\[0\] 24 REG LC_X38_Y12_N8 7 " "Info: 24: + IC(0.000 ns) + CELL(0.839 ns) = 16.392 ns; Loc. = LC_X38_Y12_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.520 ns ( 45.88 % ) " "Info: Total cell delay = 7.520 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.872 ns ( 54.12 % ) " "Info: Total interconnect delay = 8.872 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.392 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 counter:countTime|out7[0]~61COUT0_100 counter:countTime|out7[0]~58COUT0_103 counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.392 ns" { counter:countTime|countt[5] {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 {} counter:countTime|out7[0]~61COUT0_100 {} counter:countTime|out7[0]~58COUT0_103 {} counter:countTime|out7[0]~55 {} counter:countTime|out7[0] {} } { 0.000ns 0.731ns 0.000ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.258ns 1.223ns 0.000ns 0.000ns 0.000ns 0.000ns 1.300ns 1.585ns 0.000ns 0.000ns 1.132ns 1.219ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.432ns 0.608ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns counter:countTime\|out7\[0\] 2 REG LC_X38_Y12_N8 7 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X38_Y12_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|out7[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns counter:countTime\|countt\[5\] 2 REG LC_X35_Y12_N9 8 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X35_Y12_N9; Fanout = 8; REG Node = 'counter:countTime\|countt\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|countt[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|out7[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|countt[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.392 ns" { counter:countTime|countt[5] counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 counter:countTime|out7[0]~61COUT0_100 counter:countTime|out7[0]~58COUT0_103 counter:countTime|out7[0]~55 counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.392 ns" { counter:countTime|countt[5] {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_58 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~36 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~21 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~18 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[82]~77 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~35 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~33 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[94]~247 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~31 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~29 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_jec:add_sub_10|add_sub_cella[3]~20 {} counter:countTime|lpm_divide:Div0|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|StageOut[103]~251 {} counter:countTime|out7[0]~61COUT0_100 {} counter:countTime|out7[0]~58COUT0_103 {} counter:countTime|out7[0]~55 {} counter:countTime|out7[0] {} } { 0.000ns 0.731ns 0.000ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.258ns 1.223ns 0.000ns 0.000ns 0.000ns 0.000ns 1.300ns 1.585ns 0.000ns 0.000ns 1.132ns 1.219ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.432ns 0.608ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.564ns 0.178ns 0.621ns 0.114ns 0.564ns 0.078ns 0.178ns 0.839ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|out7[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|out7[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk counter:countTime|countt[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} counter:countTime|countt[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LED_Matrix_Driver:screenPlayer\|dataout\[3\] reset clk 9.521 ns register " "Info: tsu for register \"LED_Matrix_Driver:screenPlayer\|dataout\[3\]\" (data pin = \"reset\", clock pin = \"clk\") is 9.521 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.654 ns + Longest pin register " "Info: + Longest pin to register delay is 12.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_98 52 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_98; Fanout = 52; PIN Node = 'reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.257 ns) + CELL(0.590 ns) 10.322 ns LED_Matrix_Driver:screenPC\|dataout~23 2 COMB LC_X5_Y12_N5 1 " "Info: 2: + IC(8.257 ns) + CELL(0.590 ns) = 10.322 ns; Loc. = LC_X5_Y12_N5; Fanout = 1; COMB Node = 'LED_Matrix_Driver:screenPC\|dataout~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.847 ns" { reset LED_Matrix_Driver:screenPC|dataout~23 } "NODE_NAME" } } { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.478 ns) 12.654 ns LED_Matrix_Driver:screenPlayer\|dataout\[3\] 3 REG LC_X5_Y12_N1 1 " "Info: 3: + IC(1.854 ns) + CELL(0.478 ns) = 12.654 ns; Loc. = LC_X5_Y12_N1; Fanout = 1; REG Node = 'LED_Matrix_Driver:screenPlayer\|dataout\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { LED_Matrix_Driver:screenPC|dataout~23 LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.543 ns ( 20.10 % ) " "Info: Total cell delay = 2.543 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.111 ns ( 79.90 % ) " "Info: Total interconnect delay = 10.111 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { reset LED_Matrix_Driver:screenPC|dataout~23 LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { reset {} reset~out0 {} LED_Matrix_Driver:screenPC|dataout~23 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 8.257ns 1.854ns } { 0.000ns 1.475ns 0.590ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.170 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns LED_Matrix_Driver:screenPlayer\|dataout\[3\] 2 REG LC_X5_Y12_N1 1 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X5_Y12_N1; Fanout = 1; REG Node = 'LED_Matrix_Driver:screenPlayer\|dataout\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { clk LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "LED_Matrix_Driver.v" "" { Text "C:/Users/waynewayne22/Desktop/final/LED_Matrix_Driver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { reset LED_Matrix_Driver:screenPC|dataout~23 LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { reset {} reset~out0 {} LED_Matrix_Driver:screenPC|dataout~23 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 8.257ns 1.854ns } { 0.000ns 1.475ns 0.590ns 0.478ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk LED_Matrix_Driver:screenPlayer|dataout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} LED_Matrix_Driver:screenPlayer|dataout[3] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Cout77\[6\] counter:countTime\|out7\[1\] 14.840 ns register " "Info: tco from clock \"clk\" to destination pin \"Cout77\[6\]\" through register \"counter:countTime\|out7\[1\]\" is 14.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns counter:countTime\|out7\[1\] 2 REG LC_X38_Y13_N8 7 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y13_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk counter:countTime|out7[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk counter:countTime|out7[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} counter:countTime|out7[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.438 ns + Longest register pin " "Info: + Longest register to pin delay is 11.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:countTime\|out7\[1\] 1 REG LC_X38_Y13_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y13_N8; Fanout = 7; REG Node = 'counter:countTime\|out7\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:countTime|out7[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/waynewayne22/Desktop/final/counter.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.590 ns) 6.286 ns counter:countTime\|seg7disp:S7\|WideOr0~0 2 COMB LC_X1_Y3_N9 1 " "Info: 2: + IC(5.696 ns) + CELL(0.590 ns) = 6.286 ns; Loc. = LC_X1_Y3_N9; Fanout = 1; COMB Node = 'counter:countTime\|seg7disp:S7\|WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { counter:countTime|out7[1] counter:countTime|seg7disp:S7|WideOr0~0 } "NODE_NAME" } } { "seg7disp.v" "" { Text "C:/Users/waynewayne22/Desktop/final/seg7disp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.442 ns) 7.881 ns counter:countTime\|seg7disp:S7\|WideOr0~1 3 COMB LC_X1_Y2_N4 1 " "Info: 3: + IC(1.153 ns) + CELL(0.442 ns) = 7.881 ns; Loc. = LC_X1_Y2_N4; Fanout = 1; COMB Node = 'counter:countTime\|seg7disp:S7\|WideOr0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter:countTime|seg7disp:S7|WideOr0~0 counter:countTime|seg7disp:S7|WideOr0~1 } "NODE_NAME" } } { "seg7disp.v" "" { Text "C:/Users/waynewayne22/Desktop/final/seg7disp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(2.124 ns) 11.438 ns Cout77\[6\] 4 PIN PIN_59 0 " "Info: 4: + IC(1.433 ns) + CELL(2.124 ns) = 11.438 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'Cout77\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { counter:countTime|seg7disp:S7|WideOr0~1 Cout77[6] } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 27.59 % ) " "Info: Total cell delay = 3.156 ns ( 27.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.282 ns ( 72.41 % ) " "Info: Total interconnect delay = 8.282 ns ( 72.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.438 ns" { counter:countTime|out7[1] counter:countTime|seg7disp:S7|WideOr0~0 counter:countTime|seg7disp:S7|WideOr0~1 Cout77[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.438 ns" { counter:countTime|out7[1] {} counter:countTime|seg7disp:S7|WideOr0~0 {} counter:countTime|seg7disp:S7|WideOr0~1 {} Cout77[6] {} } { 0.000ns 5.696ns 1.153ns 1.433ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk counter:countTime|out7[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} counter:countTime|out7[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.438 ns" { counter:countTime|out7[1] counter:countTime|seg7disp:S7|WideOr0~0 counter:countTime|seg7disp:S7|WideOr0~1 Cout77[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.438 ns" { counter:countTime|out7[1] {} counter:countTime|seg7disp:S7|WideOr0~0 {} counter:countTime|seg7disp:S7|WideOr0~1 {} Cout77[6] {} } { 0.000ns 5.696ns 1.153ns 1.433ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rst Cout77\[5\] 13.484 ns Longest " "Info: Longest tpd from source pin \"rst\" to destination pin \"Cout77\[5\]\" is 13.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns rst 1 PIN PIN_99 7 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 7; PIN Node = 'rst'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.807 ns) + CELL(0.590 ns) 9.872 ns counter:countTime\|seg7disp:S7\|WideOr1~1 2 COMB LC_X1_Y3_N5 1 " "Info: 2: + IC(7.807 ns) + CELL(0.590 ns) = 9.872 ns; Loc. = LC_X1_Y3_N5; Fanout = 1; COMB Node = 'counter:countTime\|seg7disp:S7\|WideOr1~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { rst counter:countTime|seg7disp:S7|WideOr1~1 } "NODE_NAME" } } { "seg7disp.v" "" { Text "C:/Users/waynewayne22/Desktop/final/seg7disp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(2.124 ns) 13.484 ns Cout77\[5\] 3 PIN PIN_58 0 " "Info: 3: + IC(1.488 ns) + CELL(2.124 ns) = 13.484 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'Cout77\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { counter:countTime|seg7disp:S7|WideOr1~1 Cout77[5] } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.189 ns ( 31.07 % ) " "Info: Total cell delay = 4.189 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.295 ns ( 68.93 % ) " "Info: Total interconnect delay = 9.295 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.484 ns" { rst counter:countTime|seg7disp:S7|WideOr1~1 Cout77[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.484 ns" { rst {} rst~out0 {} counter:countTime|seg7disp:S7|WideOr1~1 {} Cout77[5] {} } { 0.000ns 0.000ns 7.807ns 1.488ns } { 0.000ns 1.475ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "detectST fire1 clk -4.975 ns register " "Info: th for register \"detectST\" (data pin = \"fire1\", clock pin = \"clk\") is -4.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.170 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 81 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 81; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns detectST 2 REG LC_X9_Y12_N4 8 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X9_Y12_N4; Fanout = 8; REG Node = 'detectST'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { clk detectST } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} detectST {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.160 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns fire1 1 PIN PIN_226 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 3; PIN Node = 'fire1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fire1 } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.376 ns) + CELL(0.309 ns) 8.160 ns detectST 2 REG LC_X9_Y12_N4 8 " "Info: 2: + IC(6.376 ns) + CELL(0.309 ns) = 8.160 ns; Loc. = LC_X9_Y12_N4; Fanout = 8; REG Node = 'detectST'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.685 ns" { fire1 detectST } "NODE_NAME" } } { "final1.v" "" { Text "C:/Users/waynewayne22/Desktop/final/final1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 21.86 % ) " "Info: Total cell delay = 1.784 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.376 ns ( 78.14 % ) " "Info: Total interconnect delay = 6.376 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { fire1 detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { fire1 {} fire1~out0 {} detectST {} } { 0.000ns 0.000ns 6.376ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { clk detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { clk {} clk~out0 {} detectST {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { fire1 detectST } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { fire1 {} fire1~out0 {} detectST {} } { 0.000ns 0.000ns 6.376ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 22:50:22 2015 " "Info: Processing ended: Sun Dec 13 22:50:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
