#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct  7 14:41:39 2021
# Process ID: 4812
# Current directory: D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12936 D:\2021-fall\Single Cycle Processor Designed in verilog\project\Single Cycle Processor\Single Cycle Processor.xpr
# Log file: D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/vivado.log
# Journal file: D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/2021-fall/Single Cycle Processor Designed in verilog/project/Single Cycle Processor/Single Cycle Processor.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_CPU.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_CPU/u_top_single_cycle_CPU/u_ALU/A}} 
current_wave_config {Untitled 2}
add_wave {{/tb_CPU/u_top_single_cycle_CPU/u_ALU/B}} 
relaunch_sim
relaunch_sim
close_sim
launch_runs synth_1 -jobs 8
wait_on_run synth_1
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
