static unsigned int u2o_read(unsigned int base, unsigned int offset)\r\n{\r\nreturn readl(base + offset);\r\n}\r\nstatic void u2o_set(unsigned int base, unsigned int offset, unsigned int value)\r\n{\r\nunsigned int reg;\r\nreg = readl(base + offset);\r\nreg |= value;\r\nwritel(reg, base + offset);\r\nreadl(base + offset);\r\n}\r\nstatic void u2o_clear(unsigned int base, unsigned int offset,\r\nunsigned int value)\r\n{\r\nunsigned int reg;\r\nreg = readl(base + offset);\r\nreg &= ~value;\r\nwritel(reg, base + offset);\r\nreadl(base + offset);\r\n}\r\nstatic void u2o_write(unsigned int base, unsigned int offset,\r\nunsigned int value)\r\n{\r\nwritel(value, base + offset);\r\nreadl(base + offset);\r\n}\r\nint mv_udc_phy_init(unsigned int base)\r\n{\r\nunsigned long timeout;\r\nif (cpu_is_pxa910()) {\r\nu2o_set(base, UTMI_CTRL, (1 << UTMI_CTRL_INPKT_DELAY_SOF_SHIFT)\r\n| (1 << UTMI_CTRL_PU_REF_SHIFT));\r\n}\r\nu2o_set(base, UTMI_CTRL, 1 << UTMI_CTRL_PLL_PWR_UP_SHIFT);\r\nu2o_set(base, UTMI_CTRL, 1 << UTMI_CTRL_PWR_UP_SHIFT);\r\nu2o_clear(base, UTMI_PLL, UTMI_PLL_PLLVDD18_MASK\r\n| UTMI_PLL_PLLVDD12_MASK | UTMI_PLL_PLLCALI12_MASK\r\n| UTMI_PLL_FBDIV_MASK | UTMI_PLL_REFDIV_MASK\r\n| UTMI_PLL_ICP_MASK | UTMI_PLL_KVCO_MASK);\r\nu2o_set(base, UTMI_PLL, (0xee << UTMI_PLL_FBDIV_SHIFT)\r\n| (0xb << UTMI_PLL_REFDIV_SHIFT)\r\n| (3 << UTMI_PLL_PLLVDD18_SHIFT)\r\n| (3 << UTMI_PLL_PLLVDD12_SHIFT)\r\n| (3 << UTMI_PLL_PLLCALI12_SHIFT)\r\n| (1 << UTMI_PLL_ICP_SHIFT) | (3 << UTMI_PLL_KVCO_SHIFT));\r\nu2o_clear(base, UTMI_TX, UTMI_TX_REG_EXT_FS_RCAL_EN_MASK\r\n| UTMI_TX_TXVDD12_MASK\r\n| UTMI_TX_CK60_PHSEL_MASK | UTMI_TX_IMPCAL_VTH_MASK\r\n| UTMI_TX_REG_EXT_FS_RCAL_MASK | UTMI_TX_AMP_MASK);\r\nu2o_set(base, UTMI_TX, (3 << UTMI_TX_TXVDD12_SHIFT)\r\n| (4 << UTMI_TX_CK60_PHSEL_SHIFT)\r\n| (4 << UTMI_TX_IMPCAL_VTH_SHIFT)\r\n| (8 << UTMI_TX_REG_EXT_FS_RCAL_SHIFT)\r\n| (3 << UTMI_TX_AMP_SHIFT));\r\nu2o_clear(base, UTMI_RX, UTMI_RX_SQ_THRESH_MASK\r\n| UTMI_REG_SQ_LENGTH_MASK);\r\nif (cpu_is_pxa168())\r\nu2o_set(base, UTMI_RX, (7 << UTMI_RX_SQ_THRESH_SHIFT)\r\n| (2 << UTMI_REG_SQ_LENGTH_SHIFT));\r\nelse\r\nu2o_set(base, UTMI_RX, (0x7 << UTMI_RX_SQ_THRESH_SHIFT)\r\n| (2 << UTMI_REG_SQ_LENGTH_SHIFT));\r\nif (cpu_is_pxa168())\r\nu2o_write(base, UTMI_IVREF, 0x4bf);\r\ntimeout = jiffies + 100;\r\nwhile ((u2o_read(base, UTMI_PLL) & PLL_READY) == 0) {\r\nif (time_after(jiffies, timeout))\r\nreturn -ETIME;\r\ncpu_relax();\r\n}\r\nudelay(200);\r\nu2o_set(base, UTMI_PLL, VCOCAL_START);\r\nudelay(40);\r\nu2o_clear(base, UTMI_PLL, VCOCAL_START);\r\nudelay(200);\r\nu2o_set(base, UTMI_TX, REG_RCAL_START);\r\nudelay(40);\r\nu2o_clear(base, UTMI_TX, REG_RCAL_START);\r\nudelay(200);\r\ntimeout = jiffies + 100;\r\nwhile ((u2o_read(base, UTMI_PLL) & PLL_READY) == 0) {\r\nif (time_after(jiffies, timeout))\r\nreturn -ETIME;\r\ncpu_relax();\r\n}\r\nif (cpu_is_pxa168()) {\r\nu2o_set(base, UTMI_RESERVE, 1 << 5);\r\nu2o_write(base, UTMI_OTG_ADDON, 1);\r\n}\r\nreturn 0;\r\n}\r\nint mv_udc_phy_init(unsigned int base)\r\n{\r\nreturn 0;\r\n}
