Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.2.1.288.0

Mon Jul  1 11:00:55 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt 8_bit_counter_impl1.twr 8_bit_counter_impl1.udb -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {sx1257_clk_out} -period 31.25 [get_ports sx1257_clk_out]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 89.4849%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
q_serializer/data_out/Q                 |          No required time
led_blink/led/Q                         |          No required time
i_serializer/data_out/Q                 |          No required time
q_serializer/clk_out_enable_c/Q         |          No required time
i_serializer/clk_out_enable_c/Q         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{q_demod/int_reg[1]_222__i5/SR   q_demod/int_reg[1]_222__i6/SR}                           
                                        |           No arrival time
{q_demod/int_reg[1]_222__i3/SR   q_demod/int_reg[1]_222__i4/SR}                           
                                        |           No arrival time
{q_demod/int_reg[1]_222__i1/SR   q_demod/int_reg[1]_222__i2/SR}                           
                                        |           No arrival time
q_demod/int_reg[1]_222__i0/SR           |           No arrival time
{q_demod/int_reg[0]__i11/SR   q_demod/int_reg[0]__i12/SR}                           
                                        |           No arrival time
{q_demod/int_reg[0]__i9/SR   q_demod/int_reg[0]__i10/SR}                           
                                        |           No arrival time
{q_demod/int_reg[0]__i7/SR   q_demod/int_reg[0]__i8/SR}                           
                                        |           No arrival time
{q_demod/int_reg[2]_223__i11/SR   q_demod/int_reg[2]_223__i12/SR}                           
                                        |           No arrival time
{q_demod/int_reg[1]_222__i11/SR   q_demod/int_reg[1]_222__i12/SR}                           
                                        |           No arrival time
{q_demod/int_reg[0]__i5/SR   q_demod/int_reg[0]__i6/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       166
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
stm_fpga_spare5                         |                     input
sx1257_q_out                            |                     input
sx1257_miso                             |                     input
sx1257_i_out                            |                     input
spi6_mosi                               |                     input
spi6_sck                                |                     input
spi6_nss                                |                     input
stm_fpga_spare4                         |                     input
tim1_ch1                                |                     input
i2c4_scl                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        35
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "sx1257_clk_out"
=======================
create_clock -name {sx1257_clk_out} -period 31.25 [get_ports sx1257_clk_out]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock sx1257_clk_out          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sx1257_clk_out                    |             Target |          31.250 ns |         32.000 MHz 
                                        | Actual (all paths) |          19.641 ns |         50.914 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
q_serializer/clk_out_enable_c/D          |    6.138 ns 
i_serializer/clk_out_enable_c/D          |    6.997 ns 
led_blink/current_state_i1/D             |   11.609 ns 
led_blink/current_state_i0/D             |   11.873 ns 
q_rising_sync/data_out/D                 |   12.106 ns 
i_rising_sync/data_out/D                 |   12.701 ns 
{led_blink/current_state_i1/SP   led_blink/current_state_i0/SP}              
                                         |   12.772 ns 
{led_blink/counter_217__i17/SR   led_blink/counter_217__i18/SR}              
                                         |   12.957 ns 
{led_blink/counter_217__i19/SR   led_blink/counter_217__i20/SR}              
                                         |   12.957 ns 
{led_blink/counter_217__i21/SR   led_blink/counter_217__i22/SR}              
                                         |   12.957 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : q_serializer/bit_counter_i4/Q  (SLICE_R18C18A)
Path End         : q_serializer/clk_out_enable_c/D  (SLICE_R17C19B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (F)
Logic Level      : 3
Delay Ratio      : 69.1% (route), 30.9% (logic)
Clock Skew       : -1.808 ns 
Setup Constraint : 15.625 ns 
Path Slack       : 6.138 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{q_serializer/bit_counter_i4/CK   q_serializer/bit_counter_i5/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
q_serializer/bit_counter_i4/CK->q_serializer/bit_counter_i4/Q
                                          SLICE_R18C18A   CLK_TO_Q0_DELAY          1.388                 10.239  2       
q_serializer/bit_counter[4]                               NET DELAY                2.141                 12.380  2       
q_serializer/i4_4_lut/B->q_serializer/i4_4_lut/Z
                                          SLICE_R17C17A   A0_TO_F0_DELAY           0.449                 12.829  3       
q_serializer/n10                                          NET DELAY                3.027                 15.856  3       
q_serializer.SLICE_305/C1->q_serializer.SLICE_305/F1
                                          SLICE_R17C19B   C1_TO_F1_DELAY           0.476                 16.332  1       
q_serializer.clk_out_enable_N_397$n0                      NET DELAY                0.000                 16.332  1       
q_serializer/clk_out_enable_c/D                           ENDPOINT                 0.000                 16.332  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 15.625  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 15.625  1       
sx1257_clk_out                                            NET DELAY                0.000                 15.625  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.460                 16.085  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                6.583                 22.668  191     
q_serializer/clk_out_enable_c/CK                          CLOCK PIN                0.000                 22.668  1       
                                                          Uncertainty           -(0.000)                 22.668  
                                                          Setup time            -(0.198)                 22.470  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            22.470  
Arrival Time                                                                                          -(16.332)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      6.138  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_serializer/bit_counter_i2/Q  (SLICE_R12C18C)
Path End         : i_serializer/clk_out_enable_c/D  (SLICE_R13C19B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (F)
Logic Level      : 3
Delay Ratio      : 65.1% (route), 34.9% (logic)
Clock Skew       : -1.808 ns 
Setup Constraint : 15.625 ns 
Path Slack       : 6.997 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{i_serializer/bit_counter_i2/CK   i_serializer/bit_counter_i3/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
i_serializer/bit_counter_i2/CK->i_serializer/bit_counter_i2/Q
                                          SLICE_R12C18C   CLK_TO_Q0_DELAY          1.388                 10.239  2       
i_serializer/bit_counter[2]                               NET DELAY                2.141                 12.380  2       
i_serializer/i4_4_lut/C->i_serializer/i4_4_lut/Z
                                          SLICE_R13C18B   A0_TO_F0_DELAY           0.449                 12.829  2       
i_serializer/n10                                          NET DELAY                2.168                 14.997  2       
i_serializer/i5_3_lut/B->i_serializer/i5_3_lut/Z
                                          SLICE_R13C19B   D1_TO_F1_DELAY           0.476                 15.473  1       
i_serializer/clk_out_enable_N_395                         NET DELAY                0.000                 15.473  1       
i_serializer/clk_out_enable_c/D                           ENDPOINT                 0.000                 15.473  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 15.625  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 15.625  1       
sx1257_clk_out                                            NET DELAY                0.000                 15.625  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.460                 16.085  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                6.583                 22.668  191     
i_serializer/clk_out_enable_c/CK                          CLOCK PIN                0.000                 22.668  1       
                                                          Uncertainty           -(0.000)                 22.668  
                                                          Setup time            -(0.198)                 22.470  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            22.470  
Arrival Time                                                                                          -(15.473)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      6.997  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink/counter_217__i10/Q  (SLICE_R12C4B)
Path End         : led_blink/current_state_i1/D  (SLICE_R11C6B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 9
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 31.250 ns 
Path Slack       : 11.609 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{led_blink/counter_217__i9/CK   led_blink/counter_217__i10/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
led_blink/counter_217__i10/CK->led_blink/counter_217__i10/Q
                                          SLICE_R12C4B    CLK_TO_Q1_DELAY          1.388                 10.239  2       
led_blink/counter[10]_2                                   NET DELAY                2.353                 12.592  2       
led_blink/i1_2_lut/A->led_blink/i1_2_lut/Z
                                          SLICE_R11C4C    D0_TO_F0_DELAY           0.449                 13.041  2       
led_blink/n1                                              NET DELAY                2.485                 15.526  2       
led_blink/i1_4_lut/D->led_blink/i1_4_lut/Z
                                          SLICE_R10C5A    B1_TO_F1_DELAY           0.449                 15.975  2       
led_blink/n1868                                           NET DELAY                2.168                 18.143  2       
led_blink/i2622_3_lut_4_lut/D->led_blink/i2622_3_lut_4_lut/Z
                                          SLICE_R10C5D    D1_TO_F1_DELAY           0.449                 18.592  1       
led_blink/n3718                                           NET DELAY                2.168                 20.760  1       
i34_4_lut/A->i34_4_lut/Z                  SLICE_R11C5B    D1_TO_F1_DELAY           0.476                 21.236  1       
n21                                                       NET DELAY                0.304                 21.540  1       
i2621_4_lut/D->i2621_4_lut/Z              SLICE_R11C5C    C0_TO_F0_DELAY           0.476                 22.016  1       
n3713                                                     NET DELAY                0.304                 22.320  1       
LessThan_213_i52_4_lut/A->LessThan_213_i52_4_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY           0.449                 22.769  2       
led_blink/n433                                            NET DELAY                2.168                 24.937  2       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R11C6A    D0_TO_F0_DELAY           0.449                 25.386  2       
led_blink/n233                                            NET DELAY                2.432                 27.818  2       
led_blink/i2902_2_lut/B->led_blink/i2902_2_lut/Z
                                          SLICE_R11C6B    C0_TO_F0_DELAY           0.476                 28.294  1       
led_blink/n1852                                           NET DELAY                0.000                 28.294  1       
led_blink/current_state_i1/D                              ENDPOINT                 0.000                 28.294  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 31.250  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 31.250  1       
sx1257_clk_out                                            NET DELAY                0.000                 31.250  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 31.760  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 40.101  191     
{led_blink/current_state_i1/CK   led_blink/current_state_i0/CK}
                                                          CLOCK PIN                0.000                 40.101  1       
                                                          Uncertainty           -(0.000)                 40.101  
                                                          Setup time            -(0.198)                 39.903  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            39.903  
Arrival Time                                                                                          -(28.294)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     11.609  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink/counter_217__i10/Q  (SLICE_R12C4B)
Path End         : led_blink/current_state_i0/D  (SLICE_R11C6B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 9
Delay Ratio      : 73.6% (route), 26.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 31.250 ns 
Path Slack       : 11.873 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{led_blink/counter_217__i9/CK   led_blink/counter_217__i10/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
led_blink/counter_217__i10/CK->led_blink/counter_217__i10/Q
                                          SLICE_R12C4B    CLK_TO_Q1_DELAY          1.388                 10.239  2       
led_blink/counter[10]_2                                   NET DELAY                2.353                 12.592  2       
led_blink/i1_2_lut/A->led_blink/i1_2_lut/Z
                                          SLICE_R11C4C    D0_TO_F0_DELAY           0.449                 13.041  2       
led_blink/n1                                              NET DELAY                2.485                 15.526  2       
led_blink/i1_4_lut/D->led_blink/i1_4_lut/Z
                                          SLICE_R10C5A    B1_TO_F1_DELAY           0.449                 15.975  2       
led_blink/n1868                                           NET DELAY                2.168                 18.143  2       
led_blink/i2622_3_lut_4_lut/D->led_blink/i2622_3_lut_4_lut/Z
                                          SLICE_R10C5D    D1_TO_F1_DELAY           0.449                 18.592  1       
led_blink/n3718                                           NET DELAY                2.168                 20.760  1       
i34_4_lut/A->i34_4_lut/Z                  SLICE_R11C5B    D1_TO_F1_DELAY           0.476                 21.236  1       
n21                                                       NET DELAY                0.304                 21.540  1       
i2621_4_lut/D->i2621_4_lut/Z              SLICE_R11C5C    C0_TO_F0_DELAY           0.476                 22.016  1       
n3713                                                     NET DELAY                0.304                 22.320  1       
LessThan_213_i52_4_lut/A->LessThan_213_i52_4_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY           0.449                 22.769  2       
led_blink/n433                                            NET DELAY                2.168                 24.937  2       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R11C6A    D0_TO_F0_DELAY           0.449                 25.386  2       
led_blink/n233                                            NET DELAY                2.168                 27.554  2       
led_blink/i1395_2_lut/B->led_blink/i1395_2_lut/Z
                                          SLICE_R11C6B    D1_TO_F1_DELAY           0.476                 28.030  1       
led_blink/n234[0]                                         NET DELAY                0.000                 28.030  1       
led_blink/current_state_i0/D                              ENDPOINT                 0.000                 28.030  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 31.250  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 31.250  1       
sx1257_clk_out                                            NET DELAY                0.000                 31.250  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 31.760  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 40.101  191     
{led_blink/current_state_i1/CK   led_blink/current_state_i0/CK}
                                                          CLOCK PIN                0.000                 40.101  1       
                                                          Uncertainty           -(0.000)                 40.101  
                                                          Setup time            -(0.198)                 39.903  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            39.903  
Arrival Time                                                                                          -(28.030)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     11.873  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_rising_sync/fifo_i0/Q  (SLICE_R19C2A)
Path End         : q_rising_sync/data_out/D  (SLICE_R19C5B)
Source Clock     : sx1257_clk_out (F)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : 1.808 ns 
Setup Constraint : 15.625 ns 
Path Slack       : 12.106 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.460                  0.460  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                6.583                  7.043  191     
q_rising_sync/fifo_i0/CK                                  CLOCK PIN                0.000                  7.043  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
q_rising_sync/fifo_i0/CK->q_rising_sync/fifo_i0/Q
                                          SLICE_R19C2A    CLK_TO_Q0_DELAY          1.388                  8.431  1       
q_rising_sync/fifo[0]                                     NET DELAY                3.265                 11.696  1       
q_rising_sync/i13_3_lut/A->q_rising_sync/i13_3_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY           0.476                 12.172  1       
q_rising_sync/q_out_synced_N_387                          NET DELAY                0.000                 12.172  1       
q_rising_sync/data_out/D                                  ENDPOINT                 0.000                 12.172  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 15.625  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 15.625  1       
sx1257_clk_out                                            NET DELAY                0.000                 15.625  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 16.135  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 24.476  191     
{q_rising_sync/rd_ptr_c/CK   q_rising_sync/data_out/CK}
                                                          CLOCK PIN                0.000                 24.476  1       
                                                          Uncertainty           -(0.000)                 24.476  
                                                          Setup time            -(0.198)                 24.278  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            24.278  
Arrival Time                                                                                          -(12.172)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     12.106  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rising_sync/fifo_i1/Q  (SLICE_R16C3C)
Path End         : i_rising_sync/data_out/D  (SLICE_R16C5B)
Source Clock     : sx1257_clk_out (F)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : 1.808 ns 
Setup Constraint : 15.625 ns 
Path Slack       : 12.701 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.460                  0.460  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                6.583                  7.043  191     
i_rising_sync/fifo_i1/CK                                  CLOCK PIN                0.000                  7.043  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
i_rising_sync/fifo_i1/CK->i_rising_sync/fifo_i1/Q
                                          SLICE_R16C3C    CLK_TO_Q0_DELAY          1.388                  8.431  1       
i_rising_sync/fifo[1]                                     NET DELAY                2.670                 11.101  1       
i_rising_sync/i13_3_lut/B->i_rising_sync/i13_3_lut/Z
                                          SLICE_R16C5B    B1_TO_F1_DELAY           0.476                 11.577  1       
i_rising_sync/i_out_synced_N_385                          NET DELAY                0.000                 11.577  1       
i_rising_sync/data_out/D                                  ENDPOINT                 0.000                 11.577  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 15.625  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 15.625  1       
sx1257_clk_out                                            NET DELAY                0.000                 15.625  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 16.135  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 24.476  191     
{i_rising_sync/rd_ptr_c/CK   i_rising_sync/data_out/CK}
                                                          CLOCK PIN                0.000                 24.476  1       
                                                          Uncertainty           -(0.000)                 24.476  
                                                          Setup time            -(0.198)                 24.278  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            24.278  
Arrival Time                                                                                          -(11.577)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     12.701  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink/counter_217__i10/Q  (SLICE_R12C4B)
Path End         : {led_blink/current_state_i1/SP   led_blink/current_state_i0/SP}  (SLICE_R11C6B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 9
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 31.250 ns 
Path Slack       : 12.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{led_blink/counter_217__i9/CK   led_blink/counter_217__i10/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
led_blink/counter_217__i10/CK->led_blink/counter_217__i10/Q
                                          SLICE_R12C4B    CLK_TO_Q1_DELAY          1.388                 10.239  2       
led_blink/counter[10]_2                                   NET DELAY                2.353                 12.592  2       
led_blink/i1_2_lut/A->led_blink/i1_2_lut/Z
                                          SLICE_R11C4C    D0_TO_F0_DELAY           0.449                 13.041  2       
led_blink/n1                                              NET DELAY                2.485                 15.526  2       
led_blink/i1_4_lut/D->led_blink/i1_4_lut/Z
                                          SLICE_R10C5A    B1_TO_F1_DELAY           0.449                 15.975  2       
led_blink/n1868                                           NET DELAY                2.168                 18.143  2       
led_blink/i2622_3_lut_4_lut/D->led_blink/i2622_3_lut_4_lut/Z
                                          SLICE_R10C5D    D1_TO_F1_DELAY           0.449                 18.592  1       
led_blink/n3718                                           NET DELAY                2.168                 20.760  1       
i34_4_lut/A->i34_4_lut/Z                  SLICE_R11C5B    D1_TO_F1_DELAY           0.476                 21.236  1       
n21                                                       NET DELAY                0.304                 21.540  1       
i2621_4_lut/D->i2621_4_lut/Z              SLICE_R11C5C    C0_TO_F0_DELAY           0.476                 22.016  1       
n3713                                                     NET DELAY                0.304                 22.320  1       
LessThan_213_i52_4_lut/A->LessThan_213_i52_4_lut/Z
                                          SLICE_R11C5C    C1_TO_F1_DELAY           0.476                 22.796  2       
led_blink/n433                                            NET DELAY                0.304                 23.100  2       
led_blink.i2610_2_lut/D->led_blink.i2610_2_lut/Z
                                          SLICE_R11C5D    C0_TO_F0_DELAY           0.476                 23.576  1       
led_blink/n3716                                           NET DELAY                0.304                 23.880  1       
led_blink/i2859_4_lut/C->led_blink/i2859_4_lut/Z
                                          SLICE_R11C5D    C1_TO_F1_DELAY           0.449                 24.329  1       
led_blink/n9                                              NET DELAY                2.802                 27.131  1       
{led_blink/current_state_i1/SP   led_blink/current_state_i0/SP}
                                                          ENDPOINT                 0.000                 27.131  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 31.250  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 31.250  1       
sx1257_clk_out                                            NET DELAY                0.000                 31.250  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 31.760  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 40.101  191     
{led_blink/current_state_i1/CK   led_blink/current_state_i0/CK}
                                                          CLOCK PIN                0.000                 40.101  1       
                                                          Uncertainty           -(0.000)                 40.101  
                                                          Setup time            -(0.198)                 39.903  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            39.903  
Arrival Time                                                                                          -(27.131)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     12.772  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink/counter_217__i15/Q  (SLICE_R12C5A)
Path End         : {led_blink/counter_217__i17/SR   led_blink/counter_217__i18/SR}  (SLICE_R12C5B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 7
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 31.250 ns 
Path Slack       : 12.957 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{led_blink/counter_217__i15/CK   led_blink/counter_217__i16/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
led_blink/counter_217__i15/CK->led_blink/counter_217__i15/Q
                                          SLICE_R12C5A    CLK_TO_Q0_DELAY          1.388                 10.239  3       
led_blink/counter[15]_2                                   NET DELAY                2.022                 12.261  3       
led_blink/i1_2_lut_adj_4/A->led_blink/i1_2_lut_adj_4/Z
                                          SLICE_R11C4A    C0_TO_F0_DELAY           0.449                 12.710  1       
led_blink/n92                                             NET DELAY                2.551                 15.261  1       
led_blink/i1_4_lut_adj_6/B->led_blink/i1_4_lut_adj_6/Z
                                          SLICE_R11C5A    A1_TO_F1_DELAY           0.476                 15.737  1       
led_blink/n85                                             NET DELAY                0.304                 16.041  1       
i2354_4_lut/D->i2354_4_lut/Z              SLICE_R11C5B    C0_TO_F0_DELAY           0.449                 16.490  2       
led_blink/n3356                                           NET DELAY                2.168                 18.658  2       
led_blink/i1496_4_lut/C->led_blink/i1496_4_lut/Z
                                          SLICE_R10C6A    D0_TO_F0_DELAY           0.476                 19.134  1       
led_blink/n1892                                           NET DELAY                0.304                 19.438  1       
led_blink/i3_4_lut/A->led_blink/i3_4_lut/Z
                                          SLICE_R10C6A    C1_TO_F1_DELAY           0.449                 19.887  3       
led_blink/n1894                                           NET DELAY                2.485                 22.372  3       
led_blink/i1501_4_lut/C->led_blink/i1501_4_lut/Z
                                          SLICE_R10C6B    B1_TO_F1_DELAY           0.449                 22.821  17      
led_blink/n1365                                           NET DELAY                3.794                 26.615  17      
{led_blink/counter_217__i17/SR   led_blink/counter_217__i18/SR}
                                                          ENDPOINT                 0.000                 26.615  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 31.250  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 31.250  1       
sx1257_clk_out                                            NET DELAY                0.000                 31.250  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 31.760  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 40.101  191     
{led_blink/counter_217__i17/CK   led_blink/counter_217__i18/CK}
                                                          CLOCK PIN                0.000                 40.101  1       
                                                          Uncertainty           -(0.000)                 40.101  
                                                          Setup time            -(0.529)                 39.572  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            39.572  
Arrival Time                                                                                          -(26.615)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     12.957  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink/counter_217__i15/Q  (SLICE_R12C5A)
Path End         : {led_blink/counter_217__i19/SR   led_blink/counter_217__i20/SR}  (SLICE_R12C5C)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 7
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 31.250 ns 
Path Slack       : 12.957 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{led_blink/counter_217__i15/CK   led_blink/counter_217__i16/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
led_blink/counter_217__i15/CK->led_blink/counter_217__i15/Q
                                          SLICE_R12C5A    CLK_TO_Q0_DELAY          1.388                 10.239  3       
led_blink/counter[15]_2                                   NET DELAY                2.022                 12.261  3       
led_blink/i1_2_lut_adj_4/A->led_blink/i1_2_lut_adj_4/Z
                                          SLICE_R11C4A    C0_TO_F0_DELAY           0.449                 12.710  1       
led_blink/n92                                             NET DELAY                2.551                 15.261  1       
led_blink/i1_4_lut_adj_6/B->led_blink/i1_4_lut_adj_6/Z
                                          SLICE_R11C5A    A1_TO_F1_DELAY           0.476                 15.737  1       
led_blink/n85                                             NET DELAY                0.304                 16.041  1       
i2354_4_lut/D->i2354_4_lut/Z              SLICE_R11C5B    C0_TO_F0_DELAY           0.449                 16.490  2       
led_blink/n3356                                           NET DELAY                2.168                 18.658  2       
led_blink/i1496_4_lut/C->led_blink/i1496_4_lut/Z
                                          SLICE_R10C6A    D0_TO_F0_DELAY           0.476                 19.134  1       
led_blink/n1892                                           NET DELAY                0.304                 19.438  1       
led_blink/i3_4_lut/A->led_blink/i3_4_lut/Z
                                          SLICE_R10C6A    C1_TO_F1_DELAY           0.449                 19.887  3       
led_blink/n1894                                           NET DELAY                2.485                 22.372  3       
led_blink/i1501_4_lut/C->led_blink/i1501_4_lut/Z
                                          SLICE_R10C6B    B1_TO_F1_DELAY           0.449                 22.821  17      
led_blink/n1365                                           NET DELAY                3.794                 26.615  17      
{led_blink/counter_217__i19/SR   led_blink/counter_217__i20/SR}
                                                          ENDPOINT                 0.000                 26.615  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 31.250  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 31.250  1       
sx1257_clk_out                                            NET DELAY                0.000                 31.250  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 31.760  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 40.101  191     
{led_blink/counter_217__i19/CK   led_blink/counter_217__i20/CK}
                                                          CLOCK PIN                0.000                 40.101  1       
                                                          Uncertainty           -(0.000)                 40.101  
                                                          Setup time            -(0.529)                 39.572  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            39.572  
Arrival Time                                                                                          -(26.615)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     12.957  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink/counter_217__i15/Q  (SLICE_R12C5A)
Path End         : {led_blink/counter_217__i21/SR   led_blink/counter_217__i22/SR}  (SLICE_R12C5D)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 7
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 31.250 ns 
Path Slack       : 12.957 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY            0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY                0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                  0.510  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                  8.851  191     
{led_blink/counter_217__i15/CK   led_blink/counter_217__i16/CK}
                                                          CLOCK PIN                0.000                  8.851  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
led_blink/counter_217__i15/CK->led_blink/counter_217__i15/Q
                                          SLICE_R12C5A    CLK_TO_Q0_DELAY          1.388                 10.239  3       
led_blink/counter[15]_2                                   NET DELAY                2.022                 12.261  3       
led_blink/i1_2_lut_adj_4/A->led_blink/i1_2_lut_adj_4/Z
                                          SLICE_R11C4A    C0_TO_F0_DELAY           0.449                 12.710  1       
led_blink/n92                                             NET DELAY                2.551                 15.261  1       
led_blink/i1_4_lut_adj_6/B->led_blink/i1_4_lut_adj_6/Z
                                          SLICE_R11C5A    A1_TO_F1_DELAY           0.476                 15.737  1       
led_blink/n85                                             NET DELAY                0.304                 16.041  1       
i2354_4_lut/D->i2354_4_lut/Z              SLICE_R11C5B    C0_TO_F0_DELAY           0.449                 16.490  2       
led_blink/n3356                                           NET DELAY                2.168                 18.658  2       
led_blink/i1496_4_lut/C->led_blink/i1496_4_lut/Z
                                          SLICE_R10C6A    D0_TO_F0_DELAY           0.476                 19.134  1       
led_blink/n1892                                           NET DELAY                0.304                 19.438  1       
led_blink/i3_4_lut/A->led_blink/i3_4_lut/Z
                                          SLICE_R10C6A    C1_TO_F1_DELAY           0.449                 19.887  3       
led_blink/n1894                                           NET DELAY                2.485                 22.372  3       
led_blink/i1501_4_lut/C->led_blink/i1501_4_lut/Z
                                          SLICE_R10C6B    B1_TO_F1_DELAY           0.449                 22.821  17      
led_blink/n1365                                           NET DELAY                3.794                 26.615  17      
{led_blink/counter_217__i21/SR   led_blink/counter_217__i22/SR}
                                                          ENDPOINT                 0.000                 26.615  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 31.250  1       
sx1257_clk_out                            top             CLOCK LATENCY            0.000                 31.250  1       
sx1257_clk_out                                            NET DELAY                0.000                 31.250  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY     0.510                 31.760  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY                8.341                 40.101  191     
{led_blink/counter_217__i21/CK   led_blink/counter_217__i22/CK}
                                                          CLOCK PIN                0.000                 40.101  1       
                                                          Uncertainty           -(0.000)                 40.101  
                                                          Setup time            -(0.529)                 39.572  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            39.572  
Arrival Time                                                                                          -(26.615)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     12.957  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
q_serializer/shift_reg_i10/D             |    1.743 ns 
q_serializer/shift_reg_i11/D             |    1.743 ns 
q_serializer/shift_reg_i8/D              |    1.743 ns 
q_serializer/shift_reg_i9/D              |    1.743 ns 
q_serializer/shift_reg_i6/D              |    1.743 ns 
q_serializer/shift_reg_i7/D              |    1.743 ns 
q_serializer/shift_reg_i4/D              |    1.743 ns 
q_serializer/shift_reg_i2/D              |    1.743 ns 
q_serializer/shift_reg_i0/D              |    1.743 ns 
q_serializer/shift_reg_i1/D              |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : q_serializer/shift_reg_i11/Q  (SLICE_R16C15B)
Path End         : q_serializer/shift_reg_i10/D  (SLICE_R16C15B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i10/CK   q_serializer/shift_reg_i11/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i11/CK->q_serializer/shift_reg_i11/Q
                                          SLICE_R16C15B   CLK_TO_Q1_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[11]                                NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i11_3_lut/A->q_serializer/mux_23_i11_3_lut/Z
                                          SLICE_R16C15B   D0_TO_F0_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[10]                      NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i10/D                              ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i10/CK   q_serializer/shift_reg_i11/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i12/Q  (SLICE_R16C16C)
Path End         : q_serializer/shift_reg_i11/D  (SLICE_R16C15B)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i12/CK   q_serializer/shift_reg_i13/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i12/CK->q_serializer/shift_reg_i12/Q
                                          SLICE_R16C16C   CLK_TO_Q0_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[12]                                NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i12_3_lut/A->q_serializer/mux_23_i12_3_lut/Z
                                          SLICE_R16C15B   D1_TO_F1_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[11]                      NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i11/D                              ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i10/CK   q_serializer/shift_reg_i11/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i9/Q  (SLICE_R16C15D)
Path End         : q_serializer/shift_reg_i8/D  (SLICE_R16C15D)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i8/CK   q_serializer/shift_reg_i9/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i9/CK->q_serializer/shift_reg_i9/Q
                                          SLICE_R16C15D   CLK_TO_Q1_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[9]                                 NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i9_3_lut/A->q_serializer/mux_23_i9_3_lut/Z
                                          SLICE_R16C15D   D0_TO_F0_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[8]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i8/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i8/CK   q_serializer/shift_reg_i9/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i10/Q  (SLICE_R16C15B)
Path End         : q_serializer/shift_reg_i9/D  (SLICE_R16C15D)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i10/CK   q_serializer/shift_reg_i11/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i10/CK->q_serializer/shift_reg_i10/Q
                                          SLICE_R16C15B   CLK_TO_Q0_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[10]                                NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i10_3_lut/A->q_serializer/mux_23_i10_3_lut/Z
                                          SLICE_R16C15D   D1_TO_F1_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[9]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i9/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i8/CK   q_serializer/shift_reg_i9/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i7/Q  (SLICE_R16C14A)
Path End         : q_serializer/shift_reg_i6/D  (SLICE_R16C14A)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i6/CK   q_serializer/shift_reg_i7/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i7/CK->q_serializer/shift_reg_i7/Q
                                          SLICE_R16C14A   CLK_TO_Q1_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[7]                                 NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i7_3_lut/A->q_serializer/mux_23_i7_3_lut/Z
                                          SLICE_R16C14A   D0_TO_F0_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[6]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i6/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i6/CK   q_serializer/shift_reg_i7/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i8/Q  (SLICE_R16C15D)
Path End         : q_serializer/shift_reg_i7/D  (SLICE_R16C14A)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i8/CK   q_serializer/shift_reg_i9/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i8/CK->q_serializer/shift_reg_i8/Q
                                          SLICE_R16C15D   CLK_TO_Q0_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[8]                                 NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i8_3_lut/A->q_serializer/mux_23_i8_3_lut/Z
                                          SLICE_R16C14A   D1_TO_F1_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[7]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i7/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i6/CK   q_serializer/shift_reg_i7/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i5/Q  (SLICE_R16C16A)
Path End         : q_serializer/shift_reg_i4/D  (SLICE_R16C16A)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i4/CK   q_serializer/shift_reg_i5/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i5/CK->q_serializer/shift_reg_i5/Q
                                          SLICE_R16C16A   CLK_TO_Q1_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[5]                                 NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i5_3_lut/A->q_serializer/mux_23_i5_3_lut/Z
                                          SLICE_R16C16A   D0_TO_F0_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[4]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i4/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i4/CK   q_serializer/shift_reg_i5/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i3/Q  (SLICE_R17C16C)
Path End         : q_serializer/shift_reg_i2/D  (SLICE_R17C16C)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i2/CK   q_serializer/shift_reg_i3/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i3/CK->q_serializer/shift_reg_i3/Q
                                          SLICE_R17C16C   CLK_TO_Q1_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[3]                                 NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i3_3_lut/A->q_serializer/mux_23_i3_3_lut/Z
                                          SLICE_R17C16C   D0_TO_F0_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[2]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i2/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i2/CK   q_serializer/shift_reg_i3/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i1/Q  (SLICE_R17C16D)
Path End         : q_serializer/shift_reg_i0/D  (SLICE_R17C16D)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i0/CK   q_serializer/shift_reg_i1/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i1/CK->q_serializer/shift_reg_i1/Q
                                          SLICE_R17C16D   CLK_TO_Q1_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[1]                                 NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i1_3_lut/A->q_serializer/mux_23_i1_3_lut/Z
                                          SLICE_R17C16D   D0_TO_F0_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[0]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i0/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i0/CK   q_serializer/shift_reg_i1/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : q_serializer/shift_reg_i2/Q  (SLICE_R17C16C)
Path End         : q_serializer/shift_reg_i1/D  (SLICE_R17C16D)
Source Clock     : sx1257_clk_out (R)
Destination Clock: sx1257_clk_out (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i2/CK   q_serializer/shift_reg_i3/CK}
                                                          CLOCK PIN             0.000                  4.960  1       


Data Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
q_serializer/shift_reg_i2/CK->q_serializer/shift_reg_i2/Q
                                          SLICE_R17C16C   CLK_TO_Q0_DELAY       0.779                  5.739  1       
q_serializer/shift_reg[2]                                 NET DELAY             0.712                  6.451  1       
q_serializer/mux_23_i2_3_lut/A->q_serializer/mux_23_i2_3_lut/Z
                                          SLICE_R17C16D   D1_TO_F1_DELAY        0.252                  6.703  1       
q_serializer/shift_reg_15__N_359[1]                       NET DELAY             0.000                  6.703  1       
q_serializer/shift_reg_i1/D                               ENDPOINT              0.000                  6.703  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
sx1257_clk_out                            top             CLOCK LATENCY         0.000                  0.000  1       
sx1257_clk_out                                            NET DELAY             0.000                  0.000  1       
sx1257_clk_out_pad.bb_inst/B->sx1257_clk_out_pad.bb_inst/O
                                          PIO_6           IOPAD_TO_PADDI_DELAY  0.282                  0.282  191     
q_rising_sync/sx1257_clk_out_c                            NET DELAY             4.678                  4.960  191     
{q_serializer/shift_reg_i0/CK   q_serializer/shift_reg_i1/CK}
                                                          CLOCK PIN             0.000                  4.960  1       
                                                          Uncertainty           0.000                  4.960  
                                                          Hold time             0.000                  4.960  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -4.960  
Arrival Time                                                                                           6.703  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



