{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694141473564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694141473564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  8 10:51:13 2023 " "Processing started: Fri Sep  8 10:51:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694141473564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141473564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141473564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694141473670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694141473670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_REGISTER-behavior " "Found design unit 1: MY_REGISTER-behavior" {  } { { "register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478279 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_REGISTER " "Found entity 1: MY_REGISTER" {  } { { "register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_divider_to_1Hz-Behav " "Found design unit 1: Clk_divider_to_1Hz-Behav" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/Lab4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_divider_to_1Hz " "Found entity 1: Clk_divider_to_1Hz" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/Lab4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behav " "Found design unit 1: t_flip_flop-behav" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit-behav " "Found design unit 1: counter_8_bit-behav" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit " "Found entity 1: counter_8_bit" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "augmented.vhd 2 1 " "Found 2 design units, including 1 entities, in source file augmented.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit_augmented-behav " "Found design unit 1: counter_8_bit_augmented-behav" {  } { { "augmented.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/augmented.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit_augmented " "Found entity 1: counter_8_bit_augmented" {  } { { "augmented.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/augmented.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit_augmented-v1 " "Found design unit 1: counter_8_bit_augmented-v1" {  } { { "counter_tb.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478281 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_tb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694141478281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478281 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "clk counter_tb.vhd(17) " "VHDL error at counter_tb.vhd(17): name \"clk\" cannot be used because it is already used for a previously declared item" {  } { { "counter_tb.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_tb.vhd" 17 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1694141478281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694141478327 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep  8 10:51:18 2023 " "Processing ended: Fri Sep  8 10:51:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694141478327 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694141478327 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694141478327 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478327 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694141478907 ""}
