-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mmult is
generic (
    C_M_AXI_A_PORT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_A_PORT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_A_PORT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_PORT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_PORT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_PORT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_PORT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_PORT_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_B_PORT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_B_PORT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_B_PORT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_B_PORT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_B_PORT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_B_PORT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_B_PORT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_B_PORT_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_PORT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_C_PORT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_C_PORT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_PORT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_C_PORT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_PORT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_PORT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_PORT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_PORT_USER_VALUE : INTEGER := 0;
    C_M_AXI_A_PORT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_A_PORT_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_B_PORT_USER_VALUE : INTEGER := 0;
    C_M_AXI_B_PORT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_B_PORT_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_C_PORT_USER_VALUE : INTEGER := 0;
    C_M_AXI_C_PORT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_C_PORT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_A_port_AWVALID : OUT STD_LOGIC;
    m_axi_A_port_AWREADY : IN STD_LOGIC;
    m_axi_A_port_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ADDR_WIDTH-1 downto 0);
    m_axi_A_port_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ID_WIDTH-1 downto 0);
    m_axi_A_port_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_port_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_port_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_port_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_port_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_port_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_port_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_port_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_port_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_AWUSER_WIDTH-1 downto 0);
    m_axi_A_port_WVALID : OUT STD_LOGIC;
    m_axi_A_port_WREADY : IN STD_LOGIC;
    m_axi_A_port_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_DATA_WIDTH-1 downto 0);
    m_axi_A_port_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_DATA_WIDTH/8-1 downto 0);
    m_axi_A_port_WLAST : OUT STD_LOGIC;
    m_axi_A_port_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ID_WIDTH-1 downto 0);
    m_axi_A_port_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_WUSER_WIDTH-1 downto 0);
    m_axi_A_port_ARVALID : OUT STD_LOGIC;
    m_axi_A_port_ARREADY : IN STD_LOGIC;
    m_axi_A_port_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ADDR_WIDTH-1 downto 0);
    m_axi_A_port_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ID_WIDTH-1 downto 0);
    m_axi_A_port_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_port_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_port_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_port_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_port_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_port_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_port_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_port_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_port_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ARUSER_WIDTH-1 downto 0);
    m_axi_A_port_RVALID : IN STD_LOGIC;
    m_axi_A_port_RREADY : OUT STD_LOGIC;
    m_axi_A_port_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_A_PORT_DATA_WIDTH-1 downto 0);
    m_axi_A_port_RLAST : IN STD_LOGIC;
    m_axi_A_port_RID : IN STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ID_WIDTH-1 downto 0);
    m_axi_A_port_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_PORT_RUSER_WIDTH-1 downto 0);
    m_axi_A_port_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_port_BVALID : IN STD_LOGIC;
    m_axi_A_port_BREADY : OUT STD_LOGIC;
    m_axi_A_port_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_port_BID : IN STD_LOGIC_VECTOR (C_M_AXI_A_PORT_ID_WIDTH-1 downto 0);
    m_axi_A_port_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_PORT_BUSER_WIDTH-1 downto 0);
    m_axi_B_port_AWVALID : OUT STD_LOGIC;
    m_axi_B_port_AWREADY : IN STD_LOGIC;
    m_axi_B_port_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ADDR_WIDTH-1 downto 0);
    m_axi_B_port_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ID_WIDTH-1 downto 0);
    m_axi_B_port_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_B_port_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_B_port_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_B_port_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_B_port_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_B_port_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_B_port_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_B_port_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_B_port_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_AWUSER_WIDTH-1 downto 0);
    m_axi_B_port_WVALID : OUT STD_LOGIC;
    m_axi_B_port_WREADY : IN STD_LOGIC;
    m_axi_B_port_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_DATA_WIDTH-1 downto 0);
    m_axi_B_port_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_DATA_WIDTH/8-1 downto 0);
    m_axi_B_port_WLAST : OUT STD_LOGIC;
    m_axi_B_port_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ID_WIDTH-1 downto 0);
    m_axi_B_port_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_WUSER_WIDTH-1 downto 0);
    m_axi_B_port_ARVALID : OUT STD_LOGIC;
    m_axi_B_port_ARREADY : IN STD_LOGIC;
    m_axi_B_port_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ADDR_WIDTH-1 downto 0);
    m_axi_B_port_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ID_WIDTH-1 downto 0);
    m_axi_B_port_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_B_port_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_B_port_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_B_port_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_B_port_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_B_port_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_B_port_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_B_port_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_B_port_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ARUSER_WIDTH-1 downto 0);
    m_axi_B_port_RVALID : IN STD_LOGIC;
    m_axi_B_port_RREADY : OUT STD_LOGIC;
    m_axi_B_port_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_B_PORT_DATA_WIDTH-1 downto 0);
    m_axi_B_port_RLAST : IN STD_LOGIC;
    m_axi_B_port_RID : IN STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ID_WIDTH-1 downto 0);
    m_axi_B_port_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_B_PORT_RUSER_WIDTH-1 downto 0);
    m_axi_B_port_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_B_port_BVALID : IN STD_LOGIC;
    m_axi_B_port_BREADY : OUT STD_LOGIC;
    m_axi_B_port_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_B_port_BID : IN STD_LOGIC_VECTOR (C_M_AXI_B_PORT_ID_WIDTH-1 downto 0);
    m_axi_B_port_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_B_PORT_BUSER_WIDTH-1 downto 0);
    m_axi_C_port_AWVALID : OUT STD_LOGIC;
    m_axi_C_port_AWREADY : IN STD_LOGIC;
    m_axi_C_port_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ADDR_WIDTH-1 downto 0);
    m_axi_C_port_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ID_WIDTH-1 downto 0);
    m_axi_C_port_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_port_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_port_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_port_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_port_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_port_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_port_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_port_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_port_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_AWUSER_WIDTH-1 downto 0);
    m_axi_C_port_WVALID : OUT STD_LOGIC;
    m_axi_C_port_WREADY : IN STD_LOGIC;
    m_axi_C_port_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_DATA_WIDTH-1 downto 0);
    m_axi_C_port_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_DATA_WIDTH/8-1 downto 0);
    m_axi_C_port_WLAST : OUT STD_LOGIC;
    m_axi_C_port_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ID_WIDTH-1 downto 0);
    m_axi_C_port_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_WUSER_WIDTH-1 downto 0);
    m_axi_C_port_ARVALID : OUT STD_LOGIC;
    m_axi_C_port_ARREADY : IN STD_LOGIC;
    m_axi_C_port_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ADDR_WIDTH-1 downto 0);
    m_axi_C_port_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ID_WIDTH-1 downto 0);
    m_axi_C_port_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_port_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_port_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_port_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_port_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_port_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_port_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_port_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_port_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ARUSER_WIDTH-1 downto 0);
    m_axi_C_port_RVALID : IN STD_LOGIC;
    m_axi_C_port_RREADY : OUT STD_LOGIC;
    m_axi_C_port_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_C_PORT_DATA_WIDTH-1 downto 0);
    m_axi_C_port_RLAST : IN STD_LOGIC;
    m_axi_C_port_RID : IN STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ID_WIDTH-1 downto 0);
    m_axi_C_port_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_PORT_RUSER_WIDTH-1 downto 0);
    m_axi_C_port_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_port_BVALID : IN STD_LOGIC;
    m_axi_C_port_BREADY : OUT STD_LOGIC;
    m_axi_C_port_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_port_BID : IN STD_LOGIC_VECTOR (C_M_AXI_C_PORT_ID_WIDTH-1 downto 0);
    m_axi_C_port_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_PORT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of mmult is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mmult_mmult,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=223,HLS_SYN_TPT=none,HLS_SYN_MEM=29,HLS_SYN_DSP=0,HLS_SYN_FF=5076,HLS_SYN_LUT=6113,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal A : STD_LOGIC_VECTOR (63 downto 0);
    signal B : STD_LOGIC_VECTOR (63 downto 0);
    signal C : STD_LOGIC_VECTOR (63 downto 0);
    signal A_port_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal B_port_blk_n_AR : STD_LOGIC;
    signal C_port_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal C_port_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal trunc_ln_reg_221 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_227 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln2_reg_233 : STD_LOGIC_VECTOR (61 downto 0);
    signal a_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_buffer_ce0 : STD_LOGIC;
    signal a_buffer_we0 : STD_LOGIC;
    signal a_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_buffer_ce1 : STD_LOGIC;
    signal a_buffer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_buffer_ce2 : STD_LOGIC;
    signal a_buffer_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_buffer_ce3 : STD_LOGIC;
    signal a_buffer_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_buffer_ce4 : STD_LOGIC;
    signal a_buffer_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_buffer_ce5 : STD_LOGIC;
    signal a_buffer_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_buffer_ce6 : STD_LOGIC;
    signal a_buffer_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_buffer_ce7 : STD_LOGIC;
    signal a_buffer_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_buffer_ce0 : STD_LOGIC;
    signal b_buffer_we0 : STD_LOGIC;
    signal b_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_ce1 : STD_LOGIC;
    signal b_buffer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_ce2 : STD_LOGIC;
    signal b_buffer_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_ce3 : STD_LOGIC;
    signal b_buffer_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_ce4 : STD_LOGIC;
    signal b_buffer_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_ce5 : STD_LOGIC;
    signal b_buffer_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_ce6 : STD_LOGIC;
    signal b_buffer_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_buffer_ce7 : STD_LOGIC;
    signal b_buffer_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_buffer_ce0 : STD_LOGIC;
    signal c_buffer_we0 : STD_LOGIC;
    signal c_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_ap_start : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_ap_done : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_ap_idle : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_ap_ready : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WLAST : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_RREADY : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_m_axi_A_port_BREADY : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_a_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_1_fu_130_a_buffer_ce0 : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_a_buffer_we0 : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_a_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_ap_start : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_ap_done : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_ap_idle : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_ap_ready : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WLAST : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_RREADY : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_m_axi_B_port_BREADY : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_b_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_2_fu_138_b_buffer_ce0 : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_b_buffer_we0 : STD_LOGIC;
    signal grp_mmult_Pipeline_2_fu_138_b_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_idle : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_ready : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce0 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce1 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce2 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce3 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce4 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce5 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce6 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce7 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce0 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce1 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce2 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce3 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce4 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce5 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce6 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce7 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_ce0 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_we0 : STD_LOGIC;
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_ap_start : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_ap_done : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_ap_idle : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_ap_ready : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WLAST : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARVALID : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_RREADY : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_m_axi_C_port_BREADY : STD_LOGIC;
    signal grp_mmult_Pipeline_4_fu_153_c_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mmult_Pipeline_4_fu_153_c_buffer_ce0 : STD_LOGIC;
    signal A_port_AWREADY : STD_LOGIC;
    signal A_port_WREADY : STD_LOGIC;
    signal A_port_ARVALID : STD_LOGIC;
    signal A_port_ARREADY : STD_LOGIC;
    signal A_port_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal A_port_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal A_port_RVALID : STD_LOGIC;
    signal A_port_RREADY : STD_LOGIC;
    signal A_port_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal A_port_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal A_port_BVALID : STD_LOGIC;
    signal B_port_AWREADY : STD_LOGIC;
    signal B_port_WREADY : STD_LOGIC;
    signal B_port_ARVALID : STD_LOGIC;
    signal B_port_ARREADY : STD_LOGIC;
    signal B_port_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal B_port_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal B_port_RVALID : STD_LOGIC;
    signal B_port_RREADY : STD_LOGIC;
    signal B_port_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal B_port_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal B_port_BVALID : STD_LOGIC;
    signal C_port_AWVALID : STD_LOGIC;
    signal C_port_AWREADY : STD_LOGIC;
    signal C_port_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal C_port_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal C_port_WVALID : STD_LOGIC;
    signal C_port_WREADY : STD_LOGIC;
    signal C_port_ARREADY : STD_LOGIC;
    signal C_port_RVALID : STD_LOGIC;
    signal C_port_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal C_port_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal C_port_BVALID : STD_LOGIC;
    signal C_port_BREADY : STD_LOGIC;
    signal grp_mmult_Pipeline_1_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_mmult_Pipeline_2_fu_138_ap_start_reg : STD_LOGIC := '0';
    signal grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_mmult_Pipeline_4_fu_153_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal sext_ln19_fu_191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln20_fu_201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_fu_211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mmult_mmult_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_A_port_AWVALID : OUT STD_LOGIC;
        m_axi_A_port_AWREADY : IN STD_LOGIC;
        m_axi_A_port_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_port_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_port_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_port_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_port_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_port_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_port_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_port_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_port_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_port_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_WVALID : OUT STD_LOGIC;
        m_axi_A_port_WREADY : IN STD_LOGIC;
        m_axi_A_port_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_port_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_port_WLAST : OUT STD_LOGIC;
        m_axi_A_port_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_ARVALID : OUT STD_LOGIC;
        m_axi_A_port_ARREADY : IN STD_LOGIC;
        m_axi_A_port_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_port_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_port_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_port_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_port_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_port_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_port_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_port_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_port_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_port_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_RVALID : IN STD_LOGIC;
        m_axi_A_port_RREADY : OUT STD_LOGIC;
        m_axi_A_port_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_port_RLAST : IN STD_LOGIC;
        m_axi_A_port_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_A_port_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_port_BVALID : IN STD_LOGIC;
        m_axi_A_port_BREADY : OUT STD_LOGIC;
        m_axi_A_port_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_port_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_port_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln19 : IN STD_LOGIC_VECTOR (61 downto 0);
        a_buffer_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce0 : OUT STD_LOGIC;
        a_buffer_we0 : OUT STD_LOGIC;
        a_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_mmult_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_B_port_AWVALID : OUT STD_LOGIC;
        m_axi_B_port_AWREADY : IN STD_LOGIC;
        m_axi_B_port_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_B_port_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_B_port_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_B_port_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_B_port_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_B_port_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_B_port_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_B_port_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_B_port_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_B_port_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_WVALID : OUT STD_LOGIC;
        m_axi_B_port_WREADY : IN STD_LOGIC;
        m_axi_B_port_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_B_port_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_B_port_WLAST : OUT STD_LOGIC;
        m_axi_B_port_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_ARVALID : OUT STD_LOGIC;
        m_axi_B_port_ARREADY : IN STD_LOGIC;
        m_axi_B_port_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_B_port_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_B_port_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_B_port_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_B_port_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_B_port_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_B_port_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_B_port_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_B_port_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_B_port_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_RVALID : IN STD_LOGIC;
        m_axi_B_port_RREADY : OUT STD_LOGIC;
        m_axi_B_port_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_B_port_RLAST : IN STD_LOGIC;
        m_axi_B_port_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_B_port_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_B_port_BVALID : IN STD_LOGIC;
        m_axi_B_port_BREADY : OUT STD_LOGIC;
        m_axi_B_port_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_B_port_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_B_port_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln20 : IN STD_LOGIC_VECTOR (61 downto 0);
        b_buffer_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce0 : OUT STD_LOGIC;
        b_buffer_we0 : OUT STD_LOGIC;
        b_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_mmult_Pipeline_mmult0_mmult1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_buffer_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce0 : OUT STD_LOGIC;
        a_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_buffer_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce1 : OUT STD_LOGIC;
        a_buffer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_buffer_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce2 : OUT STD_LOGIC;
        a_buffer_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_buffer_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce3 : OUT STD_LOGIC;
        a_buffer_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_buffer_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce4 : OUT STD_LOGIC;
        a_buffer_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_buffer_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce5 : OUT STD_LOGIC;
        a_buffer_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_buffer_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce6 : OUT STD_LOGIC;
        a_buffer_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_buffer_address7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_buffer_ce7 : OUT STD_LOGIC;
        a_buffer_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce0 : OUT STD_LOGIC;
        b_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce1 : OUT STD_LOGIC;
        b_buffer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce2 : OUT STD_LOGIC;
        b_buffer_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce3 : OUT STD_LOGIC;
        b_buffer_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce4 : OUT STD_LOGIC;
        b_buffer_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce5 : OUT STD_LOGIC;
        b_buffer_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce6 : OUT STD_LOGIC;
        b_buffer_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_buffer_address7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        b_buffer_ce7 : OUT STD_LOGIC;
        b_buffer_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        c_buffer_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c_buffer_ce0 : OUT STD_LOGIC;
        c_buffer_we0 : OUT STD_LOGIC;
        c_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_mmult_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_C_port_AWVALID : OUT STD_LOGIC;
        m_axi_C_port_AWREADY : IN STD_LOGIC;
        m_axi_C_port_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_C_port_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_port_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_port_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_port_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_port_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_port_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_port_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_port_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_port_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_WVALID : OUT STD_LOGIC;
        m_axi_C_port_WREADY : IN STD_LOGIC;
        m_axi_C_port_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_port_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_port_WLAST : OUT STD_LOGIC;
        m_axi_C_port_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_ARVALID : OUT STD_LOGIC;
        m_axi_C_port_ARREADY : IN STD_LOGIC;
        m_axi_C_port_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_C_port_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_port_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_port_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_port_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_port_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_port_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_port_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_port_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_port_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_RVALID : IN STD_LOGIC;
        m_axi_C_port_RREADY : OUT STD_LOGIC;
        m_axi_C_port_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_port_RLAST : IN STD_LOGIC;
        m_axi_C_port_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_C_port_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_port_BVALID : IN STD_LOGIC;
        m_axi_C_port_BREADY : OUT STD_LOGIC;
        m_axi_C_port_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_port_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_port_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln30 : IN STD_LOGIC_VECTOR (61 downto 0);
        c_buffer_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c_buffer_ce0 : OUT STD_LOGIC;
        c_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_a_buffer_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_c_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A : OUT STD_LOGIC_VECTOR (63 downto 0);
        B : OUT STD_LOGIC_VECTOR (63 downto 0);
        C : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component mmult_A_port_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component mmult_B_port_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component mmult_C_port_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    a_buffer_U : component mmult_a_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => a_buffer_address0,
        ce0 => a_buffer_ce0,
        we0 => a_buffer_we0,
        d0 => grp_mmult_Pipeline_1_fu_130_a_buffer_d0,
        q0 => a_buffer_q0,
        address1 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address1,
        ce1 => a_buffer_ce1,
        q1 => a_buffer_q1,
        address2 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address2,
        ce2 => a_buffer_ce2,
        q2 => a_buffer_q2,
        address3 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address3,
        ce3 => a_buffer_ce3,
        q3 => a_buffer_q3,
        address4 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address4,
        ce4 => a_buffer_ce4,
        q4 => a_buffer_q4,
        address5 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address5,
        ce5 => a_buffer_ce5,
        q5 => a_buffer_q5,
        address6 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address6,
        ce6 => a_buffer_ce6,
        q6 => a_buffer_q6,
        address7 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address7,
        ce7 => a_buffer_ce7,
        q7 => a_buffer_q7);

    b_buffer_U : component mmult_a_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => b_buffer_address0,
        ce0 => b_buffer_ce0,
        we0 => b_buffer_we0,
        d0 => grp_mmult_Pipeline_2_fu_138_b_buffer_d0,
        q0 => b_buffer_q0,
        address1 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address1,
        ce1 => b_buffer_ce1,
        q1 => b_buffer_q1,
        address2 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address2,
        ce2 => b_buffer_ce2,
        q2 => b_buffer_q2,
        address3 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address3,
        ce3 => b_buffer_ce3,
        q3 => b_buffer_q3,
        address4 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address4,
        ce4 => b_buffer_ce4,
        q4 => b_buffer_q4,
        address5 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address5,
        ce5 => b_buffer_ce5,
        q5 => b_buffer_q5,
        address6 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address6,
        ce6 => b_buffer_ce6,
        q6 => b_buffer_q6,
        address7 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address7,
        ce7 => b_buffer_ce7,
        q7 => b_buffer_q7);

    c_buffer_U : component mmult_c_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => c_buffer_address0,
        ce0 => c_buffer_ce0,
        we0 => c_buffer_we0,
        d0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_d0,
        q0 => c_buffer_q0);

    grp_mmult_Pipeline_1_fu_130 : component mmult_mmult_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mmult_Pipeline_1_fu_130_ap_start,
        ap_done => grp_mmult_Pipeline_1_fu_130_ap_done,
        ap_idle => grp_mmult_Pipeline_1_fu_130_ap_idle,
        ap_ready => grp_mmult_Pipeline_1_fu_130_ap_ready,
        m_axi_A_port_AWVALID => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWVALID,
        m_axi_A_port_AWREADY => ap_const_logic_0,
        m_axi_A_port_AWADDR => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWADDR,
        m_axi_A_port_AWID => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWID,
        m_axi_A_port_AWLEN => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWLEN,
        m_axi_A_port_AWSIZE => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWSIZE,
        m_axi_A_port_AWBURST => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWBURST,
        m_axi_A_port_AWLOCK => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWLOCK,
        m_axi_A_port_AWCACHE => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWCACHE,
        m_axi_A_port_AWPROT => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWPROT,
        m_axi_A_port_AWQOS => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWQOS,
        m_axi_A_port_AWREGION => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWREGION,
        m_axi_A_port_AWUSER => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_AWUSER,
        m_axi_A_port_WVALID => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WVALID,
        m_axi_A_port_WREADY => ap_const_logic_0,
        m_axi_A_port_WDATA => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WDATA,
        m_axi_A_port_WSTRB => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WSTRB,
        m_axi_A_port_WLAST => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WLAST,
        m_axi_A_port_WID => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WID,
        m_axi_A_port_WUSER => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_WUSER,
        m_axi_A_port_ARVALID => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARVALID,
        m_axi_A_port_ARREADY => A_port_ARREADY,
        m_axi_A_port_ARADDR => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARADDR,
        m_axi_A_port_ARID => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARID,
        m_axi_A_port_ARLEN => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARLEN,
        m_axi_A_port_ARSIZE => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARSIZE,
        m_axi_A_port_ARBURST => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARBURST,
        m_axi_A_port_ARLOCK => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARLOCK,
        m_axi_A_port_ARCACHE => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARCACHE,
        m_axi_A_port_ARPROT => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARPROT,
        m_axi_A_port_ARQOS => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARQOS,
        m_axi_A_port_ARREGION => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARREGION,
        m_axi_A_port_ARUSER => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARUSER,
        m_axi_A_port_RVALID => A_port_RVALID,
        m_axi_A_port_RREADY => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_RREADY,
        m_axi_A_port_RDATA => A_port_RDATA,
        m_axi_A_port_RLAST => ap_const_logic_0,
        m_axi_A_port_RID => ap_const_lv1_0,
        m_axi_A_port_RFIFONUM => A_port_RFIFONUM,
        m_axi_A_port_RUSER => ap_const_lv1_0,
        m_axi_A_port_RRESP => ap_const_lv2_0,
        m_axi_A_port_BVALID => ap_const_logic_0,
        m_axi_A_port_BREADY => grp_mmult_Pipeline_1_fu_130_m_axi_A_port_BREADY,
        m_axi_A_port_BRESP => ap_const_lv2_0,
        m_axi_A_port_BID => ap_const_lv1_0,
        m_axi_A_port_BUSER => ap_const_lv1_0,
        sext_ln19 => trunc_ln_reg_221,
        a_buffer_address0 => grp_mmult_Pipeline_1_fu_130_a_buffer_address0,
        a_buffer_ce0 => grp_mmult_Pipeline_1_fu_130_a_buffer_ce0,
        a_buffer_we0 => grp_mmult_Pipeline_1_fu_130_a_buffer_we0,
        a_buffer_d0 => grp_mmult_Pipeline_1_fu_130_a_buffer_d0);

    grp_mmult_Pipeline_2_fu_138 : component mmult_mmult_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mmult_Pipeline_2_fu_138_ap_start,
        ap_done => grp_mmult_Pipeline_2_fu_138_ap_done,
        ap_idle => grp_mmult_Pipeline_2_fu_138_ap_idle,
        ap_ready => grp_mmult_Pipeline_2_fu_138_ap_ready,
        m_axi_B_port_AWVALID => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWVALID,
        m_axi_B_port_AWREADY => ap_const_logic_0,
        m_axi_B_port_AWADDR => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWADDR,
        m_axi_B_port_AWID => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWID,
        m_axi_B_port_AWLEN => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWLEN,
        m_axi_B_port_AWSIZE => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWSIZE,
        m_axi_B_port_AWBURST => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWBURST,
        m_axi_B_port_AWLOCK => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWLOCK,
        m_axi_B_port_AWCACHE => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWCACHE,
        m_axi_B_port_AWPROT => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWPROT,
        m_axi_B_port_AWQOS => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWQOS,
        m_axi_B_port_AWREGION => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWREGION,
        m_axi_B_port_AWUSER => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_AWUSER,
        m_axi_B_port_WVALID => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WVALID,
        m_axi_B_port_WREADY => ap_const_logic_0,
        m_axi_B_port_WDATA => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WDATA,
        m_axi_B_port_WSTRB => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WSTRB,
        m_axi_B_port_WLAST => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WLAST,
        m_axi_B_port_WID => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WID,
        m_axi_B_port_WUSER => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_WUSER,
        m_axi_B_port_ARVALID => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARVALID,
        m_axi_B_port_ARREADY => B_port_ARREADY,
        m_axi_B_port_ARADDR => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARADDR,
        m_axi_B_port_ARID => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARID,
        m_axi_B_port_ARLEN => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARLEN,
        m_axi_B_port_ARSIZE => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARSIZE,
        m_axi_B_port_ARBURST => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARBURST,
        m_axi_B_port_ARLOCK => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARLOCK,
        m_axi_B_port_ARCACHE => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARCACHE,
        m_axi_B_port_ARPROT => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARPROT,
        m_axi_B_port_ARQOS => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARQOS,
        m_axi_B_port_ARREGION => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARREGION,
        m_axi_B_port_ARUSER => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARUSER,
        m_axi_B_port_RVALID => B_port_RVALID,
        m_axi_B_port_RREADY => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_RREADY,
        m_axi_B_port_RDATA => B_port_RDATA,
        m_axi_B_port_RLAST => ap_const_logic_0,
        m_axi_B_port_RID => ap_const_lv1_0,
        m_axi_B_port_RFIFONUM => B_port_RFIFONUM,
        m_axi_B_port_RUSER => ap_const_lv1_0,
        m_axi_B_port_RRESP => ap_const_lv2_0,
        m_axi_B_port_BVALID => ap_const_logic_0,
        m_axi_B_port_BREADY => grp_mmult_Pipeline_2_fu_138_m_axi_B_port_BREADY,
        m_axi_B_port_BRESP => ap_const_lv2_0,
        m_axi_B_port_BID => ap_const_lv1_0,
        m_axi_B_port_BUSER => ap_const_lv1_0,
        sext_ln20 => trunc_ln1_reg_227,
        b_buffer_address0 => grp_mmult_Pipeline_2_fu_138_b_buffer_address0,
        b_buffer_ce0 => grp_mmult_Pipeline_2_fu_138_b_buffer_ce0,
        b_buffer_we0 => grp_mmult_Pipeline_2_fu_138_b_buffer_we0,
        b_buffer_d0 => grp_mmult_Pipeline_2_fu_138_b_buffer_d0);

    grp_mmult_Pipeline_mmult0_mmult1_fu_146 : component mmult_mmult_Pipeline_mmult0_mmult1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start,
        ap_done => grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done,
        ap_idle => grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_idle,
        ap_ready => grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_ready,
        a_buffer_address0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address0,
        a_buffer_ce0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce0,
        a_buffer_q0 => a_buffer_q0,
        a_buffer_address1 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address1,
        a_buffer_ce1 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce1,
        a_buffer_q1 => a_buffer_q1,
        a_buffer_address2 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address2,
        a_buffer_ce2 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce2,
        a_buffer_q2 => a_buffer_q2,
        a_buffer_address3 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address3,
        a_buffer_ce3 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce3,
        a_buffer_q3 => a_buffer_q3,
        a_buffer_address4 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address4,
        a_buffer_ce4 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce4,
        a_buffer_q4 => a_buffer_q4,
        a_buffer_address5 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address5,
        a_buffer_ce5 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce5,
        a_buffer_q5 => a_buffer_q5,
        a_buffer_address6 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address6,
        a_buffer_ce6 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce6,
        a_buffer_q6 => a_buffer_q6,
        a_buffer_address7 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address7,
        a_buffer_ce7 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce7,
        a_buffer_q7 => a_buffer_q7,
        b_buffer_address0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address0,
        b_buffer_ce0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce0,
        b_buffer_q0 => b_buffer_q0,
        b_buffer_address1 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address1,
        b_buffer_ce1 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce1,
        b_buffer_q1 => b_buffer_q1,
        b_buffer_address2 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address2,
        b_buffer_ce2 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce2,
        b_buffer_q2 => b_buffer_q2,
        b_buffer_address3 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address3,
        b_buffer_ce3 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce3,
        b_buffer_q3 => b_buffer_q3,
        b_buffer_address4 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address4,
        b_buffer_ce4 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce4,
        b_buffer_q4 => b_buffer_q4,
        b_buffer_address5 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address5,
        b_buffer_ce5 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce5,
        b_buffer_q5 => b_buffer_q5,
        b_buffer_address6 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address6,
        b_buffer_ce6 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce6,
        b_buffer_q6 => b_buffer_q6,
        b_buffer_address7 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address7,
        b_buffer_ce7 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce7,
        b_buffer_q7 => b_buffer_q7,
        c_buffer_address0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_address0,
        c_buffer_ce0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_ce0,
        c_buffer_we0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_we0,
        c_buffer_d0 => grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_d0);

    grp_mmult_Pipeline_4_fu_153 : component mmult_mmult_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mmult_Pipeline_4_fu_153_ap_start,
        ap_done => grp_mmult_Pipeline_4_fu_153_ap_done,
        ap_idle => grp_mmult_Pipeline_4_fu_153_ap_idle,
        ap_ready => grp_mmult_Pipeline_4_fu_153_ap_ready,
        m_axi_C_port_AWVALID => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWVALID,
        m_axi_C_port_AWREADY => C_port_AWREADY,
        m_axi_C_port_AWADDR => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWADDR,
        m_axi_C_port_AWID => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWID,
        m_axi_C_port_AWLEN => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWLEN,
        m_axi_C_port_AWSIZE => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWSIZE,
        m_axi_C_port_AWBURST => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWBURST,
        m_axi_C_port_AWLOCK => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWLOCK,
        m_axi_C_port_AWCACHE => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWCACHE,
        m_axi_C_port_AWPROT => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWPROT,
        m_axi_C_port_AWQOS => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWQOS,
        m_axi_C_port_AWREGION => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWREGION,
        m_axi_C_port_AWUSER => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWUSER,
        m_axi_C_port_WVALID => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WVALID,
        m_axi_C_port_WREADY => C_port_WREADY,
        m_axi_C_port_WDATA => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WDATA,
        m_axi_C_port_WSTRB => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WSTRB,
        m_axi_C_port_WLAST => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WLAST,
        m_axi_C_port_WID => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WID,
        m_axi_C_port_WUSER => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WUSER,
        m_axi_C_port_ARVALID => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARVALID,
        m_axi_C_port_ARREADY => ap_const_logic_0,
        m_axi_C_port_ARADDR => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARADDR,
        m_axi_C_port_ARID => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARID,
        m_axi_C_port_ARLEN => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARLEN,
        m_axi_C_port_ARSIZE => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARSIZE,
        m_axi_C_port_ARBURST => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARBURST,
        m_axi_C_port_ARLOCK => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARLOCK,
        m_axi_C_port_ARCACHE => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARCACHE,
        m_axi_C_port_ARPROT => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARPROT,
        m_axi_C_port_ARQOS => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARQOS,
        m_axi_C_port_ARREGION => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARREGION,
        m_axi_C_port_ARUSER => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_ARUSER,
        m_axi_C_port_RVALID => ap_const_logic_0,
        m_axi_C_port_RREADY => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_RREADY,
        m_axi_C_port_RDATA => ap_const_lv32_0,
        m_axi_C_port_RLAST => ap_const_logic_0,
        m_axi_C_port_RID => ap_const_lv1_0,
        m_axi_C_port_RFIFONUM => ap_const_lv9_0,
        m_axi_C_port_RUSER => ap_const_lv1_0,
        m_axi_C_port_RRESP => ap_const_lv2_0,
        m_axi_C_port_BVALID => C_port_BVALID,
        m_axi_C_port_BREADY => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_BREADY,
        m_axi_C_port_BRESP => ap_const_lv2_0,
        m_axi_C_port_BID => ap_const_lv1_0,
        m_axi_C_port_BUSER => ap_const_lv1_0,
        sext_ln30 => trunc_ln2_reg_233,
        c_buffer_address0 => grp_mmult_Pipeline_4_fu_153_c_buffer_address0,
        c_buffer_ce0 => grp_mmult_Pipeline_4_fu_153_c_buffer_ce0,
        c_buffer_q0 => c_buffer_q0);

    control_s_axi_U : component mmult_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A => A,
        B => B,
        C => C);

    A_port_m_axi_U : component mmult_A_port_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_A_PORT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_A_PORT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_A_PORT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_A_PORT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_A_PORT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_A_PORT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_A_PORT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_A_PORT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_A_PORT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_A_PORT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_A_PORT_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_A_port_AWVALID,
        AWREADY => m_axi_A_port_AWREADY,
        AWADDR => m_axi_A_port_AWADDR,
        AWID => m_axi_A_port_AWID,
        AWLEN => m_axi_A_port_AWLEN,
        AWSIZE => m_axi_A_port_AWSIZE,
        AWBURST => m_axi_A_port_AWBURST,
        AWLOCK => m_axi_A_port_AWLOCK,
        AWCACHE => m_axi_A_port_AWCACHE,
        AWPROT => m_axi_A_port_AWPROT,
        AWQOS => m_axi_A_port_AWQOS,
        AWREGION => m_axi_A_port_AWREGION,
        AWUSER => m_axi_A_port_AWUSER,
        WVALID => m_axi_A_port_WVALID,
        WREADY => m_axi_A_port_WREADY,
        WDATA => m_axi_A_port_WDATA,
        WSTRB => m_axi_A_port_WSTRB,
        WLAST => m_axi_A_port_WLAST,
        WID => m_axi_A_port_WID,
        WUSER => m_axi_A_port_WUSER,
        ARVALID => m_axi_A_port_ARVALID,
        ARREADY => m_axi_A_port_ARREADY,
        ARADDR => m_axi_A_port_ARADDR,
        ARID => m_axi_A_port_ARID,
        ARLEN => m_axi_A_port_ARLEN,
        ARSIZE => m_axi_A_port_ARSIZE,
        ARBURST => m_axi_A_port_ARBURST,
        ARLOCK => m_axi_A_port_ARLOCK,
        ARCACHE => m_axi_A_port_ARCACHE,
        ARPROT => m_axi_A_port_ARPROT,
        ARQOS => m_axi_A_port_ARQOS,
        ARREGION => m_axi_A_port_ARREGION,
        ARUSER => m_axi_A_port_ARUSER,
        RVALID => m_axi_A_port_RVALID,
        RREADY => m_axi_A_port_RREADY,
        RDATA => m_axi_A_port_RDATA,
        RLAST => m_axi_A_port_RLAST,
        RID => m_axi_A_port_RID,
        RUSER => m_axi_A_port_RUSER,
        RRESP => m_axi_A_port_RRESP,
        BVALID => m_axi_A_port_BVALID,
        BREADY => m_axi_A_port_BREADY,
        BRESP => m_axi_A_port_BRESP,
        BID => m_axi_A_port_BID,
        BUSER => m_axi_A_port_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => A_port_ARVALID,
        I_ARREADY => A_port_ARREADY,
        I_ARADDR => A_port_ARADDR,
        I_ARLEN => A_port_ARLEN,
        I_RVALID => A_port_RVALID,
        I_RREADY => A_port_RREADY,
        I_RDATA => A_port_RDATA,
        I_RFIFONUM => A_port_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => A_port_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => A_port_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => A_port_BVALID,
        I_BREADY => ap_const_logic_0);

    B_port_m_axi_U : component mmult_B_port_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_B_PORT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_B_PORT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_B_PORT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_B_PORT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_B_PORT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_B_PORT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_B_PORT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_B_PORT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_B_PORT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_B_PORT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_B_PORT_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_B_port_AWVALID,
        AWREADY => m_axi_B_port_AWREADY,
        AWADDR => m_axi_B_port_AWADDR,
        AWID => m_axi_B_port_AWID,
        AWLEN => m_axi_B_port_AWLEN,
        AWSIZE => m_axi_B_port_AWSIZE,
        AWBURST => m_axi_B_port_AWBURST,
        AWLOCK => m_axi_B_port_AWLOCK,
        AWCACHE => m_axi_B_port_AWCACHE,
        AWPROT => m_axi_B_port_AWPROT,
        AWQOS => m_axi_B_port_AWQOS,
        AWREGION => m_axi_B_port_AWREGION,
        AWUSER => m_axi_B_port_AWUSER,
        WVALID => m_axi_B_port_WVALID,
        WREADY => m_axi_B_port_WREADY,
        WDATA => m_axi_B_port_WDATA,
        WSTRB => m_axi_B_port_WSTRB,
        WLAST => m_axi_B_port_WLAST,
        WID => m_axi_B_port_WID,
        WUSER => m_axi_B_port_WUSER,
        ARVALID => m_axi_B_port_ARVALID,
        ARREADY => m_axi_B_port_ARREADY,
        ARADDR => m_axi_B_port_ARADDR,
        ARID => m_axi_B_port_ARID,
        ARLEN => m_axi_B_port_ARLEN,
        ARSIZE => m_axi_B_port_ARSIZE,
        ARBURST => m_axi_B_port_ARBURST,
        ARLOCK => m_axi_B_port_ARLOCK,
        ARCACHE => m_axi_B_port_ARCACHE,
        ARPROT => m_axi_B_port_ARPROT,
        ARQOS => m_axi_B_port_ARQOS,
        ARREGION => m_axi_B_port_ARREGION,
        ARUSER => m_axi_B_port_ARUSER,
        RVALID => m_axi_B_port_RVALID,
        RREADY => m_axi_B_port_RREADY,
        RDATA => m_axi_B_port_RDATA,
        RLAST => m_axi_B_port_RLAST,
        RID => m_axi_B_port_RID,
        RUSER => m_axi_B_port_RUSER,
        RRESP => m_axi_B_port_RRESP,
        BVALID => m_axi_B_port_BVALID,
        BREADY => m_axi_B_port_BREADY,
        BRESP => m_axi_B_port_BRESP,
        BID => m_axi_B_port_BID,
        BUSER => m_axi_B_port_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => B_port_ARVALID,
        I_ARREADY => B_port_ARREADY,
        I_ARADDR => B_port_ARADDR,
        I_ARLEN => B_port_ARLEN,
        I_RVALID => B_port_RVALID,
        I_RREADY => B_port_RREADY,
        I_RDATA => B_port_RDATA,
        I_RFIFONUM => B_port_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => B_port_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => B_port_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => B_port_BVALID,
        I_BREADY => ap_const_logic_0);

    C_port_m_axi_U : component mmult_C_port_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_C_PORT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_C_PORT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_C_PORT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_C_PORT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_C_PORT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_C_PORT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_C_PORT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_C_PORT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_C_PORT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_C_PORT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_C_PORT_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_C_port_AWVALID,
        AWREADY => m_axi_C_port_AWREADY,
        AWADDR => m_axi_C_port_AWADDR,
        AWID => m_axi_C_port_AWID,
        AWLEN => m_axi_C_port_AWLEN,
        AWSIZE => m_axi_C_port_AWSIZE,
        AWBURST => m_axi_C_port_AWBURST,
        AWLOCK => m_axi_C_port_AWLOCK,
        AWCACHE => m_axi_C_port_AWCACHE,
        AWPROT => m_axi_C_port_AWPROT,
        AWQOS => m_axi_C_port_AWQOS,
        AWREGION => m_axi_C_port_AWREGION,
        AWUSER => m_axi_C_port_AWUSER,
        WVALID => m_axi_C_port_WVALID,
        WREADY => m_axi_C_port_WREADY,
        WDATA => m_axi_C_port_WDATA,
        WSTRB => m_axi_C_port_WSTRB,
        WLAST => m_axi_C_port_WLAST,
        WID => m_axi_C_port_WID,
        WUSER => m_axi_C_port_WUSER,
        ARVALID => m_axi_C_port_ARVALID,
        ARREADY => m_axi_C_port_ARREADY,
        ARADDR => m_axi_C_port_ARADDR,
        ARID => m_axi_C_port_ARID,
        ARLEN => m_axi_C_port_ARLEN,
        ARSIZE => m_axi_C_port_ARSIZE,
        ARBURST => m_axi_C_port_ARBURST,
        ARLOCK => m_axi_C_port_ARLOCK,
        ARCACHE => m_axi_C_port_ARCACHE,
        ARPROT => m_axi_C_port_ARPROT,
        ARQOS => m_axi_C_port_ARQOS,
        ARREGION => m_axi_C_port_ARREGION,
        ARUSER => m_axi_C_port_ARUSER,
        RVALID => m_axi_C_port_RVALID,
        RREADY => m_axi_C_port_RREADY,
        RDATA => m_axi_C_port_RDATA,
        RLAST => m_axi_C_port_RLAST,
        RID => m_axi_C_port_RID,
        RUSER => m_axi_C_port_RUSER,
        RRESP => m_axi_C_port_RRESP,
        BVALID => m_axi_C_port_BVALID,
        BREADY => m_axi_C_port_BREADY,
        BRESP => m_axi_C_port_BRESP,
        BID => m_axi_C_port_BID,
        BUSER => m_axi_C_port_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => C_port_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => C_port_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => C_port_RDATA,
        I_RFIFONUM => C_port_RFIFONUM,
        I_AWVALID => C_port_AWVALID,
        I_AWREADY => C_port_AWREADY,
        I_AWADDR => C_port_AWADDR,
        I_AWLEN => C_port_AWLEN,
        I_WVALID => C_port_WVALID,
        I_WREADY => C_port_WREADY,
        I_WDATA => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WDATA,
        I_WSTRB => grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WSTRB,
        I_BVALID => C_port_BVALID,
        I_BREADY => C_port_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_mmult_Pipeline_1_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mmult_Pipeline_1_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_mmult_Pipeline_1_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mmult_Pipeline_1_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_mmult_Pipeline_1_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mmult_Pipeline_2_fu_138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mmult_Pipeline_2_fu_138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_mmult_Pipeline_2_fu_138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mmult_Pipeline_2_fu_138_ap_ready = ap_const_logic_1)) then 
                    grp_mmult_Pipeline_2_fu_138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mmult_Pipeline_4_fu_153_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mmult_Pipeline_4_fu_153_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_mmult_Pipeline_4_fu_153_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mmult_Pipeline_4_fu_153_ap_ready = ap_const_logic_1)) then 
                    grp_mmult_Pipeline_4_fu_153_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_ready = ap_const_logic_1)) then 
                    grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln1_reg_227 <= B(63 downto 2);
                trunc_ln2_reg_233 <= C(63 downto 2);
                trunc_ln_reg_221 <= A(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state19, grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done, grp_mmult_Pipeline_4_fu_153_ap_done, C_port_AWREADY, C_port_BVALID, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_block_state2_io, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if ((not(((grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_port_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_mmult_Pipeline_4_fu_153_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = C_port_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    A_port_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARADDR, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln19_fu_191_p1, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            A_port_ARADDR <= sext_ln19_fu_191_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            A_port_ARADDR <= grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARADDR;
        else 
            A_port_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_port_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARLEN, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            A_port_ARLEN <= ap_const_lv32_40;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            A_port_ARLEN <= grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARLEN;
        else 
            A_port_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_port_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            A_port_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            A_port_ARVALID <= grp_mmult_Pipeline_1_fu_130_m_axi_A_port_ARVALID;
        else 
            A_port_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    A_port_RREADY_assign_proc : process(grp_mmult_Pipeline_1_fu_130_m_axi_A_port_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            A_port_RREADY <= grp_mmult_Pipeline_1_fu_130_m_axi_A_port_RREADY;
        else 
            A_port_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    A_port_blk_n_AR_assign_proc : process(m_axi_A_port_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_port_blk_n_AR <= m_axi_A_port_ARREADY;
        else 
            A_port_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    B_port_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARADDR, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln20_fu_201_p1, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            B_port_ARADDR <= sext_ln20_fu_201_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            B_port_ARADDR <= grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARADDR;
        else 
            B_port_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_port_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARLEN, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            B_port_ARLEN <= ap_const_lv32_40;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            B_port_ARLEN <= grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARLEN;
        else 
            B_port_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_port_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            B_port_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            B_port_ARVALID <= grp_mmult_Pipeline_2_fu_138_m_axi_B_port_ARVALID;
        else 
            B_port_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    B_port_RREADY_assign_proc : process(grp_mmult_Pipeline_2_fu_138_m_axi_B_port_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            B_port_RREADY <= grp_mmult_Pipeline_2_fu_138_m_axi_B_port_RREADY;
        else 
            B_port_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    B_port_blk_n_AR_assign_proc : process(m_axi_B_port_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            B_port_blk_n_AR <= m_axi_B_port_ARREADY;
        else 
            B_port_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    C_port_AWADDR_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done, grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWADDR, C_port_AWREADY, ap_CS_fsm_state13, ap_CS_fsm_state14, sext_ln30_fu_211_p1)
    begin
        if ((not(((grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_port_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            C_port_AWADDR <= sext_ln30_fu_211_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            C_port_AWADDR <= grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWADDR;
        else 
            C_port_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C_port_AWLEN_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done, grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWLEN, C_port_AWREADY, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((not(((grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_port_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            C_port_AWLEN <= ap_const_lv32_40;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            C_port_AWLEN <= grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWLEN;
        else 
            C_port_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C_port_AWVALID_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done, grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWVALID, C_port_AWREADY, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((not(((grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_port_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            C_port_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            C_port_AWVALID <= grp_mmult_Pipeline_4_fu_153_m_axi_C_port_AWVALID;
        else 
            C_port_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_port_BREADY_assign_proc : process(ap_CS_fsm_state19, grp_mmult_Pipeline_4_fu_153_m_axi_C_port_BREADY, C_port_BVALID, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = C_port_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            C_port_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            C_port_BREADY <= grp_mmult_Pipeline_4_fu_153_m_axi_C_port_BREADY;
        else 
            C_port_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    C_port_WVALID_assign_proc : process(grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WVALID, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            C_port_WVALID <= grp_mmult_Pipeline_4_fu_153_m_axi_C_port_WVALID;
        else 
            C_port_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_port_blk_n_AW_assign_proc : process(m_axi_C_port_AWREADY, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            C_port_blk_n_AW <= m_axi_C_port_AWREADY;
        else 
            C_port_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    C_port_blk_n_B_assign_proc : process(m_axi_C_port_BVALID, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            C_port_blk_n_B <= m_axi_C_port_BVALID;
        else 
            C_port_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    a_buffer_address0_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_1_fu_130_a_buffer_address0, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_address0 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            a_buffer_address0 <= grp_mmult_Pipeline_1_fu_130_a_buffer_address0;
        else 
            a_buffer_address0 <= "XXXXXX";
        end if; 
    end process;


    a_buffer_ce0_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_1_fu_130_a_buffer_ce0, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce0 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            a_buffer_ce0 <= grp_mmult_Pipeline_1_fu_130_a_buffer_ce0;
        else 
            a_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_ce1_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce1 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce1;
        else 
            a_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_ce2_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce2 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce2;
        else 
            a_buffer_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_ce3_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce3 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce3;
        else 
            a_buffer_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_ce4_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce4 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce4;
        else 
            a_buffer_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_ce5_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce5 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce5;
        else 
            a_buffer_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_ce6_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce6 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce6;
        else 
            a_buffer_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_ce7_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_buffer_ce7 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_a_buffer_ce7;
        else 
            a_buffer_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    a_buffer_we0_assign_proc : process(grp_mmult_Pipeline_1_fu_130_a_buffer_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            a_buffer_we0 <= grp_mmult_Pipeline_1_fu_130_a_buffer_we0;
        else 
            a_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done, C_port_AWREADY)
    begin
        if (((grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_port_AWREADY))) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_mmult_Pipeline_4_fu_153_ap_done)
    begin
        if ((grp_mmult_Pipeline_4_fu_153_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(C_port_BVALID)
    begin
        if ((ap_const_logic_0 = C_port_BVALID)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_io)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_mmult_Pipeline_1_fu_130_ap_done, grp_mmult_Pipeline_2_fu_138_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_mmult_Pipeline_2_fu_138_ap_done = ap_const_logic_0) or (grp_mmult_Pipeline_1_fu_130_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(A_port_ARREADY, B_port_ARREADY)
    begin
                ap_block_state2_io <= ((ap_const_logic_0 = B_port_ARREADY) or (ap_const_logic_0 = A_port_ARREADY));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state19, C_port_BVALID)
    begin
        if (((ap_const_logic_1 = C_port_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19, C_port_BVALID)
    begin
        if (((ap_const_logic_1 = C_port_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    b_buffer_address0_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_2_fu_138_b_buffer_address0, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_address0 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            b_buffer_address0 <= grp_mmult_Pipeline_2_fu_138_b_buffer_address0;
        else 
            b_buffer_address0 <= "XXXXXX";
        end if; 
    end process;


    b_buffer_ce0_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_2_fu_138_b_buffer_ce0, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce0 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            b_buffer_ce0 <= grp_mmult_Pipeline_2_fu_138_b_buffer_ce0;
        else 
            b_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_ce1_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce1 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce1;
        else 
            b_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_ce2_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce2 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce2;
        else 
            b_buffer_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_ce3_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce3 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce3;
        else 
            b_buffer_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_ce4_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce4 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce4;
        else 
            b_buffer_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_ce5_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce5 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce5;
        else 
            b_buffer_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_ce6_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce6 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce6;
        else 
            b_buffer_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_ce7_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            b_buffer_ce7 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_b_buffer_ce7;
        else 
            b_buffer_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    b_buffer_we0_assign_proc : process(grp_mmult_Pipeline_2_fu_138_b_buffer_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            b_buffer_we0 <= grp_mmult_Pipeline_2_fu_138_b_buffer_we0;
        else 
            b_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    c_buffer_address0_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_address0, grp_mmult_Pipeline_4_fu_153_c_buffer_address0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            c_buffer_address0 <= grp_mmult_Pipeline_4_fu_153_c_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_buffer_address0 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_address0;
        else 
            c_buffer_address0 <= "XXXXXX";
        end if; 
    end process;


    c_buffer_ce0_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_ce0, grp_mmult_Pipeline_4_fu_153_c_buffer_ce0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            c_buffer_ce0 <= grp_mmult_Pipeline_4_fu_153_c_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_buffer_ce0 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_ce0;
        else 
            c_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    c_buffer_we0_assign_proc : process(ap_CS_fsm_state12, grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_buffer_we0 <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_c_buffer_we0;
        else 
            c_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_mmult_Pipeline_1_fu_130_ap_start <= grp_mmult_Pipeline_1_fu_130_ap_start_reg;
    grp_mmult_Pipeline_2_fu_138_ap_start <= grp_mmult_Pipeline_2_fu_138_ap_start_reg;
    grp_mmult_Pipeline_4_fu_153_ap_start <= grp_mmult_Pipeline_4_fu_153_ap_start_reg;
    grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start <= grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start_reg;
        sext_ln19_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_221),64));

        sext_ln20_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_227),64));

        sext_ln30_fu_211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_233),64));

end behav;
