

================================================================
== Vivado HLS Report for 'NFR'
================================================================
* Date:           Fri Jun 22 10:49:10 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        NFR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      8.54|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_9)
	4  / (tmp_9)
6 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dest_V = alloca i16"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i8"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i40"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i8"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V = alloca i1"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i8"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = alloca i8"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i40"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i129* %stream_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32, [1 x i8]* @p_str33)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i129* %stream_out_V), !map !141"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_in_V), !map !160"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @NFR_str) nounwind"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../HMPI/HLS_lib/NFR.cpp:56]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i129* %stream_out_V, [1 x i8]* @p_str1, [11 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_in_V, [1 x i8]* @p_str1, [11 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %.loopexit" [../HMPI/HLS_lib/NFR.cpp:82]

 <State 2> : 1.46ns
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%expected_bytes = phi i32 [ undef, %0 ], [ %expected_bytes_3, %.loopexit.loopexit ]" [../HMPI/HLS_lib/NFR.cpp:153]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp40 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %stream_in_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp40, i32 80)" [../HMPI/HLS_lib/NFR.cpp:18->../HMPI/HLS_lib/NFR.cpp:86]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp40, i32 24, i32 31)" [../HMPI/HLS_lib/NFR.cpp:132]
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%tmp_4 = icmp eq i8 %p_Result_s, 5" [../HMPI/HLS_lib/NFR.cpp:132]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%tmp_5 = icmp eq i8 %p_Result_s, 4" [../HMPI/HLS_lib/NFR.cpp:132]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_6 = or i1 %tmp_5, %tmp_4" [../HMPI/HLS_lib/NFR.cpp:132]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%tmp_7 = icmp eq i8 %p_Result_s, 1" [../HMPI/HLS_lib/NFR.cpp:132]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_8 = or i1 %tmp_7, %tmp_6" [../HMPI/HLS_lib/NFR.cpp:132]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%tmp_10 = icmp eq i8 %p_Result_s, 0" [../HMPI/HLS_lib/NFR.cpp:132]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_11 = or i1 %tmp_10, %tmp_8" [../HMPI/HLS_lib/NFR.cpp:132]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %._crit_edge, label %1" [../HMPI/HLS_lib/NFR.cpp:132]
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%tmp_3 = icmp eq i8 %p_Result_s, 2" [../HMPI/HLS_lib/NFR.cpp:148]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %3" [../HMPI/HLS_lib/NFR.cpp:148]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i8* %tmp_dest_V" [../HMPI/HLS_lib/NFR.cpp:158]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_last_V_load = load i1* %tmp_last_V" [../HMPI/HLS_lib/NFR.cpp:158]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i8* %tmp_keep_V" [../HMPI/HLS_lib/NFR.cpp:158]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_id_V_1_load = load i8* %tmp_id_V_1" [../HMPI/HLS_lib/NFR.cpp:158]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i40* %tmp_user_V" [../HMPI/HLS_lib/NFR.cpp:158]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_213 = call i129 @_ssdm_op_BitConcatenate.i129.i40.i8.i8.i1.i8.i64(i40 %tmp_user_V_load, i8 %tmp_id_V_1_load, i8 %tmp_keep_V_load, i1 %tmp_last_V_load, i8 %tmp_dest_V_load, i64 -1)" [../HMPI/HLS_lib/NFR.cpp:158]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i129P(i129* %stream_out_V, i129 %tmp_213)" [../HMPI/HLS_lib/NFR.cpp:158]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.91ns)   --->   "br label %4"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%id_V = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp40, i32 16, i32 23)" [../HMPI/HLS_lib/NFR.cpp:149]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i81.i32.i32(i81 %tmp40, i32 56, i32 59)" [../HMPI/HLS_lib/NFR.cpp:150]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_6 = call i40 @_ssdm_op_BitConcatenate.i40.i36.i4(i36 1, i4 %p_Result_5)" [../HMPI/HLS_lib/NFR.cpp:152]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_s_53 = call i16 @_ssdm_op_PartSelect.i16.i81.i32.i32(i81 %tmp40, i32 32, i32 47)" [../HMPI/HLS_lib/NFR.cpp:153]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%expected_bytes_1 = zext i16 %p_Result_s_53 to i32" [../HMPI/HLS_lib/NFR.cpp:153]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dest_V_1 = trunc i81 %tmp40 to i16" [../HMPI/HLS_lib/NFR.cpp:154]
ST_2 : Operation 53 [1/1] (0.83ns)   --->   "store i40 %p_Result_6, i40* %p_Val2_s" [../HMPI/HLS_lib/NFR.cpp:152]
ST_2 : Operation 54 [1/1] (0.83ns)   --->   "store i8 %id_V, i8* %tmp_id_V" [../HMPI/HLS_lib/NFR.cpp:149]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %dest_V_1, i16* %dest_V" [../HMPI/HLS_lib/NFR.cpp:154]
ST_2 : Operation 56 [1/1] (0.91ns)   --->   "br label %4" [../HMPI/HLS_lib/NFR.cpp:155]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%id_V_2 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp40, i32 16, i32 23)" [../HMPI/HLS_lib/NFR.cpp:138]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i81.i32.i32(i81 %tmp40, i32 56, i32 59)" [../HMPI/HLS_lib/NFR.cpp:140]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_4 = call i40 @_ssdm_op_BitConcatenate.i40.i36.i4(i36 0, i4 %p_Result_2)" [../HMPI/HLS_lib/NFR.cpp:142]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i81 %tmp40 to i72" [../HMPI/HLS_lib/NFR.cpp:145]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_11_1 = call i129 @_ssdm_op_BitConcatenate.i129.i36.i4.i8.i8.i1.i72(i36 0, i4 %p_Result_2, i8 %id_V_2, i8 -1, i1 %tmp, i72 %tmp_12)" [../HMPI/HLS_lib/NFR.cpp:145]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i129P(i129* %stream_out_V, i129 %tmp_11_1)" [../HMPI/HLS_lib/NFR.cpp:145]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 63 [1/1] (0.83ns)   --->   "store i40 %p_Result_4, i40* %p_Val2_s" [../HMPI/HLS_lib/NFR.cpp:145]
ST_2 : Operation 64 [1/1] (0.83ns)   --->   "store i8 %id_V_2, i8* %tmp_id_V" [../HMPI/HLS_lib/NFR.cpp:145]
ST_2 : Operation 65 [1/1] (0.91ns)   --->   "br label %4" [../HMPI/HLS_lib/NFR.cpp:148]

 <State 3> : 0.83ns
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%expected_bytes_2 = phi i32 [ -1, %._crit_edge ], [ %expected_bytes_1, %2 ], [ %expected_bytes, %3 ]"
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%dest_V_load = load i16* %dest_V" [../HMPI/HLS_lib/NFR.cpp:182]
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%packetOut_dest_V = trunc i16 %dest_V_load to i8" [../HMPI/HLS_lib/NFR.cpp:182]
ST_3 : Operation 69 [1/1] (0.83ns)   --->   "br label %5" [../HMPI/HLS_lib/NFR.cpp:163]

 <State 4> : 7.72ns
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%expected_bytes_3 = phi i32 [ %expected_bytes_2, %4 ], [ %expected_bytes_6, %._crit_edge669 ]" [../HMPI/HLS_lib/NFR.cpp:153]
ST_4 : Operation 71 [1/1] (1.14ns)   --->   "%tmp_9 = icmp sgt i32 %expected_bytes_3, 0" [../HMPI/HLS_lib/NFR.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %expected_bytes_3 to i31" [../HMPI/HLS_lib/NFR.cpp:163]
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %stream_in_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_354 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %stream_in_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%packetIn_data_V = trunc i81 %tmp_354 to i64" [../HMPI/HLS_lib/NFR.cpp:18->../HMPI/HLS_lib/NFR.cpp:166]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%packetIn_keep_V = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_354, i32 72, i32 79)" [../HMPI/HLS_lib/NFR.cpp:18->../HMPI/HLS_lib/NFR.cpp:166]
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 72)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 78 [1/1] (1.48ns)   --->   "%expected_bytes_5_cas = add i31 -1, %tmp_15" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.46ns)   --->   "%expected_bytes_4_s = select i1 %tmp_17, i31 %expected_bytes_5_cas, i31 %tmp_15" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%expected_bytes_4_ca = zext i31 %expected_bytes_4_s to i32" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 73)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 82 [1/1] (1.48ns)   --->   "%expected_bytes_5_1 = add nsw i32 -1, %expected_bytes_4_ca" [../HMPI/HLS_lib/NFR.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.44ns)   --->   "%expected_bytes_4_1 = select i1 %tmp_18, i32 %expected_bytes_5_1, i32 %expected_bytes_4_ca" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 74)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 85 [1/1] (1.48ns)   --->   "%expected_bytes_5_2 = add nsw i32 -1, %expected_bytes_4_1" [../HMPI/HLS_lib/NFR.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.44ns)   --->   "%expected_bytes_4_2 = select i1 %tmp_19, i32 %expected_bytes_5_2, i32 %expected_bytes_4_1" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 75)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 88 [1/1] (1.48ns)   --->   "%expected_bytes_5_3 = add nsw i32 -1, %expected_bytes_4_2" [../HMPI/HLS_lib/NFR.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.44ns)   --->   "%expected_bytes_4_3 = select i1 %tmp_20, i32 %expected_bytes_5_3, i32 %expected_bytes_4_2" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 76)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 77)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 78)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_354, i32 79)" [../HMPI/HLS_lib/NFR.cpp:176]
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %packetIn_keep_V, i8* %tmp_keep_V" [../HMPI/HLS_lib/NFR.cpp:186]
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "store i8 %packetOut_dest_V, i8* %tmp_dest_V" [../HMPI/HLS_lib/NFR.cpp:186]

 <State 5> : 8.54ns
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %6, label %.loopexit.loopexit" [../HMPI/HLS_lib/NFR.cpp:163]
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../HMPI/HLS_lib/NFR.cpp:163]
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../HMPI/HLS_lib/NFR.cpp:164]
ST_5 : Operation 99 [1/1] (0.83ns)   --->   "br i1 %tmp_2, label %7, label %._crit_edge669" [../HMPI/HLS_lib/NFR.cpp:165]
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i8* %tmp_id_V" [../HMPI/HLS_lib/NFR.cpp:186]
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_Val2_load = load i40* %p_Val2_s" [../HMPI/HLS_lib/NFR.cpp:186]
ST_5 : Operation 102 [1/1] (1.48ns)   --->   "%tmp_s = add nsw i32 -8, %expected_bytes_3" [../HMPI/HLS_lib/NFR.cpp:167]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.14ns)   --->   "%tmp_last_V_1 = icmp slt i32 %tmp_s, 1" [../HMPI/HLS_lib/NFR.cpp:167]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.48ns)   --->   "%expected_bytes_5_4 = add nsw i32 -1, %expected_bytes_4_3" [../HMPI/HLS_lib/NFR.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.44ns)   --->   "%expected_bytes_4_4 = select i1 %tmp_21, i32 %expected_bytes_5_4, i32 %expected_bytes_4_3" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.48ns)   --->   "%expected_bytes_5_5 = add nsw i32 -1, %expected_bytes_4_4" [../HMPI/HLS_lib/NFR.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.44ns)   --->   "%expected_bytes_4_5 = select i1 %tmp_22, i32 %expected_bytes_5_5, i32 %expected_bytes_4_4" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.48ns)   --->   "%expected_bytes_5_6 = add nsw i32 -1, %expected_bytes_4_5" [../HMPI/HLS_lib/NFR.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.44ns)   --->   "%expected_bytes_4_6 = select i1 %tmp_23, i32 %expected_bytes_5_6, i32 %expected_bytes_4_5" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.48ns)   --->   "%expected_bytes_5_7 = add nsw i32 -1, %expected_bytes_4_6" [../HMPI/HLS_lib/NFR.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.44ns)   --->   "%expected_bytes_4_7 = select i1 %tmp_24, i32 %expected_bytes_5_7, i32 %expected_bytes_4_6" [../HMPI/HLS_lib/NFR.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_427 = call i129 @_ssdm_op_BitConcatenate.i129.i40.i8.i8.i1.i8.i64(i40 %p_Val2_load, i8 %tmp_id_V_load, i8 %packetIn_keep_V, i1 %tmp_last_V_1, i8 %packetOut_dest_V, i64 %packetIn_data_V)" [../HMPI/HLS_lib/NFR.cpp:186]
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i129P(i129* %stream_out_V, i129 %tmp_427)" [../HMPI/HLS_lib/NFR.cpp:186]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "store i40 %p_Val2_load, i40* %tmp_user_V" [../HMPI/HLS_lib/NFR.cpp:186]
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "store i8 %tmp_id_V_load, i8* %tmp_id_V_1" [../HMPI/HLS_lib/NFR.cpp:186]
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V_1, i1* %tmp_last_V" [../HMPI/HLS_lib/NFR.cpp:186]
ST_5 : Operation 117 [1/1] (0.83ns)   --->   "br label %._crit_edge669" [../HMPI/HLS_lib/NFR.cpp:187]
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%expected_bytes_6 = phi i32 [ %expected_bytes_4_7, %7 ], [ %expected_bytes_3, %6 ]" [../HMPI/HLS_lib/NFR.cpp:176]
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)" [../HMPI/HLS_lib/NFR.cpp:188]
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %5" [../HMPI/HLS_lib/NFR.cpp:188]

 <State 6> : 0.00ns
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "br label %.loopexit"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_3', ../HMPI/HLS_lib/NFR.cpp:148) [35]  (0.782 ns)
	blocking operation 0.674 ns on control path)

 <State 3>: 0.835ns
The critical path consists of the following:
	'phi' operation ('expected_bytes') with incoming values : ('expected_bytes', ../HMPI/HLS_lib/NFR.cpp:153) ('expected_bytes_4_7', ../HMPI/HLS_lib/NFR.cpp:176) [68]  (0 ns)
	multiplexor before 'phi' operation ('expected_bytes_3', ../HMPI/HLS_lib/NFR.cpp:153) with incoming values : ('expected_bytes', ../HMPI/HLS_lib/NFR.cpp:153) ('expected_bytes_4_7', ../HMPI/HLS_lib/NFR.cpp:176) [73]  (0.835 ns)

 <State 4>: 7.72ns
The critical path consists of the following:
	'phi' operation ('expected_bytes_3', ../HMPI/HLS_lib/NFR.cpp:153) with incoming values : ('expected_bytes', ../HMPI/HLS_lib/NFR.cpp:153) ('expected_bytes_4_7', ../HMPI/HLS_lib/NFR.cpp:176) [73]  (0 ns)
	'add' operation ('expected_bytes_5_cas', ../HMPI/HLS_lib/NFR.cpp:176) [91]  (1.48 ns)
	'select' operation ('expected_bytes_4_s', ../HMPI/HLS_lib/NFR.cpp:176) [92]  (0.462 ns)
	'add' operation ('expected_bytes_5_1', ../HMPI/HLS_lib/NFR.cpp:177) [95]  (1.48 ns)
	'select' operation ('expected_bytes_4_1', ../HMPI/HLS_lib/NFR.cpp:176) [96]  (0.44 ns)
	'add' operation ('expected_bytes_5_2', ../HMPI/HLS_lib/NFR.cpp:177) [98]  (1.49 ns)
	'select' operation ('expected_bytes_4_2', ../HMPI/HLS_lib/NFR.cpp:176) [99]  (0.44 ns)
	'add' operation ('expected_bytes_5_3', ../HMPI/HLS_lib/NFR.cpp:177) [101]  (1.49 ns)
	'select' operation ('expected_bytes_4_3', ../HMPI/HLS_lib/NFR.cpp:176) [102]  (0.44 ns)

 <State 5>: 8.54ns
The critical path consists of the following:
	'add' operation ('expected_bytes_5_4', ../HMPI/HLS_lib/NFR.cpp:177) [104]  (1.49 ns)
	'select' operation ('expected_bytes_4_4', ../HMPI/HLS_lib/NFR.cpp:176) [105]  (0.44 ns)
	'add' operation ('expected_bytes_5_5', ../HMPI/HLS_lib/NFR.cpp:177) [107]  (1.49 ns)
	'select' operation ('expected_bytes_4_5', ../HMPI/HLS_lib/NFR.cpp:176) [108]  (0.44 ns)
	'add' operation ('expected_bytes_5_6', ../HMPI/HLS_lib/NFR.cpp:177) [110]  (1.49 ns)
	'select' operation ('expected_bytes_4_6', ../HMPI/HLS_lib/NFR.cpp:176) [111]  (0.44 ns)
	'add' operation ('expected_bytes_5_7', ../HMPI/HLS_lib/NFR.cpp:177) [113]  (1.49 ns)
	'select' operation ('expected_bytes_4_7', ../HMPI/HLS_lib/NFR.cpp:176) [114]  (0.44 ns)
	multiplexor before 'phi' operation ('expected_bytes_6', ../HMPI/HLS_lib/NFR.cpp:176) with incoming values : ('expected_bytes', ../HMPI/HLS_lib/NFR.cpp:153) ('expected_bytes_4_7', ../HMPI/HLS_lib/NFR.cpp:176) [124]  (0.835 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
