
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.01$
# time: Thu Jan 30 18:26:16 2020

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "sca_unlock_top" xc6slx9tqg144-2 v3.2 ,
  cfg "
       _DESIGN_PROP:P3_PLACE_OPTIONS:EFFORT_LEVEL:high
       _DESIGN_PROP::P3_PLACED:
       _DESIGN_PROP::P3_PLACE_OPTIONS:
       _DESIGN_PROP::PK_NGMTIMESTAMP:1579901284";


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "LED1_OBUF_BUFG" "BUFG",placed CLKC_X8Y31 BUFGMUX_X2Y3  ,
  cfg " BUFG:LED1_OBUF_BUFG: "
  ;
inst "LED1" "IOB",placed BIOB_X2Y0 P43  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:LED1_OBUF: PAD:LED1:
         OSTANDARD::LVTTL "
  ;
inst "LED2" "IOB",placed BIOB_X2Y0 P44  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:LED2_OBUF: PAD:LED2:
         OSTANDARD::LVTTL "
  ;
inst "LED3" "IOB",placed BIOB_X4Y0 P45  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:LED3_OBUF: PAD:LED3:
         OSTANDARD::LVTTL "
  ;
inst "H1" "IOB",placed TIOB_X2Y63 P138  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp43.IMUX:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:H1_IBUF:
       PAD:H1:
         ISTANDARD::LVTTL "
  ;
inst "H2" "IOB",placed TIOB_X2Y63 P139  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp43.IMUX.1:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:H2_IBUF:
       PAD:H2:
         ISTANDARD::LVTTL "
  ;
inst "H3" "IOB",placed TIOB_X2Y63 P140  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp43.IMUX.2:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:H3_IBUF:
       PAD:H3:
         ISTANDARD::LVTTL "
  ;
inst "H4" "IOB",placed TIOB_X1Y63 P141  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp43.IMUX.3:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:H4_IBUF:
       PAD:H4:
         ISTANDARD::LVTTL "
  ;
inst "H6" "IOB",placed TIOB_X1Y63 P143  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:H6_OBUF: PAD:H6:
         OSTANDARD::LVTTL "
  ;
inst "H7" "IOB",placed BIOB_X1Y0 P38  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:H7_OBUF: PAD:H7:
         OSTANDARD::LVTTL "
  ;
inst "H8" "IOB",placed BIOB_X1Y0 P39  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp43.IMUX.4:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:H8_IBUF:
       PAD:H8:
         ISTANDARD::LVTTL "
  ;
inst "u0/dut_outputs<0><2>" "SLICEX",placed CLEXL_X2Y47 SLICE_X2Y47  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G360gat1:#LUT:O6=(~A5+(~A1+(~A4+(~A2+(A3@~A6)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "u0/dut_gen[0].dut/G411gat" "SLICEX",placed CLEXL_X2Y48 SLICE_X2Y48  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:u0/dut_gen[0].dut/G421gat7:#LUT:O6=(A1+(A5@~A6))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:u0/dut_gen[0].dut/G411gat:#LUT:O6=(~A3+((~A5*(A4+((~A1*A2)+~A6)))+(A5*((~A1*A2)+~A6))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX "
  ;
inst "u0/dut_gen[0].dut/G227gat" "SLICEX",placed CLEXL_X2Y49 SLICE_X2Y49  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G432gat:#LUT:O6=((~A5*((~A2*(A1+A6))+(A2*((A4@~A3)+(A1+A6)))))+(A5*A6))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:u0/dut_gen[0].dut/out2:#LUT:O6=(A6*(~A3*((~A1*((~A5+(A5*A2))*~A4))+(A1*(~A5+A2)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT:u0/dut_gen[0].dut/G432gat_SW0:#LUT:O5=((~A3*A5)+A2) C6LUT:u0/dut_gen[0].dut/G430gat1:#LUT:O6=(A6+~A6)*((A3+(A2+(A1+A4))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::O5 CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/dut_gen[0].dut/G411gat_SW0:#LUT:O5=(~A4+A3)
       D6LUT:u0/dut_gen[0].dut/Mxor_G227gat_xo<0>1:#LUT:O6=(A6+~A6)*(((~A3*(~A1*A5))+(A3*(A1+~A5))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_gen[0].dut/G421gat6" "SLICEX",placed CLEXL_X2Y47 SLICE_X3Y47  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT:u0/dut_gen[0].dut/G421gat5:#LUT:O6=(A4*((~A6*(~A5+(A3*~A1)))+(A6*(~A2+(~A5+(A3*~A1))))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "xor_out" "SLICEX",placed CLEXL_X2Y48 SLICE_X3Y48  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G421gat8:#LUT:O6=((~A3*A5)+(A3*(A2+(A6+(~A4+A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:u0/dut_gen[0].dut/G421gat6:#LUT:O6=(A5*((~A2*A6)+(A2*(A1+((A4*~A3)+A6)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:Mmux_H611:#LUT:O6=((~A3*A6)+(A3*A5)) CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:u0/dut_outputs[0][6]_reduce_xor_11_xo<0>:#LUT:O6=(A4@(A3@(A1@(A5@(A2@A6)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_gen[0].dut/G230gat" "SLICEX",placed CLEXL_X2Y49 SLICE_X3Y49  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G431gat1:#LUT:O6=((~A5*((~A6*(A4+(~A3+(A2+A1))))+(A6*(A2+A1))))+(A5*(A2+A1)))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/dut_gen[0].dut/out2_SW0:#LUT:O5=(A1*~A4) B6LUT:u0/dut_gen[0].dut/out1_SW0:#LUT:O6=(A6+~A6)*((A3*~A4))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:u0/dut_gen[0].dut/out143:#LUT:O6=(((~A2*(~A5+(A5*~A1)))+A2)*(A3+(~A4+~A6)))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/dut_gen[0].dut/out112:#LUT:O5=(~A2+((A3@A4)+A5))
       D6LUT:u0/dut_gen[0].dut/Mxor_G230gat_xo<0>1:#LUT:O6=(A6+~A6)*(((~A3*(~A4*A2))+(A3*(A4+~A2))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_gen[0].dut/G349gat" "SLICEX",placed CLEXL_X2Y50 SLICE_X3Y50  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:u0/dut_gen[0].dut/G349gat1:#LUT:O6=((A4@A3)+(A2+((A1@A6)+~A5)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_inputs<18>" "SLICEX",placed CLEXL_X2Y51 SLICE_X3Y51  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out1:#LUT:O6=(A1*(~A5*((~A2*((~A4+(A4*A6))*~A3))+(A2*(~A4+A6)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/Mmux_dut_inputs<19>11:#LUT:O5=((~A5*A4)+(A5*A3)) B6LUT:u0/Mmux_dut_inputs<18>11:#LUT:O6=(A6+~A6)*(((~A1*A2)+(A1*A3)))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "u0/SR/shift_reg<86>" "SLICEX",placed CLEXM_X4Y45 SLICE_X4Y45  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<86>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_84:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF:u0/SR/shift_reg_85:#FF BFFMUX::BX BFFSRINIT::SRINIT0
       BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF
       CEUSED::#OFF CFF:u0/SR/shift_reg_86:#FF CFFMUX::CX CFFSRINIT::SRINIT0
       CLKINV::CLK_B COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_87: "
  ;
inst "u0/dut_inputs<42>" "SLICEX",placed CLEXM_X4Y46 SLICE_X4Y46  ,
  cfg " A5FFSRINIT::#OFF A5LUT:u0/Mmux_dut_inputs<43>11:#LUT:O5=((~A2*A5)+(A2*A4))
       A6LUT:u0/Mmux_dut_inputs<42>11:#LUT:O6=(A6+~A6)*(((~A1*A3)+(A1*A4)))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::O5 AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "u0/dut_gen[0].dut/out143" "SLICEX",placed CLEXM_X4Y47 SLICE_X4Y47  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G213gat1:#LUT:O6=(~A4+(~A2+(~A3+((A6*~A1)+~A5))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/dut_gen[0].dut/n01681:#LUT:O5=(A2*(~A4*(A3@~A1))) B6LUT:u0/dut_gen[0].dut/Mxor_G247gat_xo<0>1:#LUT:O6=(A6+~A6)*(((~A1*(~A3*A2))+(A1*(A3+~A2))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:u0/dut_gen[0].dut/Mxor_G243gat_xo<0>1:#LUT:O6=((~A4*~A5)+(A4*((~A3*~A5)+(A3*((~A6*~A5)+(A6*(~A1+(A2+~A5))))))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/dut_gen[0].dut/out1113:#LUT:O5=(~A3+((A1@A4)+(A2+~A5)))
       D6LUT:u0/dut_gen[0].dut/out144:#LUT:O6=(A6+~A6)*((A1+(~A3+~A5)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "u0/dut_gen[0].dut/G236gat" "SLICEX",placed CLEXM_X4Y48 SLICE_X4Y48  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out123:#LUT:O6=(A4*(A3*(A2*(A1*(~A5+A6)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/dut_gen[0].dut/out115:#LUT:O5=(~A5+((A4@A2)+A3)) B6LUT:u0/dut_gen[0].dut/Mxor_G233gat_xo<0>1:#LUT:O6=(A6+~A6)*(((~A4*(~A2*A5))+(A4*(A2+~A5))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:u0/dut_gen[0].dut/Mxor_G236gat_xo<0>1:#LUT:O6=((~A2*~A1)+(A2*((~A6*~A1)+(A6*((~A4*~A1)+(A4*(~A5+(A3+~A1))))))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:D:DMUX "
  ;
inst "u0/SR/shift_reg<3>" "SLICEX",placed CLEXM_X4Y49 SLICE_X4Y49  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<3>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_0:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<4>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_1:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<5>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT:u0/Mmux_dut_inputs<2>11:#LUT:O6=(A6+~A6)*(((~A1*A4)+(A1*A2)))
       CEUSED::#OFF CFF:u0/SR/shift_reg_2:#FF CFFMUX::CX CFFSRINIT::SRINIT0
       CLKINV::CLK_B COUTMUX::C5Q CUSED::0 D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<6>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_3:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_4: B5FF:u0/SR/shift_reg_5:
       C5FF:u0/SR/shift_reg_6: D5FF:u0/SR/shift_reg_7: "
  ;
inst "u0/dut_gen[0].dut/G421gat3" "SLICEX",placed CLEXM_X4Y50 SLICE_X4Y50  ,
  cfg " A5FFSRINIT::#OFF A5LUT:u0/Mmux_dut_inputs<6>11:#LUT:O5=((~A5*A4)+(A5*A1))
       A6LUT:u0/Mmux_dut_inputs<8>11:#LUT:O6=(A6+~A6)*(((~A3*A2)+(A3*A1)))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::O5 AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/dut_gen[0].dut/G421gat4:#LUT:O5=(~A3*~A1) B6LUT:u0/dut_gen[0].dut/G421gat31:#LUT:O6=(A6+~A6)*(((~A4*(A5*~A1))+(A4*(A5+~A3))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "u0/SR/shift_reg<19>" "SLICEX",placed CLEXM_X4Y51 SLICE_X4Y51  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<19>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_16:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<20>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_17:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<21>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_18:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<22>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_19:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_20: B5FF:u0/SR/shift_reg_21:
       C5FF:u0/SR/shift_reg_22: D5FF:u0/SR/shift_reg_23: "
  ;
inst "u0/dut_inputs<41>" "SLICEX",placed CLEXM_X4Y46 SLICE_X5Y46  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/Mxor_xenc5_xo<0>_SW0:#LUT:O6=(A3*(A5+~A4))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:u0/Mmux_dut_inputs<40>11:#LUT:O5=((~A3*A2)+(A3*A1))
       D6LUT:u0/Mmux_dut_inputs<41>11:#LUT:O6=(A6+~A6)*(((~A4*A5)+(A4*A1)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_gen[0].dut/out1111" "SLICEX",placed CLEXM_X4Y47 SLICE_X5Y47  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out1111:#LUT:O6=((~A6*((~A5*(A4*(A3+(~A2+A1))))+(A5*(~A4*(A3+(~A2+~A1))))))+(A6*((A5@A1)+(A3+~A2))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:u0/dut_gen[0].dut/Mxor_xenc5_xo<0>:#LUT:O6=((~A6*(~A3+((~A5*(A2*~A4))+(A5*((A2*~A4)+~A1)))))+(A6*(A3*((~A5*(~A2+A4))+(A5*((~A2+(A2*A4))*A1))))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:u0/dut_gen[0].dut/out1112:#LUT:O6=(((~A6*(A5@~A1))+(A6*(A5@A1)))+(A2+(~A3+~A4)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_inputs<37>" "SLICEX",placed CLEXM_X4Y48 SLICE_X5Y48  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out142:#LUT:O6=(((~A4*(~A5+(A5*~A1)))+A4)*(A2+(~A6+~A3)))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/dut_gen[0].dut/out1111_SW0:#LUT:O5=(~A4+A5) B6LUT:u0/dut_gen[0].dut/Mxor_G224gat_xo<0>1:#LUT:O6=(A6+~A6)*(((~A1*(~A2*A4))+(A1*(A2+~A4))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:u0/dut_gen[0].dut/Mxor_xenc4_xo<0>1:#LUT:O6=((~A5*A4)@((~A6*~A1)+(A6*~A2)))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/Mmux_dut_inputs<39>11:#LUT:O5=((~A3*A5)+(A3*A1))
       D6LUT:u0/Mmux_dut_inputs<37>11:#LUT:O6=(A6+~A6)*(((~A4*A2)+(A4*A1)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/SR/reset_inv" "SLICEX",placed CLEXM_X4Y49 SLICE_X5Y49  ,
  cfg " A5FFSRINIT::#OFF A5LUT:u0/dut_gen[0].dut/out5_SW0:#LUT:O5=(A2*~A5)
       A6LUT:u0/dut_gen[0].dut/out3_SW0:#LUT:O6=(A6+~A6)*((A4*~A5)) AFF::#OFF
       AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::O5 AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:u0/SR/reset_inv1_INV_0:#LUT:O6=~A5
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/SR/shift_reg<47>" "SLICEX",placed CLEXM_X4Y50 SLICE_X5Y50  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<47>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:u0/Mmux_dut_inputs<5>11:#LUT:O6=(A6+~A6)*(((~A3*A1)+(A3*A2)))
       AFF:u0/SR/shift_reg_44:#FF AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q
       AUSED::0 B5FFSRINIT::SRINIT0 B5LUT:u0/SR/shift_reg<48>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_45:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<49>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_46:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<50>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT:u0/Mmux_dut_inputs<3>11:#LUT:O6=(A6+~A6)*(((~A5*A4)+(A5*A2)))
       DFF:u0/SR/shift_reg_47:#FF DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q
       DUSED::0 SRUSED::0 SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_48: B5FF:u0/SR/shift_reg_49:
       C5FF:u0/SR/shift_reg_50: D5FF:u0/SR/shift_reg_51: "
  ;
inst "u0/dut_inputs<21>" "SLICEX",placed CLEXM_X4Y51 SLICE_X5Y51  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out121:#LUT:O6=((~A4*(~A2*(((~A1*~A6)+A1)*(A3+~A5))))+(A4*(((~A1*~A6)+A1)*(A3+~A5))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/Mmux_dut_inputs<16>11:#LUT:O5=((~A4*A2)+(A4*A1)) B6LUT:u0/Mmux_dut_inputs<15>11:#LUT:O6=(A6+~A6)*(((~A3*A5)+(A3*A1)))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT:u0/Mmux_dut_inputs<22>11:#LUT:O5=((~A3*A4)+(A3*A2)) C6LUT:u0/Mmux_dut_inputs<21>11:#LUT:O6=(A6+~A6)*(((~A5*A1)+(A5*A2)))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::O5 CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF
       DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/SR/shift_reg<39>" "SLICEX",placed CLEXL_X5Y46 SLICE_X6Y46  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<39>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_36:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<40>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_37:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<41>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_38:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<42>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_39:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_40: B5FF:u0/SR/shift_reg_41:
       C5FF:u0/SR/shift_reg_42: D5FF:u0/SR/shift_reg_43: "
  ;
inst "u0/dut_gen[0].dut/out115" "SLICEX",placed CLEXL_X5Y47 SLICE_X6Y47  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G421gat2:#LUT:O6=((~A6*(A5*(A3*~A4)))+(A6*(~A5*(A2*~A1))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:u0/dut_gen[0].dut/out114:#LUT:O6=((~A5*(A2*(A6+(~A1+(A3+~A4)))))+(A5*(~A2*(~A6+(~A1+(A3+~A4))))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT:u0/dut_gen[0].dut/Mxor_xenc3_xo<0>1:#LUT:O5=((~A3*(~A2+((A1@A4)+A5)))+(A3*(A2*((A1@~A4)*~A5))))
       C6LUT:u0/dut_gen[0].dut/Mxor_G239gat_xo<0>1:#LUT:O6=(A6+~A6)*(((~A1*(~A4*A2))+(A1*(A4+~A2))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::O5 CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:u0/dut_gen[0].dut/out116:#LUT:O6=(A2*((A3@A1)+(~A4+(A6+~A5))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_inputs<33>" "SLICEX",placed CLEXL_X5Y48 SLICE_X6Y48  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_outputs[0][6]_reduce_xor_11_xo<0>_SW0:#LUT:O6=(A5@A1)
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:u0/dut_gen[0].dut/G319gat1:#LUT:O6=(~A6+(~A2+(A1+(~A4+(~A5+~A3)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:u0/dut_gen[0].dut/out122:#LUT:O6=((~A2*(~A4*(((~A5*~A1)+A5)*(A3+~A6))))+(A2*(((~A5*~A1)+A5)*(A3+~A6))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/Mmux_dut_inputs<34>11:#LUT:O5=((~A1*A5)+(A1*A2))
       D6LUT:u0/Mmux_dut_inputs<33>11:#LUT:O6=(A6+~A6)*(((~A4*A3)+(A4*A2)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX "
  ;
inst "u0/dut_inputs<32>" "SLICEX",placed CLEXL_X5Y49 SLICE_X6Y49  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out111:#LUT:O6=((~A4*(A1*(A5+(~A6+(A3+A2)))))+(A4*(~A1*(~A5+(~A6+(A3+A2))))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:u0/dut_gen[0].dut/out145:#LUT:O6=(A2*(A1*(A5*(~A4*(A6*A3)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:u0/dut_gen[0].dut/out5:#LUT:O6=(A3*(~A2*((~A4*((~A1+(A1*A5))*~A6))+(A4*(~A1+A5)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/Mmux_dut_inputs<30>11:#LUT:O5=((~A4*A5)+(A4*A2))
       D6LUT:u0/Mmux_dut_inputs<32>11:#LUT:O6=(A6+~A6)*(((~A3*A1)+(A3*A2)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:B:BMUX "
  ;
inst "u0/SR/shift_reg<27>" "SLICEX",placed CLEXL_X5Y50 SLICE_X6Y50  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G421gat1:#LUT:O6=(A6+((~A4*(A2+((~A1*A3)+~A5)))+(A4*((~A1*A3)+~A5))))
       AFF:u0/SR/shift_reg_24:#FF AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::#OFF
       AUSED::0 B5FFSRINIT::#OFF B5LUT:u0/Mmux_dut_inputs<24>11:#LUT:O5=((~A5*A2)+(A5*A4))
       B6LUT:u0/Mmux_dut_inputs<26>11:#LUT:O6=(A6+~A6)*(((~A3*A1)+(A3*A4)))
       BFF:u0/SR/shift_reg_25:#FF BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::O5
       BUSED::0 C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_26:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::#OFF CUSED::#OFF
       D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:u0/dut_gen[0].dut/Mxor_xenc1_xo<0>1:#LUT:O6=(A3@((~A4*~A6)+(A4*~A5)))
       DFF:u0/SR/shift_reg_27:#FF DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::#OFF
       DUSED::0 SRUSED::0 SYNC_ATTR::ASYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "u0/SR/shift_reg<11>" "SLICEX",placed CLEXL_X5Y51 SLICE_X6Y51  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<11>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_8:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<12>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_9:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<13>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_10:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<14>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_11:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_12: B5FF:u0/SR/shift_reg_13:
       C5FF:u0/SR/shift_reg_14: D5FF:u0/SR/shift_reg_15: "
  ;
inst "u0/SR/shift_reg<67>" "SLICEX",placed CLEXL_X5Y52 SLICE_X6Y52  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF:u0/SR/shift_reg_64:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF:u0/SR/shift_reg_65:#FF BFFMUX::BX BFFSRINIT::SRINIT0
       BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF
       CEUSED::#OFF CFF:u0/SR/shift_reg_66:#FF CFFMUX::CX CFFSRINIT::SRINIT0
       CLKINV::CLK_B COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF:u0/SR/shift_reg_67:#FF DFFMUX::DX DFFSRINIT::SRINIT0
       DOUTMUX::#OFF DUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "u0/SR/shift_reg<79>" "SLICEX",placed CLEXL_X5Y46 SLICE_X7Y46  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<79>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_76:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<80>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_77:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<81>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_78:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<82>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_79:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_80: B5FF:u0/SR/shift_reg_81:
       C5FF:u0/SR/shift_reg_82: D5FF:u0/SR/shift_reg_83: "
  ;
inst "u0/dut_gen[0].dut/out116" "SLICEX",placed CLEXL_X5Y47 SLICE_X7Y47  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out6:#LUT:O6=(A4*(~A5*((~A2*((~A1+(A1*A6))*~A3))+(A2*(~A1+A6)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/Mmux_dut_inputs<36>11:#LUT:O5=((~A5*A3)+(A5*A2)) B6LUT:u0/Mmux_dut_inputs<38>11:#LUT:O6=(A6+~A6)*(((~A1*A4)+(A1*A2)))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:u0/dut_gen[0].dut/out1114:#LUT:O6=(A5*(A3*(A6*(A1*(A2@A4)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:u0/dut_gen[0].dut/out117:#LUT:O6=(((~A3*A2)+A3)*(A4+A6))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/dut_gen[0].dut/N2" "SLICEX",placed CLEXL_X5Y48 SLICE_X7Y48  ,
  cfg " A5FFSRINIT::#OFF A5LUT:u0/Mmux_dut_inputs<35>11:#LUT:O5=((~A3*A2)+(A3*A4))
       A6LUT:u0/Mmux_dut_inputs<31>11:#LUT:O6=(A6+~A6)*(((~A5*A1)+(A5*A4)))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::O5 AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/dut_gen[0].dut/out6_SW0:#LUT:O5=(A5*~A2) B6LUT:u0/dut_gen[0].dut/G421gat1_SW0:#LUT:O6=(A6+~A6)*((A1*~A2))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "u0/dut_gen[0].dut/G251gat" "SLICEX",placed CLEXL_X5Y49 SLICE_X7Y49  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out141:#LUT:O6=(((~A2*((~A1*~A3)+A1))+A2)*(A4+(~A6+~A5)))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/dut_gen[0].dut/out119:#LUT:O5=(~A2+((A5@A1)+A3)) B6LUT:u0/dut_gen[0].dut/Mxor_G251gat_xo<0>1:#LUT:O6=(A6+~A6)*(((~A5*(~A1*A2))+(A5*(A1+~A2))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "u0/SR/shift_reg<55>" "SLICEX",placed CLEXL_X5Y50 SLICE_X7Y50  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out113:#LUT:O6=(A5*((A6@A2)+(~A4+(A3+A1))))
       AFF:u0/SR/shift_reg_52:#FF AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::#OFF
       AUSED::0 B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:u0/dut_gen[0].dut/Mxor_xenc0_xo<0>1:#LUT:O6=((~A5*A6)@((~A3*~A2)+(A3*~A4)))
       BFF:u0/SR/shift_reg_53:#FF BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::#OFF
       BUSED::0 C5FFSRINIT::#OFF C5LUT:u0/Mmux_dut_inputs<29>11:#LUT:O5=((~A1*A2)+(A1*A3))
       C6LUT:u0/Mmux_dut_inputs<25>11:#LUT:O6=(A6+~A6)*(((~A5*A4)+(A5*A3)))
       CEUSED::#OFF CFF:u0/SR/shift_reg_54:#FF CFFMUX::CX CFFSRINIT::SRINIT0
       CLKINV::CLK_B COUTMUX::O5 CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/Mmux_dut_inputs<9>11:#LUT:O5=((~A4*A5)+(A4*A1))
       D6LUT:u0/Mmux_dut_inputs<7>11:#LUT:O6=(A6+~A6)*(((~A3*A2)+(A3*A1)))
       DFF:u0/SR/shift_reg_55:#FF DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::O5
       DUSED::0 SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "u0/dut_inputs<11>" "SLICEX",placed CLEXL_X5Y51 SLICE_X7Y51  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/G421gat3:#LUT:O6=((~A4*(~A3*(A6+(A2*(~A1+A5)))))+(A4*(A6+(A2*~A1))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/Mmux_dut_inputs<12>11:#LUT:O5=((~A5*A2)+(A5*A4)) B6LUT:u0/Mmux_dut_inputs<14>11:#LUT:O6=(A6+~A6)*(((~A3*A1)+(A3*A4)))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT:u0/Mmux_dut_inputs<23>11:#LUT:O5=((~A2*A3)+(A2*A4)) C6LUT:u0/Mmux_dut_inputs<20>11:#LUT:O6=(A6+~A6)*(((~A5*A1)+(A5*A4)))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::O5 CUSED::0 D5FFSRINIT::#OFF D5LUT:u0/Mmux_dut_inputs<10>11:#LUT:O5=((~A3*A5)+(A3*A1))
       D6LUT:u0/Mmux_dut_inputs<11>11:#LUT:O6=(A6+~A6)*(((~A4*A2)+(A4*A1)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::O5 DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "u0/SR/shift_reg<59>" "SLICEX",placed CLEXL_X5Y52 SLICE_X7Y52  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<59>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_56:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<60>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_57:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<61>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_58:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<62>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_59:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_60: B5FF:u0/SR/shift_reg_61:
       C5FF:u0/SR/shift_reg_62: D5FF:u0/SR/shift_reg_63: "
  ;
inst "u0/SR/shift_reg<31>" "SLICEX",placed CLEXM_X7Y49 SLICE_X8Y49  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<31>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_28:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<32>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_29:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<33>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_30:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<34>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_31:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_32: B5FF:u0/SR/shift_reg_33:
       C5FF:u0/SR/shift_reg_34: D5FF:u0/SR/shift_reg_35: "
  ;
inst "u0/SR/shift_reg<71>" "SLICEX",placed CLEXM_X7Y50 SLICE_X8Y50  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:u0/SR/shift_reg<71>_rt:#LUT:O5=A5
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:u0/SR/shift_reg_68:#FF
       AFFMUX::AX AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0
       B5LUT:u0/SR/shift_reg<72>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:u0/SR/shift_reg_69:#FF
       BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0
       C5LUT:u0/SR/shift_reg<73>_rt:#LUT:O5=A5
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:u0/SR/shift_reg_70:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK_B COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:u0/SR/shift_reg<74>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:u0/SR/shift_reg_71:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC A5FF:u0/SR/shift_reg_72: B5FF:u0/SR/shift_reg_73:
       C5FF:u0/SR/shift_reg_74: D5FF:u0/SR/shift_reg_75: "
  ;
inst "u0/dut_inputs<13>" "SLICEX",placed CLEXM_X7Y51 SLICE_X8Y51  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT:u0/Mmux_dut_inputs<17>11:#LUT:O5=((~A1*A4)+(A1*A5))
       B6LUT:u0/Mmux_dut_inputs<13>11:#LUT:O6=(A6+~A6)*(((~A2*A3)+(A2*A5)))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "u0/dut_inputs<27>" "SLICEX",placed CLEXM_X7Y49 SLICE_X9Y49  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:u0/dut_gen[0].dut/out3:#LUT:O6=(A6*(~A5*((~A2*((~A1+(A1*A4))*~A3))+(A2*(~A1+A4)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT:u0/Mmux_dut_inputs<28>11:#LUT:O5=((~A4*A2)+(A4*A5)) B6LUT:u0/Mmux_dut_inputs<27>11:#LUT:O6=(A6+~A6)*(((~A3*A1)+(A3*A5)))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::O5 BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF
       DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "XDL_DUMMY_BIOI_INNER_X1Y1_OLOGIC_X1Y2" "OLOGIC2",placed BIOI_INNER_X1Y1 OLOGIC_X1Y2  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_INNER_X1Y1_ILOGIC_X1Y2" "ILOGIC2",placed BIOI_INNER_X1Y1 ILOGIC_X1Y2  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:FABRICOUT "
  ;
inst "XDL_DUMMY_TIOI_INNER_X1Y62_ILOGIC_X1Y60" "ILOGIC2",placed TIOI_INNER_X1Y62 ILOGIC_X1Y60  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:FABRICOUT "
  ;
inst "XDL_DUMMY_TIOI_OUTER_X1Y63_OLOGIC_X1Y62" "OLOGIC2",placed TIOI_OUTER_X1Y63 OLOGIC_X1Y62  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_INT_X2Y49_TIEOFF_X4Y98" "TIEOFF",placed INT_X2Y49 TIEOFF_X4Y98  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X2Y51_TIEOFF_X4Y102" "TIEOFF",placed INT_X2Y51 TIEOFF_X4Y102  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_BIOI_OUTER_X2Y0_OLOGIC_X2Y0" "OLOGIC2",placed BIOI_OUTER_X2Y0 OLOGIC_X2Y0  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_OUTER_X2Y0_OLOGIC_X2Y1" "OLOGIC2",placed BIOI_OUTER_X2Y0 OLOGIC_X2Y1  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_TIOI_INNER_X2Y62_ILOGIC_X2Y61" "ILOGIC2",placed TIOI_INNER_X2Y62 ILOGIC_X2Y61  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:FABRICOUT "
  ;
inst "XDL_DUMMY_TIOI_OUTER_X2Y63_ILOGIC_X2Y62" "ILOGIC2",placed TIOI_OUTER_X2Y63 ILOGIC_X2Y62  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:FABRICOUT "
  ;
inst "XDL_DUMMY_TIOI_OUTER_X2Y63_ILOGIC_X2Y63" "ILOGIC2",placed TIOI_OUTER_X2Y63 ILOGIC_X2Y63  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:FABRICOUT "
  ;
inst "XDL_DUMMY_INT_X4Y46_TIEOFF_X7Y92" "TIEOFF",placed INT_X4Y46 TIEOFF_X7Y92  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X4Y47_TIEOFF_X7Y94" "TIEOFF",placed INT_X4Y47 TIEOFF_X7Y94  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X4Y48_TIEOFF_X7Y96" "TIEOFF",placed INT_X4Y48 TIEOFF_X7Y96  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X4Y49_TIEOFF_X7Y98" "TIEOFF",placed INT_X4Y49 TIEOFF_X7Y98  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X4Y50_TIEOFF_X7Y100" "TIEOFF",placed INT_X4Y50 TIEOFF_X7Y100  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X4Y51_TIEOFF_X7Y102" "TIEOFF",placed INT_X4Y51 TIEOFF_X7Y102  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_BIOI_INNER_X4Y1_OLOGIC_X3Y2" "OLOGIC2",placed BIOI_INNER_X4Y1 OLOGIC_X3Y2  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_INT_X5Y47_TIEOFF_X9Y94" "TIEOFF",placed INT_X5Y47 TIEOFF_X9Y94  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X5Y48_TIEOFF_X9Y96" "TIEOFF",placed INT_X5Y48 TIEOFF_X9Y96  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X5Y49_TIEOFF_X9Y98" "TIEOFF",placed INT_X5Y49 TIEOFF_X9Y98  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X5Y50_TIEOFF_X9Y100" "TIEOFF",placed INT_X5Y50 TIEOFF_X9Y100  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X5Y51_TIEOFF_X9Y102" "TIEOFF",placed INT_X5Y51 TIEOFF_X9Y102  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X7Y49_TIEOFF_X12Y98" "TIEOFF",placed INT_X7Y49 TIEOFF_X12Y98  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X7Y51_TIEOFF_X12Y102" "TIEOFF",placed INT_X7Y51 TIEOFF_X12Y102  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X23Y45_BUFH_X0Y82" "BUFH",placed REG_V_HCLK_X23Y45 BUFH_X0Y82  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X23Y62_BUFH_X0Y114" "BUFH",placed REG_V_HCLK_X23Y62 BUFH_X0Y114  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "GLOBAL_LOGIC1_0" vcc, 
  outpin "XDL_DUMMY_INT_X5Y47_TIEOFF_X9Y94" HARD1 ,
  inpin "u0/dut_gen[0].dut/out115" C6 ,
  inpin "u0/dut_gen[0].dut/out116" B6 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip INT_X5Y47 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X5Y47 VCC_WIRE -> LOGICIN_B50 , 
  ;
net "GLOBAL_LOGIC1_1" vcc, 
  outpin "XDL_DUMMY_INT_X5Y48_TIEOFF_X9Y96" HARD1 ,
  inpin "u0/dut_gen[0].dut/N2" A6 ,
  inpin "u0/dut_gen[0].dut/N2" B6 ,
  inpin "u0/dut_inputs<33>" D6 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_X5Y48 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X5Y48 VCC_WIRE -> LOGICIN_B5 , 
  pip INT_X5Y48 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "GLOBAL_LOGIC1_2" vcc, 
  outpin "XDL_DUMMY_INT_X5Y49_TIEOFF_X9Y98" HARD1 ,
  inpin "u0/dut_gen[0].dut/G251gat" B6 ,
  inpin "u0/dut_inputs<32>" D6 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_X5Y49 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X5Y49 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "GLOBAL_LOGIC1_3" vcc, 
  outpin "XDL_DUMMY_INT_X5Y50_TIEOFF_X9Y100" HARD1 ,
  inpin "u0/SR/shift_reg<27>" B6 ,
  inpin "u0/SR/shift_reg<55>" C6 ,
  inpin "u0/SR/shift_reg<55>" D6 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip INT_X5Y50 VCC_WIRE -> LOGICIN_B19 , 
  pip INT_X5Y50 VCC_WIRE -> LOGICIN_B27 , 
  pip INT_X5Y50 VCC_WIRE -> LOGICIN_B42 , 
  ;
net "GLOBAL_LOGIC1_4" vcc, 
  outpin "XDL_DUMMY_INT_X5Y51_TIEOFF_X9Y102" HARD1 ,
  inpin "u0/dut_inputs<11>" B6 ,
  inpin "u0/dut_inputs<11>" C6 ,
  inpin "u0/dut_inputs<11>" D6 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_X5Y51 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X5Y51 VCC_WIRE -> LOGICIN_B19 , 
  pip INT_X5Y51 VCC_WIRE -> LOGICIN_B27 , 
  ;
net "GLOBAL_LOGIC1_5" vcc, 
  outpin "XDL_DUMMY_INT_X4Y46_TIEOFF_X7Y92" HARD1 ,
  inpin "u0/dut_inputs<41>" D6 ,
  inpin "u0/dut_inputs<42>" A6 ,
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B27 -> X_D6 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_X4Y46 VCC_WIRE -> LOGICIN_B27 , 
  pip INT_X4Y46 VCC_WIRE -> LOGICIN_B34 , 
  ;
net "GLOBAL_LOGIC1_6" vcc, 
  outpin "XDL_DUMMY_INT_X4Y47_TIEOFF_X7Y94" HARD1 ,
  inpin "u0/dut_gen[0].dut/out143" B6 ,
  inpin "u0/dut_gen[0].dut/out143" D6 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X4Y47 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X4Y47 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "GLOBAL_LOGIC1_7" vcc, 
  outpin "XDL_DUMMY_INT_X4Y48_TIEOFF_X7Y96" HARD1 ,
  inpin "u0/dut_gen[0].dut/G236gat" B6 ,
  inpin "u0/dut_inputs<37>" B6 ,
  inpin "u0/dut_inputs<37>" D6 ,
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B12 -> X_B6 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B27 -> X_D6 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_X4Y48 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X4Y48 VCC_WIRE -> LOGICIN_B27 , 
  pip INT_X4Y48 VCC_WIRE -> LOGICIN_B42 , 
  ;
net "GLOBAL_LOGIC1_8" vcc, 
  outpin "XDL_DUMMY_INT_X4Y49_TIEOFF_X7Y98" HARD1 ,
  inpin "u0/SR/reset_inv" A6 ,
  inpin "u0/SR/shift_reg<3>" C6 ,
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B5 -> X_A6 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X4Y49 VCC_WIRE -> LOGICIN_B5 , 
  pip INT_X4Y49 VCC_WIRE -> LOGICIN_B50 , 
  ;
net "GLOBAL_LOGIC1_9" vcc, 
  outpin "XDL_DUMMY_INT_X4Y50_TIEOFF_X7Y100" HARD1 ,
  inpin "u0/SR/shift_reg<47>" A6 ,
  inpin "u0/SR/shift_reg<47>" D6 ,
  inpin "u0/dut_gen[0].dut/G421gat3" A6 ,
  inpin "u0/dut_gen[0].dut/G421gat3" B6 ,
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B27 -> X_D6 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B5 -> X_A6 , 
  pip INT_X4Y50 VCC_WIRE -> LOGICIN_B27 , 
  pip INT_X4Y50 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X4Y50 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X4Y50 VCC_WIRE -> LOGICIN_B5 , 
  ;
net "GLOBAL_LOGIC1_10" vcc, 
  outpin "XDL_DUMMY_INT_X4Y51_TIEOFF_X7Y102" HARD1 ,
  inpin "u0/dut_inputs<21>" B6 ,
  inpin "u0/dut_inputs<21>" C6 ,
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B12 -> X_B6 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B19 -> X_C6 , 
  pip INT_X4Y51 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X4Y51 VCC_WIRE -> LOGICIN_B19 , 
  ;
net "GLOBAL_LOGIC1_11" vcc, 
  outpin "XDL_DUMMY_INT_X2Y49_TIEOFF_X4Y98" HARD1 ,
  inpin "u0/dut_gen[0].dut/G227gat" C6 ,
  inpin "u0/dut_gen[0].dut/G227gat" D6 ,
  inpin "u0/dut_gen[0].dut/G230gat" B6 ,
  inpin "u0/dut_gen[0].dut/G230gat" D6 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_X2Y49 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X2Y49 VCC_WIRE -> LOGICIN_B27 , 
  pip INT_X2Y49 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X2Y49 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "GLOBAL_LOGIC1_12" vcc, 
  outpin "XDL_DUMMY_INT_X2Y51_TIEOFF_X4Y102" HARD1 ,
  inpin "u0/dut_inputs<18>" B6 ,
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip INT_X2Y51 VCC_WIRE -> LOGICIN_B12 , 
  ;
net "GLOBAL_LOGIC1_13" vcc, 
  outpin "XDL_DUMMY_INT_X7Y49_TIEOFF_X12Y98" HARD1 ,
  inpin "u0/dut_inputs<27>" B6 ,
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B12 -> X_B6 , 
  pip INT_X7Y49 VCC_WIRE -> LOGICIN_B12 , 
  ;
net "GLOBAL_LOGIC1_14" vcc, 
  outpin "XDL_DUMMY_INT_X7Y51_TIEOFF_X12Y102" HARD1 ,
  inpin "u0/dut_inputs<13>" B6 ,
  pip CLEXM_X7Y51 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_X7Y51 VCC_WIRE -> LOGICIN_B42 , 
  ;
net "H1" , cfg " _BELSIG:PAD,PAD,H1:H1",
  ;
net "H2" , cfg " _BELSIG:PAD,PAD,H2:H2",
  ;
net "H3" , cfg " _BELSIG:PAD,PAD,H3:H3",
  ;
net "H4" , cfg " _BELSIG:PAD,PAD,H4:H4",
  ;
net "H4_IBUF" , 
  outpin "H4" I ,
  inpin "u0/SR/shift_reg<27>" B4 ,
  inpin "u0/SR/shift_reg<27>" D5 ,
  inpin "u0/SR/shift_reg<3>" C2 ,
  inpin "u0/SR/shift_reg<47>" A2 ,
  inpin "u0/SR/shift_reg<47>" D2 ,
  inpin "u0/SR/shift_reg<55>" B4 ,
  inpin "u0/SR/shift_reg<55>" C3 ,
  inpin "u0/SR/shift_reg<55>" D1 ,
  inpin "u0/dut_gen[0].dut/G421gat3" A1 ,
  inpin "u0/dut_gen[0].dut/N2" A4 ,
  inpin "u0/dut_gen[0].dut/out116" B2 ,
  inpin "u0/dut_inputs<11>" B4 ,
  inpin "u0/dut_inputs<11>" C4 ,
  inpin "u0/dut_inputs<11>" D1 ,
  inpin "u0/dut_inputs<13>" B5 ,
  inpin "u0/dut_inputs<18>" B3 ,
  inpin "u0/dut_inputs<21>" B1 ,
  inpin "u0/dut_inputs<21>" C2 ,
  inpin "u0/dut_inputs<27>" B5 ,
  inpin "u0/dut_inputs<32>" D2 ,
  inpin "u0/dut_inputs<33>" D2 ,
  inpin "u0/dut_inputs<37>" C2 ,
  inpin "u0/dut_inputs<37>" D1 ,
  inpin "u0/dut_inputs<41>" D1 ,
  inpin "u0/dut_inputs<42>" A4 ,
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B22 -> X_D1 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B15 -> X_C2 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B22 -> X_D1 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B46 -> M_C2 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B1 -> X_A2 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B23 -> X_D2 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B29 -> M_A1 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B15 -> X_C2 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B11 -> X_B5 , 
  pip CLEXM_X7Y51 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_BRAM_X3Y51 SL1E0 -> ER1B1 , 
  pip INT_BRAM_X3Y51 SL1E0 -> WL1B3 , 
  pip INT_BRAM_X3Y52 SS4E0 -> ER1B1 , 
  pip INT_BRAM_X3Y52 SS4E0 -> SL1B0 , 
  pip INT_BRAM_X3Y56 SS4E0 -> SS4B0 , 
  pip INT_BRAM_X3Y60 SE4E0 -> SS4B0 , 
  pip INT_X2Y51 WL1E3 -> LOGICIN_B9 , 
  pip INT_X4Y46 SW2E2 -> LOGICIN_B22 , 
  pip INT_X4Y46 SW2E2 -> LOGICIN_B32 , 
  pip INT_X4Y48 LOGICIN_B53 -> LOGICIN_B15 , 
  pip INT_X4Y48 SW2E2 -> LOGICIN_B22 , 
  pip INT_X4Y48 SW2E2 -> LOGICIN_B53 , 
  pip INT_X4Y49 SR1E2 -> LOGICIN_B46 , 
  pip INT_X4Y50 SL1E1 -> LOGICIN_B23 , 
  pip INT_X4Y50 SL1E1 -> SR1B2 , 
  pip INT_X4Y50 SR1E2 -> LOGICIN_B1 , 
  pip INT_X4Y50 SS2E1 -> LOGICIN_B29 , 
  pip INT_X4Y51 ER1E1 -> ER1B2 , 
  pip INT_X4Y51 ER1E1 -> GFAN0 , 
  pip INT_X4Y51 ER1E1 -> SL1B1 , 
  pip INT_X4Y51 GFAN0 -> LOGICIN_B15 , 
  pip INT_X4Y51 GFAN0 -> LOGICIN_B7 , 
  pip INT_X4Y51 SL1E1 -> SR1B2 , 
  pip INT_X4Y52 ER1E1 -> SE2B1 , 
  pip INT_X4Y52 ER1E1 -> SL1B1 , 
  pip INT_X4Y52 ER1E1 -> SS2B1 , 
  pip INT_X5Y47 SS2E2 -> LOGICIN_B8 , 
  pip INT_X5Y47 SS2E2 -> SW2B2 , 
  pip INT_X5Y48 SL1E2 -> LOGICIN_B3 , 
  pip INT_X5Y48 SL1E2 -> LOGICIN_B55 , 
  pip INT_X5Y49 SS2E2 -> LOGICIN_B55 , 
  pip INT_X5Y49 SS2E2 -> SL1B2 , 
  pip INT_X5Y49 SS2E2 -> SS2B2 , 
  pip INT_X5Y49 SS2E2 -> SW2B2 , 
  pip INT_X5Y50 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X5Y50 SL1E2 -> LOGICIN_B10 , 
  pip INT_X5Y50 SL1E2 -> LOGICIN_B22 , 
  pip INT_X5Y50 SL1E2 -> LOGICIN_B40 , 
  pip INT_X5Y50 SL1E2 -> LOGICIN_B51 , 
  pip INT_X5Y50 SL1E2 -> LOGICIN_B58 , 
  pip INT_X5Y51 ER1E2 -> LOGICIN_B10 , 
  pip INT_X5Y51 ER1E2 -> LOGICIN_B22 , 
  pip INT_X5Y51 ER1E2 -> SL1B2 , 
  pip INT_X5Y51 ER1E2 -> SS2B2 , 
  pip INT_X5Y51 SE2E1 -> EE2B1 , 
  pip INT_X5Y51 SE2E1 -> LOGICIN_B17 , 
  pip INT_X7Y49 SS2E1 -> LOGICIN_B11 , 
  pip INT_X7Y51 EE2E1 -> LOGICIN_B41 , 
  pip INT_X7Y51 EE2E1 -> SS2B1 , 
  pip IOI_INT_X1Y62 LOGICOUT7 -> SE4B0 , 
  pip TIOB_X1Y63 TIOB_IBUF3_PINW -> TIOB_IBUF3 , 
  pip TIOI_INNER_X1Y62 D_ILOGIC_IDATAIN_IODELAY_S -> D_ILOGIC_SITE_S , 
  pip TIOI_INNER_X1Y62 D_ILOGIC_SITE_S -> FABRICOUT_ILOGIC_SITE_S ,  #  _ROUTETHROUGH:D:FABRICOUT "XDL_DUMMY_TIOI_INNER_X1Y62_ILOGIC_X1Y60" D -> FABRICOUT
  pip TIOI_INNER_X1Y62 FABRICOUT_ILOGIC_SITE_S -> IOI_INTER_LOGICOUT7 , 
  pip TIOI_INNER_X1Y62 IOI_INTER_LOGICOUT7 -> IOI_LOGICOUT7 , 
  pip TIOI_INNER_X1Y62 TIOI_INNER_IBUF1 -> D_ILOGIC_IDATAIN_IODELAY_S , 
  ;
net "H6" , cfg " _BELSIG:PAD,PAD,H6:H6",
  ;
net "H6_OBUF" , 
  outpin "xor_out" C ,
  inpin "H6" O ,
  pip CLEXL_X2Y48 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X2Y48 LOGICOUT6 -> NN4B2 , 
  pip INT_X2Y52 NN4E2 -> NN4B2 , 
  pip INT_X2Y56 NN4E2 -> NN4B2 , 
  pip INT_X2Y60 NN4E2 -> NL1B1 , 
  pip INT_X2Y61 NL1E1 -> NR1B1 , 
  pip IOI_INT_X1Y63 NW2E1 -> LOGICIN_B15 , 
  pip IOI_INT_X2Y62 NR1E1 -> NW2B1 , 
  pip TIOB_X1Y63 TIOB_O1 -> TIOB_O1_PINW , 
  pip TIOI_OUTER_X1Y63 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_TIOI_OUTER_X1Y63_OLOGIC_X1Y62" D1 -> OQ
  pip TIOI_OUTER_X1Y63 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip TIOI_OUTER_X1Y63 OQ_OLOGIC_SITE_S -> TIOI_OUTER_O1 , 
  ;
net "H7" , cfg " _BELSIG:PAD,PAD,H7:H7",
  ;
net "H7_OBUF" , 
  outpin "u0/SR/shift_reg<86>" AMUX ,
  inpin "H7" O ,
  inpin "u0/dut_inputs<42>" A2 ,
  pip BIOB_X1Y0 BIOB_O1 -> BIOB_O1_PINW , 
  pip BIOI_INNER_X1Y1 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_INNER_X1Y1_OLOGIC_X1Y2" D1 -> OQ
  pip BIOI_INNER_X1Y1 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip BIOI_INNER_X1Y1 OQ_OLOGIC_SITE_S -> BIOI_INNER_O1 , 
  pip CLEXM_X4Y45 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip INT_X2Y11 SS4E2 -> SS4B2 , 
  pip INT_X2Y15 SS4E2 -> SS4B2 , 
  pip INT_X2Y19 SS4E2 -> SS4B2 , 
  pip INT_X2Y2 SL1E2 -> SW2B2 , 
  pip INT_X2Y23 SS4E2 -> SS4B2 , 
  pip INT_X2Y27 SS4E2 -> SS4B2 , 
  pip INT_X2Y3 SS4E2 -> SL1B2 , 
  pip INT_X2Y31 SS4E2 -> SS4B2 , 
  pip INT_X2Y35 SS4E2 -> SS4B2 , 
  pip INT_X2Y39 SS4E2 -> SS4B2 , 
  pip INT_X2Y43 SW4E2 -> SS4B2 , 
  pip INT_X2Y7 SS4E2 -> SS4B2 , 
  pip INT_X4Y45 LOGICOUT13 -> NL1B1 , 
  pip INT_X4Y45 LOGICOUT13 -> SW4B2 , 
  pip INT_X4Y46 NL1E1 -> LOGICIN_B30 , 
  pip IOI_INT_X1Y1 LOGICIN_B53 -> LOGICIN_B15 , 
  pip IOI_INT_X1Y1 SW2E2 -> LOGICIN_B53 , 
  ;
net "H8" , cfg " _BELSIG:PAD,PAD,H8:H8",
  ;
net "H8_IBUF" , 
  outpin "H8" I ,
  inpin "xor_out" C3 ,
  pip BIOB_X1Y0 BIOB_IBUF0_PINW -> BIOB_IBUF0 , 
  pip BIOI_INNER_X1Y1 BIOI_INNER_IBUF0 -> D_ILOGIC_IDATAIN_IODELAY_S , 
  pip BIOI_INNER_X1Y1 D_ILOGIC_IDATAIN_IODELAY_S -> D_ILOGIC_SITE_S , 
  pip BIOI_INNER_X1Y1 D_ILOGIC_SITE_S -> FABRICOUT_ILOGIC_SITE_S ,  #  _ROUTETHROUGH:D:FABRICOUT "XDL_DUMMY_BIOI_INNER_X1Y1_ILOGIC_X1Y2" D -> FABRICOUT
  pip BIOI_INNER_X1Y1 FABRICOUT_ILOGIC_SITE_S -> IOI_INTER_LOGICOUT7 , 
  pip BIOI_INNER_X1Y1 IOI_INTER_LOGICOUT7 -> IOI_LOGICOUT7 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip INT_BRAM_X3Y11 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y15 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y19 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y23 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y27 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y3 NE4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y31 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y35 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y39 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y43 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y47 NN4E0 -> NW2B0 , 
  pip INT_BRAM_X3Y7 NN4E0 -> NN4B0 , 
  pip INT_X2Y48 NW2E0 -> LOGICIN_B16 , 
  pip IOI_INT_X1Y1 LOGICOUT7 -> NE4B0 , 
  ;
net "LED1" , cfg " _BELSIG:PAD,PAD,LED1:LED1",
  ;
net "LED1_OBUF" , 
  outpin "H1" I ,
  inpin "LED1" O ,
  inpin "LED1_OBUF_BUFG" I0 ,
  pip BIOB_X2Y0 BIOB_O2 -> BIOB_O2_PINW , 
  pip BIOI_OUTER_X2Y0 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_OUTER_X2Y0_OLOGIC_X2Y0" D1 -> OQ
  pip BIOI_OUTER_X2Y0 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip BIOI_OUTER_X2Y0 OQ_OLOGIC_SITE_S -> BIOI_OUTER_O1 , 
  pip CLKC_X8Y31 CLKC_GCLK2 -> I0_GCLK_SITE2 , 
  pip CLKC_X8Y31 CLKC_PLL_U2 -> CLKC_GCLK2 , 
  pip CMT_DCM_TOP_X8Y40 DCM_CLB2_LOGICINB26 -> DCM_FABRIC_CLK2 , 
  pip CMT_DCM_TOP_X8Y40 DCM_FABRIC_CLK2 -> DCM_HCLK2 , 
  pip CMT_DCM_TOP_X8Y40 DCM_HCLK2 -> DCM_HCLK2_N , 
  pip CMT_DCM_TOP_X8Y40 DCM_HCLK2_N -> PLL_CLK_CASC_BOT2 , 
  pip INT_X10Y40 SR1E2 -> WW2B2 , 
  pip INT_X10Y41 SR1E1 -> SR1B2 , 
  pip INT_X10Y42 SS4E0 -> SR1B1 , 
  pip INT_X10Y46 SS4E0 -> SS4B0 , 
  pip INT_X10Y50 SS4E0 -> SS4B0 , 
  pip INT_X10Y54 SS4E0 -> SS4B0 , 
  pip INT_X10Y58 SS4E0 -> SS4B0 , 
  pip INT_X10Y62 EE4E0 -> SS4B0 , 
  pip INT_X2Y10 SS4E2 -> SS4B2 , 
  pip INT_X2Y14 SS4E2 -> SS4B2 , 
  pip INT_X2Y18 SS4E2 -> SS4B2 , 
  pip INT_X2Y2 SS4E2 -> SR1B3 , 
  pip INT_X2Y22 SS4E2 -> SS4B2 , 
  pip INT_X2Y26 SS4E2 -> SS4B2 , 
  pip INT_X2Y30 SS4E2 -> SS4B2 , 
  pip INT_X2Y34 SW4E2 -> SS4B2 , 
  pip INT_X2Y6 SS4E2 -> SS4B2 , 
  pip INT_X4Y36 SW4E2 -> SW4B2 , 
  pip INT_X6Y38 SW4E2 -> SW4B2 , 
  pip INT_X6Y62 EE4E0 -> EE4B0 , 
  pip IOI_INT_X2Y0 SR1E0 -> LOGICIN_B15 , 
  pip IOI_INT_X2Y1 SR1E3 -> SR1B0 , 
  pip IOI_INT_X2Y62 LOGICOUT0 -> EE4B0 , 
  pip IOI_INT_X8Y40 WW2E2 -> LOGICIN_B26 , 
  pip IOI_INT_X8Y40 WW2E2 -> SW4B2 , 
  pip TIOB_X2Y63 TIOB_IBUF2_PINW -> TIOB_IBUF2 , 
  pip TIOI_INNER_X2Y62 D_ILOGIC_IDATAIN_IODELAY -> D_ILOGIC_SITE , 
  pip TIOI_INNER_X2Y62 D_ILOGIC_SITE -> FABRICOUT_ILOGIC_SITE ,  #  _ROUTETHROUGH:D:FABRICOUT "XDL_DUMMY_TIOI_INNER_X2Y62_ILOGIC_X2Y61" D -> FABRICOUT
  pip TIOI_INNER_X2Y62 FABRICOUT_ILOGIC_SITE -> IOI_INTER_LOGICOUT0 , 
  pip TIOI_INNER_X2Y62 IOI_INTER_LOGICOUT0 -> IOI_LOGICOUT0 , 
  pip TIOI_INNER_X2Y62 TIOI_INNER_IBUF0 -> D_ILOGIC_IDATAIN_IODELAY , 
  ;
net "LED1_OBUF_BUFG" , 
  outpin "LED1_OBUF_BUFG" O ,
  inpin "u0/SR/shift_reg<11>" CLK ,
  inpin "u0/SR/shift_reg<19>" CLK ,
  inpin "u0/SR/shift_reg<27>" CLK ,
  inpin "u0/SR/shift_reg<31>" CLK ,
  inpin "u0/SR/shift_reg<39>" CLK ,
  inpin "u0/SR/shift_reg<3>" CLK ,
  inpin "u0/SR/shift_reg<47>" CLK ,
  inpin "u0/SR/shift_reg<55>" CLK ,
  inpin "u0/SR/shift_reg<59>" CLK ,
  inpin "u0/SR/shift_reg<67>" CLK ,
  inpin "u0/SR/shift_reg<71>" CLK ,
  inpin "u0/SR/shift_reg<79>" CLK ,
  inpin "u0/SR/shift_reg<86>" CLK ,
  pip CLEXL_X5Y46 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X5Y46 CLEXL_CLK1 -> L_CLK , 
  pip CLEXL_X5Y50 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X5Y50 CLEXL_CLK1 -> L_CLK , 
  pip CLEXL_X5Y51 CLEXL_CLK1 -> L_CLK , 
  pip CLEXL_X5Y52 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X5Y52 CLEXL_CLK1 -> L_CLK , 
  pip CLEXM_X4Y45 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X4Y49 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X4Y50 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X4Y51 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X7Y49 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X7Y50 CLEXM_CLK1 -> M_CLK , 
  pip CLKC_X8Y31 O_GCLK_SITE2 -> CLKC_GCLK_MAIN2 , 
  pip HCLK_CLB_XL_INT_X5Y39 HCLK_GCLK2_INT -> HCLK_GCLK_UP2 , 
  pip HCLK_CLB_XL_INT_X5Y55 HCLK_GCLK2_INT -> HCLK_GCLK2 , 
  pip HCLK_CLB_XM_INT_X4Y39 HCLK_GCLK2_INT -> HCLK_GCLK_UP2 , 
  pip HCLK_CLB_XM_INT_X4Y55 HCLK_GCLK2_INT -> HCLK_GCLK2 , 
  pip HCLK_CLB_XM_INT_X7Y55 HCLK_GCLK2_INT -> HCLK_GCLK2 , 
  pip INT_X4Y45 GCLK2 -> CLK1 , 
  pip INT_X4Y49 GCLK2 -> CLK1 , 
  pip INT_X4Y50 GCLK2 -> CLK0 , 
  pip INT_X4Y51 GCLK2 -> CLK1 , 
  pip INT_X5Y46 GCLK2 -> CLK0 , 
  pip INT_X5Y46 GCLK2 -> CLK1 , 
  pip INT_X5Y50 GCLK2 -> CLK0 , 
  pip INT_X5Y50 GCLK2 -> CLK1 , 
  pip INT_X5Y51 GCLK2 -> CLK1 , 
  pip INT_X5Y52 GCLK2 -> CLK0 , 
  pip INT_X5Y52 GCLK2 -> CLK1 , 
  pip INT_X7Y49 GCLK2 -> CLK1 , 
  pip INT_X7Y50 GCLK2 -> CLK1 , 
  pip REG_V_HCLKBUF_TOP_X8Y47 CLKV_GCLK_MAIN2 -> CLKV_MIDBUF_GCLK2 , 
  pip REG_V_HCLKBUF_TOP_X8Y47 CLKV_MIDBUF_GCLK2 -> CLKV_GCLK_MAIN2_BUF , 
  pip REG_V_HCLK_X23Y45 CLKV_GCLKH_L2 -> I_BUFH_LEFT_SITE2 , 
  pip REG_V_HCLK_X23Y45 CLKV_GCLKH_MAIN2_FOLD -> CLKV_GCLKH_L2 , 
  pip REG_V_HCLK_X23Y45 I_BUFH_LEFT_SITE2 -> O_BUFH_LEFT_SITE2 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X23Y45_BUFH_X0Y82" I -> O
  pip REG_V_HCLK_X23Y45 O_BUFH_LEFT_SITE2 -> CLKV_BUFH_LEFT_L2 , 
  pip REG_V_HCLK_X23Y62 CLKV_GCLKH_L2 -> I_BUFH_LEFT_SITE2 , 
  pip REG_V_HCLK_X23Y62 CLKV_GCLKH_MAIN2_FOLD -> CLKV_GCLKH_L2 , 
  pip REG_V_HCLK_X23Y62 I_BUFH_LEFT_SITE2 -> O_BUFH_LEFT_SITE2 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X23Y62_BUFH_X0Y114" I -> O
  pip REG_V_HCLK_X23Y62 O_BUFH_LEFT_SITE2 -> CLKV_BUFH_LEFT_L2 , 
  ;
net "LED2" , cfg " _BELSIG:PAD,PAD,LED2:LED2",
  ;
net "LED2_OBUF" , 
  outpin "H2" I ,
  inpin "LED2" O ,
  inpin "u0/SR/shift_reg<3>" AX ,
  pip BIOB_X2Y0 BIOB_O3 -> BIOB_O3_PINW , 
  pip BIOI_OUTER_X2Y0 D1_OLOGIC_SITE -> OQ_OLOGIC_SITE ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_OUTER_X2Y0_OLOGIC_X2Y1" D1 -> OQ
  pip BIOI_OUTER_X2Y0 IOI_LOGICINB31 -> D1_OLOGIC_SITE , 
  pip BIOI_OUTER_X2Y0 OQ_OLOGIC_SITE -> BIOI_OUTER_O0 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_BRAM_BRK_X3Y0 SS4E0 -> WL1B3 , 
  pip INT_BRAM_X3Y4 SE2E0 -> SS4B0 , 
  pip INT_BRAM_X3Y50 SE2E0 -> SE2B0 , 
  pip INT_X2Y13 SS4E0 -> SS4B0 , 
  pip INT_X2Y17 SS4E0 -> SS4B0 , 
  pip INT_X2Y21 SS4E0 -> SS4B0 , 
  pip INT_X2Y25 SS4E0 -> SS4B0 , 
  pip INT_X2Y29 SS4E0 -> SS4B0 , 
  pip INT_X2Y33 SS4E0 -> SS4B0 , 
  pip INT_X2Y37 SS4E0 -> SS4B0 , 
  pip INT_X2Y41 SS4E0 -> SS4B0 , 
  pip INT_X2Y45 SS4E0 -> SS4B0 , 
  pip INT_X2Y49 SS4E0 -> SS4B0 , 
  pip INT_X2Y5 SS4E0 -> SE2B0 , 
  pip INT_X2Y51 SS2E0 -> SE2B0 , 
  pip INT_X2Y53 SS4E0 -> SS2B0 , 
  pip INT_X2Y53 SS4E0 -> SS4B0 , 
  pip INT_X2Y57 SS4E0 -> SS4B0 , 
  pip INT_X2Y61 SS2E0 -> SS4B0 , 
  pip INT_X2Y9 SS4E0 -> SS4B0 , 
  pip INT_X4Y49 SE2E0 -> LOGICIN_B35 , 
  pip IOI_INT_X2Y0 WL1E3 -> LOGICIN_B31 , 
  pip IOI_INT_X2Y63 LOGICOUT7 -> SS2B0 , 
  pip TIOB_X2Y63 TIOB_IBUF1_PINW -> TIOB_IBUF1 , 
  pip TIOI_OUTER_X2Y63 D_ILOGIC_IDATAIN_IODELAY_S -> D_ILOGIC_SITE_S , 
  pip TIOI_OUTER_X2Y63 D_ILOGIC_SITE_S -> FABRICOUT_ILOGIC_SITE_S ,  #  _ROUTETHROUGH:D:FABRICOUT "XDL_DUMMY_TIOI_OUTER_X2Y63_ILOGIC_X2Y62" D -> FABRICOUT
  pip TIOI_OUTER_X2Y63 FABRICOUT_ILOGIC_SITE_S -> IOI_INTER_LOGICOUT7 , 
  pip TIOI_OUTER_X2Y63 IOI_INTER_LOGICOUT7 -> IOI_LOGICOUT7 , 
  pip TIOI_OUTER_X2Y63 TIOI_OUTER_IBUF1 -> D_ILOGIC_IDATAIN_IODELAY_S , 
  ;
net "LED3" , cfg " _BELSIG:PAD,PAD,LED3:LED3",
  ;
net "LED3_OBUF" , 
  outpin "H3" I ,
  inpin "LED3" O ,
  inpin "u0/SR/reset_inv" D5 ,
  inpin "xor_out" C5 ,
  pip BIOB_X4Y0 BIOB_O1 -> BIOB_O1_PINW , 
  pip BIOI_INNER_X4Y1 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_INNER_X4Y1_OLOGIC_X3Y2" D1 -> OQ
  pip BIOI_INNER_X4Y1 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip BIOI_INNER_X4Y1 OQ_OLOGIC_SITE_S -> BIOI_INNER_O1 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B26 -> X_D5 , 
  pip INT_BRAM_X3Y49 SE2E1 -> ER1B2 , 
  pip INT_X2Y48 SS2E1 -> LOGICIN_B18 , 
  pip INT_X2Y50 SR1E1 -> SE2B1 , 
  pip INT_X2Y50 SR1E1 -> SS2B1 , 
  pip INT_X2Y51 SS4E0 -> SR1B1 , 
  pip INT_X2Y55 SS4E0 -> SS4B0 , 
  pip INT_X2Y59 SS4E0 -> SS4B0 , 
  pip INT_X4Y11 SS4E2 -> SS4B2 , 
  pip INT_X4Y15 SS4E2 -> SS4B2 , 
  pip INT_X4Y19 SS4E2 -> SS4B2 , 
  pip INT_X4Y2 SR1E3 -> SR1B0 , 
  pip INT_X4Y23 SS4E2 -> SS4B2 , 
  pip INT_X4Y27 SS4E2 -> SS4B2 , 
  pip INT_X4Y3 SS4E2 -> SR1B3 , 
  pip INT_X4Y31 SS4E2 -> SS4B2 , 
  pip INT_X4Y35 SS4E2 -> SS4B2 , 
  pip INT_X4Y39 SS4E2 -> SS4B2 , 
  pip INT_X4Y43 SS4E2 -> SS4B2 , 
  pip INT_X4Y47 SS2E2 -> SS4B2 , 
  pip INT_X4Y49 ER1E2 -> LOGICIN_B26 , 
  pip INT_X4Y49 ER1E2 -> SS2B2 , 
  pip INT_X4Y7 SS4E2 -> SS4B2 , 
  pip IOI_INT_X2Y63 LOGICOUT0 -> SS4B0 , 
  pip IOI_INT_X4Y1 SR1E0 -> LOGICIN_B15 , 
  pip TIOB_X2Y63 TIOB_IBUF0_PINW -> TIOB_IBUF0 , 
  pip TIOI_OUTER_X2Y63 D_ILOGIC_IDATAIN_IODELAY -> D_ILOGIC_SITE , 
  pip TIOI_OUTER_X2Y63 D_ILOGIC_SITE -> FABRICOUT_ILOGIC_SITE ,  #  _ROUTETHROUGH:D:FABRICOUT "XDL_DUMMY_TIOI_OUTER_X2Y63_ILOGIC_X2Y63" D -> FABRICOUT
  pip TIOI_OUTER_X2Y63 FABRICOUT_ILOGIC_SITE -> IOI_INTER_LOGICOUT0 , 
  pip TIOI_OUTER_X2Y63 IOI_INTER_LOGICOUT0 -> IOI_LOGICOUT0 , 
  pip TIOI_OUTER_X2Y63 TIOI_OUTER_IBUF0 -> D_ILOGIC_IDATAIN_IODELAY , 
  ;
net "u0/N01" , 
  outpin "u0/dut_inputs<33>" A ,
  inpin "xor_out" D6 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip CLEXL_X5Y48 L_A -> CLEXL_LOGICOUT12 , 
  pip INT_X2Y48 WW2E3 -> LOGICIN_B27 , 
  pip INT_X4Y48 NW2E_S0 -> WW2B3 , 
  pip INT_X5Y48 LOGICOUT12 -> NW2B0 , 
  ;
net "u0/SR/reset_inv" , 
  outpin "u0/SR/reset_inv" D ,
  inpin "u0/SR/shift_reg<11>" SR ,
  inpin "u0/SR/shift_reg<19>" SR ,
  inpin "u0/SR/shift_reg<27>" SR ,
  inpin "u0/SR/shift_reg<31>" SR ,
  inpin "u0/SR/shift_reg<39>" SR ,
  inpin "u0/SR/shift_reg<3>" SR ,
  inpin "u0/SR/shift_reg<47>" SR ,
  inpin "u0/SR/shift_reg<55>" SR ,
  inpin "u0/SR/shift_reg<59>" SR ,
  inpin "u0/SR/shift_reg<67>" SR ,
  inpin "u0/SR/shift_reg<71>" SR ,
  inpin "u0/SR/shift_reg<79>" SR ,
  inpin "u0/SR/shift_reg<86>" SR ,
  pip CLEXL_X5Y46 CLEXL_SR0 -> XX_SR , 
  pip CLEXL_X5Y46 CLEXL_SR1 -> L_SR , 
  pip CLEXL_X5Y50 CLEXL_SR0 -> XX_SR , 
  pip CLEXL_X5Y50 CLEXL_SR1 -> L_SR , 
  pip CLEXL_X5Y51 CLEXL_SR1 -> L_SR , 
  pip CLEXL_X5Y52 CLEXL_SR0 -> XX_SR , 
  pip CLEXL_X5Y52 CLEXL_SR1 -> L_SR , 
  pip CLEXM_X4Y45 CLEXM_SR1 -> M_SR , 
  pip CLEXM_X4Y49 CLEXM_SR1 -> M_SR , 
  pip CLEXM_X4Y49 X_D -> CLEXM_LOGICOUT9 , 
  pip CLEXM_X4Y50 CLEXM_SR0 -> X_SR , 
  pip CLEXM_X4Y51 CLEXM_SR1 -> M_SR , 
  pip CLEXM_X7Y49 CLEXM_SR1 -> M_SR , 
  pip CLEXM_X7Y50 CLEXM_SR1 -> M_SR , 
  pip INT_BRAM_X3Y46 SW2E3 -> SE2B3 , 
  pip INT_X4Y45 FAN_B -> SR1 , 
  pip INT_X4Y45 SE2E3 -> EL1B2 , 
  pip INT_X4Y45 SL1E3 -> FAN_B , 
  pip INT_X4Y46 SL1E3 -> SL1B3 , 
  pip INT_X4Y47 SS2E3 -> SL1B3 , 
  pip INT_X4Y47 SS2E3 -> SW2B3 , 
  pip INT_X4Y49 FAN_B -> SR1 , 
  pip INT_X4Y49 LOGICOUT9 -> FAN_B , 
  pip INT_X4Y49 LOGICOUT9 -> NE2B3 , 
  pip INT_X4Y49 LOGICOUT9 -> NN2B3 , 
  pip INT_X4Y49 LOGICOUT9 -> NR1B3 , 
  pip INT_X4Y49 LOGICOUT9 -> SS2B3 , 
  pip INT_X4Y50 LOGICIN_B43 -> SR0 , 
  pip INT_X4Y50 NR1E3 -> EL1B2 , 
  pip INT_X4Y50 SR1E0 -> LOGICIN_B43 , 
  pip INT_X4Y51 FAN_B -> SR1 , 
  pip INT_X4Y51 NN2E3 -> FAN_B , 
  pip INT_X4Y51 WR1E_S0 -> SR1B0 , 
  pip INT_X5Y45 EL1E2 -> NR1B2 , 
  pip INT_X5Y46 NR1E2 -> SR0 , 
  pip INT_X5Y46 NR1E2 -> SR1 , 
  pip INT_X5Y50 EL1E2 -> NR1B2 , 
  pip INT_X5Y50 FAN_B -> SR0 , 
  pip INT_X5Y50 FAN_B -> SR1 , 
  pip INT_X5Y50 NE2E3 -> FAN_B , 
  pip INT_X5Y50 NE2E3 -> NN2B3 , 
  pip INT_X5Y50 NE2E3 -> SE4B3 , 
  pip INT_X5Y51 NR1E2 -> SR1 , 
  pip INT_X5Y52 FAN_B -> SR0 , 
  pip INT_X5Y52 FAN_B -> SR1 , 
  pip INT_X5Y52 NN2E3 -> FAN_B , 
  pip INT_X5Y52 NN2E3 -> WR1B0 , 
  pip INT_X7Y48 SE4E3 -> NR1B3 , 
  pip INT_X7Y49 FAN_B -> SR1 , 
  pip INT_X7Y49 NR1E3 -> FAN_B , 
  pip INT_X7Y49 NR1E3 -> NR1B3 , 
  pip INT_X7Y50 FAN_B -> SR1 , 
  pip INT_X7Y50 NR1E3 -> FAN_B , 
  ;
net "u0/SR/shift_reg<0>" , 
  outpin "u0/SR/shift_reg<3>" AQ ,
  inpin "u0/SR/shift_reg<3>" BX ,
  inpin "u0/SR/shift_reg<55>" B2 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X4Y49 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X4Y49 LOGICOUT14 -> SE2B0 , 
  pip INT_X4Y49 WR1E1 -> LOGICIN_B43 , 
  pip INT_X5Y48 SE2E0 -> NR1B0 , 
  pip INT_X5Y49 NR1E0 -> NL1B3 , 
  pip INT_X5Y49 NR1E0 -> WR1B1 , 
  pip INT_X5Y50 NL1E3 -> LOGICIN_B8 , 
  ;
net "u0/SR/shift_reg<10>" , 
  outpin "u0/SR/shift_reg<11>" CQ ,
  inpin "u0/SR/shift_reg<11>" DX ,
  inpin "u0/dut_inputs<11>" D5 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X5Y51 L_CQ -> CLEXL_LOGICOUT20 , 
  pip INT_X5Y51 GFAN1 -> LOGICIN_B60 , 
  pip INT_X5Y51 GFAN1 =- LOGICIN_B53 , 
  pip INT_X5Y51 LOGICOUT20 -> LOGICIN_B26 , 
  pip INT_X5Y51 LOGICOUT20 -> LOGICIN_B53 , 
  ;
net "u0/SR/shift_reg<11>" , 
  outpin "u0/SR/shift_reg<11>" DQ ,
  inpin "u0/SR/shift_reg<11>" A5 ,
  inpin "u0/dut_inputs<11>" D2 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X5Y51 L_DQ -> CLEXL_LOGICOUT23 , 
  pip INT_BRAM_X3Y51 SW2E2 -> ER1B3 , 
  pip INT_X4Y51 ER1E3 -> EL1B2 , 
  pip INT_X4Y52 NW2E3 -> SW2B2 , 
  pip INT_X5Y51 EL1E2 -> LOGICIN_B33 , 
  pip INT_X5Y51 FAN_B -> LOGICIN_B23 , 
  pip INT_X5Y51 LOGICOUT23 -> FAN_B , 
  pip INT_X5Y51 LOGICOUT23 -> NW2B3 , 
  ;
net "u0/SR/shift_reg<12>" , 
  outpin "u0/SR/shift_reg<11>" AMUX ,
  inpin "u0/SR/shift_reg<11>" B4 ,
  inpin "u0/dut_inputs<11>" B2 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXL_X5Y51 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y51 LOGICIN21 -> LOGICIN_B8 , 
  pip INT_X5Y51 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X5Y51 LOGICOUT13 -> LOGICIN_B21 , 
  pip INT_X5Y51 LOGICOUT13 -> LOGICIN_B40 , 
  ;
net "u0/SR/shift_reg<13>" , 
  outpin "u0/SR/shift_reg<11>" BMUX ,
  inpin "u0/SR/shift_reg<11>" C5 ,
  inpin "u0/dut_inputs<13>" B3 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X5Y51 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip CLEXM_X7Y51 CLEXM_LOGICIN_B39 -> M_B3 , 
  pip INT_X5Y51 LOGICOUT16 -> EE2B3 , 
  pip INT_X5Y51 WL1E2 -> LOGICIN_B49 , 
  pip INT_X6Y51 WR1E_S0 -> WL1B2 , 
  pip INT_X7Y51 EE2E3 -> LOGICIN_B39 , 
  pip INT_X7Y51 EE2E3 -> NR1B3 , 
  pip INT_X7Y52 NR1E3 -> WR1B0 , 
  ;
net "u0/SR/shift_reg<14>" , 
  outpin "u0/SR/shift_reg<11>" CMUX ,
  inpin "u0/SR/shift_reg<11>" D3 ,
  inpin "u0/dut_inputs<11>" B1 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X5Y51 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X5Y51 LOGICOUT19 -> LOGICIN_B56 , 
  pip INT_X5Y51 LOGICOUT19 -> LOGICIN_B7 , 
  ;
net "u0/SR/shift_reg<15>" , 
  outpin "u0/SR/shift_reg<11>" DMUX ,
  inpin "u0/SR/shift_reg<19>" AX ,
  inpin "u0/dut_inputs<21>" B5 ,
  pip CLEXL_X5Y51 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B11 -> X_B5 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_X4Y51 LOGICIN_B35 -> LOGICIN_B11 , 
  pip INT_X4Y51 WL1E0 -> LOGICIN_B35 , 
  pip INT_X5Y51 LOGICOUT22 -> WL1B0 , 
  ;
net "u0/SR/shift_reg<16>" , 
  outpin "u0/SR/shift_reg<19>" AQ ,
  inpin "u0/SR/shift_reg<19>" BX ,
  inpin "u0/dut_inputs<21>" B2 ,
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B8 -> X_B2 , 
  pip CLEXM_X4Y51 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X4Y51 LOGICIN_B43 -> LOGICIN_B8 , 
  pip INT_X4Y51 LOGICOUT14 -> SE2B0 , 
  pip INT_X4Y51 WR1E1 -> LOGICIN_B43 , 
  pip INT_X5Y50 SE2E0 -> NR1B0 , 
  pip INT_X5Y51 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<17>" , 
  outpin "u0/SR/shift_reg<19>" BQ ,
  inpin "u0/SR/shift_reg<19>" CX ,
  inpin "u0/dut_inputs<13>" B4 ,
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X4Y51 M_BQ -> CLEXM_LOGICOUT17 , 
  pip CLEXM_X7Y51 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip INT_X4Y51 LOGICOUT17 -> EE2B1 , 
  pip INT_X4Y51 LOGICOUT17 -> NE2B1 , 
  pip INT_X4Y51 SR1E2 -> LOGICIN_B52 , 
  pip INT_X4Y52 WR1E2 -> SR1B2 , 
  pip INT_X5Y52 NE2E1 -> WR1B2 , 
  pip INT_X6Y51 EE2E1 -> ER1B2 , 
  pip INT_X7Y51 ER1E2 -> LOGICIN_B40 , 
  ;
net "u0/SR/shift_reg<18>" , 
  outpin "u0/SR/shift_reg<19>" CQ ,
  inpin "u0/SR/shift_reg<19>" DX ,
  inpin "u0/dut_inputs<18>" B2 ,
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X4Y51 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X2Y51 WW2E2 -> LOGICIN_B8 , 
  pip INT_X4Y51 GFAN1 -> LOGICIN_B60 , 
  pip INT_X4Y51 GFAN1 =- LOGICIN_B53 , 
  pip INT_X4Y51 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X4Y51 LOGICOUT20 -> WW2B2 , 
  ;
net "u0/SR/shift_reg<19>" , 
  outpin "u0/SR/shift_reg<19>" DQ ,
  inpin "u0/SR/shift_reg<19>" A5 ,
  inpin "u0/dut_inputs<18>" B4 ,
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X4Y51 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_BRAM_X3Y52 NW2E3 -> SW2B2 , 
  pip INT_X2Y51 SW2E2 -> LOGICIN_B10 , 
  pip INT_X4Y51 LOGICIN_B61 -> LOGICIN_B33 , 
  pip INT_X4Y51 LOGICIN_S20 -> LOGICIN_B61 , 
  pip INT_X4Y51 LOGICOUT23 -> NL1B2 , 
  pip INT_X4Y51 LOGICOUT23 -> NW2B3 , 
  pip INT_X4Y52 LOGICIN_B20 -> LOGICIN20 , 
  pip INT_X4Y52 NL1E2 -> LOGICIN_B20 , 
  ;
net "u0/SR/shift_reg<1>" , 
  outpin "u0/SR/shift_reg<3>" BQ ,
  inpin "u0/SR/shift_reg<27>" D6 ,
  inpin "u0/SR/shift_reg<3>" CX ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X4Y49 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X4Y49 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X4Y49 LOGICOUT17 -> NL1B0 , 
  pip INT_X4Y49 NL1E_S0 -> LOGICIN_B61 , 
  pip INT_X4Y50 NL1E0 -> EL1B3 , 
  pip INT_X5Y50 EL1E3 -> LOGICIN_B59 , 
  ;
net "u0/SR/shift_reg<20>" , 
  outpin "u0/SR/shift_reg<19>" AMUX ,
  inpin "u0/SR/shift_reg<19>" B4 ,
  inpin "u0/dut_inputs<11>" C1 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X4Y51 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X4Y51 LOGICOUT13 -> ER1B3 , 
  pip INT_X4Y51 LOGICOUT13 -> LOGICIN_B40 , 
  pip INT_X5Y51 ER1E3 -> LOGICIN_B14 , 
  ;
net "u0/SR/shift_reg<21>" , 
  outpin "u0/SR/shift_reg<19>" BMUX ,
  inpin "u0/SR/shift_reg<19>" C5 ,
  inpin "u0/dut_inputs<21>" C1 ,
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X4Y51 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X4Y51 LOGICOUT16 -> EE2B3 , 
  pip INT_X4Y51 LOGICOUT16 -> LOGICIN_B14 , 
  pip INT_X4Y51 WL1E2 -> LOGICIN_B49 , 
  pip INT_X5Y51 WR1E_S0 -> WL1B2 , 
  pip INT_X6Y51 EE2E3 -> NR1B3 , 
  pip INT_X6Y52 NR1E3 -> WR1B0 , 
  ;
net "u0/SR/shift_reg<22>" , 
  outpin "u0/SR/shift_reg<19>" CMUX ,
  inpin "u0/SR/shift_reg<19>" D3 ,
  inpin "u0/dut_inputs<21>" C4 ,
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B17 -> X_C4 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip CLEXM_X4Y51 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X4Y51 LOGICIN_B6 -> LOGICIN_B17 , 
  pip INT_X4Y51 LOGICOUT19 -> LOGICIN_B56 , 
  pip INT_X4Y51 LOGICOUT19 -> LOGICIN_B6 , 
  ;
net "u0/SR/shift_reg<23>" , 
  outpin "u0/SR/shift_reg<19>" DMUX ,
  inpin "u0/SR/shift_reg<27>" AX ,
  inpin "u0/dut_inputs<11>" C3 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip CLEXM_X4Y51 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X4Y51 LOGICOUT22 -> EL1B0 , 
  pip INT_X5Y50 SL1E0 -> LOGICIN_B35 , 
  pip INT_X5Y51 EL1E0 -> LOGICIN_B16 , 
  pip INT_X5Y51 EL1E0 -> SL1B0 , 
  ;
net "u0/SR/shift_reg<24>" , 
  outpin "u0/SR/shift_reg<27>" AQ ,
  inpin "u0/SR/shift_reg<27>" B2 ,
  inpin "u0/SR/shift_reg<27>" BX ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X5Y50 L_AQ -> CLEXL_LOGICOUT14 , 
  pip INT_X5Y50 LOGICOUT14 -> LOGICIN_B38 , 
  pip INT_X5Y50 LOGICOUT14 -> SE2B0 , 
  pip INT_X5Y50 WR1E1 -> LOGICIN_B43 , 
  pip INT_X6Y49 SE2E0 -> NR1B0 , 
  pip INT_X6Y50 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<25>" , 
  outpin "u0/SR/shift_reg<27>" BQ ,
  inpin "u0/SR/shift_reg<27>" CX ,
  inpin "u0/SR/shift_reg<55>" C4 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X5Y50 L_BQ -> CLEXL_LOGICOUT17 , 
  pip INT_X5Y50 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X5Y50 LOGICOUT17 -> LOGICIN_B17 , 
  pip INT_X5Y50 LOGICOUT17 -> NL1B0 , 
  pip INT_X5Y50 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "u0/SR/shift_reg<26>" , 
  outpin "u0/SR/shift_reg<27>" CQ ,
  inpin "u0/SR/shift_reg<27>" B1 ,
  inpin "u0/SR/shift_reg<27>" DX ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X5Y50 L_CQ -> CLEXL_LOGICOUT20 , 
  pip INT_X5Y50 GFAN1 -> LOGICIN_B37 , 
  pip INT_X5Y50 GFAN1 -> LOGICIN_B60 , 
  pip INT_X5Y50 GFAN1 =- LOGICIN_B53 , 
  pip INT_X5Y50 LOGICOUT20 -> LOGICIN_B53 , 
  ;
net "u0/SR/shift_reg<27>" , 
  outpin "u0/SR/shift_reg<27>" DQ ,
  inpin "u0/SR/shift_reg<31>" AX ,
  inpin "u0/dut_inputs<27>" B1 ,
  pip CLEXL_X5Y50 L_DQ -> CLEXL_LOGICOUT23 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip INT_X5Y50 LOGICOUT23 -> ER1B0 , 
  pip INT_X6Y50 ER1E0 -> SE2B0 , 
  pip INT_X7Y49 SE2E0 -> LOGICIN_B35 , 
  pip INT_X7Y49 SE2E0 -> LOGICIN_B7 , 
  ;
net "u0/SR/shift_reg<28>" , 
  outpin "u0/SR/shift_reg<31>" AQ ,
  inpin "u0/SR/shift_reg<31>" BX ,
  inpin "u0/dut_inputs<27>" B2 ,
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B8 -> X_B2 , 
  pip CLEXM_X7Y49 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X7Y49 LOGICIN_B43 -> LOGICIN_B8 , 
  pip INT_X7Y49 LOGICOUT14 -> SE2B0 , 
  pip INT_X7Y49 WR1E1 -> LOGICIN_B43 , 
  pip INT_X8Y48 SE2E0 -> NR1B0 , 
  pip INT_X8Y49 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<29>" , 
  outpin "u0/SR/shift_reg<31>" BQ ,
  inpin "u0/SR/shift_reg<31>" CX ,
  inpin "u0/SR/shift_reg<55>" C2 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X7Y49 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X5Y50 NW2E1 -> LOGICIN_B15 , 
  pip INT_X6Y49 WL1E0 -> NW2B1 , 
  pip INT_X7Y49 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X7Y49 LOGICOUT17 -> NL1B0 , 
  pip INT_X7Y49 LOGICOUT17 -> WL1B0 , 
  pip INT_X7Y49 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "u0/SR/shift_reg<2>" , 
  outpin "u0/SR/shift_reg<3>" CQ ,
  inpin "u0/SR/shift_reg<3>" C4 ,
  inpin "u0/SR/shift_reg<3>" DX ,
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X4Y49 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X4Y49 GFAN1 -> LOGICIN_B60 , 
  pip INT_X4Y49 GFAN1 =- LOGICIN_B53 , 
  pip INT_X4Y49 LOGICIN_B53 -> LOGICIN_B48 , 
  pip INT_X4Y49 LOGICOUT20 -> LOGICIN_B53 , 
  ;
net "u0/SR/shift_reg<30>" , 
  outpin "u0/SR/shift_reg<31>" CQ ,
  inpin "u0/SR/shift_reg<31>" DX ,
  inpin "u0/dut_inputs<32>" D5 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X7Y49 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X5Y49 FAN_B -> LOGICIN_B58 , 
  pip INT_X5Y49 WW2E2 -> FAN_B , 
  pip INT_X7Y49 GFAN1 -> LOGICIN_B60 , 
  pip INT_X7Y49 GFAN1 =- LOGICIN_B53 , 
  pip INT_X7Y49 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X7Y49 LOGICOUT20 -> WW2B2 , 
  ;
net "u0/SR/shift_reg<31>" , 
  outpin "u0/SR/shift_reg<31>" DQ ,
  inpin "u0/SR/shift_reg<31>" A5 ,
  inpin "u0/dut_gen[0].dut/N2" A1 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X7Y49 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X5Y48 WL1E1 -> LOGICIN_B0 , 
  pip INT_X6Y48 WL1E2 -> WL1B1 , 
  pip INT_X7Y48 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X7Y48 SL1E3 -> LOGICIN_B28 , 
  pip INT_X7Y48 SL1E3 -> WL1B2 , 
  pip INT_X7Y49 LOGICIN_N28 -> LOGICIN_B33 , 
  pip INT_X7Y49 LOGICOUT23 -> SL1B3 , 
  ;
net "u0/SR/shift_reg<32>" , 
  outpin "u0/SR/shift_reg<31>" AMUX ,
  inpin "u0/SR/shift_reg<31>" B4 ,
  inpin "u0/dut_inputs<32>" D1 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X7Y49 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y49 WL1E1 -> LOGICIN_B54 , 
  pip INT_X6Y49 WR1E3 -> WL1B1 , 
  pip INT_X7Y49 LOGICOUT13 -> LOGICIN_B40 , 
  pip INT_X7Y49 LOGICOUT13 -> WR1B3 , 
  ;
net "u0/SR/shift_reg<33>" , 
  outpin "u0/SR/shift_reg<31>" BMUX ,
  inpin "u0/SR/shift_reg<31>" C5 ,
  inpin "u0/dut_inputs<33>" D3 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X7Y49 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y48 SW2E_N3 -> LOGICIN_B56 , 
  pip INT_X6Y48 WR1E_S0 -> SW2B3 , 
  pip INT_X7Y48 SR1E0 -> ER1B1 , 
  pip INT_X7Y49 LOGICOUT16 -> SR1B0 , 
  pip INT_X7Y49 LOGICOUT16 -> WR1B0 , 
  pip INT_X7Y49 WR1E2 -> LOGICIN_B49 , 
  pip INT_X8Y48 ER1E1 -> NR1B1 , 
  pip INT_X8Y49 NR1E1 -> WR1B2 , 
  ;
net "u0/SR/shift_reg<34>" , 
  outpin "u0/SR/shift_reg<31>" CMUX ,
  inpin "u0/SR/shift_reg<31>" D3 ,
  inpin "u0/dut_inputs<33>" D5 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip CLEXM_X7Y49 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y48 SR1E1 -> LOGICIN_B58 , 
  pip INT_X5Y49 WW2E0 -> SR1B1 , 
  pip INT_X7Y49 LOGICOUT19 -> LOGICIN_B56 , 
  pip INT_X7Y49 LOGICOUT19 -> WW2B0 , 
  ;
net "u0/SR/shift_reg<35>" , 
  outpin "u0/SR/shift_reg<31>" DMUX ,
  inpin "u0/SR/shift_reg<39>" AX ,
  inpin "u0/dut_gen[0].dut/N2" A2 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXM_X7Y49 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y46 SR1E0 -> LOGICIN_B35 , 
  pip INT_X5Y47 SR1E3 -> SR1B0 , 
  pip INT_X5Y48 SR1E2 -> LOGICIN_B1 , 
  pip INT_X5Y48 SR1E2 -> SR1B3 , 
  pip INT_X5Y49 WW2E1 -> SR1B2 , 
  pip INT_X7Y49 LOGICOUT22 -> WW2B1 , 
  ;
net "u0/SR/shift_reg<36>" , 
  outpin "u0/SR/shift_reg<39>" AQ ,
  inpin "u0/SR/shift_reg<39>" BX ,
  inpin "u0/dut_gen[0].dut/out116" B3 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X5Y46 L_AQ -> CLEXL_LOGICOUT14 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_X5Y46 LOGICOUT14 -> NN2B0 , 
  pip INT_X5Y46 LOGICOUT14 -> SE2B0 , 
  pip INT_X5Y46 WR1E1 -> LOGICIN_B43 , 
  pip INT_X5Y47 NN2E_S0 -> LOGICIN_B9 , 
  pip INT_X6Y45 SE2E0 -> NR1B0 , 
  pip INT_X6Y46 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<37>" , 
  outpin "u0/SR/shift_reg<39>" BQ ,
  inpin "u0/SR/shift_reg<39>" CX ,
  inpin "u0/dut_inputs<37>" D2 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X5Y46 L_BQ -> CLEXL_LOGICOUT17 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B23 -> X_D2 , 
  pip INT_X4Y48 WR1E1 -> LOGICIN_B23 , 
  pip INT_X5Y46 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X5Y46 LOGICOUT17 -> NL1B0 , 
  pip INT_X5Y46 NL1E_S0 -> LOGICIN_B61 , 
  pip INT_X5Y47 NL1E0 -> NR1B0 , 
  pip INT_X5Y48 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<38>" , 
  outpin "u0/SR/shift_reg<39>" CQ ,
  inpin "u0/SR/shift_reg<39>" DX ,
  inpin "u0/dut_gen[0].dut/out116" B4 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X5Y46 L_CQ -> CLEXL_LOGICOUT20 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_X5Y46 GFAN1 -> LOGICIN_B60 , 
  pip INT_X5Y46 GFAN1 =- LOGICIN_B53 , 
  pip INT_X5Y46 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X5Y46 LOGICOUT20 -> NR1B2 , 
  pip INT_X5Y47 NR1E2 -> LOGICIN_B10 , 
  ;
net "u0/SR/shift_reg<39>" , 
  outpin "u0/SR/shift_reg<39>" DQ ,
  inpin "u0/SR/shift_reg<39>" A5 ,
  inpin "u0/dut_inputs<37>" D5 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X5Y46 L_DQ -> CLEXL_LOGICOUT23 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B26 -> X_D5 , 
  pip INT_X4Y48 NW2E3 -> LOGICIN_B26 , 
  pip INT_X5Y46 LOGICOUT23 -> NR1B3 , 
  pip INT_X5Y46 WL1E1 -> LOGICIN_B33 , 
  pip INT_X5Y47 NR1E3 -> EL1B2 , 
  pip INT_X5Y47 NR1E3 -> NW2B3 , 
  pip INT_X6Y46 SL1E2 -> WL1B1 , 
  pip INT_X6Y47 EL1E2 -> SL1B2 , 
  ;
net "u0/SR/shift_reg<3>" , 
  outpin "u0/SR/shift_reg<3>" DQ ,
  inpin "u0/SR/shift_reg<3>" A5 ,
  inpin "u0/SR/shift_reg<47>" D4 ,
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X4Y49 M_DQ -> CLEXM_LOGICOUT23 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B25 -> X_D4 , 
  pip INT_X4Y48 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X4Y48 SL1E3 -> LOGICIN_B28 , 
  pip INT_X4Y49 LOGICIN_N28 -> LOGICIN_B33 , 
  pip INT_X4Y49 LOGICOUT23 -> NL1B2 , 
  pip INT_X4Y49 LOGICOUT23 -> SL1B3 , 
  pip INT_X4Y50 NL1E2 -> LOGICIN_B25 , 
  ;
net "u0/SR/shift_reg<40>" , 
  outpin "u0/SR/shift_reg<39>" AMUX ,
  inpin "u0/SR/shift_reg<39>" B4 ,
  inpin "u0/dut_inputs<41>" D2 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X5Y46 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B23 -> X_D2 , 
  pip INT_X4Y46 WL1E1 -> LOGICIN_B23 , 
  pip INT_X5Y46 LOGICOUT13 -> LOGICIN_B40 , 
  pip INT_X5Y46 LOGICOUT13 -> WL1B1 , 
  ;
net "u0/SR/shift_reg<41>" , 
  outpin "u0/SR/shift_reg<39>" BMUX ,
  inpin "u0/SR/shift_reg<39>" C5 ,
  inpin "u0/dut_inputs<41>" D5 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X5Y46 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B26 -> X_D5 , 
  pip INT_X4Y46 WL1E2 -> LOGICIN_B26 , 
  pip INT_X5Y46 LOGICOUT16 -> EE2B3 , 
  pip INT_X5Y46 LOGICOUT16 -> WL1B2 , 
  pip INT_X5Y46 WL1E2 -> LOGICIN_B49 , 
  pip INT_X6Y46 WR1E_S0 -> WL1B2 , 
  pip INT_X7Y46 EE2E3 -> NR1B3 , 
  pip INT_X7Y47 NR1E3 -> WR1B0 , 
  ;
net "u0/SR/shift_reg<42>" , 
  outpin "u0/SR/shift_reg<39>" CMUX ,
  inpin "u0/SR/shift_reg<39>" D3 ,
  inpin "u0/dut_inputs<42>" A3 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X5Y46 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B31 -> M_A3 , 
  pip INT_X4Y46 WL1E3 -> LOGICIN_B31 , 
  pip INT_X5Y46 LOGICOUT19 -> LOGICIN_B56 , 
  pip INT_X5Y46 LOGICOUT19 -> WL1B3 , 
  ;
net "u0/SR/shift_reg<43>" , 
  outpin "u0/SR/shift_reg<39>" DMUX ,
  inpin "u0/SR/shift_reg<47>" AX ,
  inpin "u0/dut_inputs<42>" A5 ,
  pip CLEXL_X5Y46 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B6 -> X_AX , 
  pip INT_X4Y46 WR1E2 -> LOGICIN_B33 , 
  pip INT_X4Y47 NW2E1 -> NL1B0 , 
  pip INT_X4Y48 NL1E0 -> NN2B0 , 
  pip INT_X4Y50 NN2E0 -> LOGICIN_B6 , 
  pip INT_X5Y46 LOGICOUT22 -> NW2B1 , 
  pip INT_X5Y46 LOGICOUT22 -> WR1B2 , 
  ;
net "u0/SR/shift_reg<44>" , 
  outpin "u0/SR/shift_reg<47>" AQ ,
  inpin "u0/SR/shift_reg<47>" BX ,
  inpin "u0/SR/shift_reg<55>" B3 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X4Y50 X_AQ -> CLEXM_LOGICOUT2 , 
  pip INT_BRAM_X3Y50 SR1E0 -> ER1B1 , 
  pip INT_BRAM_X3Y51 NW2E_S0 -> SR1B0 , 
  pip INT_X4Y50 ER1E1 -> LOGICIN_B13 , 
  pip INT_X4Y50 LOGICOUT2 -> NE2B0 , 
  pip INT_X4Y50 LOGICOUT2 -> NR1B0 , 
  pip INT_X4Y51 NR1E0 -> NW2B0 , 
  pip INT_X5Y50 NE2E_S0 -> LOGICIN_B9 , 
  ;
net "u0/SR/shift_reg<45>" , 
  outpin "u0/SR/shift_reg<47>" BQ ,
  inpin "u0/SR/shift_reg<27>" D4 ,
  inpin "u0/SR/shift_reg<47>" CX ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X4Y50 X_BQ -> CLEXM_LOGICOUT5 , 
  pip INT_X4Y50 LOGICOUT5 -> SE2B1 , 
  pip INT_X4Y50 WR1E2 -> LOGICIN_B21 , 
  pip INT_X5Y49 SE2E1 -> NR1B1 , 
  pip INT_X5Y50 NR1E1 -> LOGICIN_B57 , 
  pip INT_X5Y50 NR1E1 -> WR1B2 , 
  ;
net "u0/SR/shift_reg<46>" , 
  outpin "u0/SR/shift_reg<47>" CQ ,
  inpin "u0/SR/shift_reg<3>" C1 ,
  inpin "u0/SR/shift_reg<47>" DX ,
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B45 -> M_C1 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B28 -> X_DX , 
  pip CLEXM_X4Y50 X_CQ -> CLEXM_LOGICOUT8 , 
  pip INT_X4Y49 LOGICIN_B51 -> LOGICIN_B45 , 
  pip INT_X4Y49 SL1E2 -> LOGICIN_B51 , 
  pip INT_X4Y50 GFAN1 -> LOGICIN_B28 , 
  pip INT_X4Y50 GFAN1 =- LOGICIN_B51 , 
  pip INT_X4Y50 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X4Y50 LOGICOUT8 -> SL1B2 , 
  ;
net "u0/SR/shift_reg<47>" , 
  outpin "u0/SR/shift_reg<47>" DQ ,
  inpin "u0/SR/shift_reg<47>" A5 ,
  inpin "u0/SR/shift_reg<47>" D5 ,
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B26 -> X_D5 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip CLEXM_X4Y50 X_DQ -> CLEXM_LOGICOUT11 , 
  pip INT_BRAM_X3Y49 WL1E2 -> NL1B2 , 
  pip INT_BRAM_X3Y50 NL1E2 -> EL1B1 , 
  pip INT_X4Y49 SL1E3 -> WL1B2 , 
  pip INT_X4Y50 EL1E1 -> LOGICIN_B4 , 
  pip INT_X4Y50 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X4Y50 LOGICOUT11 -> LOGICIN_B61 , 
  pip INT_X4Y50 LOGICOUT11 -> SL1B3 , 
  ;
net "u0/SR/shift_reg<48>" , 
  outpin "u0/SR/shift_reg<47>" AMUX ,
  inpin "u0/SR/shift_reg<47>" B4 ,
  inpin "u0/dut_inputs<37>" C6 ,
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B19 -> X_C6 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B10 -> X_B4 , 
  pip CLEXM_X4Y50 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip INT_X4Y48 SS2E2 -> LOGICIN_B19 , 
  pip INT_X4Y50 LOGICOUT1 -> LOGICIN_B10 , 
  pip INT_X4Y50 LOGICOUT1 -> SS2B2 , 
  ;
net "u0/SR/shift_reg<49>" , 
  outpin "u0/SR/shift_reg<47>" BMUX ,
  inpin "u0/SR/shift_reg<47>" A3 ,
  inpin "u0/SR/shift_reg<47>" C5 ,
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B18 -> X_C5 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B2 -> X_A3 , 
  pip CLEXM_X4Y50 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip INT_X4Y50 FAN_B -> LOGICIN_B18 , 
  pip INT_X4Y50 LOGICOUT4 -> FAN_B , 
  pip INT_X4Y50 LOGICOUT4 -> LOGICIN_B2 , 
  ;
net "u0/SR/shift_reg<4>" , 
  outpin "u0/SR/shift_reg<3>" AMUX ,
  inpin "u0/SR/shift_reg<3>" B4 ,
  inpin "u0/dut_inputs<37>" C1 ,
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X4Y49 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X4Y48 SR1E3 -> LOGICIN_B14 , 
  pip INT_X4Y49 LOGICOUT13 -> LOGICIN_B40 , 
  pip INT_X4Y49 LOGICOUT13 -> SR1B3 , 
  ;
net "u0/SR/shift_reg<50>" , 
  outpin "u0/SR/shift_reg<47>" CMUX ,
  inpin "u0/SR/shift_reg<47>" D3 ,
  inpin "u0/dut_gen[0].dut/G421gat3" A5 ,
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X4Y50 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip INT_X4Y50 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X4Y50 LOGICOUT7 -> LOGICIN_B24 , 
  pip INT_X4Y50 LOGICOUT7 -> LOGICIN_B35 , 
  ;
net "u0/SR/shift_reg<51>" , 
  outpin "u0/SR/shift_reg<47>" DMUX ,
  inpin "u0/SR/shift_reg<55>" AX ,
  inpin "u0/SR/shift_reg<55>" D3 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXM_X4Y50 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip INT_X4Y50 LOGICOUT10 -> EL1B0 , 
  pip INT_X5Y50 EL1E0 -> LOGICIN_B24 , 
  pip INT_X5Y50 EL1E0 -> LOGICIN_B6 , 
  ;
net "u0/SR/shift_reg<52>" , 
  outpin "u0/SR/shift_reg<55>" AQ ,
  inpin "u0/SR/shift_reg<55>" BX ,
  inpin "u0/dut_gen[0].dut/G421gat3" A3 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXL_X5Y50 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B31 -> M_A3 , 
  pip INT_X4Y50 WL1E3 -> LOGICIN_B31 , 
  pip INT_X5Y50 LOGICOUT2 -> NL1B3 , 
  pip INT_X5Y50 LOGICOUT2 -> WL1B3 , 
  pip INT_X5Y50 WL1E1 -> LOGICIN_B13 , 
  pip INT_X5Y51 NL1E3 -> EL1B2 , 
  pip INT_X6Y50 SL1E2 -> WL1B1 , 
  pip INT_X6Y51 EL1E2 -> SL1B2 , 
  ;
net "u0/SR/shift_reg<53>" , 
  outpin "u0/SR/shift_reg<55>" BQ ,
  inpin "u0/SR/shift_reg<55>" CX ,
  inpin "u0/SR/shift_reg<55>" D4 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X5Y50 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip INT_X5Y50 LOGICOUT5 -> LOGICIN_B25 , 
  pip INT_X5Y50 LOGICOUT5 -> SE2B1 , 
  pip INT_X5Y50 WR1E2 -> LOGICIN_B21 , 
  pip INT_X6Y49 SE2E1 -> NR1B1 , 
  pip INT_X6Y50 NR1E1 -> WR1B2 , 
  ;
net "u0/SR/shift_reg<54>" , 
  outpin "u0/SR/shift_reg<55>" CQ ,
  inpin "u0/SR/shift_reg<55>" DX ,
  inpin "u0/dut_inputs<11>" D3 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X5Y50 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_X5Y50 LOGICOUT8 -> ER1B3 , 
  pip INT_X5Y50 WR1E_S0 -> LOGICIN_B28 , 
  pip INT_X5Y51 WR1E0 -> LOGICIN_B24 , 
  pip INT_X6Y50 ER1E3 -> NR1B3 , 
  pip INT_X6Y51 NR1E3 -> WR1B0 , 
  ;
net "u0/SR/shift_reg<55>" , 
  outpin "u0/SR/shift_reg<55>" DQ ,
  inpin "u0/SR/shift_reg<59>" AX ,
  inpin "u0/dut_inputs<11>" D4 ,
  pip CLEXL_X5Y50 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip INT_X5Y50 LOGICOUT11 -> NL1B2 , 
  pip INT_X5Y51 NL1E2 -> LOGICIN_B25 , 
  pip INT_X5Y51 NL1E2 -> NR1B2 , 
  pip INT_X5Y52 LOGICIN_B51 =- LOGICIN_B6 , 
  pip INT_X5Y52 NR1E2 -> LOGICIN_B51 , 
  ;
net "u0/SR/shift_reg<56>" , 
  outpin "u0/SR/shift_reg<59>" AQ ,
  inpin "u0/SR/shift_reg<59>" BX ,
  inpin "u0/dut_inputs<11>" B5 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXL_X5Y52 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip INT_X5Y51 SR1E1 -> LOGICIN_B11 , 
  pip INT_X5Y52 LOGICOUT2 -> NE2B0 , 
  pip INT_X5Y52 LOGICOUT2 -> SR1B1 , 
  pip INT_X5Y52 SR1E1 -> LOGICIN_B13 , 
  pip INT_X5Y53 WR1E1 -> SR1B1 , 
  pip INT_X6Y53 NE2E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<57>" , 
  outpin "u0/SR/shift_reg<59>" BQ ,
  inpin "u0/SR/shift_reg<59>" CX ,
  inpin "u0/dut_inputs<13>" B2 ,
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXL_X5Y52 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip CLEXM_X7Y51 CLEXM_LOGICIN_B38 -> M_B2 , 
  pip INT_X5Y52 LOGICOUT5 -> SE2B1 , 
  pip INT_X5Y52 WR1E2 -> LOGICIN_B21 , 
  pip INT_X6Y51 SE2E1 -> EL1B0 , 
  pip INT_X6Y51 SE2E1 -> NR1B1 , 
  pip INT_X6Y52 NR1E1 -> WR1B2 , 
  pip INT_X7Y51 EL1E0 -> LOGICIN_B38 , 
  ;
net "u0/SR/shift_reg<58>" , 
  outpin "u0/SR/shift_reg<59>" CQ ,
  inpin "u0/SR/shift_reg<59>" DX ,
  inpin "u0/dut_inputs<11>" B3 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X5Y52 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip INT_X5Y51 SR1E3 -> LOGICIN_B9 , 
  pip INT_X5Y52 LOGICOUT8 -> ER1B3 , 
  pip INT_X5Y52 LOGICOUT8 -> SR1B3 , 
  pip INT_X5Y52 WR1E_S0 -> LOGICIN_B28 , 
  pip INT_X6Y52 ER1E3 -> NR1B3 , 
  pip INT_X6Y53 NR1E3 -> WR1B0 , 
  ;
net "u0/SR/shift_reg<59>" , 
  outpin "u0/SR/shift_reg<59>" DQ ,
  inpin "u0/SR/shift_reg<59>" A5 ,
  inpin "u0/dut_inputs<21>" B3 ,
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X5Y52 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B9 -> X_B3 , 
  pip INT_X4Y51 SW2E3 -> ER1B0 , 
  pip INT_X4Y51 SW2E3 -> LOGICIN_B9 , 
  pip INT_X5Y51 ER1E0 -> NE2B0 , 
  pip INT_X5Y52 LOGICOUT11 -> SW2B3 , 
  pip INT_X5Y52 WR1E1 -> LOGICIN_B4 , 
  pip INT_X6Y52 NE2E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<5>" , 
  outpin "u0/SR/shift_reg<3>" BMUX ,
  inpin "u0/SR/shift_reg<3>" C5 ,
  inpin "u0/SR/shift_reg<47>" A1 ,
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X4Y49 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip INT_X4Y49 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X4Y49 LOGICIN_S62 -> LOGICIN_B49 , 
  pip INT_X4Y49 LOGICOUT16 -> LOGICIN_B28 , 
  pip INT_X4Y50 LOGICIN_B62 -> LOGICIN62 , 
  pip INT_X4Y50 LOGICIN_N28 -> LOGICIN_B0 , 
  pip INT_X4Y50 LOGICIN_N28 -> LOGICIN_B62 , 
  ;
net "u0/SR/shift_reg<60>" , 
  outpin "u0/SR/shift_reg<59>" AMUX ,
  inpin "u0/SR/shift_reg<59>" B4 ,
  inpin "u0/dut_inputs<21>" B4 ,
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X5Y52 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B10 -> X_B4 , 
  pip INT_X4Y51 SW2E2 -> LOGICIN_B10 , 
  pip INT_X5Y52 LOGICOUT1 -> LOGICIN_B10 , 
  pip INT_X5Y52 LOGICOUT1 -> SW2B2 , 
  ;
net "u0/SR/shift_reg<61>" , 
  outpin "u0/SR/shift_reg<59>" BMUX ,
  inpin "u0/SR/shift_reg<59>" C5 ,
  inpin "u0/dut_inputs<13>" B1 ,
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXL_X5Y52 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXM_X7Y51 CLEXM_LOGICIN_B37 -> M_B1 , 
  pip INT_X5Y52 LOGICOUT4 -> SE4B3 , 
  pip INT_X5Y52 WL1E1 -> LOGICIN_B18 , 
  pip INT_X6Y52 NW2E3 -> WL1B1 , 
  pip INT_X7Y50 SE4E3 -> NR1B3 , 
  pip INT_X7Y51 NR1E3 -> LOGICIN_B37 , 
  pip INT_X7Y51 NR1E3 -> NW2B3 , 
  ;
net "u0/SR/shift_reg<62>" , 
  outpin "u0/SR/shift_reg<59>" CMUX ,
  inpin "u0/SR/shift_reg<59>" D3 ,
  inpin "u0/dut_inputs<18>" B1 ,
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X5Y52 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip INT_BRAM_X3Y50 SW4E0 -> WL1B3 , 
  pip INT_X2Y51 WL1E_N3 -> LOGICIN_B7 , 
  pip INT_X5Y52 LOGICOUT7 -> LOGICIN_B24 , 
  pip INT_X5Y52 LOGICOUT7 -> SW4B0 , 
  ;
net "u0/SR/shift_reg<63>" , 
  outpin "u0/SR/shift_reg<59>" DMUX ,
  inpin "u0/SR/shift_reg<67>" AX ,
  inpin "u0/dut_inputs<18>" B5 ,
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X5Y52 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip INT_BRAM_X3Y52 WW2E1 -> SW2B1 , 
  pip INT_X2Y51 SW2E1 -> LOGICIN_B11 , 
  pip INT_X5Y52 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X5Y52 LOGICIN_B61 -> LOGICIN_B53 , 
  pip INT_X5Y52 LOGICOUT10 -> NL1B0 , 
  pip INT_X5Y52 LOGICOUT10 -> WW2B1 , 
  pip INT_X5Y52 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "u0/SR/shift_reg<64>" , 
  outpin "u0/SR/shift_reg<67>" AQ ,
  inpin "u0/SR/shift_reg<67>" BX ,
  inpin "u0/dut_inputs<11>" C5 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X5Y52 L_AQ -> CLEXL_LOGICOUT14 , 
  pip INT_X4Y51 SW2E0 -> ER1B1 , 
  pip INT_X5Y51 ER1E1 -> LOGICIN_B18 , 
  pip INT_X5Y51 ER1E1 -> NR1B1 , 
  pip INT_X5Y52 LOGICOUT14 -> SW2B0 , 
  pip INT_X5Y52 NR1E1 -> LOGICIN_B43 , 
  ;
net "u0/SR/shift_reg<65>" , 
  outpin "u0/SR/shift_reg<67>" BQ ,
  inpin "u0/SR/shift_reg<67>" CX ,
  inpin "u0/dut_inputs<21>" C5 ,
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X5Y52 L_BQ -> CLEXL_LOGICOUT17 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B18 -> X_C5 , 
  pip INT_X4Y51 SW2E1 -> LOGICIN_B18 , 
  pip INT_X5Y52 LOGICOUT17 -> NE2B1 , 
  pip INT_X5Y52 LOGICOUT17 -> SW2B1 , 
  pip INT_X5Y52 SR1E2 -> LOGICIN_B52 , 
  pip INT_X5Y53 WR1E2 -> SR1B2 , 
  pip INT_X6Y53 NE2E1 -> WR1B2 , 
  ;
net "u0/SR/shift_reg<66>" , 
  outpin "u0/SR/shift_reg<67>" CQ ,
  inpin "u0/SR/shift_reg<67>" DX ,
  inpin "u0/dut_inputs<21>" C3 ,
  pip CLEXL_X5Y52 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X5Y52 L_CQ -> CLEXL_LOGICOUT20 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B16 -> X_C3 , 
  pip INT_BRAM_X3Y50 SW4E2 -> ER1B3 , 
  pip INT_X4Y50 ER1E3 -> NE2B3 , 
  pip INT_X4Y51 ER1E_N3 -> LOGICIN_B16 , 
  pip INT_X5Y51 NE2E3 -> NR1B3 , 
  pip INT_X5Y52 LOGICOUT20 -> SW4B2 , 
  pip INT_X5Y52 NR1E3 -> LOGICIN_B60 , 
  ;
net "u0/SR/shift_reg<67>" , 
  outpin "u0/SR/shift_reg<67>" DQ ,
  inpin "u0/SR/shift_reg<71>" AX ,
  inpin "u0/dut_inputs<11>" C2 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip CLEXL_X5Y52 L_DQ -> CLEXL_LOGICOUT23 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_X5Y51 SR1E0 -> LOGICIN_B15 , 
  pip INT_X5Y52 LOGICOUT23 -> EE2B3 , 
  pip INT_X5Y52 LOGICOUT23 -> SR1B0 , 
  pip INT_X7Y50 SR1E0 -> LOGICIN_B35 , 
  pip INT_X7Y51 SL1E3 -> SR1B0 , 
  pip INT_X7Y52 EE2E3 -> SL1B3 , 
  ;
net "u0/SR/shift_reg<68>" , 
  outpin "u0/SR/shift_reg<71>" AQ ,
  inpin "u0/SR/shift_reg<27>" B5 ,
  inpin "u0/SR/shift_reg<71>" BX ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X7Y50 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X5Y50 WW2E0 -> LOGICIN_B41 , 
  pip INT_X7Y50 LOGICOUT14 -> SE2B0 , 
  pip INT_X7Y50 LOGICOUT14 -> WW2B0 , 
  pip INT_X7Y50 WR1E1 -> LOGICIN_B43 , 
  pip INT_X8Y49 SE2E0 -> NR1B0 , 
  pip INT_X8Y50 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<69>" , 
  outpin "u0/SR/shift_reg<71>" BQ ,
  inpin "u0/SR/shift_reg<55>" C5 ,
  inpin "u0/SR/shift_reg<71>" CX ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X7Y50 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X5Y50 WW2E1 -> LOGICIN_B18 , 
  pip INT_X7Y50 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X7Y50 LOGICOUT17 -> NL1B0 , 
  pip INT_X7Y50 LOGICOUT17 -> WW2B1 , 
  pip INT_X7Y50 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "u0/SR/shift_reg<6>" , 
  outpin "u0/SR/shift_reg<3>" CMUX ,
  inpin "u0/SR/shift_reg<3>" D3 ,
  inpin "u0/dut_gen[0].dut/G421gat3" A4 ,
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip CLEXM_X4Y49 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip INT_X4Y49 LOGICOUT19 -> LOGICIN_B56 , 
  pip INT_X4Y49 LOGICOUT19 -> NL1B3 , 
  pip INT_X4Y50 NL1E3 -> LOGICIN_B32 , 
  ;
net "u0/SR/shift_reg<70>" , 
  outpin "u0/SR/shift_reg<71>" CQ ,
  inpin "u0/SR/shift_reg<27>" B3 ,
  inpin "u0/SR/shift_reg<71>" DX ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X7Y50 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X5Y50 WW2E2 -> LOGICIN_B39 , 
  pip INT_X7Y50 GFAN1 -> LOGICIN_B60 , 
  pip INT_X7Y50 GFAN1 =- LOGICIN_B53 , 
  pip INT_X7Y50 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X7Y50 LOGICOUT20 -> WW2B2 , 
  ;
net "u0/SR/shift_reg<71>" , 
  outpin "u0/SR/shift_reg<71>" DQ ,
  inpin "u0/SR/shift_reg<71>" A5 ,
  inpin "u0/dut_inputs<27>" B3 ,
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B9 -> X_B3 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X7Y50 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X7Y49 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X7Y49 SL1E3 -> LOGICIN_B28 , 
  pip INT_X7Y49 SL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y50 LOGICIN_N28 -> LOGICIN_B33 , 
  pip INT_X7Y50 LOGICOUT23 -> SL1B3 , 
  ;
net "u0/SR/shift_reg<72>" , 
  outpin "u0/SR/shift_reg<71>" AMUX ,
  inpin "u0/SR/shift_reg<71>" B4 ,
  inpin "u0/dut_inputs<27>" B4 ,
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B10 -> X_B4 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X7Y50 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X7Y49 SL1E2 -> LOGICIN_B10 , 
  pip INT_X7Y50 LOGICOUT13 -> LOGICIN_B40 , 
  pip INT_X7Y50 LOGICOUT13 -> SL1B2 , 
  ;
net "u0/SR/shift_reg<73>" , 
  outpin "u0/SR/shift_reg<71>" BMUX ,
  inpin "u0/SR/shift_reg<55>" C1 ,
  inpin "u0/SR/shift_reg<71>" C5 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X7Y50 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y50 WW2E3 -> LOGICIN_B14 , 
  pip INT_X7Y49 SR1E0 -> ER1B1 , 
  pip INT_X7Y50 LOGICOUT16 -> SR1B0 , 
  pip INT_X7Y50 LOGICOUT16 -> WW2B3 , 
  pip INT_X7Y50 WR1E2 -> LOGICIN_B49 , 
  pip INT_X8Y49 ER1E1 -> NR1B1 , 
  pip INT_X8Y50 NR1E1 -> WR1B2 , 
  ;
net "u0/SR/shift_reg<74>" , 
  outpin "u0/SR/shift_reg<71>" CMUX ,
  inpin "u0/SR/shift_reg<71>" D3 ,
  inpin "u0/dut_inputs<32>" D4 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X7Y50 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip CLEXM_X7Y50 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y49 SW2E0 -> LOGICIN_B57 , 
  pip INT_X6Y50 WR1E1 -> SW2B0 , 
  pip INT_X7Y50 LOGICOUT19 -> LOGICIN_B56 , 
  pip INT_X7Y50 LOGICOUT19 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<75>" , 
  outpin "u0/SR/shift_reg<71>" DMUX ,
  inpin "u0/SR/shift_reg<79>" AX ,
  inpin "u0/dut_gen[0].dut/N2" A5 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXM_X7Y50 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y46 LOGICIN_B51 =- LOGICIN_B6 , 
  pip INT_X5Y46 SS2E1 -> LOGICIN_B51 , 
  pip INT_X5Y48 SW2E1 -> LOGICIN_B4 , 
  pip INT_X5Y48 SW2E1 -> SS2B1 , 
  pip INT_X6Y49 SW2E1 -> SW2B1 , 
  pip INT_X7Y50 LOGICOUT22 -> SW2B1 , 
  ;
net "u0/SR/shift_reg<76>" , 
  outpin "u0/SR/shift_reg<79>" AQ ,
  inpin "u0/SR/shift_reg<79>" BX ,
  inpin "u0/dut_inputs<32>" D3 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXL_X5Y46 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_X5Y46 LOGICOUT2 -> NE2B0 , 
  pip INT_X5Y46 SR1E1 -> LOGICIN_B13 , 
  pip INT_X5Y47 WR1E1 -> SR1B1 , 
  pip INT_X5Y49 NW2E0 -> LOGICIN_B56 , 
  pip INT_X6Y47 NE2E0 -> NR1B0 , 
  pip INT_X6Y47 NE2E0 -> WR1B1 , 
  pip INT_X6Y48 NR1E0 -> NW2B0 , 
  ;
net "u0/SR/shift_reg<77>" , 
  outpin "u0/SR/shift_reg<79>" BQ ,
  inpin "u0/SR/shift_reg<79>" CX ,
  inpin "u0/dut_inputs<33>" D4 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXL_X5Y46 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_X5Y46 LOGICOUT5 -> NN2B1 , 
  pip INT_X5Y46 LOGICOUT5 -> SE2B1 , 
  pip INT_X5Y46 WR1E2 -> LOGICIN_B21 , 
  pip INT_X5Y48 NN2E1 -> LOGICIN_B57 , 
  pip INT_X6Y45 SE2E1 -> NR1B1 , 
  pip INT_X6Y46 NR1E1 -> WR1B2 , 
  ;
net "u0/SR/shift_reg<78>" , 
  outpin "u0/SR/shift_reg<79>" CQ ,
  inpin "u0/SR/shift_reg<79>" DX ,
  inpin "u0/dut_inputs<33>" D1 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X5Y46 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip INT_X5Y46 LOGICOUT8 -> ER1B3 , 
  pip INT_X5Y46 LOGICOUT8 -> NN2B2 , 
  pip INT_X5Y46 WR1E_S0 -> LOGICIN_B28 , 
  pip INT_X5Y48 NN2E2 -> LOGICIN_B54 , 
  pip INT_X6Y46 ER1E3 -> NR1B3 , 
  pip INT_X6Y47 NR1E3 -> WR1B0 , 
  ;
net "u0/SR/shift_reg<79>" , 
  outpin "u0/SR/shift_reg<79>" DQ ,
  inpin "u0/SR/shift_reg<79>" A5 ,
  inpin "u0/dut_gen[0].dut/N2" A3 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X5Y46 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_X5Y45 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X5Y45 SL1E3 -> LOGICIN_B60 , 
  pip INT_X5Y46 LOGICIN_N60 -> LOGICIN_B4 , 
  pip INT_X5Y46 LOGICOUT11 -> NN2B3 , 
  pip INT_X5Y46 LOGICOUT11 -> SL1B3 , 
  pip INT_X5Y48 NN2E3 -> LOGICIN_B2 , 
  ;
net "u0/SR/shift_reg<7>" , 
  outpin "u0/SR/shift_reg<3>" DMUX ,
  inpin "u0/SR/shift_reg<11>" AX ,
  inpin "u0/SR/shift_reg<55>" D2 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X4Y49 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X4Y49 LOGICOUT22 -> NE2B1 , 
  pip INT_X4Y49 LOGICOUT22 -> NR1B1 , 
  pip INT_X4Y50 NR1E1 -> NE2B1 , 
  pip INT_X5Y50 NE2E1 -> LOGICIN_B23 , 
  pip INT_X5Y51 NE2E1 -> LOGICIN_B35 , 
  ;
net "u0/SR/shift_reg<80>" , 
  outpin "u0/SR/shift_reg<79>" AMUX ,
  inpin "u0/SR/shift_reg<79>" B4 ,
  inpin "u0/dut_gen[0].dut/out116" B5 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X5Y46 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_X5Y46 LOGICOUT1 -> LOGICIN_B10 , 
  pip INT_X5Y46 LOGICOUT1 -> NL1B1 , 
  pip INT_X5Y47 LOGICIN_B35 -> LOGICIN_B11 , 
  pip INT_X5Y47 NL1E1 -> LOGICIN_B35 , 
  ;
net "u0/SR/shift_reg<81>" , 
  outpin "u0/SR/shift_reg<79>" BMUX ,
  inpin "u0/SR/shift_reg<79>" C5 ,
  inpin "u0/dut_inputs<37>" D4 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXL_X5Y46 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B25 -> X_D4 , 
  pip INT_X4Y48 NW2E2 -> LOGICIN_B25 , 
  pip INT_X5Y46 FAN_B -> LOGICIN_B18 , 
  pip INT_X5Y46 LOGICOUT4 -> FAN_B , 
  pip INT_X5Y46 LOGICOUT4 -> NL1B2 , 
  pip INT_X5Y47 NL1E2 -> NW2B2 , 
  ;
net "u0/SR/shift_reg<82>" , 
  outpin "u0/SR/shift_reg<79>" CMUX ,
  inpin "u0/SR/shift_reg<79>" D3 ,
  inpin "u0/dut_gen[0].dut/out116" B1 ,
  pip CLEXL_X5Y46 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X5Y46 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_X5Y46 LOGICOUT7 -> LOGICIN_B24 , 
  pip INT_X5Y46 LOGICOUT7 -> NR1B0 , 
  pip INT_X5Y47 NR1E0 -> LOGICIN_B7 , 
  ;
net "u0/SR/shift_reg<83>" , 
  outpin "u0/SR/shift_reg<79>" DMUX ,
  inpin "u0/SR/shift_reg<86>" AX ,
  inpin "u0/dut_inputs<37>" D3 ,
  pip CLEXL_X5Y46 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXM_X4Y45 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip INT_X4Y45 WL1E0 -> LOGICIN_B35 , 
  pip INT_X4Y48 NW2E1 -> LOGICIN_B24 , 
  pip INT_X5Y45 SL1E1 -> WL1B0 , 
  pip INT_X5Y46 LOGICOUT10 -> NR1B1 , 
  pip INT_X5Y46 LOGICOUT10 -> SL1B1 , 
  pip INT_X5Y47 NR1E1 -> NW2B1 , 
  ;
net "u0/SR/shift_reg<84>" , 
  outpin "u0/SR/shift_reg<86>" AQ ,
  inpin "u0/SR/shift_reg<86>" BX ,
  inpin "u0/dut_inputs<41>" D3 ,
  pip CLEXM_X4Y45 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X4Y45 M_AQ -> CLEXM_LOGICOUT14 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip INT_X4Y45 LOGICOUT14 -> NR1B0 , 
  pip INT_X4Y45 LOGICOUT14 -> SE2B0 , 
  pip INT_X4Y45 WR1E1 -> LOGICIN_B43 , 
  pip INT_X4Y46 NR1E0 -> LOGICIN_B24 , 
  pip INT_X5Y44 SE2E0 -> NR1B0 , 
  pip INT_X5Y45 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<85>" , 
  outpin "u0/SR/shift_reg<86>" BQ ,
  inpin "u0/SR/shift_reg<86>" CX ,
  inpin "u0/dut_inputs<41>" D4 ,
  pip CLEXM_X4Y45 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X4Y45 M_BQ -> CLEXM_LOGICOUT17 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B25 -> X_D4 , 
  pip INT_X4Y45 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X4Y45 LOGICOUT17 -> NL1B0 , 
  pip INT_X4Y45 LOGICOUT17 -> NR1B1 , 
  pip INT_X4Y45 NL1E_S0 -> LOGICIN_B61 , 
  pip INT_X4Y46 NR1E1 -> LOGICIN_B25 , 
  ;
net "u0/SR/shift_reg<86>" , 
  outpin "u0/SR/shift_reg<86>" CQ ,
  inpin "u0/SR/shift_reg<86>" A4 ,
  inpin "u0/dut_inputs<42>" A1 ,
  pip CLEXM_X4Y45 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X4Y45 M_CQ -> CLEXM_LOGICOUT20 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B29 -> M_A1 , 
  pip INT_X4Y45 LOGICOUT20 -> LOGICIN_B32 , 
  pip INT_X4Y45 LOGICOUT20 -> NR1B2 , 
  pip INT_X4Y46 NR1E2 -> LOGICIN_B29 , 
  ;
net "u0/SR/shift_reg<8>" , 
  outpin "u0/SR/shift_reg<11>" AQ ,
  inpin "u0/SR/shift_reg<11>" BX ,
  inpin "u0/dut_gen[0].dut/G421gat3" A2 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X5Y51 L_AQ -> CLEXL_LOGICOUT14 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip INT_X4Y50 SW2E0 -> LOGICIN_B30 , 
  pip INT_X5Y51 LOGICOUT14 -> SE2B0 , 
  pip INT_X5Y51 LOGICOUT14 -> SW2B0 , 
  pip INT_X5Y51 WR1E1 -> LOGICIN_B43 , 
  pip INT_X6Y50 SE2E0 -> NR1B0 , 
  pip INT_X6Y51 NR1E0 -> WR1B1 , 
  ;
net "u0/SR/shift_reg<9>" , 
  outpin "u0/SR/shift_reg<11>" BQ ,
  inpin "u0/SR/shift_reg<11>" CX ,
  inpin "u0/SR/shift_reg<55>" D5 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X5Y51 L_BQ -> CLEXL_LOGICOUT17 , 
  pip INT_X5Y50 SR1E2 -> LOGICIN_B26 , 
  pip INT_X5Y51 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X5Y51 LOGICOUT17 -> NL1B0 , 
  pip INT_X5Y51 LOGICOUT17 -> SR1B2 , 
  pip INT_X5Y51 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "u0/dut_gen[0].dut/G199gat" , 
  outpin "u0/dut_gen[0].dut/G236gat" A ,
  inpin "u0/SR/shift_reg<27>" A1 ,
  inpin "u0/dut_gen[0].dut/G227gat" B2 ,
  inpin "u0/dut_gen[0].dut/G227gat" D3 ,
  inpin "u0/dut_gen[0].dut/G230gat" D3 ,
  inpin "u0/dut_gen[0].dut/G236gat" B4 ,
  inpin "u0/dut_gen[0].dut/G251gat" B5 ,
  inpin "u0/dut_gen[0].dut/G349gat" D4 ,
  inpin "u0/dut_gen[0].dut/G421gat3" B4 ,
  inpin "u0/dut_gen[0].dut/G421gat6" B1 ,
  inpin "u0/dut_gen[0].dut/out115" A6 ,
  inpin "u0/dut_gen[0].dut/out115" C1 ,
  inpin "u0/dut_gen[0].dut/out116" A6 ,
  inpin "u0/dut_gen[0].dut/out143" B1 ,
  inpin "u0/dut_inputs<18>" A6 ,
  inpin "u0/dut_inputs<27>" A4 ,
  inpin "u0/dut_inputs<32>" C5 ,
  inpin "u0/dut_inputs<37>" B1 ,
  inpin "u0/dut_inputs<41>" A5 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X2Y50 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B37 -> M_B1 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X4Y48 M_A -> CLEXM_LOGICOUT12 , 
  pip CLEXM_X4Y48 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "u0/dut_gen[0].dut/G236gat" A -> AMUX
  pip CLEXM_X4Y48 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B3 -> X_A4 , 
  pip INT_BRAM_X3Y49 NW2E2 -> WL1B0 , 
  pip INT_X2Y47 GFAN0 -> LOGICIN_B7 , 
  pip INT_X2Y47 SR1E1 -> GFAN0 , 
  pip INT_X2Y48 WW2E0 -> NL1B0 , 
  pip INT_X2Y48 WW2E0 -> NN2B1 , 
  pip INT_X2Y48 WW2E0 -> SR1B1 , 
  pip INT_X2Y49 NL1E0 -> LOGICIN_B56 , 
  pip INT_X2Y49 NL1E0 -> NN2B0 , 
  pip INT_X2Y49 WL1E0 -> LOGICIN_B24 , 
  pip INT_X2Y49 WL1E0 -> LOGICIN_B38 , 
  pip INT_X2Y50 NN2E1 -> LOGICIN_B25 , 
  pip INT_X2Y51 NN2E0 -> LOGICIN_B5 , 
  pip INT_X4Y46 SR1E0 -> LOGICIN_B4 , 
  pip INT_X4Y47 SR1E3 -> ER1B0 , 
  pip INT_X4Y47 SR1E3 -> LOGICIN_B37 , 
  pip INT_X4Y47 SR1E3 -> SR1B0 , 
  pip INT_X4Y48 LOGICOUT12 -> LOGICIN_B7 , 
  pip INT_X4Y48 LOGICOUT12 -> WW2B0 , 
  pip INT_X4Y48 LOGICOUT13 -> LOGICIN_B40 , 
  pip INT_X4Y48 LOGICOUT13 -> NE2B2 , 
  pip INT_X4Y48 LOGICOUT13 -> NN2B2 , 
  pip INT_X4Y48 LOGICOUT13 -> NW2B2 , 
  pip INT_X4Y48 LOGICOUT13 -> SR1B3 , 
  pip INT_X4Y50 NN2E2 -> LOGICIN_B40 , 
  pip INT_X5Y47 ER1E0 -> LOGICIN_B34 , 
  pip INT_X5Y47 ER1E0 -> LOGICIN_B45 , 
  pip INT_X5Y47 ER1E0 -> LOGICIN_B5 , 
  pip INT_X5Y49 NE2E2 -> EE2B2 , 
  pip INT_X5Y49 NE2E2 -> LOGICIN_B11 , 
  pip INT_X5Y49 NE2E2 -> LOGICIN_B49 , 
  pip INT_X5Y49 NE2E2 -> NR1B2 , 
  pip INT_X5Y50 NR1E2 -> LOGICIN_B29 , 
  pip INT_X7Y49 EE2E2 -> LOGICIN_B3 , 
  ;
net "u0/dut_gen[0].dut/G224gat" , 
  outpin "u0/dut_inputs<37>" B ,
  inpin "u0/dut_gen[0].dut/out1111" A2 ,
  inpin "u0/dut_inputs<37>" A3 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B1 -> X_A2 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B2 -> X_A3 , 
  pip CLEXM_X4Y48 X_B -> CLEXM_LOGICOUT3 , 
  pip INT_BRAM_X3Y47 SW2E1 -> ER1B2 , 
  pip INT_X4Y47 ER1E2 -> LOGICIN_B1 , 
  pip INT_X4Y48 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X4Y48 LOGICOUT3 -> LOGICIN_B43 , 
  pip INT_X4Y48 LOGICOUT3 -> SW2B1 , 
  ;
net "u0/dut_gen[0].dut/G227gat" , 
  outpin "u0/dut_gen[0].dut/G227gat" D ,
  inpin "u0/dut_gen[0].dut/G230gat" C1 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXL_X2Y49 L_D -> CLEXL_LOGICOUT21 , 
  pip INT_X2Y49 LOGICOUT21 -> LOGICIN_B14 , 
  ;
net "u0/dut_gen[0].dut/G230gat" , 
  outpin "u0/dut_gen[0].dut/G230gat" D ,
  inpin "u0/dut_gen[0].dut/G230gat" C6 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip CLEXL_X2Y49 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X2Y49 LOGICOUT9 -> LOGICIN_B19 , 
  ;
net "u0/dut_gen[0].dut/G233gat" , 
  outpin "u0/dut_gen[0].dut/G236gat" B ,
  inpin "u0/dut_inputs<37>" A1 ,
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X4Y48 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X4Y48 LOGICOUT15 -> LOGICIN_B0 , 
  ;
net "u0/dut_gen[0].dut/G236gat" , 
  outpin "u0/dut_gen[0].dut/G236gat" D ,
  inpin "u0/SR/shift_reg<55>" A4 ,
  inpin "u0/dut_gen[0].dut/G251gat" A3 ,
  inpin "u0/dut_inputs<32>" A6 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXM_X4Y48 M_D -> CLEXM_LOGICOUT21 , 
  pip CLEXM_X4Y48 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "u0/dut_gen[0].dut/G236gat" D -> DMUX
  pip CLEXM_X4Y48 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X4Y48 LOGICOUT21 -> NE2B3 , 
  pip INT_X4Y48 LOGICOUT22 -> NE2B1 , 
  pip INT_X5Y49 NE2E1 -> LOGICIN_B34 , 
  pip INT_X5Y49 NE2E3 -> LOGICIN_B2 , 
  pip INT_X5Y49 NE2E3 -> NL1B2 , 
  pip INT_X5Y50 NL1E2 -> LOGICIN_B3 , 
  ;
net "u0/dut_gen[0].dut/G239gat" , 
  outpin "u0/dut_gen[0].dut/out115" C ,
  inpin "u0/dut_gen[0].dut/out115" B4 ,
  inpin "u0/dut_gen[0].dut/out115" D5 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X5Y47 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X5Y47 LOGICOUT18 -> LOGICIN_B40 , 
  pip INT_X5Y47 LOGICOUT18 -> LOGICIN_B58 , 
  ;
net "u0/dut_gen[0].dut/G243gat" , 
  outpin "u0/dut_gen[0].dut/out143" C ,
  inpin "u0/dut_gen[0].dut/out143" D5 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X4Y47 M_C -> CLEXM_LOGICOUT18 , 
  pip INT_X4Y47 LOGICOUT18 -> LOGICIN_B58 , 
  ;
net "u0/dut_gen[0].dut/G247gat" , 
  outpin "u0/dut_gen[0].dut/out143" B ,
  inpin "u0/dut_gen[0].dut/out1111" D4 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B25 -> X_D4 , 
  pip CLEXM_X4Y47 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X4Y47 LOGICOUT15 -> LOGICIN_B25 , 
  ;
net "u0/dut_gen[0].dut/G251gat" , 
  outpin "u0/dut_gen[0].dut/G251gat" B ,
  inpin "u0/dut_gen[0].dut/G251gat" A5 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X5Y49 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X5Y49 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "u0/dut_gen[0].dut/G296gat" , 
  outpin "u0/dut_inputs<32>" B ,
  inpin "u0/SR/reset_inv" A5 ,
  inpin "u0/SR/shift_reg<55>" A2 ,
  inpin "u0/dut_gen[0].dut/G230gat" B4 ,
  inpin "u0/dut_gen[0].dut/G349gat" D6 ,
  inpin "u0/dut_gen[0].dut/G411gat" D1 ,
  inpin "u0/dut_gen[0].dut/G421gat3" B5 ,
  inpin "u0/dut_gen[0].dut/G421gat6" B2 ,
  inpin "u0/dut_gen[0].dut/N2" B2 ,
  inpin "u0/dut_gen[0].dut/out1111" A5 ,
  inpin "u0/dut_gen[0].dut/out1111" B1 ,
  inpin "u0/dut_gen[0].dut/out1111" D1 ,
  inpin "u0/dut_gen[0].dut/out115" A5 ,
  inpin "u0/dut_gen[0].dut/out115" B5 ,
  inpin "u0/dut_gen[0].dut/out115" D1 ,
  inpin "u0/dut_gen[0].dut/out143" D4 ,
  inpin "u0/dut_inputs<32>" A4 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X2Y50 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X5Y49 L_B -> CLEXL_LOGICOUT15 , 
  pip CLEXL_X5Y49 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "u0/dut_inputs<32>" B -> BMUX
  pip CLEXL_X5Y49 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B22 -> X_D1 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_BRAM_X3Y49 WW2E1 -> SW2B1 , 
  pip INT_BRAM_X3Y49 WW2E1 -> WR1B3 , 
  pip INT_BRAM_X3Y50 WR1E2 -> WR1B3 , 
  pip INT_X2Y47 SR1E2 -> LOGICIN_B8 , 
  pip INT_X2Y48 SW2E1 -> LOGICIN_B54 , 
  pip INT_X2Y48 SW2E1 -> SR1B2 , 
  pip INT_X2Y49 WR1E3 -> LOGICIN_B10 , 
  pip INT_X2Y50 WR1E3 -> LOGICIN_B27 , 
  pip INT_X4Y47 LOGICIN_B43 -> LOGICIN_B22 , 
  pip INT_X4Y47 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X4Y47 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X4Y47 SW2E1 -> LOGICIN_B4 , 
  pip INT_X4Y47 SW2E1 -> LOGICIN_B43 , 
  pip INT_X4Y47 SW2E1 -> LOGICIN_B51 , 
  pip INT_X4Y49 LOGICIN_B6 -> LOGICIN_B4 , 
  pip INT_X4Y49 WL1E0 -> LOGICIN_B6 , 
  pip INT_X4Y50 NW2E1 -> LOGICIN_B41 , 
  pip INT_X4Y50 NW2E1 -> WR1B2 , 
  pip INT_X5Y47 SL1E1 -> LOGICIN_B33 , 
  pip INT_X5Y47 SL1E1 -> LOGICIN_B41 , 
  pip INT_X5Y47 SL1E1 -> LOGICIN_B54 , 
  pip INT_X5Y48 LOGICIN_B43 -> LOGICIN_B8 , 
  pip INT_X5Y48 SL1E1 -> LOGICIN_B43 , 
  pip INT_X5Y48 SL1E1 -> SL1B1 , 
  pip INT_X5Y48 SL1E1 -> SW2B1 , 
  pip INT_X5Y49 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X5Y49 LOGICOUT15 -> LOGICIN_B13 , 
  pip INT_X5Y49 LOGICOUT15 -> NW2B1 , 
  pip INT_X5Y49 LOGICOUT15 -> SL1B1 , 
  pip INT_X5Y49 LOGICOUT15 -> WL1B0 , 
  pip INT_X5Y49 LOGICOUT15 -> WW2B1 , 
  pip INT_X5Y49 LOGICOUT16 -> NE4B3 , 
  pip INT_X5Y50 WL1E2 -> LOGICIN_B1 , 
  pip INT_X6Y50 WR1E_S0 -> WL1B2 , 
  pip INT_X7Y51 NE4E3 -> WR1B0 , 
  ;
net "u0/dut_gen[0].dut/G349gat" , 
  outpin "u0/dut_gen[0].dut/G349gat" D ,
  inpin "u0/dut_gen[0].dut/out116" C4 ,
  inpin "u0/dut_outputs<0><2>" A6 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X2Y50 XX_D -> CLEXL_LOGICOUT9 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_BRAM_X3Y47 ER1E1 -> EE2B1 , 
  pip INT_X2Y47 SR1E0 -> ER1B1 , 
  pip INT_X2Y47 SR1E0 -> LOGICIN_B34 , 
  pip INT_X2Y48 SS2E3 -> SR1B0 , 
  pip INT_X2Y50 LOGICOUT9 -> SS2B3 , 
  pip INT_X5Y47 EE2E1 -> LOGICIN_B17 , 
  ;
net "u0/dut_gen[0].dut/G357gat" , 
  outpin "u0/dut_gen[0].dut/out116" C ,
  inpin "u0/SR/shift_reg<27>" A4 ,
  inpin "u0/dut_gen[0].dut/G227gat" B1 ,
  inpin "u0/dut_gen[0].dut/G411gat" D5 ,
  inpin "u0/dut_gen[0].dut/G421gat6" B4 ,
  inpin "u0/dut_gen[0].dut/out1111" B4 ,
  inpin "u0/dut_gen[0].dut/out116" A2 ,
  inpin "u0/dut_inputs<11>" A4 ,
  inpin "u0/dut_inputs<18>" A2 ,
  inpin "u0/dut_inputs<27>" A2 ,
  inpin "u0/dut_inputs<32>" C4 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X5Y47 XX_C -> CLEXL_LOGICOUT6 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B10 -> X_B4 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B1 -> X_A2 , 
  pip INT_X2Y47 WW2E2 -> LOGICIN_B10 , 
  pip INT_X2Y47 WW2E2 -> NL1B2 , 
  pip INT_X2Y47 WW2E2 -> NN2B3 , 
  pip INT_X2Y48 NL1E2 -> LOGICIN_B58 , 
  pip INT_X2Y48 NL1E2 -> NR1B2 , 
  pip INT_X2Y49 NN2E3 -> LOGICIN_B37 , 
  pip INT_X2Y49 NR1E2 -> NN2B2 , 
  pip INT_X2Y51 NN2E2 -> LOGICIN_B1 , 
  pip INT_X4Y47 WR1E3 -> LOGICIN_B10 , 
  pip INT_X4Y47 WR1E3 -> WW2B2 , 
  pip INT_X5Y47 LOGICOUT6 -> LOGICIN_B1 , 
  pip INT_X5Y47 LOGICOUT6 -> NE2B2 , 
  pip INT_X5Y47 LOGICOUT6 -> NN2B2 , 
  pip INT_X5Y47 LOGICOUT6 -> WR1B3 , 
  pip INT_X5Y49 NN2E2 -> NN2B2 , 
  pip INT_X5Y49 NW2E2 -> LOGICIN_B48 , 
  pip INT_X5Y50 WR1E3 -> LOGICIN_B32 , 
  pip INT_X5Y51 NN2E2 -> LOGICIN_B3 , 
  pip INT_X6Y48 NE2E2 -> NE2B2 , 
  pip INT_X6Y48 NE2E2 -> NN2B2 , 
  pip INT_X6Y48 NE2E2 -> NW2B2 , 
  pip INT_X6Y50 NN2E2 -> WR1B3 , 
  pip INT_X7Y49 NE2E2 -> LOGICIN_B1 , 
  ;
net "u0/dut_gen[0].dut/G411gat" , 
  outpin "u0/dut_gen[0].dut/G411gat" D ,
  inpin "u0/dut_gen[0].dut/G227gat" A3 ,
  inpin "u0/dut_gen[0].dut/G411gat" C6 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X2Y48 L_D -> CLEXL_LOGICOUT21 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip INT_X2Y48 LOGICOUT21 -> LOGICIN_B50 , 
  pip INT_X2Y48 LOGICOUT21 -> NR1B3 , 
  pip INT_X2Y49 NR1E3 -> LOGICIN_B31 , 
  ;
net "u0/dut_gen[0].dut/G417gat" , 
  outpin "u0/dut_inputs<27>" A ,
  inpin "u0/dut_gen[0].dut/G227gat" C2 ,
  inpin "u0/dut_gen[0].dut/G230gat" A5 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip CLEXM_X7Y49 X_A -> CLEXM_LOGICOUT0 , 
  pip INT_BRAM_X3Y49 WW4E0 -> WR1B1 , 
  pip INT_X2Y49 GFAN1 -> LOGICIN_B46 , 
  pip INT_X2Y49 WR1E1 -> GFAN1 , 
  pip INT_X2Y49 WR1E1 -> LOGICIN_B4 , 
  pip INT_X7Y49 LOGICOUT0 -> WW4B0 , 
  ;
net "u0/dut_gen[0].dut/G418gat" , 
  outpin "u0/dut_gen[0].dut/out116" A ,
  inpin "u0/dut_gen[0].dut/G227gat" C5 ,
  inpin "u0/dut_gen[0].dut/G230gat" A4 ,
  inpin "u0/dut_gen[0].dut/G411gat" C1 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X5Y47 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_BRAM_BRK_X3Y48 NW4E_S0 -> WL1B2 , 
  pip INT_X2Y48 SR1E_N3 -> LOGICIN_B45 , 
  pip INT_X2Y48 WL1E2 -> NL1B2 , 
  pip INT_X2Y48 WL1E2 -> SR1B3 , 
  pip INT_X2Y49 LOGICIN_B13 -> LOGICIN_B49 , 
  pip INT_X2Y49 NL1E2 -> LOGICIN_B13 , 
  pip INT_X2Y49 NL1E2 -> LOGICIN_B3 , 
  pip INT_X5Y47 LOGICOUT0 -> NW4B0 , 
  ;
net "u0/dut_gen[0].dut/G421gat1" , 
  outpin "u0/SR/shift_reg<27>" A ,
  inpin "xor_out" A3 ,
  inpin "xor_out" B4 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X5Y50 L_A -> CLEXL_LOGICOUT12 , 
  pip INT_BRAM_BRK_X3Y48 SW4E0 -> WL1B3 , 
  pip INT_X2Y48 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X2Y48 WL1E3 -> LOGICIN_B2 , 
  pip INT_X2Y48 WL1E3 -> LOGICIN_B61 , 
  pip INT_X5Y50 LOGICOUT12 -> SW4B0 , 
  ;
net "u0/dut_gen[0].dut/G421gat2" , 
  outpin "u0/dut_gen[0].dut/out115" A ,
  inpin "u0/dut_inputs<11>" A6 ,
  pip CLEXL_X5Y47 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_X5Y47 LOGICOUT12 -> NN2B0 , 
  pip INT_X5Y49 NN2E0 -> NN2B0 , 
  pip INT_X5Y51 NN2E0 -> LOGICIN_B5 , 
  ;
net "u0/dut_gen[0].dut/G421gat3" , 
  outpin "u0/dut_gen[0].dut/G421gat3" B ,
  inpin "u0/dut_inputs<11>" A2 ,
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXM_X4Y50 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X4Y50 LOGICOUT15 -> EE2B1 , 
  pip INT_X5Y51 WR1E2 -> LOGICIN_B1 , 
  pip INT_X6Y50 EE2E1 -> NR1B1 , 
  pip INT_X6Y51 NR1E1 -> WR1B2 , 
  ;
net "u0/dut_gen[0].dut/G421gat4" , 
  outpin "u0/dut_inputs<11>" A ,
  inpin "xor_out" B6 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X5Y51 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_BRAM_X3Y49 SW4E0 -> SW2B0 , 
  pip INT_X2Y48 SW2E0 -> LOGICIN_B12 , 
  pip INT_X5Y51 LOGICOUT0 -> SW4B0 , 
  ;
net "u0/dut_gen[0].dut/G421gat5" , 
  outpin "u0/dut_gen[0].dut/G421gat3" BMUX ,
  inpin "xor_out" B2 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXM_X4Y50 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X2Y47 WW2E_N3 -> NL1B3 , 
  pip INT_X2Y48 NL1E3 -> LOGICIN_B8 , 
  pip INT_X4Y46 SS4E3 -> WW2B3 , 
  pip INT_X4Y50 LOGICOUT16 -> SS4B3 , 
  ;
net "u0/dut_gen[0].dut/G421gat6" , 
  outpin "u0/dut_gen[0].dut/G421gat6" B ,
  inpin "xor_out" B1 ,
  pip CLEXL_X2Y47 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_X2Y47 LOGICOUT3 -> NL1B0 , 
  pip INT_X2Y48 NL1E0 -> LOGICIN_B7 , 
  ;
net "u0/dut_gen[0].dut/G421gat7" , 
  outpin "xor_out" B ,
  inpin "xor_out" A5 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X2Y48 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X2Y48 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "u0/dut_gen[0].dut/G421gat8" , 
  outpin "u0/dut_gen[0].dut/G411gat" C ,
  inpin "xor_out" A6 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X2Y48 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "u0/dut_gen[0].dut/G411gat" C -> CMUX
  pip CLEXL_X2Y48 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X2Y48 LOGICOUT19 -> LOGICIN_B5 , 
  ;
net "u0/dut_gen[0].dut/N01" , 
  outpin "u0/dut_gen[0].dut/G227gat" DMUX ,
  inpin "u0/dut_gen[0].dut/G411gat" D6 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X2Y49 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X2Y48 SR1E2 -> LOGICIN_B59 , 
  pip INT_X2Y49 LOGICOUT22 -> SR1B2 , 
  ;
net "u0/dut_gen[0].dut/N10" , 
  outpin "u0/SR/reset_inv" AMUX ,
  inpin "u0/dut_inputs<32>" C2 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip CLEXM_X4Y49 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip INT_X4Y49 LOGICOUT1 -> ER1B3 , 
  pip INT_X5Y49 ER1E3 -> LOGICIN_B46 , 
  ;
net "u0/dut_gen[0].dut/N12" , 
  outpin "u0/dut_gen[0].dut/N2" BMUX ,
  inpin "u0/dut_gen[0].dut/out116" A5 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X5Y48 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip INT_X5Y47 SR1E0 -> LOGICIN_B4 , 
  pip INT_X5Y48 LOGICOUT4 -> SR1B0 , 
  ;
net "u0/dut_gen[0].dut/N14" , 
  outpin "u0/dut_gen[0].dut/G227gat" CMUX ,
  inpin "u0/dut_gen[0].dut/G227gat" A1 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X2Y49 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X2Y49 LOGICIN_B6 -> LOGICIN_B29 , 
  pip INT_X2Y49 LOGICOUT19 -> LOGICIN_B6 , 
  ;
net "u0/dut_gen[0].dut/N16" , 
  outpin "u0/dut_inputs<41>" A ,
  inpin "u0/dut_gen[0].dut/out1111" B3 ,
  pip CLEXM_X4Y46 X_A -> CLEXM_LOGICOUT0 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B9 -> X_B3 , 
  pip INT_X4Y46 LOGICOUT0 -> NN2B0 , 
  pip INT_X4Y47 NN2E_S0 -> LOGICIN_B9 , 
  ;
net "u0/dut_gen[0].dut/N18" , 
  outpin "u0/dut_inputs<37>" BMUX ,
  inpin "u0/dut_gen[0].dut/out1111" A3 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B2 -> X_A3 , 
  pip CLEXM_X4Y48 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip INT_X4Y47 SL1E3 -> LOGICIN_B2 , 
  pip INT_X4Y48 LOGICOUT4 -> SL1B3 , 
  ;
net "u0/dut_gen[0].dut/N2" , 
  outpin "u0/dut_gen[0].dut/N2" B ,
  inpin "u0/SR/shift_reg<27>" A6 ,
  pip CLEXL_X5Y48 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_X5Y48 LOGICOUT3 -> NN2B1 , 
  pip INT_X5Y50 NN2E1 -> LOGICIN_B34 , 
  ;
net "u0/dut_gen[0].dut/N4" , 
  outpin "u0/dut_gen[0].dut/G230gat" B ,
  inpin "u0/dut_inputs<18>" A5 ,
  pip CLEXL_X2Y49 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_X2Y49 LOGICOUT3 -> NN2B1 , 
  pip INT_X2Y51 NN2E1 -> LOGICIN_B4 , 
  ;
net "u0/dut_gen[0].dut/N6" , 
  outpin "u0/dut_gen[0].dut/G230gat" BMUX ,
  inpin "u0/dut_gen[0].dut/G227gat" B3 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip CLEXL_X2Y49 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip INT_X2Y49 LOGICOUT4 -> LOGICIN_B39 , 
  ;
net "u0/dut_gen[0].dut/N8" , 
  outpin "u0/SR/reset_inv" A ,
  inpin "u0/dut_inputs<27>" A5 ,
  pip CLEXM_X4Y49 X_A -> CLEXM_LOGICOUT0 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip INT_X4Y49 LOGICOUT0 -> EE2B0 , 
  pip INT_X6Y49 EE2E0 -> ER1B1 , 
  pip INT_X7Y49 ER1E1 -> LOGICIN_B4 , 
  ;
net "u0/dut_gen[0].dut/n0168" , 
  outpin "u0/dut_gen[0].dut/out143" BMUX ,
  inpin "u0/dut_gen[0].dut/out1111" D6 ,
  inpin "u0/dut_inputs<32>" B4 ,
  inpin "u0/dut_inputs<33>" B1 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B27 -> X_D6 , 
  pip CLEXM_X4Y47 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X4Y47 LOGICOUT16 -> LOGICIN_B27 , 
  pip INT_X4Y47 LOGICOUT16 -> NE2B3 , 
  pip INT_X5Y48 NE2E3 -> LOGICIN_B37 , 
  pip INT_X5Y48 NE2E3 -> NL1B2 , 
  pip INT_X5Y49 NL1E2 -> LOGICIN_B40 , 
  ;
net "u0/dut_gen[0].dut/n0266" , 
  outpin "u0/dut_inputs<18>" A ,
  inpin "u0/dut_gen[0].dut/G227gat" A6 ,
  inpin "u0/dut_gen[0].dut/G227gat" C1 ,
  inpin "u0/dut_gen[0].dut/G230gat" A2 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip CLEXL_X2Y51 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X2Y49 LOGICIN_B35 -> LOGICIN_B1 , 
  pip INT_X2Y49 SS2E0 -> LOGICIN_B34 , 
  pip INT_X2Y49 SS2E0 -> LOGICIN_B35 , 
  pip INT_X2Y49 SS2E0 -> LOGICIN_B45 , 
  pip INT_X2Y51 LOGICOUT0 -> SS2B0 , 
  ;
net "u0/dut_gen[0].dut/n0268" , 
  outpin "u0/dut_gen[0].dut/G227gat" B ,
  inpin "u0/dut_gen[0].dut/G227gat" A5 ,
  inpin "u0/dut_gen[0].dut/G227gat" C4 ,
  inpin "u0/dut_gen[0].dut/G230gat" A1 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X2Y49 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X2Y49 LOGICOUT15 -> LOGICIN_B0 , 
  pip INT_X2Y49 LOGICOUT15 -> LOGICIN_B33 , 
  pip INT_X2Y49 LOGICOUT15 -> LOGICIN_B48 , 
  ;
net "u0/dut_gen[0].dut/n0272" , 
  outpin "u0/dut_inputs<32>" C ,
  inpin "u0/dut_gen[0].dut/G227gat" C3 ,
  inpin "u0/dut_gen[0].dut/G230gat" A6 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X5Y49 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_BRAM_X3Y49 WW2E2 -> WR1B0 , 
  pip INT_X2Y49 WR1E0 -> LOGICIN_B47 , 
  pip INT_X2Y49 WR1E0 -> LOGICIN_B5 , 
  pip INT_X5Y49 LOGICOUT18 -> WW2B2 , 
  ;
net "u0/dut_gen[0].dut/out11" , 
  outpin "u0/dut_inputs<32>" A ,
  inpin "u0/dut_gen[0].dut/out116" D3 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X5Y49 L_A -> CLEXL_LOGICOUT12 , 
  pip INT_X5Y47 SS2E0 -> LOGICIN_B24 , 
  pip INT_X5Y49 LOGICOUT12 -> SS2B0 , 
  ;
net "u0/dut_gen[0].dut/out111" , 
  outpin "u0/dut_gen[0].dut/G230gat" DMUX ,
  inpin "u0/SR/shift_reg<55>" A5 ,
  pip CLEXL_X2Y49 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_BRAM_X3Y50 NE2E1 -> EE2B1 , 
  pip INT_X2Y49 LOGICOUT10 -> NE2B1 , 
  pip INT_X5Y50 EE2E1 -> LOGICIN_B4 , 
  ;
net "u0/dut_gen[0].dut/out1110" , 
  outpin "u0/dut_gen[0].dut/out1111" A ,
  inpin "u0/dut_gen[0].dut/out116" C1 ,
  inpin "u0/dut_outputs<0><2>" A2 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXM_X4Y47 X_A -> CLEXM_LOGICOUT0 , 
  pip INT_X2Y47 WW2E0 -> LOGICIN_B30 , 
  pip INT_X4Y47 LOGICOUT0 -> ER1B1 , 
  pip INT_X4Y47 LOGICOUT0 -> WW2B0 , 
  pip INT_X5Y47 ER1E1 -> GFAN1 , 
  pip INT_X5Y47 GFAN1 -> LOGICIN_B14 , 
  ;
net "u0/dut_gen[0].dut/out1111" , 
  outpin "u0/dut_gen[0].dut/out1111" D ,
  inpin "u0/dut_gen[0].dut/out116" C5 ,
  inpin "u0/dut_outputs<0><2>" A5 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXM_X4Y47 X_D -> CLEXM_LOGICOUT9 , 
  pip INT_BRAM_X3Y47 WL1E2 -> WL1B1 , 
  pip INT_X2Y47 WL1E1 -> LOGICIN_B33 , 
  pip INT_X4Y47 LOGICOUT9 -> EL1B2 , 
  pip INT_X4Y47 LOGICOUT9 -> WL1B2 , 
  pip INT_X5Y47 EL1E2 -> LOGICIN_B18 , 
  ;
net "u0/dut_gen[0].dut/out1112" , 
  outpin "u0/dut_gen[0].dut/out143" DMUX ,
  inpin "u0/dut_gen[0].dut/out116" C3 ,
  inpin "u0/dut_outputs<0><2>" A1 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip CLEXM_X4Y47 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X2Y47 WW2E1 -> LOGICIN_B29 , 
  pip INT_X4Y47 LOGICOUT22 -> EL1B0 , 
  pip INT_X4Y47 LOGICOUT22 -> WW2B1 , 
  pip INT_X5Y47 EL1E0 -> LOGICIN_B16 , 
  ;
net "u0/dut_gen[0].dut/out112" , 
  outpin "u0/SR/shift_reg<55>" A ,
  inpin "u0/dut_gen[0].dut/out116" D2 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip CLEXL_X5Y50 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X5Y47 SW2E1 -> LOGICIN_B23 , 
  pip INT_X5Y50 LOGICOUT0 -> ER1B1 , 
  pip INT_X6Y48 SS2E1 -> SW2B1 , 
  pip INT_X6Y50 ER1E1 -> SS2B1 , 
  ;
net "u0/dut_gen[0].dut/out113" , 
  outpin "u0/dut_gen[0].dut/out115" B ,
  inpin "u0/dut_gen[0].dut/out116" D4 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X5Y47 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X5Y47 LOGICOUT15 -> LOGICIN_B25 , 
  ;
net "u0/dut_gen[0].dut/out114" , 
  outpin "u0/dut_gen[0].dut/G236gat" BMUX ,
  inpin "u0/dut_gen[0].dut/out115" D2 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip CLEXM_X4Y48 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X4Y48 LOGICOUT16 -> SE2B3 , 
  pip INT_X5Y47 LOGICIN_B61 -> LOGICIN_B55 , 
  pip INT_X5Y47 SE2E3 -> LOGICIN_B61 , 
  ;
net "u0/dut_gen[0].dut/out115" , 
  outpin "u0/dut_gen[0].dut/out115" D ,
  inpin "u0/dut_gen[0].dut/out116" D6 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip CLEXL_X5Y47 L_D -> CLEXL_LOGICOUT21 , 
  pip INT_X5Y47 LOGICOUT21 -> LOGICIN_B27 , 
  ;
net "u0/dut_gen[0].dut/out116" , 
  outpin "u0/dut_gen[0].dut/out116" D ,
  inpin "u0/dut_gen[0].dut/out116" C6 ,
  inpin "u0/dut_outputs<0><2>" A4 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip CLEXL_X5Y47 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_BRAM_X3Y47 WW2E3 -> WL1B2 , 
  pip INT_X2Y47 WL1E2 -> LOGICIN_B32 , 
  pip INT_X5Y47 LOGICOUT9 -> LOGICIN_B19 , 
  pip INT_X5Y47 LOGICOUT9 -> WW2B3 , 
  ;
net "u0/dut_gen[0].dut/out118" , 
  outpin "u0/dut_gen[0].dut/G251gat" BMUX ,
  inpin "u0/dut_gen[0].dut/out1111" A6 ,
  pip CLEXL_X5Y49 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B5 -> X_A6 , 
  pip INT_BRAM_X3Y47 SW4E3 -> ER1B0 , 
  pip INT_X4Y47 ER1E0 -> LOGICIN_B5 , 
  pip INT_X5Y49 LOGICOUT4 -> SW4B3 , 
  ;
net "u0/dut_gen[0].dut/out12" , 
  outpin "u0/dut_inputs<21>" A ,
  inpin "u0/dut_gen[0].dut/G236gat" A2 ,
  inpin "u0/dut_gen[0].dut/G236gat" D4 ,
  inpin "u0/dut_gen[0].dut/out143" A3 ,
  inpin "u0/dut_gen[0].dut/out143" C6 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B31 -> M_A3 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X4Y51 X_A -> CLEXM_LOGICOUT0 , 
  pip INT_X4Y47 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X4Y47 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X4Y47 SS2E1 -> LOGICIN_B13 , 
  pip INT_X4Y48 SL1E1 -> LOGICIN_B30 , 
  pip INT_X4Y48 SL1E1 -> LOGICIN_B57 , 
  pip INT_X4Y49 SR1E1 -> SL1B1 , 
  pip INT_X4Y49 SR1E1 -> SS2B1 , 
  pip INT_X4Y50 SL1E0 -> SR1B1 , 
  pip INT_X4Y51 LOGICOUT0 -> SL1B0 , 
  ;
net "u0/dut_gen[0].dut/out121" , 
  outpin "u0/dut_inputs<33>" C ,
  inpin "u0/dut_gen[0].dut/G236gat" A3 ,
  inpin "u0/dut_gen[0].dut/G236gat" D6 ,
  inpin "u0/dut_gen[0].dut/out143" A2 ,
  inpin "u0/dut_gen[0].dut/out143" C3 ,
  pip CLEXL_X5Y48 L_C -> CLEXL_LOGICOUT18 , 
  pip CLEXL_X5Y48 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "u0/dut_inputs<33>" C -> CMUX
  pip CLEXL_X5Y48 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B47 -> M_C3 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B31 -> M_A3 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X4Y47 SW2E0 -> LOGICIN_B30 , 
  pip INT_X4Y47 SW2E0 -> LOGICIN_B47 , 
  pip INT_X4Y48 WL1E3 -> LOGICIN_B31 , 
  pip INT_X4Y48 WR1E3 -> LOGICIN_B59 , 
  pip INT_X5Y48 LOGICOUT18 -> WR1B3 , 
  pip INT_X5Y48 LOGICOUT19 -> SW2B0 , 
  pip INT_X5Y48 LOGICOUT19 -> WL1B3 , 
  ;
net "u0/dut_gen[0].dut/out14" , 
  outpin "u0/dut_gen[0].dut/G251gat" A ,
  inpin "u0/dut_inputs<32>" B2 ,
  inpin "u0/dut_inputs<33>" B6 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X5Y49 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X5Y48 SL1E0 -> LOGICIN_B42 , 
  pip INT_X5Y49 LOGICOUT0 -> LOGICIN_B38 , 
  pip INT_X5Y49 LOGICOUT0 -> SL1B0 , 
  ;
net "u0/dut_gen[0].dut/out141" , 
  outpin "u0/dut_inputs<37>" A ,
  inpin "u0/dut_inputs<32>" B6 ,
  inpin "u0/dut_inputs<33>" B5 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X4Y48 X_A -> CLEXM_LOGICOUT0 , 
  pip INT_X4Y48 LOGICOUT0 -> ER1B1 , 
  pip INT_X4Y48 LOGICOUT0 -> NE2B0 , 
  pip INT_X5Y48 ER1E1 -> LOGICIN_B41 , 
  pip INT_X5Y49 NE2E0 -> LOGICIN_B42 , 
  ;
net "u0/dut_gen[0].dut/out142" , 
  outpin "u0/dut_gen[0].dut/G230gat" C ,
  inpin "u0/dut_inputs<32>" B5 ,
  inpin "u0/dut_inputs<33>" B4 ,
  pip CLEXL_X2Y49 XX_C -> CLEXL_LOGICOUT6 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip INT_X2Y49 LOGICOUT6 -> EE2B2 , 
  pip INT_X4Y49 EE2E2 -> EL1B1 , 
  pip INT_X4Y49 EE2E2 -> SE2B2 , 
  pip INT_X5Y48 SE2E2 -> LOGICIN_B40 , 
  pip INT_X5Y49 EL1E1 -> LOGICIN_B41 , 
  ;
net "u0/dut_gen[0].dut/out143" , 
  outpin "u0/dut_gen[0].dut/out143" D ,
  inpin "u0/dut_inputs<32>" B1 ,
  inpin "u0/dut_inputs<33>" B2 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip CLEXM_X4Y47 M_D -> CLEXM_LOGICOUT21 , 
  pip INT_X4Y47 LOGICOUT21 -> NR1B3 , 
  pip INT_X4Y48 NR1E3 -> EL1B2 , 
  pip INT_X5Y48 EL1E2 -> LOGICIN_B53 , 
  pip INT_X5Y48 EL1E2 -> NE2B2 , 
  pip INT_X5Y48 LOGICIN_B53 -> LOGICIN_B38 , 
  pip INT_X5Y49 WR1E3 -> LOGICIN_B37 , 
  pip INT_X6Y49 NE2E2 -> WR1B3 , 
  ;
net "u0/dut_gen[0].dut/xenc0" , 
  outpin "u0/SR/shift_reg<55>" B ,
  inpin "u0/dut_gen[0].dut/G236gat" A1 ,
  inpin "u0/dut_gen[0].dut/G236gat" D1 ,
  inpin "u0/dut_gen[0].dut/out143" A5 ,
  inpin "u0/dut_gen[0].dut/out143" C4 ,
  pip CLEXL_X5Y50 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B29 -> M_A1 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B54 -> M_D1 , 
  pip INT_X4Y47 SL1E1 -> LOGICIN_B33 , 
  pip INT_X4Y47 SL1E1 -> LOGICIN_B48 , 
  pip INT_X4Y48 SW2E1 -> LOGICIN_B29 , 
  pip INT_X4Y48 SW2E1 -> LOGICIN_B54 , 
  pip INT_X4Y48 SW2E1 -> SL1B1 , 
  pip INT_X5Y49 SL1E1 -> SW2B1 , 
  pip INT_X5Y50 LOGICOUT3 -> SL1B1 , 
  ;
net "u0/dut_gen[0].dut/xenc1" , 
  outpin "u0/SR/shift_reg<27>" D ,
  inpin "u0/SR/shift_reg<55>" A1 ,
  inpin "u0/dut_gen[0].dut/G251gat" A2 ,
  inpin "u0/dut_inputs<32>" A2 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X5Y50 L_D -> CLEXL_LOGICOUT21 , 
  pip CLEXL_X5Y50 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "u0/SR/shift_reg<27>" D -> DMUX
  pip CLEXL_X5Y50 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X5Y49 LOGICIN_B35 -> LOGICIN_B1 , 
  pip INT_X5Y49 SR1E0 -> LOGICIN_B30 , 
  pip INT_X5Y49 SR1E0 -> LOGICIN_B35 , 
  pip INT_X5Y50 LOGICOUT21 -> SR1B0 , 
  pip INT_X5Y50 LOGICOUT22 -> LOGICIN_B0 , 
  ;
net "u0/dut_gen[0].dut/xenc3" , 
  outpin "u0/dut_gen[0].dut/out115" CMUX ,
  inpin "u0/dut_gen[0].dut/out115" B6 ,
  inpin "u0/dut_gen[0].dut/out115" D3 ,
  inpin "u0/dut_inputs<32>" B3 ,
  inpin "u0/dut_inputs<33>" B3 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X5Y47 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip INT_X5Y47 LOGICOUT19 -> LOGICIN_B42 , 
  pip INT_X5Y47 LOGICOUT19 -> LOGICIN_B56 , 
  pip INT_X5Y47 LOGICOUT19 -> NL1B3 , 
  pip INT_X5Y48 NL1E3 -> LOGICIN_B39 , 
  pip INT_X5Y48 NL1E3 -> NR1B3 , 
  pip INT_X5Y49 NR1E3 -> LOGICIN_B39 , 
  ;
net "u0/dut_gen[0].dut/xenc4" , 
  outpin "u0/dut_inputs<37>" C ,
  inpin "u0/dut_gen[0].dut/G236gat" A4 ,
  inpin "u0/dut_gen[0].dut/G236gat" D2 ,
  inpin "u0/dut_gen[0].dut/out143" A4 ,
  inpin "u0/dut_gen[0].dut/out143" C5 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B55 -> M_D2 , 
  pip CLEXM_X4Y48 X_C -> CLEXM_LOGICOUT6 , 
  pip INT_X4Y47 SL1E2 -> LOGICIN_B32 , 
  pip INT_X4Y47 SL1E2 -> LOGICIN_B49 , 
  pip INT_X4Y48 LOGICOUT6 -> LOGICIN_B32 , 
  pip INT_X4Y48 LOGICOUT6 -> LOGICIN_B55 , 
  pip INT_X4Y48 LOGICOUT6 -> SL1B2 , 
  ;
net "u0/dut_gen[0].dut/xenc5" , 
  outpin "u0/dut_gen[0].dut/out1111" B ,
  inpin "u0/dut_gen[0].dut/G227gat" A2 ,
  inpin "u0/dut_gen[0].dut/G230gat" A3 ,
  inpin "xor_out" A4 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip CLEXM_X4Y47 X_B -> CLEXM_LOGICOUT3 , 
  pip INT_BRAM_BRK_X3Y48 NW2E1 -> NW2B1 , 
  pip INT_BRAM_BRK_X3Y48 NW2E1 -> WR1B2 , 
  pip INT_X2Y48 WR1E2 -> LOGICIN_B3 , 
  pip INT_X2Y49 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X2Y49 NW2E1 -> LOGICIN_B30 , 
  pip INT_X2Y49 NW2E1 -> LOGICIN_B43 , 
  pip INT_X4Y47 LOGICOUT3 -> NW2B1 , 
  ;
net "u0/dut_inputs<10>" , 
  outpin "u0/dut_inputs<11>" DMUX ,
  inpin "u0/dut_gen[0].dut/G236gat" A5 ,
  inpin "u0/dut_gen[0].dut/G236gat" D5 ,
  inpin "u0/dut_gen[0].dut/G251gat" A6 ,
  inpin "u0/dut_gen[0].dut/G251gat" B2 ,
  inpin "u0/dut_gen[0].dut/out143" A6 ,
  inpin "u0/dut_gen[0].dut/out143" C1 ,
  inpin "xor_out" B5 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXL_X5Y51 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B45 -> M_C1 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip INT_BRAM_X3Y51 WW2E1 -> SW4B1 , 
  pip INT_X1Y49 SW4E1 -> SE2B1 , 
  pip INT_X2Y48 SE2E1 -> LOGICIN_B11 , 
  pip INT_X4Y47 WL1E0 -> LOGICIN_B34 , 
  pip INT_X4Y47 WL1E0 -> LOGICIN_B45 , 
  pip INT_X4Y48 SS2E1 -> LOGICIN_B33 , 
  pip INT_X4Y48 SS2E1 -> LOGICIN_B58 , 
  pip INT_X4Y50 SW2E1 -> SS2B1 , 
  pip INT_X5Y47 SS4E1 -> WL1B0 , 
  pip INT_X5Y49 GFAN1 -> LOGICIN_B8 , 
  pip INT_X5Y49 GFAN1 =- LOGICIN_B51 , 
  pip INT_X5Y49 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X5Y49 SS2E1 -> LOGICIN_B51 , 
  pip INT_X5Y51 LOGICOUT10 -> SS2B1 , 
  pip INT_X5Y51 LOGICOUT10 -> SS4B1 , 
  pip INT_X5Y51 LOGICOUT10 -> SW2B1 , 
  pip INT_X5Y51 LOGICOUT10 -> WW2B1 , 
  ;
net "u0/dut_inputs<11>" , 
  outpin "u0/dut_inputs<11>" D ,
  inpin "u0/dut_gen[0].dut/G251gat" A4 ,
  inpin "u0/dut_gen[0].dut/G421gat3" B3 ,
  inpin "u0/dut_gen[0].dut/out1111" A4 ,
  inpin "u0/dut_gen[0].dut/out115" A1 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXL_X5Y51 XX_D -> CLEXL_LOGICOUT9 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B3 -> X_A4 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B39 -> M_B3 , 
  pip INT_X4Y47 WL1E2 -> LOGICIN_B3 , 
  pip INT_X4Y50 SW2E3 -> LOGICIN_B39 , 
  pip INT_X5Y47 SS2E1 -> LOGICIN_B29 , 
  pip INT_X5Y47 SS4E3 -> WL1B2 , 
  pip INT_X5Y49 SR1E1 -> LOGICIN_B3 , 
  pip INT_X5Y49 SR1E1 -> SS2B1 , 
  pip INT_X5Y50 SR1E0 -> SR1B1 , 
  pip INT_X5Y51 LOGICOUT9 -> SR1B0 , 
  pip INT_X5Y51 LOGICOUT9 -> SS4B3 , 
  pip INT_X5Y51 LOGICOUT9 -> SW2B3 , 
  ;
net "u0/dut_inputs<12>" , 
  outpin "u0/dut_inputs<11>" BMUX ,
  inpin "u0/dut_gen[0].dut/G251gat" B3 ,
  inpin "u0/dut_inputs<11>" A3 ,
  inpin "xor_out" B3 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X5Y51 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip INT_BRAM_X3Y49 WW2E3 -> SW2B3 , 
  pip INT_X2Y48 SW2E3 -> LOGICIN_B9 , 
  pip INT_X5Y49 SS2E3 -> LOGICIN_B9 , 
  pip INT_X5Y49 SS2E3 -> WW2B3 , 
  pip INT_X5Y51 LOGICOUT4 -> LOGICIN_B2 , 
  pip INT_X5Y51 LOGICOUT4 -> SS2B3 , 
  ;
net "u0/dut_inputs<13>" , 
  outpin "u0/dut_inputs<13>" B ,
  inpin "u0/dut_gen[0].dut/G227gat" D1 ,
  inpin "u0/dut_gen[0].dut/G349gat" D3 ,
  inpin "u0/dut_inputs<18>" A4 ,
  inpin "u0/dut_inputs<21>" A3 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip CLEXL_X2Y50 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B2 -> X_A3 , 
  pip CLEXM_X7Y51 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_BRAM_X3Y51 WW4E1 -> SW2B0 , 
  pip INT_BRAM_X3Y51 WW4E1 -> WR1B2 , 
  pip INT_X2Y49 SR1E1 -> LOGICIN_B54 , 
  pip INT_X2Y50 SW2E0 -> LOGICIN_B24 , 
  pip INT_X2Y50 SW2E0 -> SR1B1 , 
  pip INT_X2Y51 WR1E2 -> LOGICIN_B3 , 
  pip INT_X4Y51 WR1E3 -> LOGICIN_B2 , 
  pip INT_X5Y51 WW2E1 -> WR1B3 , 
  pip INT_X7Y51 LOGICOUT15 -> WW2B1 , 
  pip INT_X7Y51 LOGICOUT15 -> WW4B1 , 
  ;
net "u0/dut_inputs<14>" , 
  outpin "u0/dut_inputs<11>" B ,
  inpin "u0/SR/shift_reg<27>" A2 ,
  inpin "u0/dut_inputs<11>" A5 ,
  inpin "u0/dut_inputs<37>" B5 ,
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X5Y51 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B11 -> X_B5 , 
  pip INT_BRAM_X3Y49 SW4E1 -> SE2B1 , 
  pip INT_X4Y48 SE2E1 -> LOGICIN_B11 , 
  pip INT_X5Y50 SL1E1 -> LOGICIN_B30 , 
  pip INT_X5Y51 LOGICOUT3 -> LOGICIN_B4 , 
  pip INT_X5Y51 LOGICOUT3 -> SL1B1 , 
  pip INT_X5Y51 LOGICOUT3 -> SW4B1 , 
  ;
net "u0/dut_inputs<15>" , 
  outpin "u0/dut_inputs<21>" B ,
  inpin "u0/dut_gen[0].dut/G227gat" D5 ,
  inpin "u0/dut_gen[0].dut/G230gat" C5 ,
  inpin "u0/dut_gen[0].dut/G349gat" D5 ,
  inpin "u0/dut_inputs<18>" A1 ,
  inpin "u0/dut_inputs<21>" A5 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X2Y50 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip CLEXM_X4Y51 X_B -> CLEXM_LOGICOUT3 , 
  pip INT_X2Y49 SL1E2 -> LOGICIN_B18 , 
  pip INT_X2Y49 SL1E2 -> LOGICIN_B58 , 
  pip INT_X2Y50 SR1E2 -> LOGICIN_B26 , 
  pip INT_X2Y50 SR1E2 -> SL1B2 , 
  pip INT_X2Y51 WW2E1 -> LOGICIN_B0 , 
  pip INT_X2Y51 WW2E1 -> SR1B2 , 
  pip INT_X4Y51 LOGICOUT3 -> LOGICIN_B4 , 
  pip INT_X4Y51 LOGICOUT3 -> WW2B1 , 
  ;
net "u0/dut_inputs<16>" , 
  outpin "u0/dut_inputs<21>" BMUX ,
  inpin "u0/SR/shift_reg<27>" A3 ,
  inpin "u0/dut_gen[0].dut/G421gat6" B3 ,
  inpin "u0/dut_gen[0].dut/out115" A3 ,
  inpin "u0/dut_inputs<33>" C2 ,
  inpin "u0/dut_inputs<37>" B2 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B8 -> X_B2 , 
  pip CLEXM_X4Y51 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip INT_X2Y47 SS2E3 -> LOGICIN_B9 , 
  pip INT_X2Y49 SW4E3 -> SS2B3 , 
  pip INT_X4Y48 WL1E2 -> LOGICIN_B8 , 
  pip INT_X4Y51 LOGICOUT4 -> SE2B3 , 
  pip INT_X4Y51 LOGICOUT4 -> SW4B3 , 
  pip INT_X5Y47 SS2E3 -> LOGICIN_B31 , 
  pip INT_X5Y48 SS2E3 -> LOGICIN_B46 , 
  pip INT_X5Y48 SS2E3 -> WL1B2 , 
  pip INT_X5Y49 SL1E3 -> SS2B3 , 
  pip INT_X5Y50 SE2E3 -> LOGICIN_B31 , 
  pip INT_X5Y50 SE2E3 -> SL1B3 , 
  pip INT_X5Y50 SE2E3 -> SS2B3 , 
  ;
net "u0/dut_inputs<17>" , 
  outpin "u0/dut_inputs<13>" BMUX ,
  inpin "u0/dut_gen[0].dut/G230gat" B3 ,
  inpin "u0/dut_gen[0].dut/G230gat" C2 ,
  inpin "u0/dut_gen[0].dut/G349gat" D1 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXL_X2Y50 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip CLEXM_X7Y51 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_BRAM_X3Y51 WW4E3 -> SW2B2 , 
  pip INT_BRAM_X3Y51 WW4E3 -> WR1B0 , 
  pip INT_X2Y49 SR1E0 -> LOGICIN_B15 , 
  pip INT_X2Y49 SR1E3 -> LOGICIN_B9 , 
  pip INT_X2Y50 SW2E2 -> LOGICIN_B22 , 
  pip INT_X2Y50 SW2E2 -> SR1B3 , 
  pip INT_X2Y50 WR1E_S0 -> SR1B0 , 
  pip INT_X7Y51 LOGICOUT16 -> WW4B3 , 
  ;
net "u0/dut_inputs<18>" , 
  outpin "u0/dut_inputs<18>" B ,
  inpin "u0/dut_gen[0].dut/G227gat" B5 ,
  inpin "u0/dut_gen[0].dut/G230gat" D4 ,
  inpin "u0/dut_inputs<21>" A1 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X2Y51 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip INT_X2Y49 SS2E1 -> LOGICIN_B25 , 
  pip INT_X2Y49 SS2E1 -> LOGICIN_B41 , 
  pip INT_X2Y51 LOGICOUT3 -> EE2B1 , 
  pip INT_X2Y51 LOGICOUT3 -> SS2B1 , 
  pip INT_X4Y51 EE2E1 -> LOGICIN_B0 , 
  ;
net "u0/dut_inputs<19>" , 
  outpin "u0/dut_inputs<18>" BMUX ,
  inpin "u0/dut_gen[0].dut/G349gat" D2 ,
  inpin "u0/dut_inputs<18>" A3 ,
  pip CLEXL_X2Y50 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip CLEXL_X2Y51 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X2Y51 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip INT_X2Y50 SR1E0 -> LOGICIN_B23 , 
  pip INT_X2Y51 LOGICOUT4 -> LOGICIN_B2 , 
  pip INT_X2Y51 LOGICOUT4 -> SR1B0 , 
  ;
net "u0/dut_inputs<20>" , 
  outpin "u0/dut_inputs<11>" C ,
  inpin "u0/dut_gen[0].dut/G227gat" B6 ,
  inpin "u0/dut_gen[0].dut/G230gat" C4 ,
  inpin "u0/dut_gen[0].dut/G230gat" D2 ,
  inpin "u0/dut_inputs<21>" A6 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X5Y51 XX_C -> CLEXL_LOGICOUT6 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B5 -> X_A6 , 
  pip INT_BRAM_X3Y49 SW4E2 -> WL1B1 , 
  pip INT_X2Y49 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X2Y49 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X2Y49 WL1E1 -> LOGICIN_B23 , 
  pip INT_X2Y49 WL1E1 -> LOGICIN_B51 , 
  pip INT_X4Y51 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X4Y51 WL1E1 -> LOGICIN_B51 , 
  pip INT_X5Y51 LOGICOUT6 -> SW4B2 , 
  pip INT_X5Y51 LOGICOUT6 -> WL1B1 , 
  ;
net "u0/dut_inputs<21>" , 
  outpin "u0/dut_inputs<21>" C ,
  inpin "u0/dut_gen[0].dut/G230gat" B1 ,
  inpin "u0/dut_gen[0].dut/G230gat" C3 ,
  inpin "u0/dut_inputs<32>" A1 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXM_X4Y51 X_C -> CLEXM_LOGICOUT6 , 
  pip INT_X2Y49 SR1E_N3 -> LOGICIN_B16 , 
  pip INT_X2Y49 SR1E_N3 -> LOGICIN_B7 , 
  pip INT_X2Y49 SW4E2 -> SR1B3 , 
  pip INT_X4Y51 LOGICOUT6 -> SE2B2 , 
  pip INT_X4Y51 LOGICOUT6 -> SW4B2 , 
  pip INT_X5Y49 SL1E2 -> LOGICIN_B29 , 
  pip INT_X5Y50 SE2E2 -> SL1B2 , 
  ;
net "u0/dut_inputs<22>" , 
  outpin "u0/dut_inputs<21>" CMUX ,
  inpin "u0/dut_gen[0].dut/G236gat" B2 ,
  inpin "u0/dut_inputs<21>" A4 ,
  inpin "u0/dut_inputs<27>" A1 ,
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B38 -> M_B2 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B3 -> X_A4 , 
  pip CLEXM_X4Y51 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip INT_X4Y48 SL1E0 -> LOGICIN_B38 , 
  pip INT_X4Y49 SS2E0 -> ER1B1 , 
  pip INT_X4Y49 SS2E0 -> SL1B0 , 
  pip INT_X4Y51 LOGICOUT7 -> NE2B0 , 
  pip INT_X4Y51 LOGICOUT7 -> SS2B0 , 
  pip INT_X4Y51 SR1E1 -> LOGICIN_B3 , 
  pip INT_X4Y52 WR1E1 -> SR1B1 , 
  pip INT_X5Y49 ER1E1 -> EE2B1 , 
  pip INT_X5Y52 NE2E0 -> WR1B1 , 
  pip INT_X7Y49 EE2E1 -> LOGICIN_B0 , 
  ;
net "u0/dut_inputs<23>" , 
  outpin "u0/dut_inputs<11>" CMUX ,
  inpin "u0/dut_gen[0].dut/G227gat" B4 ,
  inpin "u0/dut_gen[0].dut/G230gat" D5 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X5Y51 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip INT_BRAM_X3Y49 WW2E0 -> WR1B2 , 
  pip INT_X2Y49 WR1E2 -> LOGICIN_B26 , 
  pip INT_X2Y49 WR1E2 -> LOGICIN_B40 , 
  pip INT_X5Y49 SS2E0 -> WW2B0 , 
  pip INT_X5Y51 LOGICOUT7 -> SS2B0 , 
  ;
net "u0/dut_inputs<24>" , 
  outpin "u0/SR/shift_reg<27>" BMUX ,
  inpin "u0/dut_gen[0].dut/G236gat" B5 ,
  inpin "u0/dut_inputs<21>" A2 ,
  inpin "u0/dut_inputs<27>" A6 ,
  inpin "u0/dut_inputs<37>" A5 ,
  pip CLEXL_X5Y50 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X4Y51 CLEXM_LOGICIN_B1 -> X_A2 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B5 -> X_A6 , 
  pip INT_X4Y48 SR1E0 -> LOGICIN_B4 , 
  pip INT_X4Y48 SR1E0 -> LOGICIN_B41 , 
  pip INT_X4Y49 SW2E3 -> SR1B0 , 
  pip INT_X4Y51 NW2E3 -> LOGICIN_B1 , 
  pip INT_X5Y50 LOGICOUT16 -> NW2B3 , 
  pip INT_X5Y50 LOGICOUT16 -> SE2B3 , 
  pip INT_X5Y50 LOGICOUT16 -> SW2B3 , 
  pip INT_X6Y49 SE2E3 -> ER1B0 , 
  pip INT_X7Y49 ER1E0 -> LOGICIN_B5 , 
  ;
net "u0/dut_inputs<25>" , 
  outpin "u0/SR/shift_reg<55>" C ,
  inpin "u0/SR/reset_inv" A4 ,
  inpin "u0/dut_gen[0].dut/out115" B2 ,
  inpin "u0/dut_inputs<37>" A4 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X5Y50 XX_C -> CLEXL_LOGICOUT6 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B3 -> X_A4 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B3 -> X_A4 , 
  pip INT_X4Y48 SL1E2 -> LOGICIN_B3 , 
  pip INT_X4Y48 SL1E2 -> SE2B2 , 
  pip INT_X4Y49 SW2E2 -> LOGICIN_B3 , 
  pip INT_X4Y49 SW2E2 -> SL1B2 , 
  pip INT_X5Y47 LOGICIN_B53 -> LOGICIN_B38 , 
  pip INT_X5Y47 SE2E2 -> LOGICIN_B53 , 
  pip INT_X5Y50 LOGICOUT6 -> SW2B2 , 
  ;
net "u0/dut_inputs<26>" , 
  outpin "u0/SR/shift_reg<27>" B ,
  inpin "u0/SR/shift_reg<27>" A5 ,
  inpin "u0/dut_gen[0].dut/G421gat6" B5 ,
  inpin "u0/dut_inputs<11>" A1 ,
  inpin "u0/dut_inputs<33>" C4 ,
  inpin "u0/dut_inputs<37>" A6 ,
  inpin "u0/dut_inputs<37>" B4 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X5Y50 L_B -> CLEXL_LOGICOUT15 , 
  pip CLEXL_X5Y51 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B10 -> X_B4 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B5 -> X_A6 , 
  pip INT_BRAM_BRK_X3Y48 WR1E2 -> SW2B1 , 
  pip INT_X2Y47 SW2E1 -> LOGICIN_B11 , 
  pip INT_X4Y48 LOGICIN_B35 -> LOGICIN_B10 , 
  pip INT_X4Y48 WL1E0 -> LOGICIN_B35 , 
  pip INT_X4Y48 WL1E0 -> LOGICIN_B5 , 
  pip INT_X4Y48 WL1E0 -> WR1B2 , 
  pip INT_X5Y48 SS2E1 -> LOGICIN_B48 , 
  pip INT_X5Y48 SS2E1 -> WL1B0 , 
  pip INT_X5Y50 LOGICOUT15 -> LOGICIN_B33 , 
  pip INT_X5Y50 LOGICOUT15 -> NR1B1 , 
  pip INT_X5Y50 LOGICOUT15 -> SS2B1 , 
  pip INT_X5Y51 NR1E1 -> LOGICIN_B0 , 
  ;
net "u0/dut_inputs<27>" , 
  outpin "u0/dut_inputs<27>" B ,
  inpin "u0/SR/shift_reg<55>" B5 ,
  inpin "u0/dut_inputs<32>" C1 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXM_X7Y49 X_B -> CLEXM_LOGICOUT3 , 
  pip INT_X5Y49 WL1E0 -> LOGICIN_B45 , 
  pip INT_X5Y50 NW2E2 -> LOGICIN_B11 , 
  pip INT_X6Y49 WR1E2 -> NW2B2 , 
  pip INT_X6Y49 WR1E2 -> WL1B0 , 
  pip INT_X7Y49 LOGICOUT3 -> WR1B2 , 
  ;
net "u0/dut_inputs<28>" , 
  outpin "u0/dut_inputs<27>" BMUX ,
  inpin "u0/dut_gen[0].dut/G236gat" B3 ,
  inpin "u0/dut_inputs<27>" A3 ,
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B39 -> M_B3 , 
  pip CLEXM_X7Y49 CLEXM_LOGICIN_B2 -> X_A3 , 
  pip CLEXM_X7Y49 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip INT_X4Y48 SW2E3 -> LOGICIN_B39 , 
  pip INT_X5Y49 WW2E3 -> SW2B3 , 
  pip INT_X7Y49 LOGICOUT4 -> LOGICIN_B2 , 
  pip INT_X7Y49 LOGICOUT4 -> WW2B3 , 
  ;
net "u0/dut_inputs<29>" , 
  outpin "u0/SR/shift_reg<55>" CMUX ,
  inpin "u0/SR/shift_reg<27>" D3 ,
  inpin "u0/SR/shift_reg<55>" B6 ,
  inpin "u0/dut_inputs<32>" C3 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X5Y50 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip INT_X5Y49 SL1E0 -> LOGICIN_B47 , 
  pip INT_X5Y49 SL1E0 -> SE2B0 , 
  pip INT_X5Y50 LOGICOUT7 -> LOGICIN_B12 , 
  pip INT_X5Y50 LOGICOUT7 -> SL1B0 , 
  pip INT_X5Y50 NW2E0 -> LOGICIN_B56 , 
  pip INT_X6Y48 SE2E0 -> NR1B0 , 
  pip INT_X6Y49 NR1E0 -> NW2B0 , 
  ;
net "u0/dut_inputs<2>" , 
  outpin "u0/SR/shift_reg<3>" C ,
  inpin "u0/dut_gen[0].dut/G227gat" A4 ,
  inpin "u0/dut_gen[0].dut/G411gat" C5 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXM_X4Y49 M_C -> CLEXM_LOGICOUT18 , 
  pip INT_BRAM_X3Y49 WR1E3 -> SW2B2 , 
  pip INT_X2Y48 SW2E2 -> LOGICIN_B49 , 
  pip INT_X2Y49 WW2E2 -> LOGICIN_B32 , 
  pip INT_X4Y49 LOGICOUT18 -> WR1B3 , 
  pip INT_X4Y49 LOGICOUT18 -> WW2B2 , 
  ;
net "u0/dut_inputs<30>" , 
  outpin "u0/dut_inputs<32>" DMUX ,
  inpin "u0/SR/reset_inv" A2 ,
  inpin "u0/SR/shift_reg<55>" A6 ,
  inpin "u0/dut_gen[0].dut/G251gat" A1 ,
  inpin "u0/dut_inputs<32>" A5 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X5Y49 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXM_X4Y49 CLEXM_LOGICIN_B1 -> X_A2 , 
  pip INT_X4Y49 WR1E2 -> LOGICIN_B1 , 
  pip INT_X5Y49 LOGICOUT22 -> LOGICIN_B0 , 
  pip INT_X5Y49 LOGICOUT22 -> LOGICIN_B33 , 
  pip INT_X5Y49 LOGICOUT22 -> NL1B0 , 
  pip INT_X5Y49 LOGICOUT22 -> WR1B2 , 
  pip INT_X5Y50 NL1E0 -> LOGICIN_B5 , 
  ;
net "u0/dut_inputs<31>" , 
  outpin "u0/dut_gen[0].dut/N2" A ,
  inpin "u0/dut_gen[0].dut/out115" C4 ,
  inpin "u0/dut_gen[0].dut/out116" A1 ,
  inpin "u0/dut_inputs<33>" C3 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X5Y48 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X5Y47 SR1E1 -> LOGICIN_B0 , 
  pip INT_X5Y47 SR1E1 -> LOGICIN_B48 , 
  pip INT_X5Y48 LOGICOUT0 -> LOGICIN_B47 , 
  pip INT_X5Y48 LOGICOUT0 -> SR1B1 , 
  ;
net "u0/dut_inputs<32>" , 
  outpin "u0/dut_inputs<32>" D ,
  inpin "u0/SR/shift_reg<55>" A3 ,
  inpin "u0/dut_inputs<32>" A3 ,
  inpin "u0/dut_inputs<32>" C6 ,
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X5Y49 L_D -> CLEXL_LOGICOUT21 , 
  pip CLEXL_X5Y50 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_X5Y49 LOGICOUT21 -> LOGICIN_B31 , 
  pip INT_X5Y49 LOGICOUT21 -> LOGICIN_B50 , 
  pip INT_X5Y49 LOGICOUT21 -> NR1B3 , 
  pip INT_X5Y50 NR1E3 -> LOGICIN_B2 , 
  ;
net "u0/dut_inputs<33>" , 
  outpin "u0/dut_inputs<33>" D ,
  inpin "u0/dut_gen[0].dut/out115" B1 ,
  inpin "u0/dut_gen[0].dut/out115" C2 ,
  inpin "u0/dut_gen[0].dut/out115" D4 ,
  inpin "u0/dut_gen[0].dut/out116" A4 ,
  inpin "u0/dut_inputs<33>" C6 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X5Y48 L_D -> CLEXL_LOGICOUT21 , 
  pip INT_X5Y47 FAN_B -> LOGICIN_B3 , 
  pip INT_X5Y47 FAN_B -> LOGICIN_B57 , 
  pip INT_X5Y47 SL1E3 -> FAN_B , 
  pip INT_X5Y47 SL1E3 -> LOGICIN_B37 , 
  pip INT_X5Y47 SL1E3 -> LOGICIN_B46 , 
  pip INT_X5Y48 LOGICOUT21 -> LOGICIN_B50 , 
  pip INT_X5Y48 LOGICOUT21 -> SL1B3 , 
  ;
net "u0/dut_inputs<34>" , 
  outpin "u0/dut_inputs<33>" DMUX ,
  inpin "u0/dut_gen[0].dut/N2" B5 ,
  inpin "u0/dut_gen[0].dut/out115" C5 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXL_X5Y48 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X5Y47 SR1E2 -> LOGICIN_B49 , 
  pip INT_X5Y48 LOGICOUT22 -> LOGICIN_B11 , 
  pip INT_X5Y48 LOGICOUT22 -> SR1B2 , 
  ;
net "u0/dut_inputs<35>" , 
  outpin "u0/dut_gen[0].dut/N2" AMUX ,
  inpin "u0/dut_inputs<37>" C5 ,
  inpin "u0/dut_inputs<41>" A4 ,
  pip CLEXL_X5Y48 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B3 -> X_A4 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B18 -> X_C5 , 
  pip INT_X4Y46 SL1E2 -> LOGICIN_B3 , 
  pip INT_X4Y47 SW2E2 -> SL1B2 , 
  pip INT_X4Y48 WL1E1 -> LOGICIN_B18 , 
  pip INT_X5Y48 LOGICOUT1 -> SW2B2 , 
  pip INT_X5Y48 LOGICOUT1 -> WL1B1 , 
  ;
net "u0/dut_inputs<36>" , 
  outpin "u0/dut_gen[0].dut/out116" BMUX ,
  inpin "u0/dut_gen[0].dut/out115" B3 ,
  inpin "u0/dut_gen[0].dut/out115" D6 ,
  inpin "u0/dut_gen[0].dut/out116" A3 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X5Y47 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip INT_X5Y47 LOGICOUT4 -> LOGICIN_B2 , 
  pip INT_X5Y47 LOGICOUT4 -> LOGICIN_B39 , 
  pip INT_X5Y47 LOGICOUT4 -> LOGICIN_B59 , 
  ;
net "u0/dut_inputs<37>" , 
  outpin "u0/dut_inputs<37>" D ,
  inpin "u0/dut_gen[0].dut/out143" D3 ,
  inpin "u0/dut_inputs<37>" C4 ,
  inpin "u0/dut_inputs<41>" A3 ,
  pip CLEXM_X4Y46 CLEXM_LOGICIN_B2 -> X_A3 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B17 -> X_C4 , 
  pip CLEXM_X4Y48 X_D -> CLEXM_LOGICOUT9 , 
  pip INT_X4Y46 SS2E3 -> LOGICIN_B2 , 
  pip INT_X4Y47 SS2E_N3 -> LOGICIN_B56 , 
  pip INT_X4Y48 FAN_B -> LOGICIN_B17 , 
  pip INT_X4Y48 LOGICOUT9 -> FAN_B , 
  pip INT_X4Y48 LOGICOUT9 -> SS2B3 , 
  ;
net "u0/dut_inputs<38>" , 
  outpin "u0/dut_gen[0].dut/out116" B ,
  inpin "u0/dut_gen[0].dut/out1111" B5 ,
  inpin "u0/dut_gen[0].dut/out143" D1 ,
  pip CLEXL_X5Y47 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B11 -> X_B5 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B54 -> M_D1 , 
  pip INT_X4Y47 WR1E2 -> LOGICIN_B11 , 
  pip INT_X4Y47 WR1E2 -> LOGICIN_B54 , 
  pip INT_X5Y47 LOGICOUT3 -> WR1B2 , 
  ;
net "u0/dut_inputs<39>" , 
  outpin "u0/dut_inputs<37>" DMUX ,
  inpin "u0/dut_gen[0].dut/G227gat" D4 ,
  inpin "u0/dut_gen[0].dut/out143" B3 ,
  inpin "u0/dut_inputs<33>" C5 ,
  pip CLEXL_X2Y49 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B39 -> M_B3 , 
  pip CLEXM_X4Y48 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip INT_X2Y48 WW2E1 -> NL1B1 , 
  pip INT_X2Y49 NL1E1 -> LOGICIN_B57 , 
  pip INT_X4Y47 SR1E2 -> LOGICIN_B39 , 
  pip INT_X4Y48 LOGICOUT10 -> ER1B2 , 
  pip INT_X4Y48 LOGICOUT10 -> SR1B2 , 
  pip INT_X4Y48 LOGICOUT10 -> WW2B1 , 
  pip INT_X5Y48 ER1E2 -> LOGICIN_B49 , 
  ;
net "u0/dut_inputs<3>" , 
  outpin "u0/SR/shift_reg<47>" D ,
  inpin "u0/dut_gen[0].dut/out115" C3 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXM_X4Y50 X_D -> CLEXM_LOGICOUT9 , 
  pip INT_X4Y50 LOGICOUT9 -> ER1B0 , 
  pip INT_X5Y47 SL1E0 -> LOGICIN_B47 , 
  pip INT_X5Y48 SS2E0 -> SL1B0 , 
  pip INT_X5Y50 ER1E0 -> SS2B0 , 
  ;
net "u0/dut_inputs<40>" , 
  outpin "u0/dut_inputs<41>" DMUX ,
  inpin "u0/dut_gen[0].dut/G421gat6" B6 ,
  inpin "u0/dut_gen[0].dut/N2" B1 ,
  inpin "u0/dut_gen[0].dut/out1111" A1 ,
  inpin "u0/dut_gen[0].dut/out115" A2 ,
  inpin "u0/dut_inputs<37>" A2 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXM_X4Y46 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B1 -> X_A2 , 
  pip INT_BRAM_X3Y47 WR1E2 -> WL1B0 , 
  pip INT_X2Y47 WL1E0 -> LOGICIN_B12 , 
  pip INT_X4Y46 LOGICOUT10 -> NE2B1 , 
  pip INT_X4Y46 LOGICOUT10 -> NR1B1 , 
  pip INT_X4Y47 NR1E1 -> LOGICIN_B0 , 
  pip INT_X4Y47 NR1E1 -> NR1B1 , 
  pip INT_X4Y47 NR1E1 -> WR1B2 , 
  pip INT_X4Y48 GFAN1 -> LOGICIN_B1 , 
  pip INT_X4Y48 NR1E1 -> GFAN1 , 
  pip INT_X5Y47 NE2E1 -> LOGICIN_B30 , 
  pip INT_X5Y47 NE2E1 -> NL1B0 , 
  pip INT_X5Y48 NL1E0 -> LOGICIN_B7 , 
  ;
net "u0/dut_inputs<41>" , 
  outpin "u0/dut_inputs<41>" D ,
  inpin "u0/dut_gen[0].dut/out1111" B2 ,
  inpin "u0/dut_gen[0].dut/out143" D2 ,
  pip CLEXM_X4Y46 X_D -> CLEXM_LOGICOUT9 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B55 -> M_D2 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B8 -> X_B2 , 
  pip INT_X4Y46 LOGICOUT9 -> NR1B3 , 
  pip INT_X4Y47 LOGICIN_B61 -> LOGICIN_B55 , 
  pip INT_X4Y47 NR1E3 -> LOGICIN_B61 , 
  pip INT_X4Y47 NR1E3 -> LOGICIN_B8 , 
  ;
net "u0/dut_inputs<42>" , 
  outpin "u0/dut_inputs<42>" A ,
  inpin "u0/dut_gen[0].dut/G411gat" D3 ,
  inpin "u0/dut_gen[0].dut/out1111" D3 ,
  inpin "u0/dut_gen[0].dut/out143" B2 ,
  inpin "u0/dut_inputs<33>" C1 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip CLEXM_X4Y46 M_A -> CLEXM_LOGICOUT12 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B38 -> M_B2 , 
  pip INT_BRAM_X3Y47 WR1E1 -> WL1B3 , 
  pip INT_X2Y48 WL1E_N3 -> LOGICIN_B56 , 
  pip INT_X4Y46 LOGICOUT12 -> NR1B0 , 
  pip INT_X4Y47 NR1E0 -> LOGICIN_B24 , 
  pip INT_X4Y47 NR1E0 -> LOGICIN_B38 , 
  pip INT_X4Y47 NR1E0 -> NE2B0 , 
  pip INT_X4Y47 NR1E0 -> WR1B1 , 
  pip INT_X5Y48 NE2E0 -> LOGICIN_B45 , 
  ;
net "u0/dut_inputs<43>" , 
  outpin "u0/dut_inputs<42>" AMUX ,
  inpin "u0/dut_gen[0].dut/G411gat" D2 ,
  inpin "u0/dut_gen[0].dut/out143" B4 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip CLEXM_X4Y46 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip INT_BRAM_BRK_X3Y48 NW2E2 -> WR1B3 , 
  pip INT_X2Y48 WR1E3 -> LOGICIN_B55 , 
  pip INT_X4Y46 LOGICOUT13 -> NR1B2 , 
  pip INT_X4Y47 NR1E2 -> LOGICIN_B40 , 
  pip INT_X4Y47 NR1E2 -> NW2B2 , 
  ;
net "u0/dut_inputs<5>" , 
  outpin "u0/SR/shift_reg<47>" A ,
  inpin "u0/dut_gen[0].dut/out1111" B6 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B12 -> X_B6 , 
  pip CLEXM_X4Y50 X_A -> CLEXM_LOGICOUT0 , 
  pip INT_X4Y47 SS2E0 -> LOGICIN_B12 , 
  pip INT_X4Y49 SL1E0 -> SS2B0 , 
  pip INT_X4Y50 LOGICOUT0 -> SL1B0 , 
  ;
net "u0/dut_inputs<6>" , 
  outpin "u0/dut_gen[0].dut/G421gat3" AMUX ,
  inpin "u0/dut_gen[0].dut/out1111" D5 ,
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B26 -> X_D5 , 
  pip CLEXM_X4Y50 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X4Y47 WW2E2 -> LOGICIN_B26 , 
  pip INT_X4Y50 LOGICOUT13 -> SE4B2 , 
  pip INT_X6Y47 SL1E2 -> WW2B2 , 
  pip INT_X6Y48 SE4E2 -> SL1B2 , 
  ;
net "u0/dut_inputs<7>" , 
  outpin "u0/SR/shift_reg<55>" D ,
  inpin "u0/dut_gen[0].dut/out116" C2 ,
  inpin "u0/dut_outputs<0><2>" A3 ,
  pip CLEXL_X2Y47 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip CLEXL_X5Y50 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_BRAM_BRK_X3Y48 SW4E3 -> ER1B0 , 
  pip INT_BRAM_BRK_X3Y48 SW4E3 -> SW2B3 , 
  pip INT_X2Y47 SW2E3 -> LOGICIN_B31 , 
  pip INT_X4Y48 ER1E0 -> SE2B0 , 
  pip INT_X5Y47 SE2E0 -> LOGICIN_B15 , 
  pip INT_X5Y50 LOGICOUT9 -> SW4B3 , 
  ;
net "u0/dut_inputs<8>" , 
  outpin "u0/dut_gen[0].dut/G421gat3" A ,
  inpin "u0/dut_gen[0].dut/G236gat" A6 ,
  inpin "u0/dut_gen[0].dut/G236gat" D3 ,
  inpin "u0/dut_gen[0].dut/G251gat" B1 ,
  inpin "u0/dut_gen[0].dut/G421gat3" B1 ,
  inpin "u0/dut_gen[0].dut/out115" A4 ,
  inpin "u0/dut_gen[0].dut/out143" A1 ,
  inpin "u0/dut_gen[0].dut/out143" C2 ,
  pip CLEXL_X5Y47 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X5Y49 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B29 -> M_A1 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B46 -> M_C2 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X4Y48 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip CLEXM_X4Y50 CLEXM_LOGICIN_B37 -> M_B1 , 
  pip CLEXM_X4Y50 M_A -> CLEXM_LOGICOUT12 , 
  pip INT_BRAM_X3Y49 SW2E0 -> SE2B0 , 
  pip INT_X4Y47 GFAN1 -> LOGICIN_B46 , 
  pip INT_X4Y47 SR1E1 -> ER1B2 , 
  pip INT_X4Y47 SR1E1 -> GFAN1 , 
  pip INT_X4Y47 SR1E1 -> LOGICIN_B29 , 
  pip INT_X4Y48 SE2E0 -> LOGICIN_B56 , 
  pip INT_X4Y48 SS2E0 -> LOGICIN_B34 , 
  pip INT_X4Y48 SS2E0 -> SR1B1 , 
  pip INT_X4Y50 LOGICOUT12 -> SE2B0 , 
  pip INT_X4Y50 LOGICOUT12 -> SS2B0 , 
  pip INT_X4Y50 LOGICOUT12 -> SW2B0 , 
  pip INT_X4Y50 NW2E_S0 -> LOGICIN_B37 , 
  pip INT_X5Y47 ER1E2 -> LOGICIN_B32 , 
  pip INT_X5Y49 SE2E0 -> LOGICIN_B7 , 
  pip INT_X5Y49 SE2E0 -> NR1B0 , 
  pip INT_X5Y50 NR1E0 -> NW2B0 , 
  ;
net "u0/dut_inputs<9>" , 
  outpin "u0/SR/shift_reg<55>" DMUX ,
  inpin "u0/dut_gen[0].dut/G411gat" D4 ,
  inpin "u0/dut_gen[0].dut/out1111" D2 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X5Y50 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXM_X4Y47 CLEXM_LOGICIN_B23 -> X_D2 , 
  pip INT_BRAM_BRK_X3Y48 SW4E1 -> SE2B1 , 
  pip INT_BRAM_BRK_X3Y48 SW4E1 -> WL1B0 , 
  pip INT_X2Y48 WL1E0 -> LOGICIN_B57 , 
  pip INT_X4Y47 SE2E1 -> LOGICIN_B23 , 
  pip INT_X5Y50 LOGICOUT10 -> SW4B1 , 
  ;
net "u0/dut_outputs<0><0>" , 
  outpin "u0/dut_gen[0].dut/out143" A ,
  inpin "u0/dut_inputs<33>" A1 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXM_X4Y47 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "u0/dut_gen[0].dut/out143" A -> AMUX
  pip CLEXM_X4Y47 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X4Y47 LOGICOUT13 -> NE2B2 , 
  pip INT_X5Y48 NE2E2 -> LOGICIN_B29 , 
  ;
net "u0/dut_outputs<0><1>" , 
  outpin "u0/dut_inputs<33>" B ,
  inpin "u0/dut_inputs<33>" A5 ,
  pip CLEXL_X5Y48 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X5Y48 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X5Y48 LOGICOUT15 -> LOGICIN_B33 , 
  ;
net "u0/dut_outputs<0><2>" , 
  outpin "u0/dut_outputs<0><2>" A ,
  inpin "xor_out" D2 ,
  pip CLEXL_X2Y47 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "u0/dut_outputs<0><2>" A -> AMUX
  pip CLEXL_X2Y47 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_X2Y47 LOGICOUT13 -> NL1B1 , 
  pip INT_X2Y48 NL1E1 -> LOGICIN_B23 , 
  ;
net "u0/dut_outputs<0><3>" , 
  outpin "xor_out" A ,
  inpin "xor_out" D3 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X2Y48 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X2Y48 LOGICOUT0 -> LOGICIN_B24 , 
  ;
net "u0/dut_outputs<0><4>" , 
  outpin "u0/dut_gen[0].dut/G227gat" C ,
  inpin "xor_out" A2 ,
  inpin "xor_out" D5 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip CLEXL_X2Y49 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X2Y48 SL1E2 -> LOGICIN_B1 , 
  pip INT_X2Y48 SL1E2 -> LOGICIN_B26 , 
  pip INT_X2Y49 LOGICOUT18 -> SL1B2 , 
  ;
net "u0/dut_outputs<0><5>" , 
  outpin "u0/dut_gen[0].dut/G230gat" A ,
  inpin "xor_out" D1 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip CLEXL_X2Y49 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X2Y48 SR1E1 -> LOGICIN_B22 , 
  pip INT_X2Y49 LOGICOUT0 -> SR1B1 , 
  ;
net "u0/dut_outputs<0><6>" , 
  outpin "u0/dut_gen[0].dut/G227gat" A ,
  inpin "xor_out" D4 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X2Y49 L_A -> CLEXL_LOGICOUT12 , 
  pip INT_X2Y48 LOGICIN_B35 -> LOGICIN_B25 , 
  pip INT_X2Y48 SL1E0 -> LOGICIN_B35 , 
  pip INT_X2Y49 LOGICOUT12 -> SL1B0 , 
  ;
net "xor_out" , 
  outpin "xor_out" D ,
  inpin "xor_out" C6 ,
  pip CLEXL_X2Y48 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip CLEXL_X2Y48 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X2Y48 LOGICOUT9 -> LOGICIN_B19 , 
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 50
# Number of Nets: 217
# =======================================================

