initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f73bee00000,4000
launching memcpy command : MemcpyHtoD,0x00007f73bee02000,76000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 9063
gpu_sim_insn = 209400
gpu_ipc =      23.1049
gpu_tot_sim_cycle = 9063
gpu_tot_sim_insn = 209400
gpu_tot_ipc =      23.1049
gpu_tot_issued_cta = 5
gpu_occupancy = 16.4221% 
gpu_tot_occupancy = 16.4221% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1039
partiton_level_parallism_total  =       0.1039
partiton_level_parallism_util =       2.3969
partiton_level_parallism_util_total  =       2.3969
L2_BW  =       3.7651 GB/Sec
L2_BW_total  =       3.7651 GB/Sec
gpu_total_sim_rate=209400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 914
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 131
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 51
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 80
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 234848
gpgpu_n_tot_w_icount = 7339
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1991	W0_Idle:14969	W0_Scoreboard:56657	W1:0	W2:0	W3:0	W4:0	W5:10	W6:0	W7:0	W8:0	W9:0	W10:0	W11:2	W12:0	W13:0	W14:0	W15:0	W16:17	W17:13	W18:13	W19:13	W20:13	W21:5	W22:0	W23:0	W24:0	W25:0	W26:0	W27:185	W28:91	W29:91	W30:91	W31:91	W32:6008
single_issue_nums: WS0:1843	WS1:1832	WS2:1832	WS3:1832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 524 
max_icnt2mem_latency = 72 
maxmrqlatency = 7 
max_icnt2sh_latency = 10 
averagemflatency = 470 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:633 	10 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131 	787 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	916 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	861 	79 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5567      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6189      6187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5561      7443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6197      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6790      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5577      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5579      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      8060      6147         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6109      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      8077      6803         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      8073      6802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5559      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5558      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6117      6092         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5500      6113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5509      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6103      6122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5516      6765         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6740         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6736      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6140      5499         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6048      6054         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      7370      5511         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      7380      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6110         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5516      6124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6084      5507         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6757      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5499      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6742      7387         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 24.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 750/61 = 12.295082
number of bytes read:
dram[0]:       256       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       384       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       640       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       768       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       512       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 24000
Bmin_bank_accesses = 0!
chip skew: 1408/256 = 5.50
number of bytes accessed:
dram[0]:       256       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       384       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       640       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       768       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       512       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 24000
min_bank_accesses = 0!
chip skew: 1408/256 = 5.50
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         18        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         26        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         19        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         16        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         15        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         13        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         14    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         13        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         24        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         16        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         18        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         23        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         14        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         15        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         14        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         23        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         31        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        508       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        507       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        507       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        511       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        508       506         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        518       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        513       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        505       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        508       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        508       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        505       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        511       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        510       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        506       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        521       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        507       506         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        448       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        452       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        439       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        453       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        444         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        442       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        441       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        442       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        445       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        441       251         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        453       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        444       440         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        444       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        446       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        442       440         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40102 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002392
n_activity=396 dram_eff=0.2424
bk0: 8a 40087i bk1: 16a 40078i bk2: 0a 40127i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002392 
total_CMD = 40128 
util_bw = 96 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 39961 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40102 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00229266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40098 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002791
n_activity=396 dram_eff=0.2828
bk0: 12a 40082i bk1: 16a 40071i bk2: 0a 40126i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378947
Bank_Level_Parallism_Col = 1.340425
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.340425 

BW Util details:
bwutil = 0.002791 
total_CMD = 40128 
util_bw = 112 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 39968 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40098 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000698 
Either_Row_CoL_Bus_Util = 0.000748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00231758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40110 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001595
n_activity=268 dram_eff=0.2388
bk0: 8a 40085i bk1: 8a 40086i bk2: 0a 40127i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40127i bk6: 0a 40127i bk7: 0a 40127i bk8: 0a 40127i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40129i bk12: 0a 40129i bk13: 0a 40129i bk14: 0a 40129i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001595 
total_CMD = 40128 
util_bw = 64 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 39997 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40110 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00161982
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40090 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003589
n_activity=477 dram_eff=0.3019
bk0: 16a 40071i bk1: 20a 40052i bk2: 0a 40126i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40127i bk6: 0a 40127i bk7: 0a 40127i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40129i bk11: 0a 40129i bk12: 0a 40129i bk13: 0a 40129i bk14: 0a 40129i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003589 
total_CMD = 40128 
util_bw = 144 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 39891 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40090 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.000947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00498405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40110 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001595
n_activity=278 dram_eff=0.2302
bk0: 12a 40084i bk1: 4a 40098i bk2: 0a 40126i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40127i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40129i bk13: 0a 40129i bk14: 0a 40129i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001595 
total_CMD = 40128 
util_bw = 64 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 40000 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40110 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000498405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40082 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004386
n_activity=434 dram_eff=0.4055
bk0: 20a 40050i bk1: 24a 40033i bk2: 0a 40127i bk3: 0a 40127i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090452
Bank_Level_Parallism_Col = 1.085859
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085859 

BW Util details:
bwutil = 0.004386 
total_CMD = 40128 
util_bw = 176 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 39866 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40082 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001096 
Either_Row_CoL_Bus_Util = 0.001146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0041866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40098 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002791
n_activity=405 dram_eff=0.2765
bk0: 16a 40091i bk1: 12a 40082i bk2: 0a 40127i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002791 
total_CMD = 40128 
util_bw = 112 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 39946 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40098 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000698 
Either_Row_CoL_Bus_Util = 0.000748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142045
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40106 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001994
n_activity=312 dram_eff=0.2564
bk0: 8a 40081i bk1: 12a 40078i bk2: 0a 40126i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40127i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40129i bk13: 0a 40129i bk14: 0a 40129i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045045
Bank_Level_Parallism_Col = 1.045872
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045872 

BW Util details:
bwutil = 0.001994 
total_CMD = 40128 
util_bw = 80 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 39987 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40106 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112141
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40090 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003589
n_activity=435 dram_eff=0.331
bk0: 16a 40051i bk1: 20a 40071i bk2: 0a 40126i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140940
Bank_Level_Parallism_Col = 1.081081
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081081 

BW Util details:
bwutil = 0.003589 
total_CMD = 40128 
util_bw = 144 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 39907 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40090 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.000947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40114 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001196
n_activity=212 dram_eff=0.2264
bk0: 8a 40085i bk1: 4a 40100i bk2: 0a 40126i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40127i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40129i bk13: 0a 40129i bk14: 0a 40129i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001196 
total_CMD = 40128 
util_bw = 48 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 40020 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40114 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000772528
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40102 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002392
n_activity=343 dram_eff=0.2799
bk0: 16a 40073i bk1: 8a 40100i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215909
Bank_Level_Parallism_Col = 1.206897
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206897 

BW Util details:
bwutil = 0.002392 
total_CMD = 40128 
util_bw = 96 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 39986 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40102 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.49203e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40111 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001595
n_activity=194 dram_eff=0.3299
bk0: 16a 40065i bk1: 0a 40128i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001595 
total_CMD = 40128 
util_bw = 64 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 40019 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40111 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112141
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40094 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00319
n_activity=411 dram_eff=0.3114
bk0: 16a 40065i bk1: 16a 40072i bk2: 0a 40127i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.003190 
total_CMD = 40128 
util_bw = 128 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 39925 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40094 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000797 
Either_Row_CoL_Bus_Util = 0.000847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00291567
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40109 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001695
n_activity=290 dram_eff=0.2345
bk0: 5a 40090i bk1: 12a 40080i bk2: 0a 40127i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001695 
total_CMD = 40128 
util_bw = 68 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 39993 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40109 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019687
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40110 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001595
n_activity=212 dram_eff=0.3019
bk0: 8a 40084i bk1: 8a 40079i bk2: 0a 40127i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089109
Bank_Level_Parallism_Col = 1.090909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090909 

BW Util details:
bwutil = 0.001595 
total_CMD = 40128 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 40010 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40110 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00358852
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=40128 n_nop=40094 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00319
n_activity=490 dram_eff=0.2612
bk0: 12a 40090i bk1: 20a 40067i bk2: 0a 40126i bk3: 0a 40127i bk4: 0a 40127i bk5: 0a 40127i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40129i bk13: 0a 40129i bk14: 0a 40129i bk15: 0a 40129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003190 
total_CMD = 40128 
util_bw = 128 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 39922 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40094 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000797 
Either_Row_CoL_Bus_Util = 0.000847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164474
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40102 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005981
n_activity=302 dram_eff=0.07947
bk0: 12a 40091i bk1: 12a 40098i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000598 
total_CMD = 40128 
util_bw = 24 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 40037 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40102 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00351376
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40086 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009968
n_activity=409 dram_eff=0.0978
bk0: 20a 40106i bk1: 20a 40105i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062500
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.000997 
total_CMD = 40128 
util_bw = 40 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 40048 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40086 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40110 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003987
n_activity=260 dram_eff=0.06154
bk0: 8a 40097i bk1: 8a 40106i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000399 
total_CMD = 40128 
util_bw = 16 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 40059 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40110 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137061
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40098 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006978
n_activity=301 dram_eff=0.09302
bk0: 24a 40097i bk1: 4a 40097i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000698 
total_CMD = 40128 
util_bw = 28 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 40038 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40098 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000698 
Either_Row_CoL_Bus_Util = 0.000748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134569
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40115 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000299
n_activity=174 dram_eff=0.06897
bk0: 12a 40097i bk1: 0a 40128i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 40128 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 40085 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40115 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139553
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40106 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004984
n_activity=321 dram_eff=0.06231
bk0: 4a 40103i bk1: 16a 40100i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 40128 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 40055 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40106 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134569
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40106 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004984
n_activity=296 dram_eff=0.06757
bk0: 8a 40097i bk1: 12a 40097i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 40128 
util_bw = 20 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 40046 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40106 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00271631
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40091 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008971
n_activity=409 dram_eff=0.08802
bk0: 12a 40097i bk1: 24a 40100i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104651
Bank_Level_Parallism_Col = 1.094118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094118 

BW Util details:
bwutil = 0.000897 
total_CMD = 40128 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 40042 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40091 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.027027 
queue_avg = 0.002243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224282
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40110 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003987
n_activity=235 dram_eff=0.06809
bk0: 8a 40097i bk1: 8a 40097i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000399 
total_CMD = 40128 
util_bw = 16 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 40050 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40110 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00249203
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40106 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004984
n_activity=287 dram_eff=0.06969
bk0: 4a 40097i bk1: 16a 40106i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 40128 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 40055 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40106 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139553
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40111 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003987
n_activity=209 dram_eff=0.07656
bk0: 16a 40097i bk1: 0a 40128i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000399 
total_CMD = 40128 
util_bw = 16 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 40081 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40111 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127093
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40102 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005981
n_activity=332 dram_eff=0.07229
bk0: 12a 40097i bk1: 12a 40097i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000598 
total_CMD = 40128 
util_bw = 24 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 40042 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40102 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00276615
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40093 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008224
n_activity=462 dram_eff=0.07143
bk0: 16a 40103i bk1: 17a 40106i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000822 
total_CMD = 40128 
util_bw = 33 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 40048 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40093 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000822 
Either_Row_CoL_Bus_Util = 0.000872 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000448565
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40102 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005981
n_activity=330 dram_eff=0.07273
bk0: 12a 40097i bk1: 12a 40106i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000598 
total_CMD = 40128 
util_bw = 24 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 40051 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40102 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134569
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40118 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001994
n_activity=132 dram_eff=0.06061
bk0: 4a 40097i bk1: 4a 40106i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 40128 
util_bw = 8 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 40067 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40118 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137061
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40128 n_nop=40110 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003987
n_activity=231 dram_eff=0.06926
bk0: 8a 40097i bk1: 8a 40106i bk2: 0a 40128i bk3: 0a 40128i bk4: 0a 40128i bk5: 0a 40128i bk6: 0a 40128i bk7: 0a 40128i bk8: 0a 40128i bk9: 0a 40128i bk10: 0a 40128i bk11: 0a 40128i bk12: 0a 40128i bk13: 0a 40128i bk14: 0a 40128i bk15: 0a 40128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000399 
total_CMD = 40128 
util_bw = 16 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 40059 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40128 
n_nop = 40110 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 23, Miss = 21, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 13, Miss = 12, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 34, Miss = 32, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 15, Miss = 13, Miss_rate = 0.867, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 26, Miss = 24, Miss_rate = 0.923, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 450
L2_total_cache_miss_rate = 0.9395
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 67
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 9063
Req_Network_injected_packets_per_cycle =       0.1039 
Req_Network_conflicts_per_cycle =       0.0013
Req_Network_conflicts_per_cycle_util =       0.0305
Req_Bank_Level_Parallism =       2.3969
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 9063
Reply_Network_injected_packets_per_cycle =        0.1039
Reply_Network_conflicts_per_cycle =        0.0180
Reply_Network_conflicts_per_cycle_util =       0.3081
Reply_Bank_Level_Parallism =       1.7807
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 209400 (inst/sec)
gpgpu_simulation_rate = 9063 (cycle/sec)
gpgpu_silicon_slowdown = 124903x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 8807
gpu_sim_insn = 209400
gpu_ipc =      23.7765
gpu_tot_sim_cycle = 17870
gpu_tot_sim_insn = 418800
gpu_tot_ipc =      23.4359
gpu_tot_issued_cta = 10
gpu_occupancy = 16.4058% 
gpu_tot_occupancy = 16.4142% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1070
partiton_level_parallism_total  =       0.1054
partiton_level_parallism_util =       2.5120
partiton_level_parallism_util_total  =       2.4531
L2_BW  =       3.8745 GB/Sec
L2_BW_total  =       3.8190 GB/Sec
gpu_total_sim_rate=209400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1828
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 263
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 469696
gpgpu_n_tot_w_icount = 14678
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4043	W0_Idle:28555	W0_Scoreboard:109176	W1:0	W2:0	W3:0	W4:0	W5:20	W6:0	W7:0	W8:0	W9:0	W10:0	W11:4	W12:0	W13:0	W14:0	W15:0	W16:34	W17:26	W18:26	W19:26	W20:26	W21:10	W22:0	W23:0	W24:0	W25:0	W26:0	W27:370	W28:182	W29:182	W30:182	W31:182	W32:12016
single_issue_nums: WS0:3686	WS1:3664	WS2:3664	WS3:3664	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 524 
max_icnt2mem_latency = 72 
maxmrqlatency = 7 
max_icnt2sh_latency = 10 
averagemflatency = 431 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1246 	16 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	404 	1451 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1836 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1788 	94 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5567      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6189      6187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5561      7443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6197      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6790      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5577      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5579      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      8060      6147         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6109      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      8077      6803         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5571      7188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      8073      6802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5559      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5558      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6117      6092         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5500      6113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5509      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6103      6122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5516      6765         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6740      7106         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6736      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6140      5499         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6048      6054         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      7370      5511         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      7380      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6110      5867         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5516      6124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6084      5507         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6757      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5499      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6742      7387         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 20.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 28.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 16.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 40.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1375/64 = 21.484375
number of bytes read:
dram[0]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       768       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       768       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       960       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       896       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       384      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       640       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       896       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       384       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       512       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       640       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1280       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       768       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       896       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       640       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       768       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 44000
Bmin_bank_accesses = 0!
chip skew: 2176/768 = 2.83
number of bytes accessed:
dram[0]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       768       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       768       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       960       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       896       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       384      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       640       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       896       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       384       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       512       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       640       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1280       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       768       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       896       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       640       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       768       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 44000
min_bank_accesses = 0!
chip skew: 2176/768 = 2.83
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         19        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         20        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         19        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         24        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         16        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         17        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         23        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         28        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         21        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         18        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         15        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         14        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         14        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         25        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         16        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         19        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         17        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         14        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         15        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         14        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         14        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         19        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         23        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        508       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        507       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        507       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        511       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        508       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        518       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        515       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        508       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        508       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        505       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        511       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        510       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        521       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        507       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        448       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        452       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        443       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        453       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        444       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        449       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        441       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        442       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        445       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        445       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        442       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        453       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        444       440         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        444       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        446       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        442       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79087 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00182
n_activity=548 dram_eff=0.2628
bk0: 12a 79079i bk1: 24a 79062i bk2: 0a 79124i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001820 
total_CMD = 79125 
util_bw = 144 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 78898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79087 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79079 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002224
n_activity=572 dram_eff=0.3077
bk0: 24a 79051i bk1: 20a 79064i bk2: 0a 79123i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.251748
Bank_Level_Parallism_Col = 1.225352
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225352 

BW Util details:
bwutil = 0.002224 
total_CMD = 79125 
util_bw = 176 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 78880 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79079 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000556 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79087 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00182
n_activity=490 dram_eff=0.2939
bk0: 20a 79059i bk1: 16a 79070i bk2: 0a 79124i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79124i bk6: 0a 79124i bk7: 0a 79124i bk8: 0a 79124i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79126i bk12: 0a 79126i bk13: 0a 79126i bk14: 0a 79126i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001820 
total_CMD = 79125 
util_bw = 144 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 78891 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79087 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000821485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79071 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002629
n_activity=647 dram_eff=0.3215
bk0: 24a 79056i bk1: 28a 79036i bk2: 0a 79123i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79124i bk6: 0a 79124i bk7: 0a 79124i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79126i bk11: 0a 79126i bk12: 0a 79126i bk13: 0a 79126i bk14: 0a 79126i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002629 
total_CMD = 79125 
util_bw = 208 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 78808 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79071 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000657 
Either_Row_CoL_Bus_Util = 0.000682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00252765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79091 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001618
n_activity=449 dram_eff=0.2851
bk0: 12a 79081i bk1: 20a 79078i bk2: 0a 79123i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79124i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79126i bk13: 0a 79126i bk14: 0a 79126i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001618 
total_CMD = 79125 
util_bw = 128 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 78921 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79091 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000404 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000252765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79063 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003033
n_activity=626 dram_eff=0.3834
bk0: 28a 79033i bk1: 32a 79021i bk2: 0a 79124i bk3: 0a 79124i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075630
Bank_Level_Parallism_Col = 1.071730
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071730 

BW Util details:
bwutil = 0.003033 
total_CMD = 79125 
util_bw = 240 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 78783 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79063 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000758 
Either_Row_CoL_Bus_Util = 0.000784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00212322
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79073 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002528
n_activity=643 dram_eff=0.311
bk0: 30a 79069i bk1: 20a 79062i bk2: 0a 79124i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002528 
total_CMD = 79125 
util_bw = 200 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 78832 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79073 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.000657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000745656
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79087 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00182
n_activity=504 dram_eff=0.2857
bk0: 12a 79075i bk1: 24a 79058i bk2: 0a 79123i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79124i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79126i bk13: 0a 79126i bk14: 0a 79126i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034014
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.001820 
total_CMD = 79125 
util_bw = 144 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 78905 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79087 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00056872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79055 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003438
n_activity=791 dram_eff=0.3439
bk0: 20a 79044i bk1: 48a 78999i bk2: 0a 79123i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082677
Bank_Level_Parallism_Col = 1.047431
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047431 

BW Util details:
bwutil = 0.003438 
total_CMD = 79125 
util_bw = 272 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 78737 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79055 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000859 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168088
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79095 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001415
n_activity=420 dram_eff=0.2667
bk0: 12a 79076i bk1: 16a 79071i bk2: 0a 79123i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79124i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79126i bk13: 0a 79126i bk14: 0a 79126i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001415 
total_CMD = 79125 
util_bw = 112 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 78935 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79095 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000454976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79059 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003235
n_activity=763 dram_eff=0.3355
bk0: 36a 79026i bk1: 28a 79067i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094059
Bank_Level_Parallism_Col = 1.089552
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089552 

BW Util details:
bwutil = 0.003235 
total_CMD = 79125 
util_bw = 256 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 78777 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79059 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000809 
Either_Row_CoL_Bus_Util = 0.000834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.52765e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79083 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002022
n_activity=448 dram_eff=0.3571
bk0: 32a 79020i bk1: 8a 79073i bk2: 0a 79124i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100000
Bank_Level_Parallism_Col = 1.101124
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101124 

BW Util details:
bwutil = 0.002022 
total_CMD = 79125 
util_bw = 160 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 78877 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79083 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120063
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002427
n_activity=601 dram_eff=0.3195
bk0: 28a 79042i bk1: 20a 79063i bk2: 0a 79124i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.002427 
total_CMD = 79125 
util_bw = 192 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 78843 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79075 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147867
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79087 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00182
n_activity=508 dram_eff=0.2835
bk0: 16a 79060i bk1: 20a 79072i bk2: 0a 79124i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001820 
total_CMD = 79125 
util_bw = 144 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 78895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79087 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136493
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79095 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001415
n_activity=377 dram_eff=0.2971
bk0: 8a 79081i bk1: 20a 79065i bk2: 0a 79124i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072581
Bank_Level_Parallism_Col = 1.073771
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073771 

BW Util details:
bwutil = 0.001415 
total_CMD = 79125 
util_bw = 112 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 78949 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79095 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181991
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79125 n_nop=79075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002427
n_activity=681 dram_eff=0.2819
bk0: 12a 79087i bk1: 36a 79038i bk2: 0a 79123i bk3: 0a 79124i bk4: 0a 79124i bk5: 0a 79124i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79126i bk13: 0a 79126i bk14: 0a 79126i bk15: 0a 79126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002427 
total_CMD = 79125 
util_bw = 192 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 78837 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79075 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000834123
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79083 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005055
n_activity=486 dram_eff=0.0823
bk0: 20a 79088i bk1: 20a 79095i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000506 
total_CMD = 79125 
util_bw = 40 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 79018 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79083 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178199
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79071 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006572
n_activity=541 dram_eff=0.09612
bk0: 28a 79103i bk1: 24a 79102i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054348
Bank_Level_Parallism_Col = 1.055556
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055556 

BW Util details:
bwutil = 0.000657 
total_CMD = 79125 
util_bw = 52 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 79033 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79071 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000657 
Either_Row_CoL_Bus_Util = 0.000682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79091 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004044
n_activity=464 dram_eff=0.06897
bk0: 12a 79094i bk1: 20a 79103i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000404 
total_CMD = 79125 
util_bw = 32 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 79040 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79091 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000404 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000695103
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79083 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005055
n_activity=436 dram_eff=0.09174
bk0: 28a 79094i bk1: 12a 79082i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000506 
total_CMD = 79125 
util_bw = 40 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 79011 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79083 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000808847
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79099 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003033
n_activity=353 dram_eff=0.06799
bk0: 16a 79094i bk1: 8a 79100i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 79125 
util_bw = 24 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 79045 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79099 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000947867
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79087 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000455
n_activity=473 dram_eff=0.07611
bk0: 16a 79088i bk1: 20a 79097i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000455 
total_CMD = 79125 
util_bw = 36 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 79024 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79087 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000682464
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79083 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005055
n_activity=535 dram_eff=0.07477
bk0: 16a 79094i bk1: 24a 79094i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000506 
total_CMD = 79125 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 79023 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79083 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137757
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79064 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007583
n_activity=646 dram_eff=0.09288
bk0: 28a 79094i bk1: 32a 79082i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072000
Bank_Level_Parallism_Col = 1.064516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064516 

BW Util details:
bwutil = 0.000758 
total_CMD = 79125 
util_bw = 60 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 79000 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79064 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000758 
Either_Row_CoL_Bus_Util = 0.000771 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.016393 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131438
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79087 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000455
n_activity=471 dram_eff=0.07643
bk0: 12a 79094i bk1: 24a 79094i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000455 
total_CMD = 79125 
util_bw = 36 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 79027 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79087 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126382
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79083 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005055
n_activity=509 dram_eff=0.07859
bk0: 20a 79094i bk1: 20a 79103i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000506 
total_CMD = 79125 
util_bw = 40 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 79032 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79083 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000707741
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79083 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005055
n_activity=486 dram_eff=0.0823
bk0: 32a 79094i bk1: 8a 79094i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009901
Bank_Level_Parallism_Col = 1.010101
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010101 

BW Util details:
bwutil = 0.000506 
total_CMD = 79125 
util_bw = 40 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 79024 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79083 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133965
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79059 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008088
n_activity=738 dram_eff=0.08672
bk0: 40a 79091i bk1: 24a 79094i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000809 
total_CMD = 79125 
util_bw = 64 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 78996 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79059 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000809 
Either_Row_CoL_Bus_Util = 0.000834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140284
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79074 n_act=2 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006193
n_activity=633 dram_eff=0.07741
bk0: 24a 79100i bk1: 25a 79103i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000619 
total_CMD = 79125 
util_bw = 49 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 79029 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79074 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 49 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227488
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79071 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006572
n_activity=637 dram_eff=0.08163
bk0: 28a 79094i bk1: 24a 79103i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000657 
total_CMD = 79125 
util_bw = 52 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 79020 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79071 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000657 
Either_Row_CoL_Bus_Util = 0.000682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000682464
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79095 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003539
n_activity=346 dram_eff=0.08092
bk0: 20a 79082i bk1: 8a 79103i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000354 
total_CMD = 79125 
util_bw = 28 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 79032 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79095 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000720379
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=79125 n_nop=79087 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000455
n_activity=482 dram_eff=0.07469
bk0: 24a 79094i bk1: 12a 79103i bk2: 0a 79125i bk3: 0a 79125i bk4: 0a 79125i bk5: 0a 79125i bk6: 0a 79125i bk7: 0a 79125i bk8: 0a 79125i bk9: 0a 79125i bk10: 0a 79125i bk11: 0a 79125i bk12: 0a 79125i bk13: 0a 79125i bk14: 0a 79125i bk15: 0a 79125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000455 
total_CMD = 79125 
util_bw = 36 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 79036 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79125 
n_nop = 79087 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000682464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 31, Miss = 24, Miss_rate = 0.774, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 29, Miss = 24, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 25, Miss = 20, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 39, Miss = 32, Miss_rate = 0.821, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 29, Miss = 21, Miss_rate = 0.724, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 28, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 33, Miss = 32, Miss_rate = 0.970, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 49, Miss = 32, Miss_rate = 0.653, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 33, Miss = 32, Miss_rate = 0.970, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 22, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25, Miss = 20, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 33, Miss = 32, Miss_rate = 0.970, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 36, Miss = 24, Miss_rate = 0.667, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 49, Miss = 32, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 37, Miss = 36, Miss_rate = 0.973, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 35, Miss = 28, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 54, Miss = 44, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 37, Miss = 24, Miss_rate = 0.649, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 40, Miss = 24, Miss_rate = 0.600, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 13, Miss = 8, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 30, Miss = 28, Miss_rate = 0.933, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 935
L2_total_cache_misses = 759
L2_total_cache_miss_rate = 0.8118
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 146
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 17870
Req_Network_injected_packets_per_cycle =       0.1054 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0456
Req_Bank_Level_Parallism =       2.4531
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 17870
Reply_Network_injected_packets_per_cycle =        0.1054
Reply_Network_conflicts_per_cycle =        0.0125
Reply_Network_conflicts_per_cycle_util =       0.2155
Reply_Bank_Level_Parallism =       1.8203
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 209400 (inst/sec)
gpgpu_simulation_rate = 8935 (cycle/sec)
gpgpu_silicon_slowdown = 126692x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 8821
gpu_sim_insn = 209400
gpu_ipc =      23.7388
gpu_tot_sim_cycle = 26691
gpu_tot_sim_insn = 628200
gpu_tot_ipc =      23.5360
gpu_tot_issued_cta = 15
gpu_occupancy = 16.4050% 
gpu_tot_occupancy = 16.4112% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1068
partiton_level_parallism_total  =       0.1059
partiton_level_parallism_util =       2.2644
partiton_level_parallism_util_total  =       2.3868
L2_BW  =       3.8684 GB/Sec
L2_BW_total  =       3.8353 GB/Sec
gpu_total_sim_rate=209400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2742
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 392
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 147
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 245
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 704544
gpgpu_n_tot_w_icount = 22017
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6075	W0_Idle:42415	W0_Scoreboard:161465	W1:0	W2:0	W3:0	W4:0	W5:30	W6:0	W7:0	W8:0	W9:0	W10:0	W11:6	W12:0	W13:0	W14:0	W15:0	W16:51	W17:39	W18:39	W19:39	W20:39	W21:15	W22:0	W23:0	W24:0	W25:0	W26:0	W27:555	W28:273	W29:273	W30:273	W31:273	W32:18024
single_issue_nums: WS0:5529	WS1:5496	WS2:5496	WS3:5496	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 524 
max_icnt2mem_latency = 72 
maxmrqlatency = 7 
max_icnt2sh_latency = 10 
averagemflatency = 419 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1870 	17 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	676 	2120 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2758 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2704 	120 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5567      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6189      6187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5561      7443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6197      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6790      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5577      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5579      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      8060      6147         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6109      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      8077      6803         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5571      7188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      8073      6802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5559      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5558      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6117      6092         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5500      6113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5509      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6103      6122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5516      6765         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6740      7106         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6736      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6140      5499         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6048      6054         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      7370      5511         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      7380      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6110      5867         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5516      6124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6084      5507         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6757      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5499      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6742      7387         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 36.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 28.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 52.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 24.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 44.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 56.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 24.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 44.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2000/64 = 31.250000
number of bytes read:
dram[0]:       512      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       512      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       896      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       736       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       768       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1152      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       512      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1664       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1024       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1024      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1408       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       768      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1408       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 64000
Bmin_bank_accesses = 0!
chip skew: 3072/1152 = 2.67
number of bytes accessed:
dram[0]:       512      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       512      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       896      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       736       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       384       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       768       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1152      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       512      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1664       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1024       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1024      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1408       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       768      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1408       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 64000
min_bank_accesses = 0!
chip skew: 3072/1152 = 2.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         20        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         19        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         21        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         20        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         17        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         21        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         30        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         23        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         20        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         14        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         15        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         14        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         14        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         24        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         16        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         19        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         18        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         14        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         16        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         14        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         14        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         19        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         23        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        508       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        507       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        511       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        511       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        508       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        518       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        515       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        508       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        509       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        507       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        511       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        510       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        509       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        521       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        507       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        448       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        452       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        443       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        453       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        444       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        449       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        441       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        442       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        445       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        445       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        442       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        453       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        444       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        445       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        446       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        442       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118134 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001625
n_activity=708 dram_eff=0.2712
bk0: 16a 118133i bk1: 32a 118111i bk2: 0a 118183i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 118184 
util_bw = 192 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 117897 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118134 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000778447
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118118 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002166
n_activity=805 dram_eff=0.318
bk0: 32a 118104i bk1: 32a 118101i bk2: 0a 118182i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188482
Bank_Level_Parallism_Col = 1.168421
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168421 

BW Util details:
bwutil = 0.002166 
total_CMD = 118184 
util_bw = 256 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 117840 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118118 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000812293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118122 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=759 dram_eff=0.3162
bk0: 36a 118086i bk1: 24a 118123i bk2: 0a 118183i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118183i bk6: 0a 118183i bk7: 0a 118183i bk8: 0a 118183i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118185i bk12: 0a 118185i bk13: 0a 118185i bk14: 0a 118185i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002031 
total_CMD = 118184 
util_bw = 240 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 117827 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118122 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00054999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118110 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=855 dram_eff=0.3368
bk0: 28a 118105i bk1: 44a 118080i bk2: 0a 118182i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118183i bk6: 0a 118183i bk7: 0a 118183i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118185i bk11: 0a 118185i bk12: 0a 118185i bk13: 0a 118185i bk14: 0a 118185i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020080
Bank_Level_Parallism_Col = 1.020243
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020243 

BW Util details:
bwutil = 0.002437 
total_CMD = 118184 
util_bw = 288 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 117777 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118110 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169228
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118134 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001625
n_activity=654 dram_eff=0.2936
bk0: 20a 118130i bk1: 28a 118123i bk2: 0a 118182i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118183i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118185i bk13: 0a 118185i bk14: 0a 118185i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 118184 
util_bw = 192 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 117899 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118134 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118106 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002572
n_activity=832 dram_eff=0.3654
bk0: 36a 118083i bk1: 40a 118069i bk2: 0a 118183i bk3: 0a 118183i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065693
Bank_Level_Parallism_Col = 1.062271
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062271 

BW Util details:
bwutil = 0.002572 
total_CMD = 118184 
util_bw = 304 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 117763 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118106 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118114 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002301
n_activity=859 dram_eff=0.3166
bk0: 40a 118115i bk1: 28a 118107i bk2: 0a 118183i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002301 
total_CMD = 118184 
util_bw = 272 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 117802 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118114 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000507683
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118130 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00176
n_activity=680 dram_eff=0.3059
bk0: 16a 118124i bk1: 36a 118095i bk2: 0a 118182i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118183i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118185i bk13: 0a 118185i bk14: 0a 118185i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.025907
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025907 

BW Util details:
bwutil = 0.001760 
total_CMD = 118184 
util_bw = 208 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 117881 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118130 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000380762
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118098 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002843
n_activity=931 dram_eff=0.3609
bk0: 28a 118083i bk1: 56a 118027i bk2: 0a 118182i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096154
Bank_Level_Parallism_Col = 1.067524
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067524 

BW Util details:
bwutil = 0.002843 
total_CMD = 118184 
util_bw = 336 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 117717 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118098 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000711 
Either_Row_CoL_Bus_Util = 0.000728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118135 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001591
n_activity=648 dram_eff=0.2901
bk0: 23a 118127i bk1: 24a 118124i bk2: 0a 118182i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118183i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118185i bk13: 0a 118185i bk14: 0a 118185i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001591 
total_CMD = 118184 
util_bw = 188 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 117907 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118135 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000398 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00030461
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118094 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002978
n_activity=1052 dram_eff=0.3346
bk0: 44a 118077i bk1: 44a 118104i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074219
Bank_Level_Parallism_Col = 1.070588
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070588 

BW Util details:
bwutil = 0.002978 
total_CMD = 118184 
util_bw = 352 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 117717 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118094 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000745 
Either_Row_CoL_Bus_Util = 0.000762 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.69228e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118114 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002301
n_activity=777 dram_eff=0.3501
bk0: 40a 118065i bk1: 28a 118110i bk2: 0a 118183i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073771
Bank_Level_Parallism_Col = 1.074380
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074380 

BW Util details:
bwutil = 0.002301 
total_CMD = 118184 
util_bw = 272 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 117798 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118114 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000803831
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118118 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002166
n_activity=821 dram_eff=0.3118
bk0: 44a 118084i bk1: 20a 118122i bk2: 0a 118183i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013514
Bank_Level_Parallism_Col = 1.013636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013636 

BW Util details:
bwutil = 0.002166 
total_CMD = 118184 
util_bw = 256 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 117824 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118118 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000989982
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118114 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002301
n_activity=858 dram_eff=0.317
bk0: 36a 118087i bk1: 32a 118113i bk2: 0a 118183i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002301 
total_CMD = 118184 
util_bw = 272 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 117792 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118114 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000913829
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118146 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001218
n_activity=435 dram_eff=0.331
bk0: 12a 118120i bk1: 24a 118113i bk2: 0a 118183i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102564
Bank_Level_Parallism_Col = 1.103896
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103896 

BW Util details:
bwutil = 0.001218 
total_CMD = 118184 
util_bw = 144 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 117968 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118146 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000305 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128613
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118184 n_nop=118122 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=849 dram_eff=0.2827
bk0: 16a 118141i bk1: 44a 118087i bk2: 0a 118182i bk3: 0a 118183i bk4: 0a 118183i bk5: 0a 118183i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118185i bk13: 0a 118185i bk14: 0a 118185i bk15: 0a 118185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002031 
total_CMD = 118184 
util_bw = 240 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 117837 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118122 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000558451
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118130 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00044
n_activity=636 dram_eff=0.08176
bk0: 24a 118147i bk1: 28a 118154i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000440 
total_CMD = 118184 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 118065 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118130 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119305
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118106 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006431
n_activity=783 dram_eff=0.09706
bk0: 36a 118162i bk1: 40a 118161i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043103
Bank_Level_Parallism_Col = 1.043860
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043860 

BW Util details:
bwutil = 0.000643 
total_CMD = 118184 
util_bw = 76 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 118068 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118106 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118134 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004061
n_activity=644 dram_eff=0.07453
bk0: 16a 118153i bk1: 32a 118162i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 118184 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 118083 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118134 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000465376
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118102 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006769
n_activity=851 dram_eff=0.09401
bk0: 52a 118153i bk1: 28a 118141i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000677 
total_CMD = 118184 
util_bw = 80 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 118030 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118102 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000677 
Either_Row_CoL_Bus_Util = 0.000694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000541528
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118130 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00044
n_activity=658 dram_eff=0.07903
bk0: 32a 118153i bk1: 20a 118159i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000440 
total_CMD = 118184 
util_bw = 52 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 118076 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118130 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000634604
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118118 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005415
n_activity=738 dram_eff=0.08672
bk0: 32a 118147i bk1: 32a 118156i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000542 
total_CMD = 118184 
util_bw = 64 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 118055 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118118 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000456915
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118126 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004738
n_activity=737 dram_eff=0.07598
bk0: 24a 118153i bk1: 32a 118153i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000474 
total_CMD = 118184 
util_bw = 56 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 118066 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118126 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000922291
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118115 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005754
n_activity=731 dram_eff=0.09302
bk0: 32a 118153i bk1: 36a 118141i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067669
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000575 
total_CMD = 118184 
util_bw = 68 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 118051 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118115 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.014493 
queue_avg = 0.000880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000879984
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118134 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004061
n_activity=621 dram_eff=0.07729
bk0: 20a 118153i bk1: 28a 118153i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 118184 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 118074 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118134 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000846138
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118122 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005077
n_activity=738 dram_eff=0.0813
bk0: 32a 118153i bk1: 28a 118162i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000508 
total_CMD = 118184 
util_bw = 60 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 118071 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118122 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000473837
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118126 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004738
n_activity=657 dram_eff=0.08524
bk0: 44a 118153i bk1: 12a 118153i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008547
Bank_Level_Parallism_Col = 1.008696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008696 

BW Util details:
bwutil = 0.000474 
total_CMD = 118184 
util_bw = 56 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 118067 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118126 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000896907
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118086 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008123
n_activity=1042 dram_eff=0.09213
bk0: 56a 118150i bk1: 40a 118152i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000812 
total_CMD = 118184 
util_bw = 96 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 118022 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118086 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000812 
Either_Row_CoL_Bus_Util = 0.000829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000939213
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118117 n_act=2 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00055
n_activity=790 dram_eff=0.08228
bk0: 24a 118159i bk1: 41a 118162i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000550 
total_CMD = 118184 
util_bw = 65 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 118072 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118117 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 65 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000152305
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118114 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005754
n_activity=789 dram_eff=0.08619
bk0: 44a 118153i bk1: 24a 118162i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000575 
total_CMD = 118184 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 118063 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118114 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456915
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118134 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004061
n_activity=547 dram_eff=0.08775
bk0: 32a 118141i bk1: 16a 118162i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 118184 
util_bw = 48 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 118071 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118134 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000482299
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=118184 n_nop=118122 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005077
n_activity=754 dram_eff=0.07958
bk0: 36a 118153i bk1: 24a 118162i bk2: 0a 118184i bk3: 0a 118184i bk4: 0a 118184i bk5: 0a 118184i bk6: 0a 118184i bk7: 0a 118184i bk8: 0a 118184i bk9: 0a 118184i bk10: 0a 118184i bk11: 0a 118184i bk12: 0a 118184i bk13: 0a 118184i bk14: 0a 118184i bk15: 0a 118184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000508 
total_CMD = 118184 
util_bw = 60 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 118071 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 118184 
n_nop = 118122 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456915

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 43, Miss = 32, Miss_rate = 0.744, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 44, Miss = 32, Miss_rate = 0.727, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 49, Miss = 40, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 25, Miss_rate = 0.625, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 54, Miss = 44, Miss_rate = 0.815, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 37, Miss = 36, Miss_rate = 0.973, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 44, Miss_rate = 0.595, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 41, Miss = 40, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 51, Miss = 32, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 41, Miss = 40, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 61, Miss = 48, Miss_rate = 0.787, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 57, Miss = 35, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 75, Miss = 44, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 49, Miss = 48, Miss_rate = 0.980, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 44, Miss_rate = 0.759, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 76, Miss = 56, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 73, Miss = 48, Miss_rate = 0.658, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 24, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1377
L2_total_cache_misses = 1056
L2_total_cache_miss_rate = 0.7669
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 213
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 26691
Req_Network_injected_packets_per_cycle =       0.1059 
Req_Network_conflicts_per_cycle =       0.0022
Req_Network_conflicts_per_cycle_util =       0.0490
Req_Bank_Level_Parallism =       2.3868
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 26691
Reply_Network_injected_packets_per_cycle =        0.1059
Reply_Network_conflicts_per_cycle =        0.0109
Reply_Network_conflicts_per_cycle_util =       0.1831
Reply_Bank_Level_Parallism =       1.7841
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 209400 (inst/sec)
gpgpu_simulation_rate = 8897 (cycle/sec)
gpgpu_silicon_slowdown = 127233x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4-ctx_0x55a9bd6bce90.traceg.xz
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f73dd000000
-local mem base_addr = 0x00007f73db000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4-ctx_0x55a9bd6bce90.traceg.xz
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 8179
gpu_sim_insn = 176760
gpu_ipc =      21.6114
gpu_tot_sim_cycle = 34870
gpu_tot_sim_insn = 804960
gpu_tot_ipc =      23.0846
gpu_tot_issued_cta = 20
gpu_occupancy = 16.3505% 
gpu_tot_occupancy = 16.3983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0995
partiton_level_parallism_total  =       0.1044
partiton_level_parallism_util =       2.7877
partiton_level_parallism_util_total  =       2.4661
L2_BW  =       3.6051 GB/Sec
L2_BW_total  =       3.7813 GB/Sec
gpu_total_sim_rate=201240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 32
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 33
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 34
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 31
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 189, Miss_rate = 0.818, Pending_hits = 35, Reservation_fails = 38
	L1D_cache_core[16]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 33
	L1D_cache_core[17]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 33
	L1D_cache_core[18]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 39
	L1D_cache_core[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3528
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 535
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 202
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 333
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
186, 185, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 902272
gpgpu_n_tot_w_icount = 28196
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7798	W0_Idle:54416	W0_Scoreboard:204395	W1:0	W2:0	W3:0	W4:7	W5:33	W6:0	W7:0	W8:0	W9:16	W10:13	W11:19	W12:13	W13:5	W14:0	W15:0	W16:51	W17:39	W18:39	W19:41	W20:39	W21:15	W22:0	W23:1	W24:0	W25:0	W26:0	W27:615	W28:385	W29:364	W30:364	W31:364	W32:23120
single_issue_nums: WS0:7082	WS1:7038	WS2:7038	WS3:7038	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 524 
max_icnt2mem_latency = 72 
maxmrqlatency = 7 
max_icnt2sh_latency = 10 
averagemflatency = 412 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2368 	19 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	945 	2661 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3549 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3501 	137 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5567      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6189      6187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5561      7443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6197      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6790      5563         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5577      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5579      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      8060      6147         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6109      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      8077      6803         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5571      7188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      8073      6802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5559      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5558      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6117      6092         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5500      6113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5509      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6103      6122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5516      6765         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6740      7106         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6736      5494         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6140      5499         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6048      6054         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      7370      5511         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      7380      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6110      5867         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5516      6124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6084      5507         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6757      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5499      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6742      7387         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 20.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 44.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 44.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 28.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 52.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 40.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 24.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 56.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 48.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 44.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 36.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 52.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 48.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 60.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 56.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2500/64 = 39.062500
number of bytes read:
dram[0]:       640      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1024      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       896      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       896      1632         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1536      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1536      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       768      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1280      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1280      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1792      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1536       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      1024      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1152      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1536       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1920      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1024      1440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1152       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 80000
Bmin_bank_accesses = 0!
chip skew: 3456/1536 = 2.25
number of bytes accessed:
dram[0]:       640      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1024      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       896      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       896      1632         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1536      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1536      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       768      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1280      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1280      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1792      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1536       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      1024      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1152      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1024       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1536       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1920      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1024      1440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1152       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 80000
min_bank_accesses = 0!
chip skew: 3456/1536 = 2.25
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         21        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         19        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         16        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         21        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         19        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         21        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         29        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         22        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         14        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         15        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         14        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         14        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         23        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         17        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         18        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         17        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         14        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         16        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         14        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         14        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         20        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         24        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        508       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        507       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        511       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        511       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        508       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        518       518         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        515       510         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        512       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        508       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        509       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        507       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        511       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        510       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        511       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        521       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        507       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        448       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        452       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        445       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        453       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        444       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        449       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        443       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        442       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        445       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        445       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        442       444         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        453       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        444       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        445       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        446       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        442       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154339 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001554
n_activity=835 dram_eff=0.2874
bk0: 20a 154350i bk1: 40a 154324i bk2: 0a 154400i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001554 
total_CMD = 154401 
util_bw = 240 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 154062 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154339 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000595851
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154315 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002176
n_activity=1064 dram_eff=0.3158
bk0: 44a 154309i bk1: 40a 154312i bk2: 0a 154399i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157205
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140351 

BW Util details:
bwutil = 0.002176 
total_CMD = 154401 
util_bw = 336 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 153960 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154315 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000621758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154331 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001762
n_activity=855 dram_eff=0.3181
bk0: 40a 154293i bk1: 28a 154337i bk2: 0a 154400i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154400i bk6: 0a 154400i bk7: 0a 154400i bk8: 0a 154400i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154402i bk12: 0a 154402i bk13: 0a 154402i bk14: 0a 154402i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001762 
total_CMD = 154401 
util_bw = 272 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 154003 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154331 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000420982
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154315 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002176
n_activity=1023 dram_eff=0.3284
bk0: 32a 154318i bk1: 52a 154290i bk2: 0a 154399i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154400i bk6: 0a 154400i bk7: 0a 154400i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154402i bk11: 0a 154402i bk12: 0a 154402i bk13: 0a 154402i bk14: 0a 154402i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018382
Bank_Level_Parallism_Col = 1.018519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018519 

BW Util details:
bwutil = 0.002176 
total_CMD = 154401 
util_bw = 336 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 153936 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154315 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001658
n_activity=828 dram_eff=0.3092
bk0: 28a 154333i bk1: 36a 154322i bk2: 0a 154399i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154400i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154402i bk13: 0a 154402i bk14: 0a 154402i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004785
Bank_Level_Parallism_Col = 1.004831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004831 

BW Util details:
bwutil = 0.001658 
total_CMD = 154401 
util_bw = 256 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 154037 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154335 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000136009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154295 n_act=2 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002694
n_activity=1128 dram_eff=0.3688
bk0: 44a 154278i bk1: 60a 154240i bk2: 0a 154400i bk3: 0a 154400i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065934
Bank_Level_Parallism_Col = 1.063361
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063361 

BW Util details:
bwutil = 0.002694 
total_CMD = 154401 
util_bw = 416 
Wasted_Col = 146 
Wasted_Row = 0 
Idle = 153839 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154295 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 104 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000674 
Either_Row_CoL_Bus_Util = 0.000687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130828
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154315 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002176
n_activity=1051 dram_eff=0.3197
bk0: 44a 154321i bk1: 40a 154303i bk2: 0a 154400i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002176 
total_CMD = 154401 
util_bw = 336 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 153935 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154315 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000388599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154320 n_act=2 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002047
n_activity=1008 dram_eff=0.3135
bk0: 28a 154324i bk1: 51a 154294i bk2: 0a 154399i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154400i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154402i bk13: 0a 154402i bk14: 0a 154402i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019455
Bank_Level_Parallism_Col = 1.019608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019608 

BW Util details:
bwutil = 0.002047 
total_CMD = 154401 
util_bw = 316 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 153965 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154320 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 79 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000291449
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154299 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002591
n_activity=1139 dram_eff=0.3512
bk0: 36a 154288i bk1: 64a 154234i bk2: 0a 154399i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085714
Bank_Level_Parallism_Col = 1.060172
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060172 

BW Util details:
bwutil = 0.002591 
total_CMD = 154401 
util_bw = 400 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 153852 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154299 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000648 
Either_Row_CoL_Bus_Util = 0.000661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000952066
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154343 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001451
n_activity=766 dram_eff=0.2924
bk0: 24a 154344i bk1: 32a 154325i bk2: 0a 154399i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154400i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154402i bk13: 0a 154402i bk14: 0a 154402i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001451 
total_CMD = 154401 
util_bw = 224 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 154078 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154343 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233159
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154291 n_act=2 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002798
n_activity=1328 dram_eff=0.3253
bk0: 48a 154288i bk1: 60a 154302i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063123
Bank_Level_Parallism_Col = 1.060000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060000 

BW Util details:
bwutil = 0.002798 
total_CMD = 154401 
util_bw = 432 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 153836 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154291 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 108 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000699 
Either_Row_CoL_Bus_Util = 0.000712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.29533e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154311 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00228
n_activity=1024 dram_eff=0.3438
bk0: 48a 154269i bk1: 40a 154313i bk2: 0a 154400i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061856
Bank_Level_Parallism_Col = 1.062284
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062284 

BW Util details:
bwutil = 0.002280 
total_CMD = 154401 
util_bw = 352 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 153915 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154311 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000570 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000615281
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154327 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001865
n_activity=933 dram_eff=0.3087
bk0: 44a 154301i bk1: 28a 154333i bk2: 0a 154400i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012712
Bank_Level_Parallism_Col = 1.012820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012820 

BW Util details:
bwutil = 0.001865 
total_CMD = 154401 
util_bw = 288 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 154004 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154327 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000757767
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154307 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002383
n_activity=1155 dram_eff=0.3186
bk0: 52a 154280i bk1: 40a 154320i bk2: 0a 154400i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002383 
total_CMD = 154401 
util_bw = 368 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 153888 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154307 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000699477
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154351 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=603 dram_eff=0.3184
bk0: 20a 154327i bk1: 28a 154325i bk2: 0a 154400i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087432
Bank_Level_Parallism_Col = 1.088398
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088398 

BW Util details:
bwutil = 0.001244 
total_CMD = 154401 
util_bw = 192 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 154125 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154351 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000311 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00098445
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=154401 n_nop=154319 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002073
n_activity=1058 dram_eff=0.3025
bk0: 24a 154344i bk1: 56a 154280i bk2: 0a 154399i bk3: 0a 154400i bk4: 0a 154400i bk5: 0a 154400i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154402i bk13: 0a 154402i bk14: 0a 154402i bk15: 0a 154402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007843
Bank_Level_Parallism_Col = 1.007905
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007905 

BW Util details:
bwutil = 0.002073 
total_CMD = 154401 
util_bw = 320 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 153956 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154319 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000433935
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154327 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004663
n_activity=858 dram_eff=0.08392
bk0: 40a 154364i bk1: 32a 154371i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000466 
total_CMD = 154401 
util_bw = 72 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 154262 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154327 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000913207
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154311 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005699
n_activity=913 dram_eff=0.09639
bk0: 40a 154379i bk1: 48a 154378i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039062
Bank_Level_Parallism_Col = 1.039683
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039683 

BW Util details:
bwutil = 0.000570 
total_CMD = 154401 
util_bw = 88 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 154273 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154311 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000570 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154343 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003627
n_activity=747 dram_eff=0.07497
bk0: 24a 154370i bk1: 32a 154379i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000363 
total_CMD = 154401 
util_bw = 56 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 154292 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154343 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000356215
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154295 n_act=2 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006736
n_activity=1127 dram_eff=0.09228
bk0: 56a 154370i bk1: 48a 154349i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000674 
total_CMD = 154401 
util_bw = 104 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 154214 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154295 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 104 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000674 
Either_Row_CoL_Bus_Util = 0.000687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000427458
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154331 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004404
n_activity=814 dram_eff=0.08354
bk0: 48a 154370i bk1: 20a 154376i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000440 
total_CMD = 154401 
util_bw = 68 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 154277 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154331 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000485748
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154315 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000544
n_activity=956 dram_eff=0.08787
bk0: 44a 154364i bk1: 40a 154373i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000544 
total_CMD = 154401 
util_bw = 84 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 154252 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154315 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000349739
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154327 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004663
n_activity=924 dram_eff=0.07792
bk0: 32a 154370i bk1: 40a 154370i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000466 
total_CMD = 154401 
util_bw = 72 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 154267 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154327 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000705954
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154320 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005181
n_activity=883 dram_eff=0.0906
bk0: 36a 154370i bk1: 44a 154358i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062069
Bank_Level_Parallism_Col = 1.055556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055556 

BW Util details:
bwutil = 0.000518 
total_CMD = 154401 
util_bw = 80 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 154256 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154320 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.012346 
queue_avg = 0.000674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000673571
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154339 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003886
n_activity=773 dram_eff=0.07762
bk0: 32a 154370i bk1: 28a 154370i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000389 
total_CMD = 154401 
util_bw = 60 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 154279 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154339 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000647664
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154307 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005959
n_activity=1085 dram_eff=0.08479
bk0: 52a 154370i bk1: 40a 154379i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000596 
total_CMD = 154401 
util_bw = 92 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 154256 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154307 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000362692
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004145
n_activity=742 dram_eff=0.08625
bk0: 48a 154370i bk1: 16a 154370i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008000
Bank_Level_Parallism_Col = 1.008130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008130 

BW Util details:
bwutil = 0.000415 
total_CMD = 154401 
util_bw = 64 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 154276 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154335 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000686524
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154299 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006477
n_activity=1077 dram_eff=0.09285
bk0: 60a 154367i bk1: 40a 154369i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000648 
total_CMD = 154401 
util_bw = 100 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 154235 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154299 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000648 
Either_Row_CoL_Bus_Util = 0.000661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000718907
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154322 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004987
n_activity=942 dram_eff=0.08174
bk0: 32a 154376i bk1: 45a 154379i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000499 
total_CMD = 154401 
util_bw = 77 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 154277 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154322 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00011658
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154311 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005699
n_activity=974 dram_eff=0.09035
bk0: 56a 154370i bk1: 32a 154379i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000570 
total_CMD = 154401 
util_bw = 88 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 154260 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154311 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000570 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349739
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154343 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003627
n_activity=644 dram_eff=0.08696
bk0: 36a 154358i bk1: 20a 154379i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000363 
total_CMD = 154401 
util_bw = 56 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 154280 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154343 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369169
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=154401 n_nop=154331 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004404
n_activity=839 dram_eff=0.08105
bk0: 40a 154370i bk1: 28a 154379i bk2: 0a 154401i bk3: 0a 154401i bk4: 0a 154401i bk5: 0a 154401i bk6: 0a 154401i bk7: 0a 154401i bk8: 0a 154401i bk9: 0a 154401i bk10: 0a 154401i bk11: 0a 154401i bk12: 0a 154401i bk13: 0a 154401i bk14: 0a 154401i bk15: 0a 154401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000440 
total_CMD = 154401 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 154280 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154401 
n_nop = 154331 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 40, Miss_rate = 0.714, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52, Miss = 36, Miss_rate = 0.692, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 58, Miss = 44, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 52, Miss_rate = 0.765, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 57, Miss = 33, Miss_rate = 0.579, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 52, Miss_rate = 0.765, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 49, Miss = 48, Miss_rate = 0.980, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 60, Miss_rate = 0.577, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 49, Miss = 48, Miss_rate = 0.980, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 58, Miss = 43, Miss_rate = 0.741, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 43, Miss = 40, Miss_rate = 0.930, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 49, Miss = 48, Miss_rate = 0.980, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 56, Miss_rate = 0.767, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 66, Miss = 36, Miss_rate = 0.545, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 28, Miss = 28, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 95, Miss = 48, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 67, Miss = 64, Miss_rate = 0.955, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 68, Miss = 48, Miss_rate = 0.706, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61, Miss = 44, Miss_rate = 0.721, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 94, Miss = 64, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 82, Miss = 48, Miss_rate = 0.585, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 35, Miss = 20, Miss_rate = 0.571, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 37, Miss = 36, Miss_rate = 0.973, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1800
L2_total_cache_misses = 1324
L2_total_cache_miss_rate = 0.7356
L2_total_cache_pending_hits = 52
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 52
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 34870
Req_Network_injected_packets_per_cycle =       0.1044 
Req_Network_conflicts_per_cycle =       0.0026
Req_Network_conflicts_per_cycle_util =       0.0603
Req_Bank_Level_Parallism =       2.4661
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 34870
Reply_Network_injected_packets_per_cycle =        0.1044
Reply_Network_conflicts_per_cycle =        0.0099
Reply_Network_conflicts_per_cycle_util =       0.1743
Reply_Bank_Level_Parallism =       1.8338
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 201240 (inst/sec)
gpgpu_simulation_rate = 8717 (cycle/sec)
gpgpu_silicon_slowdown = 129861x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

