
---------- Begin Simulation Statistics ----------
final_tick                                28203680000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    263                       # Simulator instruction rate (inst/s)
host_mem_usage                                9071740                       # Number of bytes of host memory used
host_op_rate                                      271                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27788.88                       # Real time elapsed on the host
host_tick_rate                                 790959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7316809                       # Number of instructions simulated
sim_ops                                       7523539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021980                       # Number of seconds simulated
sim_ticks                                 21979855625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.419145                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   31014                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                44042                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                516                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4271                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39695                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4900                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1343                       # Number of indirect misses.
system.cpu.branchPred.lookups                   72115                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12452                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1243                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      385501                       # Number of instructions committed
system.cpu.committedOps                        426525                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.724359                       # CPI: cycles per instruction
system.cpu.discardedOps                         11271                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             232838                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            102010                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44405                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          894458                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.268503                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      501                       # number of quiesce instructions executed
system.cpu.numCycles                          1435744                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       501                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  255938     60.01%     60.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1190      0.28%     60.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                 103256     24.21%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 66141     15.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   426525                       # Class of committed instruction
system.cpu.quiesceCycles                     33732025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          541286                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              191550                       # Transaction distribution
system.membus.trans_dist::ReadResp             192227                       # Transaction distribution
system.membus.trans_dist::WriteReq             111242                       # Transaction distribution
system.membus.trans_dist::WriteResp            111242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          362                       # Transaction distribution
system.membus.trans_dist::CleanEvict              269                       # Transaction distribution
system.membus.trans_dist::ReadExReq               205                       # Transaction distribution
system.membus.trans_dist::ReadExResp              205                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           438                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       595038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       595038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 607979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        62848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        80177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     19040616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     19040616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19136089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304198                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000076                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008695                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304175     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              304198                       # Request fanout histogram
system.membus.reqLayer6.occupancy           806534655                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10647875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              525421                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2078875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9463310                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1175118955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1199500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2981639                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3727049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745410                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2981639                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3727049                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3727049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3727049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7454098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       281600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       281600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       454870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       454870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4172                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8438                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1216514                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1302530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1472940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11641                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     19464196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     20840452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23443169                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2377068125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1623965                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          874                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.06                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1965691340                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1301974000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8944918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14908196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4472459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5963278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34288851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5963278                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4472459                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10435737                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8944918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14908196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10435737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10435737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44724589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       376832                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       233984                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4472459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10435737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2236229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17144426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4472459                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537772                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6010231                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4472459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14908196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3774001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23154656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       191023                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       191023                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       106496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       106496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       565250                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       595038                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     18087940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     19040616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       366685                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       366685    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       366685                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    872030155                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1061587000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45580000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11079608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008120925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17889835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47706228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2073716988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44724589                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44787009                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89511598                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052845513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62676845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47706228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2163228586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6225920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25296900                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13238276                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23986180                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       194560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4847617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       413697                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3100673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20871475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843804087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    283255728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2981639                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1150912928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488988835                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    602291308                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1091280143                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20871475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332792922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    885547036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2981639                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2242193072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          239                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          262                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       695910                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        66970                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         762880                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       695910                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       695910                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       695910                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        66970                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        762880                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11862020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12264552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6225920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6838912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       185345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              191643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        97280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             106858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14970617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    539676884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1805289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             557990562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1054056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17889835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    283255728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5963278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2236229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311144537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1054056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32860452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    822932612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5963278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3774001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1805289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            869135099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    282371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372114750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          517                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          517                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              349523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112983                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106858                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191643                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106858                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6413925355                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  956940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11437860355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33512.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59762.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       517                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   178428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                191640                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106858                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.775060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.868470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.299261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          607      2.97%      2.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          535      2.62%      5.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          315      1.54%      7.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          290      1.42%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      1.94%     10.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          276      1.35%     11.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          290      1.42%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      1.91%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17342     84.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     370.272727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    915.764992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           429     82.98%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.97%     83.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14      2.71%     86.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.19%     86.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.19%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           50      9.67%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.19%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      1.35%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.19%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.58%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           517                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     206.717602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.632347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    378.800818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            351     67.89%     67.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            41      7.93%     75.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      2.51%     78.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.58%     78.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.39%     79.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.77%     80.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.19%     80.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.97%     81.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.19%     81.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.39%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.58%     82.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.19%     82.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.19%     82.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.39%     83.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           87     16.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           517                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12248832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6839872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12264552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6838912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       311.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    557.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21979997500                       # Total gap between requests
system.mem_ctrls.avgGap                      73634.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11845764                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6224960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14970616.987389789894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 538937297.955977797508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537771.702265219064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1802377.625944938511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1141408.771196148358                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17889835.434257999063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 283212051.353044331074                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5963278.478086000308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745409.809760750039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2236229.429282249883                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       185345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          362                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        97280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    330293180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  11034212400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     46969085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26385690                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22145347735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29888610110                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 345011280600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1233622445                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21112395375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    771096770                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64159.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59533.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     88620.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42557.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61174993.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4864682.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3546579.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    602354.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82470294.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1004032.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         10087580.700000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7039880.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        348097837.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       148526751.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210420869.399983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     119577476.399986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     332875506.000002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1176625902.150003                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         53.532012                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17422722480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3368863520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1002                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42081265.718563                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    217412273.215208                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          501    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        20250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7120965875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21082714125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       143899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           143899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       143899                       # number of overall hits
system.cpu.icache.overall_hits::total          143899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            239                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          239                       # number of overall misses
system.cpu.icache.overall_misses::total           239                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10377500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10377500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10377500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10377500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       144138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       144138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       144138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       144138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43420.502092                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43420.502092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43420.502092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43420.502092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9999875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9999875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9999875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9999875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41840.481172                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41840.481172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41840.481172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41840.481172                       # average overall mshr miss latency
system.cpu.icache.replacements                     75                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       143899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          143899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           239                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10377500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10377500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       144138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       144138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43420.502092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43420.502092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9999875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9999875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41840.481172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41840.481172                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           414.021995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              707689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                75                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9435.853333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   414.021995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            288515                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           288515                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       164767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           164767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       164767                       # number of overall hits
system.cpu.dcache.overall_hits::total          164767                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          820                       # number of overall misses
system.cpu.dcache.overall_misses::total           820                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61398625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61398625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61398625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61398625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       165587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       165587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       165587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       165587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004952                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004952                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004952                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004952                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74876.371951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74876.371951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74876.371951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74876.371951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          362                       # number of writebacks
system.cpu.dcache.writebacks::total               362                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          177                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47826250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47826250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47826250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47826250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11461875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11461875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003883                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003883                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003883                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003883                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74379.860031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74379.860031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74379.860031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74379.860031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.691447                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.691447                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    556                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       103982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          103982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33120500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33120500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       104422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       104422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75273.863636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75273.863636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          527                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          527                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32374750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32374750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11461875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11461875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73914.954338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73914.954338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21749.288425                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21749.288425                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28278125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28278125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74416.118421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74416.118421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15451500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15451500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75373.170732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75373.170732                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           438.575707                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               556                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.615108                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   438.575707                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.856593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.856593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            662991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           662991                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28203680000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28204361250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    263                       # Simulator instruction rate (inst/s)
host_mem_usage                                9071740                       # Number of bytes of host memory used
host_op_rate                                      271                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27788.99                       # Real time elapsed on the host
host_tick_rate                                 790980                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7317293                       # Number of instructions simulated
sim_ops                                       7524139                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021981                       # Number of seconds simulated
sim_ticks                                 21980536875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.355256                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   31033                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                44109                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                517                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4284                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39712                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4900                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1343                       # Number of indirect misses.
system.cpu.branchPred.lookups                   72229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12487                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1243                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      385985                       # Number of instructions committed
system.cpu.committedOps                        427125                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.722513                       # CPI: cycles per instruction
system.cpu.discardedOps                         11314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             233206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            102158                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          894872                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.268636                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      501                       # number of quiesce instructions executed
system.cpu.numCycles                          1436834                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       501                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  256285     60.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1190      0.28%     60.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                 103397     24.21%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 66252     15.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   427125                       # Class of committed instruction
system.cpu.quiesceCycles                     33732025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          541962                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1534                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              191550                       # Transaction distribution
system.membus.trans_dist::ReadResp             192233                       # Transaction distribution
system.membus.trans_dist::WriteReq             111242                       # Transaction distribution
system.membus.trans_dist::WriteResp            111242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          364                       # Transaction distribution
system.membus.trans_dist::CleanEvict              271                       # Transaction distribution
system.membus.trans_dist::ReadExReq               206                       # Transaction distribution
system.membus.trans_dist::ReadExResp              206                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           441                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       595038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       595038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 607997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        80561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     19040616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     19040616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19136665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304206                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000079                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008882                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304182     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              304206                       # Request fanout histogram
system.membus.reqLayer6.occupancy           806553530                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10647875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              532624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2078875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9486310                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1175118955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1214500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2981547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3726934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745387                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2981547                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3726934                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3726934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3726934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7453867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       281600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       281600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       454870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       454870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4172                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8438                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1216514                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1302530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1472940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11641                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     19464196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     20840452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23443169                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2377068125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1623965                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          874                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.06                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1965691340                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1301974000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8944640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14907734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4472320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5963094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34287789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5963094                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4472320                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10435414                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8944640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14907734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10435414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10435414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44723202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       376832                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       233984                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4472320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10435414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2236160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17143894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4472320                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537724                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6010044                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4472320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14907734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3773884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23153939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       191023                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       191023                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       106496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       106496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       565250                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       595038                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     18087940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     19040616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       366685                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       366685    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       366685                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    872030155                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1061587000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45580000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11079608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008058686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17889281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47704749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2073652716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44723202                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44785621                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89508824                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052781889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62674902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47704749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2163161540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6225920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25296900                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13238276                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23986180                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       194560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4847617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       413697                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3100673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20870828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843777934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    283246949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2981547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1150877258                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488973680                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    602272641                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1091246321                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20870828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332751614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    885519590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2981547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2242123579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          242                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          266                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       704623                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69880                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         774503                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       704623                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       704623                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       704623                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69880                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        774503                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11862020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12264744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6225920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6839040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       185345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              191646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        97280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             106860                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14970153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    539660158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1813968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             557982003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1059847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17889281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    283246949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5963094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2236160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311140717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1059847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32859434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    822907107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5963094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3773884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1813968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            869122720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    282371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372114750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          517                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          517                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              349531                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112983                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191646                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106860                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191646                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6413943355                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  956955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11437957105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33512.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59762.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       517                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   178430                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                191643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.775060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.868470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.299261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          607      2.97%      2.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          535      2.62%      5.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          315      1.54%      7.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          290      1.42%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      1.94%     10.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          276      1.35%     11.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          290      1.42%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      1.91%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17342     84.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     370.272727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    915.764992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           429     82.98%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.97%     83.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14      2.71%     86.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.19%     86.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.19%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           50      9.67%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.19%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      1.35%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.19%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.58%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           517                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     206.717602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.632347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    378.800818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            351     67.89%     67.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            41      7.93%     75.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      2.51%     78.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.58%     78.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.39%     79.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.77%     80.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.19%     80.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.97%     81.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.19%     81.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.39%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.58%     82.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.19%     82.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.19%     82.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.39%     83.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           87     16.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           517                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12249024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6839872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12264744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6839040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       311.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    557.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21980668750                       # Total gap between requests
system.mem_ctrls.avgGap                      73635.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11845764                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6224960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14970152.998139631003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 538920594.495260715485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537724.041601690697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1811056.764736097772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1141373.395139148459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17889280.968711551279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 283203273.668901205063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5963093.656237184070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745386.707029648009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2236160.121088943910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       185345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          364                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        97280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    330293180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  11034212400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     46969085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26482440                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22145347735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29888610110                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 345011280600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1233622445                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21112395375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    771096770                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64159.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59533.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     88620.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42507.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60838867.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4864682.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3546579.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    602354.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82470294.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1004032.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         10088074.125000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7039880.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        348103293.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       148526751.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210420869.399983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     119595890.587486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     332875506.000002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1176650266.012503                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         53.531462                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17422722480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3369544770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1002                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42081265.718563                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    217412273.215208                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          501    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        20250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7121647125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21082714125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       144074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           144074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       144074                       # number of overall hits
system.cpu.icache.overall_hits::total          144074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          242                       # number of overall misses
system.cpu.icache.overall_misses::total           242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10511875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10511875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10511875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10511875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       144316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       144316                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       144316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       144316                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001677                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001677                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          242                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10129500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10129500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001677                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001677                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001677                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001677                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.438017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.438017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.438017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.438017                       # average overall mshr miss latency
system.cpu.icache.replacements                     75                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       144074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          144074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10511875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10511875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       144316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       144316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.438017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.438017                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           414.022164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2347871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               495                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4743.173737                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   414.022164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            288874                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           288874                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       165027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           165027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       165027                       # number of overall hits
system.cpu.dcache.overall_hits::total          165027                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            824                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          824                       # number of overall misses
system.cpu.dcache.overall_misses::total           824                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61644875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61644875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61644875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61644875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       165851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       165851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       165851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       165851                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004968                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004968                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74811.741505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74811.741505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74811.741505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74811.741505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          364                       # number of writebacks
system.cpu.dcache.writebacks::total               364                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          177                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     48066750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48066750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     48066750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     48066750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11461875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11461875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003901                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003901                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003901                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003901                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74291.731066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74291.731066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74291.731066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74291.731066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.691447                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.691447                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    560                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       104132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33286750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33286750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       104575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       104575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75139.390519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75139.390519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          527                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          527                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32536500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32536500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11461875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11461875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73778.911565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73778.911565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21749.288425                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21749.288425                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28358125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28358125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006218                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006218                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74430.774278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74430.774278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15530250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15530250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75389.563107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75389.563107                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           438.575937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              299165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1006                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            297.380716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   438.575937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.856594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.856594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            664051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           664051                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28204361250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
