// (c) Copyright 1995-2026 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:module_ref:ps2_keyboard_subsystem:1.0
// IP Revision: 1

(* X_CORE_INFO = "ps2_keyboard_subsystem,Vivado 2018.3" *)
(* CHECK_LICENSE_TYPE = "design_3_ps2_keyboard_subsyst_0_0,ps2_keyboard_subsystem,{}" *)
(* CORE_GENERATION_INFO = "design_3_ps2_keyboard_subsyst_0_0,ps2_keyboard_subsystem,{x_ipProduct=Vivado 2018.3,x_ipVendor=xilinx.com,x_ipLibrary=module_ref,x_ipName=ps2_keyboard_subsystem,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED}" *)
(* IP_DEFINITION_SOURCE = "module_ref" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module design_3_ps2_keyboard_subsyst_0_0 (
  clk,
  resetn,
  ps2_clk,
  ps2_data,
  read_fifo_en,
  ascii_in,
  get_user_input,
  ascii_out,
  fifo_empty,
  fifo_full,
  char_bitmap_low,
  char_bitmap_high,
  seg,
  an
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_100MHz_clk_out1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *)
input wire clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 resetn RST" *)
input wire resetn;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ps2_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_3_ps2_clk_0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ps2_clk CLK" *)
input wire ps2_clk;
input wire ps2_data;
input wire read_fifo_en;
input wire [7 : 0] ascii_in;
input wire get_user_input;
output wire [7 : 0] ascii_out;
output wire fifo_empty;
output wire fifo_full;
output wire [31 : 0] char_bitmap_low;
output wire [31 : 0] char_bitmap_high;
output wire [6 : 0] seg;
output wire [7 : 0] an;

  ps2_keyboard_subsystem inst (
    .clk(clk),
    .resetn(resetn),
    .ps2_clk(ps2_clk),
    .ps2_data(ps2_data),
    .read_fifo_en(read_fifo_en),
    .ascii_in(ascii_in),
    .get_user_input(get_user_input),
    .ascii_out(ascii_out),
    .fifo_empty(fifo_empty),
    .fifo_full(fifo_full),
    .char_bitmap_low(char_bitmap_low),
    .char_bitmap_high(char_bitmap_high),
    .seg(seg),
    .an(an)
  );
endmodule
