
FRA421_Project_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000daac  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017c8  0800dd4c  0800dd4c  0001dd4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f514  0800f514  00020148  2**0
                  CONTENTS
  4 .ARM          00000008  0800f514  0800f514  0001f514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f51c  0800f51c  00020148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f51c  0800f51c  0001f51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f520  0800f520  0001f520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  24000000  0800f524  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000088  0800f5ac  00020088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  240000e8  0800f60c  000200e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000d80  24000148  0800f66c  00020148  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  24000ec8  0800f66c  00020ec8  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY
 14 .debug_info   00025dc6  00000000  00000000  00020176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003bfa  00000000  00000000  00045f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001a58  00000000  00000000  00049b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001968  00000000  00000000  0004b590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003da33  00000000  00000000  0004cef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00022a97  00000000  00000000  0008a92b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00193720  00000000  00000000  000ad3c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00240ae2  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000075bc  00000000  00000000  00240b34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000148 	.word	0x24000148
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800dd34 	.word	0x0800dd34

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400014c 	.word	0x2400014c
 80002dc:	0800dd34 	.word	0x0800dd34

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <YUGIOH_card_copy>:
		ptrRFID->action = 0;
		RFID_Clear_Card_Bufffer(ptrRFID);
	}
}

void YUGIOH_card_copy(YUGIOH_Card *src, YUGIOH_Card *dst) {
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
	dst->cardData = src->cardData;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	68da      	ldr	r2, [r3, #12]
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	60da      	str	r2, [r3, #12]
	dst->cardSignature = src->cardSignature;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	781a      	ldrb	r2, [r3, #0]
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	701a      	strb	r2, [r3, #0]
	dst->cardState = src->cardState;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	789a      	ldrb	r2, [r3, #2]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	709a      	strb	r2, [r3, #2]
	dst->cardType = src->cardType;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	785a      	ldrb	r2, [r3, #1]
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	705a      	strb	r2, [r3, #1]
	dst->cardLevel = src->cardLevel;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	78da      	ldrb	r2, [r3, #3]
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	70da      	strb	r2, [r3, #3]
	dst->cardAtk = src->cardAtk;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	791a      	ldrb	r2, [r3, #4]
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	711a      	strb	r2, [r3, #4]
	dst->cardDef = src->cardDef;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	795a      	ldrb	r2, [r3, #5]
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	715a      	strb	r2, [r3, #5]
	dst->standPosition = src->standPosition;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	799a      	ldrb	r2, [r3, #6]
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	719a      	strb	r2, [r3, #6]
	dst->targetPosition = src->targetPosition;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	79da      	ldrb	r2, [r3, #7]
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	71da      	strb	r2, [r3, #7]
	dst->actionPoint_Atk = src->actionPoint_Atk;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	7a1a      	ldrb	r2, [r3, #8]
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	721a      	strb	r2, [r3, #8]
	dst->actionPoint_Eff = src->actionPoint_Eff;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	7a5a      	ldrb	r2, [r3, #9]
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	725a      	strb	r2, [r3, #9]
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr

080006f2 <YUGIOH_card_clear>:

void YUGIOH_card_clear(YUGIOH_Card *card)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b086      	sub	sp, #24
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
	YUGIOH_Card buff = {0};
 80006fa:	f107 0308 	add.w	r3, r7, #8
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
	YUGIOH_card_copy(&buff, card);
 8000708:	f107 0308 	add.w	r3, r7, #8
 800070c:	6879      	ldr	r1, [r7, #4]
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ffb8 	bl	8000684 <YUGIOH_card_copy>
}
 8000714:	bf00      	nop
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <RFID_Clear_Card_Bufffer>:

void RFID_Clear_Card_Bufffer(RFID *rfid) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	YUGIOH_Card *ptrYUGIOHCard = rfid->bufferCard;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	3318      	adds	r3, #24
 8000728:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < CARD_BUFF_LEN; ++i) {
 800072a:	2300      	movs	r3, #0
 800072c:	72fb      	strb	r3, [r7, #11]
 800072e:	e008      	b.n	8000742 <RFID_Clear_Card_Bufffer+0x26>
		YUGIOH_card_clear(ptrYUGIOHCard);
 8000730:	68f8      	ldr	r0, [r7, #12]
 8000732:	f7ff ffde 	bl	80006f2 <YUGIOH_card_clear>
		ptrYUGIOHCard++;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	3310      	adds	r3, #16
 800073a:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < CARD_BUFF_LEN; ++i) {
 800073c:	7afb      	ldrb	r3, [r7, #11]
 800073e:	3301      	adds	r3, #1
 8000740:	72fb      	strb	r3, [r7, #11]
 8000742:	7afb      	ldrb	r3, [r7, #11]
 8000744:	2b03      	cmp	r3, #3
 8000746:	d9f3      	bls.n	8000730 <RFID_Clear_Card_Bufffer+0x14>
	}
}
 8000748:	bf00      	nop
 800074a:	bf00      	nop
 800074c:	3710      	adds	r7, #16
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <Player_Reading_Card>:
	card->standPosition = 255;
	card->targetPosition = 255;
}

void Player_Reading_Card(RFIDHandle *RFIDmain, State_game *state_game ,Player *player)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08c      	sub	sp, #48	; 0x30
 8000758:	af00      	add	r7, sp, #0
 800075a:	60f8      	str	r0, [r7, #12]
 800075c:	60b9      	str	r1, [r7, #8]
 800075e:	607a      	str	r2, [r7, #4]
	// Assign RFID
	RFID *ptrRFID = RFIDmain->RFID;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3328      	adds	r3, #40	; 0x28
 8000764:	61bb      	str	r3, [r7, #24]
	ptrRFID = &RFIDmain->RFID[RFIDmain->slaveNum];
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	461a      	mov	r2, r3
 800076c:	2358      	movs	r3, #88	; 0x58
 800076e:	fb02 f303 	mul.w	r3, r2, r3
 8000772:	3328      	adds	r3, #40	; 0x28
 8000774:	68fa      	ldr	r2, [r7, #12]
 8000776:	4413      	add	r3, r2
 8000778:	61bb      	str	r3, [r7, #24]

	YUGIOH_Card *ptrYugiohCard_src;
	ptrYugiohCard_src = &ptrRFID->bufferCard[0];
 800077a:	69bb      	ldr	r3, [r7, #24]
 800077c:	3318      	adds	r3, #24
 800077e:	617b      	str	r3, [r7, #20]

	YUGIOH_Card *ptrYugiohCard_dst;
	ptrYugiohCard_dst = &player->ActtionBuffer[0];
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8000786:	613b      	str	r3, [r7, #16]

	YUGIOH_Card *ptrYugiohCard_played;
	ptrYugiohCard_played = &player->cardOnBoard[0];
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	3308      	adds	r3, #8
 800078c:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t flag_played = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	if (ptrRFID->action == 1) // Card Detected
 8000794:	69bb      	ldr	r3, [r7, #24]
 8000796:	78db      	ldrb	r3, [r3, #3]
 8000798:	2b01      	cmp	r3, #1
 800079a:	f040 80c4 	bne.w	8000926 <Player_Reading_Card+0x1d2>
	{

		// Check if in Board
		for (int i  = 0;  i < 6; ++i) {
 800079e:	2300      	movs	r3, #0
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
 80007a2:	e013      	b.n	80007cc <Player_Reading_Card+0x78>
			if (ptrYugiohCard_played->cardData == ptrYugiohCard_src->cardData && ptrYugiohCard_played->cardType !=3) {
 80007a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007a6:	68da      	ldr	r2, [r3, #12]
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d107      	bne.n	80007c0 <Player_Reading_Card+0x6c>
 80007b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007b2:	785b      	ldrb	r3, [r3, #1]
 80007b4:	2b03      	cmp	r3, #3
 80007b6:	d003      	beq.n	80007c0 <Player_Reading_Card+0x6c>
				flag_played = 1;
 80007b8:	2301      	movs	r3, #1
 80007ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				break;
 80007be:	e008      	b.n	80007d2 <Player_Reading_Card+0x7e>
			}
			ptrYugiohCard_played++;
 80007c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c2:	3310      	adds	r3, #16
 80007c4:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int i  = 0;  i < 6; ++i) {
 80007c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007c8:	3301      	adds	r3, #1
 80007ca:	627b      	str	r3, [r7, #36]	; 0x24
 80007cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ce:	2b05      	cmp	r3, #5
 80007d0:	dde8      	ble.n	80007a4 <Player_Reading_Card+0x50>
		}

		// Check if in Played
		ptrYugiohCard_played = &player->CardInPlayed;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80007d8:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (ptrYugiohCard_played->cardData == ptrYugiohCard_src->cardData) {
 80007da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007dc:	68da      	ldr	r2, [r3, #12]
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	68db      	ldr	r3, [r3, #12]
 80007e2:	429a      	cmp	r2, r3
 80007e4:	d102      	bne.n	80007ec <Player_Reading_Card+0x98>
			flag_played = 1;
 80007e6:	2301      	movs	r3, #1
 80007e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		}

		// Check if in GY
		ptrYugiohCard_played = &player->GY[0];
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3368      	adds	r3, #104	; 0x68
 80007f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int i  = 0;  i < GY_BUFF_LEN; ++i) {
 80007f2:	2300      	movs	r3, #0
 80007f4:	623b      	str	r3, [r7, #32]
 80007f6:	e00f      	b.n	8000818 <Player_Reading_Card+0xc4>
			if (ptrYugiohCard_played->cardData == ptrYugiohCard_src->cardData) {
 80007f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007fa:	68da      	ldr	r2, [r3, #12]
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	429a      	cmp	r2, r3
 8000802:	d103      	bne.n	800080c <Player_Reading_Card+0xb8>
				flag_played = 1;
 8000804:	2301      	movs	r3, #1
 8000806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				break;
 800080a:	e008      	b.n	800081e <Player_Reading_Card+0xca>
			}
			ptrYugiohCard_played++;
 800080c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800080e:	3310      	adds	r3, #16
 8000810:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int i  = 0;  i < GY_BUFF_LEN; ++i) {
 8000812:	6a3b      	ldr	r3, [r7, #32]
 8000814:	3301      	adds	r3, #1
 8000816:	623b      	str	r3, [r7, #32]
 8000818:	6a3b      	ldr	r3, [r7, #32]
 800081a:	2b13      	cmp	r3, #19
 800081c:	ddec      	ble.n	80007f8 <Player_Reading_Card+0xa4>
		}

		// Check if in Buffer
		ptrYugiohCard_played = &player->ActtionBuffer[0];
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8000824:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int i  = 0;  i < CHAIN_BUFF_LEN-1; ++i) {
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]
 800082a:	e00f      	b.n	800084c <Player_Reading_Card+0xf8>
			if (ptrYugiohCard_played->cardData == ptrYugiohCard_src->cardData) {
 800082c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800082e:	68da      	ldr	r2, [r3, #12]
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	429a      	cmp	r2, r3
 8000836:	d103      	bne.n	8000840 <Player_Reading_Card+0xec>
				flag_played = 1;
 8000838:	2301      	movs	r3, #1
 800083a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				break;
 800083e:	e008      	b.n	8000852 <Player_Reading_Card+0xfe>
			}
			ptrYugiohCard_played++;
 8000840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000842:	3310      	adds	r3, #16
 8000844:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int i  = 0;  i < CHAIN_BUFF_LEN-1; ++i) {
 8000846:	69fb      	ldr	r3, [r7, #28]
 8000848:	3301      	adds	r3, #1
 800084a:	61fb      	str	r3, [r7, #28]
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	2b04      	cmp	r3, #4
 8000850:	ddec      	ble.n	800082c <Player_Reading_Card+0xd8>
		}

		if (player->turn == first && flag_played == 0) {
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 8000858:	2b00      	cmp	r3, #0
 800085a:	d12f      	bne.n	80008bc <Player_Reading_Card+0x168>
 800085c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000860:	2b00      	cmp	r3, #0
 8000862:	d12b      	bne.n	80008bc <Player_Reading_Card+0x168>

			if (ptrYugiohCard_src->standPosition < 6)
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	799b      	ldrb	r3, [r3, #6]
 8000868:	2b05      	cmp	r3, #5
 800086a:	d85c      	bhi.n	8000926 <Player_Reading_Card+0x1d2>
			{
				// Update buffer
				YUGIOH_card_Buffer_Update_Player(player);
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f000 f8e0 	bl	8000a32 <YUGIOH_card_Buffer_Update_Player>
				YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8000872:	6939      	ldr	r1, [r7, #16]
 8000874:	6978      	ldr	r0, [r7, #20]
 8000876:	f7ff ff05 	bl	8000684 <YUGIOH_card_copy>

				// Mod standPosition in case off 2 player
				ptrYugiohCard_dst->standPosition= ptrYugiohCard_dst->standPosition % 6;
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	799a      	ldrb	r2, [r3, #6]
 800087e:	4b2c      	ldr	r3, [pc, #176]	; (8000930 <Player_Reading_Card+0x1dc>)
 8000880:	fba3 1302 	umull	r1, r3, r3, r2
 8000884:	0899      	lsrs	r1, r3, #2
 8000886:	460b      	mov	r3, r1
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	440b      	add	r3, r1
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	1ad3      	subs	r3, r2, r3
 8000890:	b2da      	uxtb	r2, r3
 8000892:	693b      	ldr	r3, [r7, #16]
 8000894:	719a      	strb	r2, [r3, #6]
				// Card Reading So it can't attack
				ptrYugiohCard_dst->actionPoint_Atk = 0;
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	2200      	movs	r2, #0
 800089a:	721a      	strb	r2, [r3, #8]
				// Card Reading Then it can use it Effect
				ptrYugiohCard_dst->actionPoint_Eff = 1;
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	2201      	movs	r2, #1
 80008a0:	725a      	strb	r2, [r3, #9]
				RFID_Clear_Card_Bufffer(ptrRFID);
 80008a2:	69b8      	ldr	r0, [r7, #24]
 80008a4:	f7ff ff3a 	bl	800071c <RFID_Clear_Card_Bufffer>
				ptrRFID->action = 0;
 80008a8:	69bb      	ldr	r3, [r7, #24]
 80008aa:	2200      	movs	r2, #0
 80008ac:	70da      	strb	r2, [r3, #3]
				state_game->action += 1;
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	3301      	adds	r3, #1
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	701a      	strb	r2, [r3, #0]
			if (ptrYugiohCard_src->standPosition < 6)
 80008ba:	e034      	b.n	8000926 <Player_Reading_Card+0x1d2>
			}
		}
		else if (player->turn == second && flag_played == 0) {
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d12f      	bne.n	8000926 <Player_Reading_Card+0x1d2>
 80008c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d12b      	bne.n	8000926 <Player_Reading_Card+0x1d2>
			if (ptrYugiohCard_src->standPosition >= 6)
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	799b      	ldrb	r3, [r3, #6]
 80008d2:	2b05      	cmp	r3, #5
 80008d4:	d927      	bls.n	8000926 <Player_Reading_Card+0x1d2>
			{
				// Update buffer
				YUGIOH_card_Buffer_Update_Player(player);
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f000 f8ab 	bl	8000a32 <YUGIOH_card_Buffer_Update_Player>
				YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 80008dc:	6939      	ldr	r1, [r7, #16]
 80008de:	6978      	ldr	r0, [r7, #20]
 80008e0:	f7ff fed0 	bl	8000684 <YUGIOH_card_copy>

				// Mod standPosition in case off 2 player
				ptrYugiohCard_dst->standPosition= ptrYugiohCard_dst->standPosition % 6;
 80008e4:	693b      	ldr	r3, [r7, #16]
 80008e6:	799a      	ldrb	r2, [r3, #6]
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <Player_Reading_Card+0x1dc>)
 80008ea:	fba3 1302 	umull	r1, r3, r3, r2
 80008ee:	0899      	lsrs	r1, r3, #2
 80008f0:	460b      	mov	r3, r1
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	440b      	add	r3, r1
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	1ad3      	subs	r3, r2, r3
 80008fa:	b2da      	uxtb	r2, r3
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	719a      	strb	r2, [r3, #6]
				// Card Reading So it can't attack
				ptrYugiohCard_dst->actionPoint_Atk = 0;
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	2200      	movs	r2, #0
 8000904:	721a      	strb	r2, [r3, #8]
				// Card Reading Then it can use it Effect
				ptrYugiohCard_dst->actionPoint_Eff = 1;
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	2201      	movs	r2, #1
 800090a:	725a      	strb	r2, [r3, #9]
				RFID_Clear_Card_Bufffer(ptrRFID);
 800090c:	69b8      	ldr	r0, [r7, #24]
 800090e:	f7ff ff05 	bl	800071c <RFID_Clear_Card_Bufffer>
				ptrRFID->action = 0;
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	2200      	movs	r2, #0
 8000916:	70da      	strb	r2, [r3, #3]
				state_game->action += 1;
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	3301      	adds	r3, #1
 800091e:	b2da      	uxtb	r2, r3
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	701a      	strb	r2, [r3, #0]
			}

		}

	}
}
 8000924:	e7ff      	b.n	8000926 <Player_Reading_Card+0x1d2>
 8000926:	bf00      	nop
 8000928:	3730      	adds	r7, #48	; 0x30
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	aaaaaaab 	.word	0xaaaaaaab

08000934 <YUGIOH_Clear_Card_Bufffer_Player>:

void YUGIOH_Clear_Card_Bufffer_Player(Player *player) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
	YUGIOH_Card buffCard = { 0 };
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
	YUGIOH_Card *ptrYUGIOHCard = player->ActtionBuffer;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8000950:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i) {
 8000952:	2300      	movs	r3, #0
 8000954:	76fb      	strb	r3, [r7, #27]
 8000956:	e00b      	b.n	8000970 <YUGIOH_Clear_Card_Bufffer_Player+0x3c>
		YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 8000958:	f107 0308 	add.w	r3, r7, #8
 800095c:	69f9      	ldr	r1, [r7, #28]
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fe90 	bl	8000684 <YUGIOH_card_copy>
		ptrYUGIOHCard++;
 8000964:	69fb      	ldr	r3, [r7, #28]
 8000966:	3310      	adds	r3, #16
 8000968:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i) {
 800096a:	7efb      	ldrb	r3, [r7, #27]
 800096c:	3301      	adds	r3, #1
 800096e:	76fb      	strb	r3, [r7, #27]
 8000970:	7efb      	ldrb	r3, [r7, #27]
 8000972:	2b05      	cmp	r3, #5
 8000974:	d9f0      	bls.n	8000958 <YUGIOH_Clear_Card_Bufffer_Player+0x24>
	}
}
 8000976:	bf00      	nop
 8000978:	bf00      	nop
 800097a:	3720      	adds	r7, #32
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}

08000980 <YUGIOH_Clear_Card_All>:

void YUGIOH_Clear_Card_All(Player *player){
 8000980:	b580      	push	{r7, lr}
 8000982:	b088      	sub	sp, #32
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
	YUGIOH_Card buffCard = { 0 };
 8000988:	f107 0308 	add.w	r3, r7, #8
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	605a      	str	r2, [r3, #4]
 8000992:	609a      	str	r2, [r3, #8]
 8000994:	60da      	str	r2, [r3, #12]
	YUGIOH_Card *ptrYUGIOHCard = player->ActtionBuffer;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800099c:	61fb      	str	r3, [r7, #28]

	for (uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i) {
 800099e:	2300      	movs	r3, #0
 80009a0:	76fb      	strb	r3, [r7, #27]
 80009a2:	e00b      	b.n	80009bc <YUGIOH_Clear_Card_All+0x3c>
		YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 80009a4:	f107 0308 	add.w	r3, r7, #8
 80009a8:	69f9      	ldr	r1, [r7, #28]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fe6a 	bl	8000684 <YUGIOH_card_copy>
		ptrYUGIOHCard++;
 80009b0:	69fb      	ldr	r3, [r7, #28]
 80009b2:	3310      	adds	r3, #16
 80009b4:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i) {
 80009b6:	7efb      	ldrb	r3, [r7, #27]
 80009b8:	3301      	adds	r3, #1
 80009ba:	76fb      	strb	r3, [r7, #27]
 80009bc:	7efb      	ldrb	r3, [r7, #27]
 80009be:	2b05      	cmp	r3, #5
 80009c0:	d9f0      	bls.n	80009a4 <YUGIOH_Clear_Card_All+0x24>

	}
	ptrYUGIOHCard = player->GY;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	3368      	adds	r3, #104	; 0x68
 80009c6:	61fb      	str	r3, [r7, #28]
	for(uint8_t i = 0; i < GY_BUFF_LEN; ++i){
 80009c8:	2300      	movs	r3, #0
 80009ca:	76bb      	strb	r3, [r7, #26]
 80009cc:	e00b      	b.n	80009e6 <YUGIOH_Clear_Card_All+0x66>
		YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 80009ce:	f107 0308 	add.w	r3, r7, #8
 80009d2:	69f9      	ldr	r1, [r7, #28]
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff fe55 	bl	8000684 <YUGIOH_card_copy>
		ptrYUGIOHCard++;
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	3310      	adds	r3, #16
 80009de:	61fb      	str	r3, [r7, #28]
	for(uint8_t i = 0; i < GY_BUFF_LEN; ++i){
 80009e0:	7ebb      	ldrb	r3, [r7, #26]
 80009e2:	3301      	adds	r3, #1
 80009e4:	76bb      	strb	r3, [r7, #26]
 80009e6:	7ebb      	ldrb	r3, [r7, #26]
 80009e8:	2b13      	cmp	r3, #19
 80009ea:	d9f0      	bls.n	80009ce <YUGIOH_Clear_Card_All+0x4e>
	}
	ptrYUGIOHCard = player->cardOnBoard;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3308      	adds	r3, #8
 80009f0:	61fb      	str	r3, [r7, #28]
	for(uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i){
 80009f2:	2300      	movs	r3, #0
 80009f4:	767b      	strb	r3, [r7, #25]
 80009f6:	e00b      	b.n	8000a10 <YUGIOH_Clear_Card_All+0x90>
		YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 80009f8:	f107 0308 	add.w	r3, r7, #8
 80009fc:	69f9      	ldr	r1, [r7, #28]
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff fe40 	bl	8000684 <YUGIOH_card_copy>
		ptrYUGIOHCard++;
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	3310      	adds	r3, #16
 8000a08:	61fb      	str	r3, [r7, #28]
	for(uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i){
 8000a0a:	7e7b      	ldrb	r3, [r7, #25]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	767b      	strb	r3, [r7, #25]
 8000a10:	7e7b      	ldrb	r3, [r7, #25]
 8000a12:	2b05      	cmp	r3, #5
 8000a14:	d9f0      	bls.n	80009f8 <YUGIOH_Clear_Card_All+0x78>
	}

	ptrYUGIOHCard = &player->CardInPlayed;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000a1c:	61fb      	str	r3, [r7, #28]
	YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 8000a1e:	f107 0308 	add.w	r3, r7, #8
 8000a22:	69f9      	ldr	r1, [r7, #28]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff fe2d 	bl	8000684 <YUGIOH_card_copy>
}
 8000a2a:	bf00      	nop
 8000a2c:	3720      	adds	r7, #32
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <YUGIOH_card_Buffer_Update_Player>:

void YUGIOH_card_Buffer_Update_Player(Player *player) {
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b086      	sub	sp, #24
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6078      	str	r0, [r7, #4]
	// Buffer Card src
	YUGIOH_Card *ptrYugiohCard_Buffer_src = player->ActtionBuffer;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8000a40:	617b      	str	r3, [r7, #20]
	ptrYugiohCard_Buffer_src = &player->ActtionBuffer[CHAIN_BUFF_LEN - 2];
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8000a48:	617b      	str	r3, [r7, #20]
	// Buffer Card dst
	YUGIOH_Card *ptrYugiohCard_Buffer_dst = player->ActtionBuffer;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8000a50:	613b      	str	r3, [r7, #16]
	ptrYugiohCard_Buffer_dst = &player->ActtionBuffer[CHAIN_BUFF_LEN - 1];
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8000a58:	613b      	str	r3, [r7, #16]
	for (int i = CHAIN_BUFF_LEN; i >= 1; i--) {
 8000a5a:	2306      	movs	r3, #6
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	e00c      	b.n	8000a7a <YUGIOH_card_Buffer_Update_Player+0x48>
		YUGIOH_card_copy(ptrYugiohCard_Buffer_src, ptrYugiohCard_Buffer_dst);
 8000a60:	6939      	ldr	r1, [r7, #16]
 8000a62:	6978      	ldr	r0, [r7, #20]
 8000a64:	f7ff fe0e 	bl	8000684 <YUGIOH_card_copy>
		ptrYugiohCard_Buffer_src--;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	3b10      	subs	r3, #16
 8000a6c:	617b      	str	r3, [r7, #20]
		ptrYugiohCard_Buffer_dst--;
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	3b10      	subs	r3, #16
 8000a72:	613b      	str	r3, [r7, #16]
	for (int i = CHAIN_BUFF_LEN; i >= 1; i--) {
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	dcef      	bgt.n	8000a60 <YUGIOH_card_Buffer_Update_Player+0x2e>
	}
}
 8000a80:	bf00      	nop
 8000a82:	bf00      	nop
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <YUGIOH_card_Buffer_Update_Chain>:

void YUGIOH_card_Buffer_Update_Chain(State_game * state_game)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b086      	sub	sp, #24
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]

	// Buffer Card src
	YUGIOH_Card *ptrYugiohCard_Buffer_src = state_game->ChainBuffer;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f203 4344 	addw	r3, r3, #1092	; 0x444
 8000a98:	617b      	str	r3, [r7, #20]
	// Buffer Card dst
	YUGIOH_Card *ptrYugiohCard_Buffer_dst = state_game->ChainBuffer;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f203 4344 	addw	r3, r3, #1092	; 0x444
 8000aa0:	613b      	str	r3, [r7, #16]

	ptrYugiohCard_Buffer_src = &state_game->ChainBuffer[CHAIN_BUFF_LEN - 2];
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f203 4384 	addw	r3, r3, #1156	; 0x484
 8000aa8:	617b      	str	r3, [r7, #20]
	ptrYugiohCard_Buffer_dst = &state_game->ChainBuffer[CHAIN_BUFF_LEN - 1];
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f203 4394 	addw	r3, r3, #1172	; 0x494
 8000ab0:	613b      	str	r3, [r7, #16]

	for (int i = CHAIN_BUFF_LEN; i >= 1; i--) {
 8000ab2:	2306      	movs	r3, #6
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	e02c      	b.n	8000b12 <YUGIOH_card_Buffer_Update_Chain+0x88>
		YUGIOH_card_copy(ptrYugiohCard_Buffer_src, ptrYugiohCard_Buffer_dst);
 8000ab8:	6939      	ldr	r1, [r7, #16]
 8000aba:	6978      	ldr	r0, [r7, #20]
 8000abc:	f7ff fde2 	bl	8000684 <YUGIOH_card_copy>
		state_game->ptrChainUser[i-1] = state_game->ptrChainUser[i-2];
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	3b02      	subs	r3, #2
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	1e50      	subs	r0, r2, #1
 8000ac8:	687a      	ldr	r2, [r7, #4]
 8000aca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	4413      	add	r3, r2
 8000ad2:	685a      	ldr	r2, [r3, #4]
 8000ad4:	6879      	ldr	r1, [r7, #4]
 8000ad6:	f500 7394 	add.w	r3, r0, #296	; 0x128
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	440b      	add	r3, r1
 8000ade:	605a      	str	r2, [r3, #4]
		state_game->ptrChainOpponent[i-1] = state_game->ptrChainOpponent[i-2];
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	3b02      	subs	r3, #2
 8000ae4:	68fa      	ldr	r2, [r7, #12]
 8000ae6:	1e50      	subs	r0, r2, #1
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	f503 7397 	add.w	r3, r3, #302	; 0x12e
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	4413      	add	r3, r2
 8000af2:	685a      	ldr	r2, [r3, #4]
 8000af4:	6879      	ldr	r1, [r7, #4]
 8000af6:	f500 7397 	add.w	r3, r0, #302	; 0x12e
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	440b      	add	r3, r1
 8000afe:	605a      	str	r2, [r3, #4]
		ptrYugiohCard_Buffer_src--;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	3b10      	subs	r3, #16
 8000b04:	617b      	str	r3, [r7, #20]
		ptrYugiohCard_Buffer_dst--;
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	3b10      	subs	r3, #16
 8000b0a:	613b      	str	r3, [r7, #16]
	for (int i = CHAIN_BUFF_LEN; i >= 1; i--) {
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	dccf      	bgt.n	8000ab8 <YUGIOH_card_Buffer_Update_Chain+0x2e>
	}
}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	3718      	adds	r7, #24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <YUGIOH_To_GY>:

void YUGIOH_To_GY(Player *player,YUGIOH_Card *card){
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b08a      	sub	sp, #40	; 0x28
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	6039      	str	r1, [r7, #0]
	YUGIOH_Card buffCard = { 0 };
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]


	// Buffer Card src
	YUGIOH_Card *ptrYugiohCard_Buffer_src = player->GY;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3368      	adds	r3, #104	; 0x68
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
	ptrYugiohCard_Buffer_src = &player->GY[GY_BUFF_LEN - 2];
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000b46:	627b      	str	r3, [r7, #36]	; 0x24
	// Buffer Card dst
	YUGIOH_Card *ptrYugiohCard_Buffer_dst = player->GY;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	3368      	adds	r3, #104	; 0x68
 8000b4c:	623b      	str	r3, [r7, #32]
	ptrYugiohCard_Buffer_dst = &player->GY[GY_BUFF_LEN - 1];
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8000b54:	623b      	str	r3, [r7, #32]
	for (int i = GY_BUFF_LEN; i >= 1; i--) {
 8000b56:	2314      	movs	r3, #20
 8000b58:	61fb      	str	r3, [r7, #28]
 8000b5a:	e00c      	b.n	8000b76 <YUGIOH_To_GY+0x54>
		//			if(){
		//
		//			}
		YUGIOH_card_copy(ptrYugiohCard_Buffer_src, ptrYugiohCard_Buffer_dst);
 8000b5c:	6a39      	ldr	r1, [r7, #32]
 8000b5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000b60:	f7ff fd90 	bl	8000684 <YUGIOH_card_copy>
		ptrYugiohCard_Buffer_src--;
 8000b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b66:	3b10      	subs	r3, #16
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
		ptrYugiohCard_Buffer_dst--;
 8000b6a:	6a3b      	ldr	r3, [r7, #32]
 8000b6c:	3b10      	subs	r3, #16
 8000b6e:	623b      	str	r3, [r7, #32]
	for (int i = GY_BUFF_LEN; i >= 1; i--) {
 8000b70:	69fb      	ldr	r3, [r7, #28]
 8000b72:	3b01      	subs	r3, #1
 8000b74:	61fb      	str	r3, [r7, #28]
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	dcef      	bgt.n	8000b5c <YUGIOH_To_GY+0x3a>
	}

	ptrYugiohCard_Buffer_src = card;
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	627b      	str	r3, [r7, #36]	; 0x24
	ptrYugiohCard_Buffer_dst = &player->GY[0];
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	3368      	adds	r3, #104	; 0x68
 8000b84:	623b      	str	r3, [r7, #32]
	YUGIOH_card_copy(ptrYugiohCard_Buffer_src, ptrYugiohCard_Buffer_dst);
 8000b86:	6a39      	ldr	r1, [r7, #32]
 8000b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000b8a:	f7ff fd7b 	bl	8000684 <YUGIOH_card_copy>
	ptrYugiohCard_Buffer_dst = &buffCard;
 8000b8e:	f107 030c 	add.w	r3, r7, #12
 8000b92:	623b      	str	r3, [r7, #32]
	YUGIOH_card_copy(ptrYugiohCard_Buffer_dst, ptrYugiohCard_Buffer_src);
 8000b94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000b96:	6a38      	ldr	r0, [r7, #32]
 8000b98:	f7ff fd74 	bl	8000684 <YUGIOH_card_copy>

}
 8000b9c:	bf00      	nop
 8000b9e:	3728      	adds	r7, #40	; 0x28
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <GAME_PLAY_Management>:


void GAME_PLAY_Management(RFIDHandle *RFIDmain, State_game *state_game) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08c      	sub	sp, #48	; 0x30
 8000ba8:	af04      	add	r7, sp, #16
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	6039      	str	r1, [r7, #0]

	Player *ptrPlayer1 = state_game->player;
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	61fb      	str	r3, [r7, #28]
	Player *ptrPlayer2 = state_game->player;
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	3304      	adds	r3, #4
 8000bb8:	61bb      	str	r3, [r7, #24]

	ptrPlayer1 = &state_game->player[0];
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	3304      	adds	r3, #4
 8000bbe:	61fb      	str	r3, [r7, #28]
	ptrPlayer2 = &state_game->player[1];
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8000bc6:	61bb      	str	r3, [r7, #24]

	ptrPlayer1->turn = first;
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
	ptrPlayer2->turn = second;
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

	ptrPlayer1->displayNSS = 1;
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	701a      	strb	r2, [r3, #0]
	ptrPlayer2->displayNSS = 0;
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]

	ptrPlayer1->yesBTN = HAL_GPIO_ReadPin(YES1_PORT, YES1_PIN);
 8000be4:	2108      	movs	r1, #8
 8000be6:	48ad      	ldr	r0, [pc, #692]	; (8000e9c <GAME_PLAY_Management+0x2f8>)
 8000be8:	f006 ff4c 	bl	8007a84 <HAL_GPIO_ReadPin>
 8000bec:	4603      	mov	r3, r0
 8000bee:	461a      	mov	r2, r3
 8000bf0:	69fb      	ldr	r3, [r7, #28]
 8000bf2:	705a      	strb	r2, [r3, #1]
	ptrPlayer1->noBTN = HAL_GPIO_ReadPin(NO1_PORT, NO1_PIN);
 8000bf4:	2102      	movs	r1, #2
 8000bf6:	48aa      	ldr	r0, [pc, #680]	; (8000ea0 <GAME_PLAY_Management+0x2fc>)
 8000bf8:	f006 ff44 	bl	8007a84 <HAL_GPIO_ReadPin>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	461a      	mov	r2, r3
 8000c00:	69fb      	ldr	r3, [r7, #28]
 8000c02:	709a      	strb	r2, [r3, #2]

	ptrPlayer2->yesBTN = HAL_GPIO_ReadPin(YES2_PORT, YES2_PIN);
 8000c04:	2104      	movs	r1, #4
 8000c06:	48a5      	ldr	r0, [pc, #660]	; (8000e9c <GAME_PLAY_Management+0x2f8>)
 8000c08:	f006 ff3c 	bl	8007a84 <HAL_GPIO_ReadPin>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	461a      	mov	r2, r3
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	705a      	strb	r2, [r3, #1]
	ptrPlayer2->noBTN = HAL_GPIO_ReadPin(NO2_PORT, NO2_PIN);
 8000c14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c18:	48a2      	ldr	r0, [pc, #648]	; (8000ea4 <GAME_PLAY_Management+0x300>)
 8000c1a:	f006 ff33 	bl	8007a84 <HAL_GPIO_ReadPin>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	461a      	mov	r2, r3
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	709a      	strb	r2, [r3, #2]

	enum _player_state {
		Game_not_start,Game_init, first_player, second_player,Game_Ended
	} MS;
	MS = state_game->MainGame_State;
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8000c2c:	75fb      	strb	r3, [r7, #23]


	// Player ATK and DEF
	Player *ptrPlayerAtk = state_game->player;
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	3304      	adds	r3, #4
 8000c32:	613b      	str	r3, [r7, #16]
	Player *ptrPlayerDef = state_game->player;
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	3304      	adds	r3, #4
 8000c38:	60fb      	str	r3, [r7, #12]

	switch (MS) {
 8000c3a:	7dfb      	ldrb	r3, [r7, #23]
 8000c3c:	2b04      	cmp	r3, #4
 8000c3e:	f200 82c7 	bhi.w	80011d0 <GAME_PLAY_Management+0x62c>
 8000c42:	a201      	add	r2, pc, #4	; (adr r2, 8000c48 <GAME_PLAY_Management+0xa4>)
 8000c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c48:	08000c5d 	.word	0x08000c5d
 8000c4c:	08000ed9 	.word	0x08000ed9
 8000c50:	08001037 	.word	0x08001037
 8000c54:	080010b5 	.word	0x080010b5
 8000c58:	0800115d 	.word	0x0800115d
	case Game_not_start:
		// START display for ready state
		//player 2
		ST7735_WriteString(5, 5, "Player 2: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000c5c:	4b92      	ldr	r3, [pc, #584]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	9202      	str	r2, [sp, #8]
 8000c62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c66:	9201      	str	r2, [sp, #4]
 8000c68:	685a      	ldr	r2, [r3, #4]
 8000c6a:	9200      	str	r2, [sp, #0]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a8f      	ldr	r2, [pc, #572]	; (8000eac <GAME_PLAY_Management+0x308>)
 8000c70:	2105      	movs	r1, #5
 8000c72:	2005      	movs	r0, #5
 8000c74:	f002 ff43 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(0, 15, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000c78:	4b8b      	ldr	r3, [pc, #556]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	9202      	str	r2, [sp, #8]
 8000c7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c82:	9201      	str	r2, [sp, #4]
 8000c84:	685a      	ldr	r2, [r3, #4]
 8000c86:	9200      	str	r2, [sp, #0]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a89      	ldr	r2, [pc, #548]	; (8000eb0 <GAME_PLAY_Management+0x30c>)
 8000c8c:	210f      	movs	r1, #15
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f002 ff35 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(8, 35, "Hit button", Font_11x18, ST7735_MAGENTA, ST7735_BLACK);
 8000c94:	4b87      	ldr	r3, [pc, #540]	; (8000eb4 <GAME_PLAY_Management+0x310>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	9202      	str	r2, [sp, #8]
 8000c9a:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8000c9e:	9201      	str	r2, [sp, #4]
 8000ca0:	685a      	ldr	r2, [r3, #4]
 8000ca2:	9200      	str	r2, [sp, #0]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a84      	ldr	r2, [pc, #528]	; (8000eb8 <GAME_PLAY_Management+0x314>)
 8000ca8:	2123      	movs	r1, #35	; 0x23
 8000caa:	2008      	movs	r0, #8
 8000cac:	f002 ff27 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(25, 60, "to DUEL", Font_11x18, ST7735_CYAN, ST7735_BLACK);
 8000cb0:	4b80      	ldr	r3, [pc, #512]	; (8000eb4 <GAME_PLAY_Management+0x310>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	9202      	str	r2, [sp, #8]
 8000cb6:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000cba:	9201      	str	r2, [sp, #4]
 8000cbc:	685a      	ldr	r2, [r3, #4]
 8000cbe:	9200      	str	r2, [sp, #0]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a7e      	ldr	r2, [pc, #504]	; (8000ebc <GAME_PLAY_Management+0x318>)
 8000cc4:	213c      	movs	r1, #60	; 0x3c
 8000cc6:	2019      	movs	r0, #25
 8000cc8:	f002 ff19 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(0, 75, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000ccc:	4b76      	ldr	r3, [pc, #472]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	9202      	str	r2, [sp, #8]
 8000cd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cd6:	9201      	str	r2, [sp, #4]
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	9200      	str	r2, [sp, #0]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a74      	ldr	r2, [pc, #464]	; (8000eb0 <GAME_PLAY_Management+0x30c>)
 8000ce0:	214b      	movs	r1, #75	; 0x4b
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f002 ff0b 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(0, 90, "Initial LP: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000ce8:	4b6f      	ldr	r3, [pc, #444]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	9202      	str	r2, [sp, #8]
 8000cee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cf2:	9201      	str	r2, [sp, #4]
 8000cf4:	685a      	ldr	r2, [r3, #4]
 8000cf6:	9200      	str	r2, [sp, #0]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a71      	ldr	r2, [pc, #452]	; (8000ec0 <GAME_PLAY_Management+0x31c>)
 8000cfc:	215a      	movs	r1, #90	; 0x5a
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f002 fefd 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(93, 90, "4000", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000d04:	4b68      	ldr	r3, [pc, #416]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	9202      	str	r2, [sp, #8]
 8000d0a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000d0e:	9201      	str	r2, [sp, #4]
 8000d10:	685a      	ldr	r2, [r3, #4]
 8000d12:	9200      	str	r2, [sp, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a6b      	ldr	r2, [pc, #428]	; (8000ec4 <GAME_PLAY_Management+0x320>)
 8000d18:	215a      	movs	r1, #90	; 0x5a
 8000d1a:	205d      	movs	r0, #93	; 0x5d
 8000d1c:	f002 feef 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(0, 105, "Initial Timer: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000d20:	4b61      	ldr	r3, [pc, #388]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	9202      	str	r2, [sp, #8]
 8000d26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d2a:	9201      	str	r2, [sp, #4]
 8000d2c:	685a      	ldr	r2, [r3, #4]
 8000d2e:	9200      	str	r2, [sp, #0]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a65      	ldr	r2, [pc, #404]	; (8000ec8 <GAME_PLAY_Management+0x324>)
 8000d34:	2169      	movs	r1, #105	; 0x69
 8000d36:	2000      	movs	r0, #0
 8000d38:	f002 fee1 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(100, 105, "180", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000d3c:	4b5a      	ldr	r3, [pc, #360]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	9202      	str	r2, [sp, #8]
 8000d42:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000d46:	9201      	str	r2, [sp, #4]
 8000d48:	685a      	ldr	r2, [r3, #4]
 8000d4a:	9200      	str	r2, [sp, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a5f      	ldr	r2, [pc, #380]	; (8000ecc <GAME_PLAY_Management+0x328>)
 8000d50:	2169      	movs	r1, #105	; 0x69
 8000d52:	2064      	movs	r0, #100	; 0x64
 8000d54:	f002 fed3 	bl	8003afe <ST7735_WriteString>
		//player 1
		ST7735_WriteString1(5, 5, "Player 1: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000d58:	4b53      	ldr	r3, [pc, #332]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	9202      	str	r2, [sp, #8]
 8000d5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d62:	9201      	str	r2, [sp, #4]
 8000d64:	685a      	ldr	r2, [r3, #4]
 8000d66:	9200      	str	r2, [sp, #0]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a59      	ldr	r2, [pc, #356]	; (8000ed0 <GAME_PLAY_Management+0x32c>)
 8000d6c:	2105      	movs	r1, #5
 8000d6e:	2005      	movs	r0, #5
 8000d70:	f002 ff0f 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(0, 15, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000d74:	4b4c      	ldr	r3, [pc, #304]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	9202      	str	r2, [sp, #8]
 8000d7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d7e:	9201      	str	r2, [sp, #4]
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	9200      	str	r2, [sp, #0]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a4a      	ldr	r2, [pc, #296]	; (8000eb0 <GAME_PLAY_Management+0x30c>)
 8000d88:	210f      	movs	r1, #15
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f002 ff01 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(8, 35, "Hit button", Font_11x18, ST7735_MAGENTA, ST7735_BLACK);
 8000d90:	4b48      	ldr	r3, [pc, #288]	; (8000eb4 <GAME_PLAY_Management+0x310>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	9202      	str	r2, [sp, #8]
 8000d96:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8000d9a:	9201      	str	r2, [sp, #4]
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	9200      	str	r2, [sp, #0]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a45      	ldr	r2, [pc, #276]	; (8000eb8 <GAME_PLAY_Management+0x314>)
 8000da4:	2123      	movs	r1, #35	; 0x23
 8000da6:	2008      	movs	r0, #8
 8000da8:	f002 fef3 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(20, 60, "to DUEL", Font_11x18, ST7735_CYAN, ST7735_BLACK);
 8000dac:	4b41      	ldr	r3, [pc, #260]	; (8000eb4 <GAME_PLAY_Management+0x310>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	9202      	str	r2, [sp, #8]
 8000db2:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000db6:	9201      	str	r2, [sp, #4]
 8000db8:	685a      	ldr	r2, [r3, #4]
 8000dba:	9200      	str	r2, [sp, #0]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a3f      	ldr	r2, [pc, #252]	; (8000ebc <GAME_PLAY_Management+0x318>)
 8000dc0:	213c      	movs	r1, #60	; 0x3c
 8000dc2:	2014      	movs	r0, #20
 8000dc4:	f002 fee5 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(0, 75, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000dc8:	4b37      	ldr	r3, [pc, #220]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	9202      	str	r2, [sp, #8]
 8000dce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dd2:	9201      	str	r2, [sp, #4]
 8000dd4:	685a      	ldr	r2, [r3, #4]
 8000dd6:	9200      	str	r2, [sp, #0]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a35      	ldr	r2, [pc, #212]	; (8000eb0 <GAME_PLAY_Management+0x30c>)
 8000ddc:	214b      	movs	r1, #75	; 0x4b
 8000dde:	2000      	movs	r0, #0
 8000de0:	f002 fed7 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(0, 90, "Initial LP: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000de4:	4b30      	ldr	r3, [pc, #192]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	9202      	str	r2, [sp, #8]
 8000dea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dee:	9201      	str	r2, [sp, #4]
 8000df0:	685a      	ldr	r2, [r3, #4]
 8000df2:	9200      	str	r2, [sp, #0]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a32      	ldr	r2, [pc, #200]	; (8000ec0 <GAME_PLAY_Management+0x31c>)
 8000df8:	215a      	movs	r1, #90	; 0x5a
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f002 fec9 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(93, 90, "4000", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000e00:	4b29      	ldr	r3, [pc, #164]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	9202      	str	r2, [sp, #8]
 8000e06:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000e0a:	9201      	str	r2, [sp, #4]
 8000e0c:	685a      	ldr	r2, [r3, #4]
 8000e0e:	9200      	str	r2, [sp, #0]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a2c      	ldr	r2, [pc, #176]	; (8000ec4 <GAME_PLAY_Management+0x320>)
 8000e14:	215a      	movs	r1, #90	; 0x5a
 8000e16:	205d      	movs	r0, #93	; 0x5d
 8000e18:	f002 febb 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(0,105, "Initial Timer: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000e1c:	4b22      	ldr	r3, [pc, #136]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	9202      	str	r2, [sp, #8]
 8000e22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e26:	9201      	str	r2, [sp, #4]
 8000e28:	685a      	ldr	r2, [r3, #4]
 8000e2a:	9200      	str	r2, [sp, #0]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a26      	ldr	r2, [pc, #152]	; (8000ec8 <GAME_PLAY_Management+0x324>)
 8000e30:	2169      	movs	r1, #105	; 0x69
 8000e32:	2000      	movs	r0, #0
 8000e34:	f002 fead 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(100, 105, "180", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000e38:	4b1b      	ldr	r3, [pc, #108]	; (8000ea8 <GAME_PLAY_Management+0x304>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	9202      	str	r2, [sp, #8]
 8000e3e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000e42:	9201      	str	r2, [sp, #4]
 8000e44:	685a      	ldr	r2, [r3, #4]
 8000e46:	9200      	str	r2, [sp, #0]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a20      	ldr	r2, [pc, #128]	; (8000ecc <GAME_PLAY_Management+0x328>)
 8000e4c:	2169      	movs	r1, #105	; 0x69
 8000e4e:	2064      	movs	r0, #100	; 0x64
 8000e50:	f002 fe9f 	bl	8003b92 <ST7735_WriteString1>
		//END display for ready state
		if (HAL_GPIO_ReadPin(START_BUTTON_PORT, START_BUTTON_PIN)
 8000e54:	2108      	movs	r1, #8
 8000e56:	481f      	ldr	r0, [pc, #124]	; (8000ed4 <GAME_PLAY_Management+0x330>)
 8000e58:	f006 fe14 	bl	8007a84 <HAL_GPIO_ReadPin>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d10a      	bne.n	8000e78 <GAME_PLAY_Management+0x2d4>
				== GPIO_PIN_RESET) {
			ST7735_FillScreen(ST7735_BLACK);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f003 f8b2 	bl	8003fcc <ST7735_FillScreen>
			ST7735_FillScreen1(ST7735_BLACK);
 8000e68:	2000      	movs	r0, #0
 8000e6a:	f003 f8c0 	bl	8003fee <ST7735_FillScreen1>
			state_game->MainGame_State = Game_init;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	2201      	movs	r2, #1
 8000e72:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
			state_game->PlyerAction_State = PS_AFK;
			state_game->PlyerAction_Main_Substate = PMS_AFK;
			state_game->PlyerAction_Battle_Substate = PBS_AFK;
			state_game->PlyerAction_Chain_Substate = PCS_AFK;
		}
		break;
 8000e76:	e1ab      	b.n	80011d0 <GAME_PLAY_Management+0x62c>
			state_game->PlyerAction_State = PS_AFK;
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
			state_game->PlyerAction_Main_Substate = PMS_AFK;
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	2200      	movs	r2, #0
 8000e84:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			state_game->PlyerAction_Battle_Substate = PBS_AFK;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
			state_game->PlyerAction_Chain_Substate = PCS_AFK;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
		break;
 8000e98:	e19a      	b.n	80011d0 <GAME_PLAY_Management+0x62c>
 8000e9a:	bf00      	nop
 8000e9c:	58020800 	.word	0x58020800
 8000ea0:	58020400 	.word	0x58020400
 8000ea4:	58021400 	.word	0x58021400
 8000ea8:	2400000c 	.word	0x2400000c
 8000eac:	0800dd4c 	.word	0x0800dd4c
 8000eb0:	0800dd58 	.word	0x0800dd58
 8000eb4:	24000014 	.word	0x24000014
 8000eb8:	0800dd6c 	.word	0x0800dd6c
 8000ebc:	0800dd78 	.word	0x0800dd78
 8000ec0:	0800dd80 	.word	0x0800dd80
 8000ec4:	0800dd90 	.word	0x0800dd90
 8000ec8:	0800dd98 	.word	0x0800dd98
 8000ecc:	0800dda8 	.word	0x0800dda8
 8000ed0:	0800ddac 	.word	0x0800ddac
 8000ed4:	58020000 	.word	0x58020000
	case Game_init:
		ST7735_WriteString(5, 5, "Player 2: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000ed8:	4b96      	ldr	r3, [pc, #600]	; (8001134 <GAME_PLAY_Management+0x590>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	9202      	str	r2, [sp, #8]
 8000ede:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ee2:	9201      	str	r2, [sp, #4]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	9200      	str	r2, [sp, #0]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a93      	ldr	r2, [pc, #588]	; (8001138 <GAME_PLAY_Management+0x594>)
 8000eec:	2105      	movs	r1, #5
 8000eee:	2005      	movs	r0, #5
 8000ef0:	f002 fe05 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(0, 15, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000ef4:	4b8f      	ldr	r3, [pc, #572]	; (8001134 <GAME_PLAY_Management+0x590>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	9202      	str	r2, [sp, #8]
 8000efa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000efe:	9201      	str	r2, [sp, #4]
 8000f00:	685a      	ldr	r2, [r3, #4]
 8000f02:	9200      	str	r2, [sp, #0]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a8d      	ldr	r2, [pc, #564]	; (800113c <GAME_PLAY_Management+0x598>)
 8000f08:	210f      	movs	r1, #15
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f002 fdf7 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(25, 35, "You are", Font_11x18, ST7735_MAGENTA, ST7735_BLACK);
 8000f10:	4b8b      	ldr	r3, [pc, #556]	; (8001140 <GAME_PLAY_Management+0x59c>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	9202      	str	r2, [sp, #8]
 8000f16:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8000f1a:	9201      	str	r2, [sp, #4]
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	9200      	str	r2, [sp, #0]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a88      	ldr	r2, [pc, #544]	; (8001144 <GAME_PLAY_Management+0x5a0>)
 8000f24:	2123      	movs	r1, #35	; 0x23
 8000f26:	2019      	movs	r0, #25
 8000f28:	f002 fde9 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(33, 60, "SECOND", Font_11x18, ST7735_CYAN, ST7735_BLACK);
 8000f2c:	4b84      	ldr	r3, [pc, #528]	; (8001140 <GAME_PLAY_Management+0x59c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	9202      	str	r2, [sp, #8]
 8000f32:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000f36:	9201      	str	r2, [sp, #4]
 8000f38:	685a      	ldr	r2, [r3, #4]
 8000f3a:	9200      	str	r2, [sp, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a82      	ldr	r2, [pc, #520]	; (8001148 <GAME_PLAY_Management+0x5a4>)
 8000f40:	213c      	movs	r1, #60	; 0x3c
 8000f42:	2021      	movs	r0, #33	; 0x21
 8000f44:	f002 fddb 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString(0, 75, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000f48:	4b7a      	ldr	r3, [pc, #488]	; (8001134 <GAME_PLAY_Management+0x590>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	9202      	str	r2, [sp, #8]
 8000f4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f52:	9201      	str	r2, [sp, #4]
 8000f54:	685a      	ldr	r2, [r3, #4]
 8000f56:	9200      	str	r2, [sp, #0]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a78      	ldr	r2, [pc, #480]	; (800113c <GAME_PLAY_Management+0x598>)
 8000f5c:	214b      	movs	r1, #75	; 0x4b
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f002 fdcd 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString1(5, 5, "Player 1: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000f64:	4b73      	ldr	r3, [pc, #460]	; (8001134 <GAME_PLAY_Management+0x590>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	9202      	str	r2, [sp, #8]
 8000f6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f6e:	9201      	str	r2, [sp, #4]
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	9200      	str	r2, [sp, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a75      	ldr	r2, [pc, #468]	; (800114c <GAME_PLAY_Management+0x5a8>)
 8000f78:	2105      	movs	r1, #5
 8000f7a:	2005      	movs	r0, #5
 8000f7c:	f002 fe09 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(0, 15, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000f80:	4b6c      	ldr	r3, [pc, #432]	; (8001134 <GAME_PLAY_Management+0x590>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	9202      	str	r2, [sp, #8]
 8000f86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f8a:	9201      	str	r2, [sp, #4]
 8000f8c:	685a      	ldr	r2, [r3, #4]
 8000f8e:	9200      	str	r2, [sp, #0]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a6a      	ldr	r2, [pc, #424]	; (800113c <GAME_PLAY_Management+0x598>)
 8000f94:	210f      	movs	r1, #15
 8000f96:	2000      	movs	r0, #0
 8000f98:	f002 fdfb 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(25, 35, "You are", Font_11x18, ST7735_MAGENTA, ST7735_BLACK);
 8000f9c:	4b68      	ldr	r3, [pc, #416]	; (8001140 <GAME_PLAY_Management+0x59c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	9202      	str	r2, [sp, #8]
 8000fa2:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8000fa6:	9201      	str	r2, [sp, #4]
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	9200      	str	r2, [sp, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a65      	ldr	r2, [pc, #404]	; (8001144 <GAME_PLAY_Management+0x5a0>)
 8000fb0:	2123      	movs	r1, #35	; 0x23
 8000fb2:	2019      	movs	r0, #25
 8000fb4:	f002 fded 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(37, 60, "FIRST", Font_11x18, ST7735_CYAN, ST7735_BLACK);
 8000fb8:	4b61      	ldr	r3, [pc, #388]	; (8001140 <GAME_PLAY_Management+0x59c>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	9202      	str	r2, [sp, #8]
 8000fbe:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000fc2:	9201      	str	r2, [sp, #4]
 8000fc4:	685a      	ldr	r2, [r3, #4]
 8000fc6:	9200      	str	r2, [sp, #0]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a61      	ldr	r2, [pc, #388]	; (8001150 <GAME_PLAY_Management+0x5ac>)
 8000fcc:	213c      	movs	r1, #60	; 0x3c
 8000fce:	2025      	movs	r0, #37	; 0x25
 8000fd0:	f002 fddf 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteString1(0, 75, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000fd4:	4b57      	ldr	r3, [pc, #348]	; (8001134 <GAME_PLAY_Management+0x590>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	9202      	str	r2, [sp, #8]
 8000fda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fde:	9201      	str	r2, [sp, #4]
 8000fe0:	685a      	ldr	r2, [r3, #4]
 8000fe2:	9200      	str	r2, [sp, #0]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a55      	ldr	r2, [pc, #340]	; (800113c <GAME_PLAY_Management+0x598>)
 8000fe8:	214b      	movs	r1, #75	; 0x4b
 8000fea:	2000      	movs	r0, #0
 8000fec:	f002 fdd1 	bl	8003b92 <ST7735_WriteString1>
		HAL_Delay(3000);
 8000ff0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000ff4:	f003 fbf8 	bl	80047e8 <HAL_Delay>
		ST7735_FillScreen(ST7735_BLACK);
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f002 ffe7 	bl	8003fcc <ST7735_FillScreen>
		ST7735_FillScreen1(ST7735_BLACK);
 8000ffe:	2000      	movs	r0, #0
 8001000:	f002 fff5 	bl	8003fee <ST7735_FillScreen1>
		MainGUI();
 8001004:	f001 fd80 	bl	8002b08 <MainGUI>

		// Reset Player
		ptrPlayer1->life_point = 4000;
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800100e:	809a      	strh	r2, [r3, #4]
		ptrPlayer2->life_point = 4000;
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001016:	809a      	strh	r2, [r3, #4]
		YUGIOH_Clear_Card_All(ptrPlayer1);
 8001018:	69f8      	ldr	r0, [r7, #28]
 800101a:	f7ff fcb1 	bl	8000980 <YUGIOH_Clear_Card_All>
		YUGIOH_Clear_Card_All(ptrPlayer2);
 800101e:	69b8      	ldr	r0, [r7, #24]
 8001020:	f7ff fcae 	bl	8000980 <YUGIOH_Clear_Card_All>

		state_game->MainGame_State = first_player;
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	2202      	movs	r2, #2
 8001028:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
		state_game->PlyerAction_State = Drawn_Phase;
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	2201      	movs	r2, #1
 8001030:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
		break;
 8001034:	e0cc      	b.n	80011d0 <GAME_PLAY_Management+0x62c>
	case first_player:
		if (state_game -> F_flag == 0){
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	f893 34d6 	ldrb.w	r3, [r3, #1238]	; 0x4d6
 800103c:	2b00      	cmp	r3, #0
 800103e:	d12b      	bne.n	8001098 <GAME_PLAY_Management+0x4f4>
			ST7735_WriteString1(15, 90, "Your TURN", Font_11x18, ST7735_YELLOW, ST7735_BLACK);
 8001040:	4b3f      	ldr	r3, [pc, #252]	; (8001140 <GAME_PLAY_Management+0x59c>)
 8001042:	2200      	movs	r2, #0
 8001044:	9202      	str	r2, [sp, #8]
 8001046:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800104a:	9201      	str	r2, [sp, #4]
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	9200      	str	r2, [sp, #0]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a40      	ldr	r2, [pc, #256]	; (8001154 <GAME_PLAY_Management+0x5b0>)
 8001054:	215a      	movs	r1, #90	; 0x5a
 8001056:	200f      	movs	r0, #15
 8001058:	f002 fd9b 	bl	8003b92 <ST7735_WriteString1>
			HAL_Delay(2000);
 800105c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001060:	f003 fbc2 	bl	80047e8 <HAL_Delay>
			ST7735_FillRectangle1(0, 90, 128,128-90,ST7735_BLACK);
 8001064:	2300      	movs	r3, #0
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2326      	movs	r3, #38	; 0x26
 800106a:	2280      	movs	r2, #128	; 0x80
 800106c:	215a      	movs	r1, #90	; 0x5a
 800106e:	2000      	movs	r0, #0
 8001070:	f002 feae 	bl	8003dd0 <ST7735_FillRectangle1>
			state_game->F_flag += 1;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	f893 34d6 	ldrb.w	r3, [r3, #1238]	; 0x4d6
 800107a:	3301      	adds	r3, #1
 800107c:	b2da      	uxtb	r2, r3
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
			state_game->S_flag = 0;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
			turn += 1;
 800108c:	4b32      	ldr	r3, [pc, #200]	; (8001158 <GAME_PLAY_Management+0x5b4>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	3301      	adds	r3, #1
 8001092:	b2da      	uxtb	r2, r3
 8001094:	4b30      	ldr	r3, [pc, #192]	; (8001158 <GAME_PLAY_Management+0x5b4>)
 8001096:	701a      	strb	r2, [r3, #0]
		}
		ptrPlayerAtk = &state_game->player[0];
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	3304      	adds	r3, #4
 800109c:	613b      	str	r3, [r7, #16]
		ptrPlayerDef = &state_game->player[1];
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	f503 7308 	add.w	r3, r3, #544	; 0x220
 80010a4:	60fb      	str	r3, [r7, #12]
		GAME_PLAY_Phase_Management(RFIDmain,state_game,ptrPlayerAtk,ptrPlayerDef);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	6839      	ldr	r1, [r7, #0]
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f000 f899 	bl	80011e4 <GAME_PLAY_Phase_Management>
		break;
 80010b2:	e08d      	b.n	80011d0 <GAME_PLAY_Management+0x62c>
	case second_player:
		if (state_game -> S_flag == 0){
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	f893 34d7 	ldrb.w	r3, [r3, #1239]	; 0x4d7
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d12b      	bne.n	8001116 <GAME_PLAY_Management+0x572>
			ST7735_WriteString(15, 90, "Your TURN", Font_11x18, ST7735_YELLOW, ST7735_BLACK);
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <GAME_PLAY_Management+0x59c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	9202      	str	r2, [sp, #8]
 80010c4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80010c8:	9201      	str	r2, [sp, #4]
 80010ca:	685a      	ldr	r2, [r3, #4]
 80010cc:	9200      	str	r2, [sp, #0]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a20      	ldr	r2, [pc, #128]	; (8001154 <GAME_PLAY_Management+0x5b0>)
 80010d2:	215a      	movs	r1, #90	; 0x5a
 80010d4:	200f      	movs	r0, #15
 80010d6:	f002 fd12 	bl	8003afe <ST7735_WriteString>
			HAL_Delay(2000);
 80010da:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010de:	f003 fb83 	bl	80047e8 <HAL_Delay>
			ST7735_FillRectangle(0, 90, 128,128-90,ST7735_BLACK);
 80010e2:	2300      	movs	r3, #0
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2326      	movs	r3, #38	; 0x26
 80010e8:	2280      	movs	r2, #128	; 0x80
 80010ea:	215a      	movs	r1, #90	; 0x5a
 80010ec:	2000      	movs	r0, #0
 80010ee:	f002 fdfb 	bl	8003ce8 <ST7735_FillRectangle>
			state_game->S_flag += 1;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	f893 34d7 	ldrb.w	r3, [r3, #1239]	; 0x4d7
 80010f8:	3301      	adds	r3, #1
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
			state_game->F_flag = 0;
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
			turn += 1;
 800110a:	4b13      	ldr	r3, [pc, #76]	; (8001158 <GAME_PLAY_Management+0x5b4>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	3301      	adds	r3, #1
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <GAME_PLAY_Management+0x5b4>)
 8001114:	701a      	strb	r2, [r3, #0]
		}
		ptrPlayerAtk = &state_game->player[1];
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	f503 7308 	add.w	r3, r3, #544	; 0x220
 800111c:	613b      	str	r3, [r7, #16]
		ptrPlayerDef = &state_game->player[0];
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	3304      	adds	r3, #4
 8001122:	60fb      	str	r3, [r7, #12]
		GAME_PLAY_Phase_Management(RFIDmain,state_game,ptrPlayerAtk,ptrPlayerDef);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	6839      	ldr	r1, [r7, #0]
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f000 f85a 	bl	80011e4 <GAME_PLAY_Phase_Management>
		break;
 8001130:	e04e      	b.n	80011d0 <GAME_PLAY_Management+0x62c>
 8001132:	bf00      	nop
 8001134:	2400000c 	.word	0x2400000c
 8001138:	0800dd4c 	.word	0x0800dd4c
 800113c:	0800dd58 	.word	0x0800dd58
 8001140:	24000014 	.word	0x24000014
 8001144:	0800ddb8 	.word	0x0800ddb8
 8001148:	0800ddc0 	.word	0x0800ddc0
 800114c:	0800ddac 	.word	0x0800ddac
 8001150:	0800ddc8 	.word	0x0800ddc8
 8001154:	0800ddd0 	.word	0x0800ddd0
 8001158:	24000176 	.word	0x24000176
	case Game_Ended:
		ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,1);
 800115c:	2301      	movs	r3, #1
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	2300      	movs	r3, #0
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2326      	movs	r3, #38	; 0x26
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	215a      	movs	r1, #90	; 0x5a
 800116a:	2000      	movs	r0, #0
 800116c:	f002 fea4 	bl	8003eb8 <ST7735_FillRectangleNSS>
		ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,0);
 8001170:	2300      	movs	r3, #0
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	2300      	movs	r3, #0
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2326      	movs	r3, #38	; 0x26
 800117a:	2280      	movs	r2, #128	; 0x80
 800117c:	215a      	movs	r1, #90	; 0x5a
 800117e:	2000      	movs	r0, #0
 8001180:	f002 fe9a 	bl	8003eb8 <ST7735_FillRectangleNSS>
		HAL_Delay(200);
 8001184:	20c8      	movs	r0, #200	; 0xc8
 8001186:	f003 fb2f 	bl	80047e8 <HAL_Delay>
		ST7735_WriteStringNSS(20, 90, "YOU WIN", Font_11x18, ST7735_MAGENTA, ST7735_BLACK,1);
 800118a:	4b13      	ldr	r3, [pc, #76]	; (80011d8 <GAME_PLAY_Management+0x634>)
 800118c:	2201      	movs	r2, #1
 800118e:	9203      	str	r2, [sp, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	9202      	str	r2, [sp, #8]
 8001194:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8001198:	9201      	str	r2, [sp, #4]
 800119a:	685a      	ldr	r2, [r3, #4]
 800119c:	9200      	str	r2, [sp, #0]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0e      	ldr	r2, [pc, #56]	; (80011dc <GAME_PLAY_Management+0x638>)
 80011a2:	215a      	movs	r1, #90	; 0x5a
 80011a4:	2014      	movs	r0, #20
 80011a6:	f002 fd3e 	bl	8003c26 <ST7735_WriteStringNSS>
		ST7735_WriteStringNSS(15, 90, "YOU LOSE", Font_11x18, ST7735_RED, ST7735_BLACK,0);
 80011aa:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <GAME_PLAY_Management+0x634>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	9203      	str	r2, [sp, #12]
 80011b0:	2200      	movs	r2, #0
 80011b2:	9202      	str	r2, [sp, #8]
 80011b4:	221f      	movs	r2, #31
 80011b6:	9201      	str	r2, [sp, #4]
 80011b8:	685a      	ldr	r2, [r3, #4]
 80011ba:	9200      	str	r2, [sp, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a08      	ldr	r2, [pc, #32]	; (80011e0 <GAME_PLAY_Management+0x63c>)
 80011c0:	215a      	movs	r1, #90	; 0x5a
 80011c2:	200f      	movs	r0, #15
 80011c4:	f002 fd2f 	bl	8003c26 <ST7735_WriteStringNSS>
		HAL_Delay(200);
 80011c8:	20c8      	movs	r0, #200	; 0xc8
 80011ca:	f003 fb0d 	bl	80047e8 <HAL_Delay>
		break;
 80011ce:	bf00      	nop
	}
}
 80011d0:	bf00      	nop
 80011d2:	3720      	adds	r7, #32
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	24000014 	.word	0x24000014
 80011dc:	0800dddc 	.word	0x0800dddc
 80011e0:	0800dde4 	.word	0x0800dde4

080011e4 <GAME_PLAY_Phase_Management>:

void GAME_PLAY_Phase_Management(RFIDHandle *RFIDmain,State_game *state_game,Player *playerAtk,Player *playerDef)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b092      	sub	sp, #72	; 0x48
 80011e8:	af04      	add	r7, sp, #16
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
	enum _STATE {
		PS_AFK,Drawn_Phase, Main_Phase, Battle_Phase
	} PAS;
	PAS = state_game->PlyerAction_State;
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	f893 343d 	ldrb.w	r3, [r3, #1085]	; 0x43d
 80011f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	enum _MAIN {
		PMS_AFK, PMS_ActionAwait, select_position, check_card_type, advance_summon, activate_effect,chaining_main_ATK,chaining_main_DEF
	} PMS;
	PMS = state_game->PlyerAction_Main_Substate;
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	f893 343e 	ldrb.w	r3, [r3, #1086]	; 0x43e
 8001202:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	enum _BATTLE {
		PBS_AFK, PBS_ActionAwait, counter_ATK,counter_DEF, chain_effect,calculate_damage, after_calculate
	} PBS;
	PBS = state_game->PlyerAction_Battle_Substate;
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	f893 343f 	ldrb.w	r3, [r3, #1087]	; 0x43f
 800120c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	YUGIOH_Card *ptrYugiohCard_dst;

	Player **ptrUser;
	Player **ptrOpponent;

	switch (PAS) {
 8001210:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001214:	2b03      	cmp	r3, #3
 8001216:	f201 8272 	bhi.w	80026fe <GAME_PLAY_Phase_Management+0x151a>
 800121a:	a201      	add	r2, pc, #4	; (adr r2, 8001220 <GAME_PLAY_Phase_Management+0x3c>)
 800121c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001220:	080026f1 	.word	0x080026f1
 8001224:	08001231 	.word	0x08001231
 8001228:	080012fd 	.word	0x080012fd
 800122c:	08001fed 	.word	0x08001fed
	case PS_AFK:
		break;
	case Drawn_Phase:
		HAL_TIM_Base_Start_IT(&TIM7_PORT);
 8001230:	48a2      	ldr	r0, [pc, #648]	; (80014bc <GAME_PLAY_Phase_Management+0x2d8>)
 8001232:	f009 fdad 	bl	800ad90 <HAL_TIM_Base_Start_IT>
		LCDvalue(playerAtk,playerDef);
 8001236:	6839      	ldr	r1, [r7, #0]
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f001 fd25 	bl	8002c88 <LCDvalue>
		ST7735_WriteString(110, 35, "DP", Font_7x10, ST7735_CYAN, ST7735_BLACK);
 800123e:	4ba0      	ldr	r3, [pc, #640]	; (80014c0 <GAME_PLAY_Phase_Management+0x2dc>)
 8001240:	2200      	movs	r2, #0
 8001242:	9202      	str	r2, [sp, #8]
 8001244:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8001248:	9201      	str	r2, [sp, #4]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	9200      	str	r2, [sp, #0]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a9c      	ldr	r2, [pc, #624]	; (80014c4 <GAME_PLAY_Phase_Management+0x2e0>)
 8001252:	2123      	movs	r1, #35	; 0x23
 8001254:	206e      	movs	r0, #110	; 0x6e
 8001256:	f002 fc52 	bl	8003afe <ST7735_WriteString>
		ST7735_WriteString1(110, 35, "DP", Font_7x10, ST7735_CYAN, ST7735_BLACK);
 800125a:	4b99      	ldr	r3, [pc, #612]	; (80014c0 <GAME_PLAY_Phase_Management+0x2dc>)
 800125c:	2200      	movs	r2, #0
 800125e:	9202      	str	r2, [sp, #8]
 8001260:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8001264:	9201      	str	r2, [sp, #4]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	9200      	str	r2, [sp, #0]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a95      	ldr	r2, [pc, #596]	; (80014c4 <GAME_PLAY_Phase_Management+0x2e0>)
 800126e:	2123      	movs	r1, #35	; 0x23
 8001270:	206e      	movs	r0, #110	; 0x6e
 8001272:	f002 fc8e 	bl	8003b92 <ST7735_WriteString1>
		ST7735_WriteStringNSS(5, 90, "Wait a minute", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	781a      	ldrb	r2, [r3, #0]
 800127a:	4b91      	ldr	r3, [pc, #580]	; (80014c0 <GAME_PLAY_Phase_Management+0x2dc>)
 800127c:	9203      	str	r2, [sp, #12]
 800127e:	2200      	movs	r2, #0
 8001280:	9202      	str	r2, [sp, #8]
 8001282:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001286:	9201      	str	r2, [sp, #4]
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	9200      	str	r2, [sp, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a8e      	ldr	r2, [pc, #568]	; (80014c8 <GAME_PLAY_Phase_Management+0x2e4>)
 8001290:	215a      	movs	r1, #90	; 0x5a
 8001292:	2005      	movs	r0, #5
 8001294:	f002 fcc7 	bl	8003c26 <ST7735_WriteStringNSS>
		ST7735_WriteStringNSS(5, 90, "Draw a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	781a      	ldrb	r2, [r3, #0]
 800129c:	4b88      	ldr	r3, [pc, #544]	; (80014c0 <GAME_PLAY_Phase_Management+0x2dc>)
 800129e:	9203      	str	r2, [sp, #12]
 80012a0:	2200      	movs	r2, #0
 80012a2:	9202      	str	r2, [sp, #8]
 80012a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012a8:	9201      	str	r2, [sp, #4]
 80012aa:	685a      	ldr	r2, [r3, #4]
 80012ac:	9200      	str	r2, [sp, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a86      	ldr	r2, [pc, #536]	; (80014cc <GAME_PLAY_Phase_Management+0x2e8>)
 80012b2:	215a      	movs	r1, #90	; 0x5a
 80012b4:	2005      	movs	r0, #5
 80012b6:	f002 fcb6 	bl	8003c26 <ST7735_WriteStringNSS>
		// END display for draw phase state
		if (HAL_GPIO_ReadPin(TURN_BUTTON_PORT, TURN_BUTTON_PIN)
 80012ba:	2101      	movs	r1, #1
 80012bc:	4884      	ldr	r0, [pc, #528]	; (80014d0 <GAME_PLAY_Phase_Management+0x2ec>)
 80012be:	f006 fbe1 	bl	8007a84 <HAL_GPIO_ReadPin>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f041 8215 	bne.w	80026f4 <GAME_PLAY_Phase_Management+0x1510>
				== GPIO_PIN_RESET) {
			ST7735_FillScreen(ST7735_BLACK);
 80012ca:	2000      	movs	r0, #0
 80012cc:	f002 fe7e 	bl	8003fcc <ST7735_FillScreen>
			ST7735_FillScreen1(ST7735_BLACK);
 80012d0:	2000      	movs	r0, #0
 80012d2:	f002 fe8c 	bl	8003fee <ST7735_FillScreen1>
			MainGUI();
 80012d6:	f001 fc17 	bl	8002b08 <MainGUI>
			state_game->PlyerAction_State = Main_Phase;
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	2202      	movs	r2, #2
 80012de:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

			// Wait for card to be read State = 0 Mean AFK
			state_game->PlyerAction_Main_Substate = PMS_ActionAwait;
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	2201      	movs	r2, #1
 80012e6:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			state_game->action = 0;
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
			HAL_Delay(1500);
 80012f0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80012f4:	f003 fa78 	bl	80047e8 <HAL_Delay>
		}
		break;
 80012f8:	f001 b9fc 	b.w	80026f4 <GAME_PLAY_Phase_Management+0x1510>
	case Main_Phase:
		LCDvalue(playerAtk,playerDef);
 80012fc:	6839      	ldr	r1, [r7, #0]
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f001 fcc2 	bl	8002c88 <LCDvalue>

		switch (PMS)
 8001304:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001308:	2b07      	cmp	r3, #7
 800130a:	f201 81f5 	bhi.w	80026f8 <GAME_PLAY_Phase_Management+0x1514>
 800130e:	a201      	add	r2, pc, #4	; (adr r2, 8001314 <GAME_PLAY_Phase_Management+0x130>)
 8001310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001314:	08001fd1 	.word	0x08001fd1
 8001318:	08001335 	.word	0x08001335
 800131c:	08001401 	.word	0x08001401
 8001320:	080014dd 	.word	0x080014dd
 8001324:	080018ad 	.word	0x080018ad
 8001328:	08001c49 	.word	0x08001c49
 800132c:	08001b43 	.word	0x08001b43
 8001330:	08001a49 	.word	0x08001a49
		{
		case PMS_AFK:
			break;
		case PMS_ActionAwait:

			if (state_game->action == 0)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d147      	bne.n	80013cc <GAME_PLAY_Phase_Management+0x1e8>
			{
				ST7735_WriteString(110, 35, "MP", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800133c:	4b60      	ldr	r3, [pc, #384]	; (80014c0 <GAME_PLAY_Phase_Management+0x2dc>)
 800133e:	2200      	movs	r2, #0
 8001340:	9202      	str	r2, [sp, #8]
 8001342:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001346:	9201      	str	r2, [sp, #4]
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	9200      	str	r2, [sp, #0]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a61      	ldr	r2, [pc, #388]	; (80014d4 <GAME_PLAY_Phase_Management+0x2f0>)
 8001350:	2123      	movs	r1, #35	; 0x23
 8001352:	206e      	movs	r0, #110	; 0x6e
 8001354:	f002 fbd3 	bl	8003afe <ST7735_WriteString>
				ST7735_WriteString1(110, 35, "MP", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8001358:	4b59      	ldr	r3, [pc, #356]	; (80014c0 <GAME_PLAY_Phase_Management+0x2dc>)
 800135a:	2200      	movs	r2, #0
 800135c:	9202      	str	r2, [sp, #8]
 800135e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001362:	9201      	str	r2, [sp, #4]
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	9200      	str	r2, [sp, #0]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a5a      	ldr	r2, [pc, #360]	; (80014d4 <GAME_PLAY_Phase_Management+0x2f0>)
 800136c:	2123      	movs	r1, #35	; 0x23
 800136e:	206e      	movs	r0, #110	; 0x6e
 8001370:	f002 fc0f 	bl	8003b92 <ST7735_WriteString1>
				//    ST7735_WriteStringNSS(5, 90, "Wait a minute", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
				//    ST7735_WriteStringNSS(5, 90, "Place a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
				// Reading Until RFID action = 1 Mean Card Detected
				if(HAL_GPIO_ReadPin(TURN_BUTTON_PORT, TURN_BUTTON_PIN)
 8001374:	2101      	movs	r1, #1
 8001376:	4856      	ldr	r0, [pc, #344]	; (80014d0 <GAME_PLAY_Phase_Management+0x2ec>)
 8001378:	f006 fb84 	bl	8007a84 <HAL_GPIO_ReadPin>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d11d      	bne.n	80013be <GAME_PLAY_Phase_Management+0x1da>
						== GPIO_PIN_RESET){
					ST7735_FillScreen(ST7735_BLACK);
 8001382:	2000      	movs	r0, #0
 8001384:	f002 fe22 	bl	8003fcc <ST7735_FillScreen>
					ST7735_FillScreen1(ST7735_BLACK);
 8001388:	2000      	movs	r0, #0
 800138a:	f002 fe30 	bl	8003fee <ST7735_FillScreen1>
					MainGUI();
 800138e:	f001 fbbb 	bl	8002b08 <MainGUI>
					state_game->action = 50;
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	2232      	movs	r2, #50	; 0x32
 8001396:	701a      	strb	r2, [r3, #0]
					state_game->PlyerAction_Main_Substate = PMS_AFK;
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
					YUGIOH_Monster_Activated(playerAtk);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f001 fb90 	bl	8002ac6 <YUGIOH_Monster_Activated>
					state_game->PlyerAction_State = Battle_Phase;
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	2203      	movs	r2, #3
 80013aa:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
					state_game->PlyerAction_Battle_Substate = PBS_ActionAwait;
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	2201      	movs	r2, #1
 80013b2:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
					HAL_Delay(1500);
 80013b6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80013ba:	f003 fa15 	bl	80047e8 <HAL_Delay>
				}
				Player_Reading_Card(RFIDmain,state_game,playerAtk);
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68b9      	ldr	r1, [r7, #8]
 80013c2:	68f8      	ldr	r0, [r7, #12]
 80013c4:	f7ff f9c6 	bl	8000754 <Player_Reading_Card>
				// Reset Chain count
				ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
				state_game->ChainCount = 0;
				state_game->PlyerAction_Main_Substate = select_position;
			}
			break;
 80013c8:	f000 be04 	b.w	8001fd4 <GAME_PLAY_Phase_Management+0xdf0>
			else if (state_game->action == 1)
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	f040 85ff 	bne.w	8001fd4 <GAME_PLAY_Phase_Management+0xdf0>
				ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	2300      	movs	r3, #0
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2326      	movs	r3, #38	; 0x26
 80013e2:	2280      	movs	r2, #128	; 0x80
 80013e4:	215a      	movs	r1, #90	; 0x5a
 80013e6:	2000      	movs	r0, #0
 80013e8:	f002 fd66 	bl	8003eb8 <ST7735_FillRectangleNSS>
				state_game->ChainCount = 0;
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	2200      	movs	r2, #0
 80013f0:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
				state_game->PlyerAction_Main_Substate = select_position;
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	2202      	movs	r2, #2
 80013f8:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			break;
 80013fc:	f000 bdea 	b.w	8001fd4 <GAME_PLAY_Phase_Management+0xdf0>
		case select_position:

			ST7735_WriteStringNSS(5, 90, "select position", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	781a      	ldrb	r2, [r3, #0]
 8001404:	4b2e      	ldr	r3, [pc, #184]	; (80014c0 <GAME_PLAY_Phase_Management+0x2dc>)
 8001406:	9203      	str	r2, [sp, #12]
 8001408:	2200      	movs	r2, #0
 800140a:	9202      	str	r2, [sp, #8]
 800140c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001410:	9201      	str	r2, [sp, #4]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	9200      	str	r2, [sp, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a2f      	ldr	r2, [pc, #188]	; (80014d8 <GAME_PLAY_Phase_Management+0x2f4>)
 800141a:	215a      	movs	r1, #90	; 0x5a
 800141c:	2005      	movs	r0, #5
 800141e:	f002 fc02 	bl	8003c26 <ST7735_WriteStringNSS>
			// Current state_game->action = 1
			ptrYugiohCard_src = &playerAtk->ActtionBuffer[0];
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001428:	62bb      	str	r3, [r7, #40]	; 0x28
			ptrYugiohCard_dst = &playerAtk->CardInPlayed;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001430:	637b      	str	r3, [r7, #52]	; 0x34

			if (state_game->action == 1)
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d118      	bne.n	800146c <GAME_PLAY_Phase_Management+0x288>
			{
				if (playerAtk->noBTN == GPIO_PIN_RESET) {
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	789b      	ldrb	r3, [r3, #2]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d107      	bne.n	8001452 <GAME_PLAY_Phase_Management+0x26e>
					ptrYugiohCard_src->cardState = 0;
 8001442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001444:	2200      	movs	r2, #0
 8001446:	709a      	strb	r2, [r3, #2]
					state_game->action = 2;
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	2202      	movs	r2, #2
 800144c:	701a      	strb	r2, [r3, #0]
				ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerDef->displayNSS);
				YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
				state_game->action = 3;
				state_game->PlyerAction_Main_Substate = check_card_type;
			}
			break;
 800144e:	f000 bdc3 	b.w	8001fd8 <GAME_PLAY_Phase_Management+0xdf4>
				else if(playerAtk->yesBTN == GPIO_PIN_RESET) {
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	785b      	ldrb	r3, [r3, #1]
 8001456:	2b00      	cmp	r3, #0
 8001458:	f040 85be 	bne.w	8001fd8 <GAME_PLAY_Phase_Management+0xdf4>
					ptrYugiohCard_src->cardState = 1;
 800145c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800145e:	2201      	movs	r2, #1
 8001460:	709a      	strb	r2, [r3, #2]
					state_game->action = 2;
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	2202      	movs	r2, #2
 8001466:	701a      	strb	r2, [r3, #0]
			break;
 8001468:	f000 bdb6 	b.w	8001fd8 <GAME_PLAY_Phase_Management+0xdf4>
			else if (state_game->action == 2)
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b02      	cmp	r3, #2
 8001472:	f040 85b1 	bne.w	8001fd8 <GAME_PLAY_Phase_Management+0xdf4>
				ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	9301      	str	r3, [sp, #4]
 800147c:	2300      	movs	r3, #0
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	2326      	movs	r3, #38	; 0x26
 8001482:	2280      	movs	r2, #128	; 0x80
 8001484:	215a      	movs	r1, #90	; 0x5a
 8001486:	2000      	movs	r0, #0
 8001488:	f002 fd16 	bl	8003eb8 <ST7735_FillRectangleNSS>
				ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerDef->displayNSS);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	9301      	str	r3, [sp, #4]
 8001492:	2300      	movs	r3, #0
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	2326      	movs	r3, #38	; 0x26
 8001498:	2280      	movs	r2, #128	; 0x80
 800149a:	215a      	movs	r1, #90	; 0x5a
 800149c:	2000      	movs	r0, #0
 800149e:	f002 fd0b 	bl	8003eb8 <ST7735_FillRectangleNSS>
				YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 80014a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80014a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80014a6:	f7ff f8ed 	bl	8000684 <YUGIOH_card_copy>
				state_game->action = 3;
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	2203      	movs	r2, #3
 80014ae:	701a      	strb	r2, [r3, #0]
				state_game->PlyerAction_Main_Substate = check_card_type;
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	2203      	movs	r2, #3
 80014b4:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			break;
 80014b8:	f000 bd8e 	b.w	8001fd8 <GAME_PLAY_Phase_Management+0xdf4>
 80014bc:	240002e8 	.word	0x240002e8
 80014c0:	2400000c 	.word	0x2400000c
 80014c4:	0800ddf0 	.word	0x0800ddf0
 80014c8:	0800ddf4 	.word	0x0800ddf4
 80014cc:	0800de04 	.word	0x0800de04
 80014d0:	58020800 	.word	0x58020800
 80014d4:	0800de10 	.word	0x0800de10
 80014d8:	0800de14 	.word	0x0800de14
		case check_card_type:
			// Current state_game->action = 3

			ptrYugiohCard_src = &playerAtk->CardInPlayed;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80014e2:	62bb      	str	r3, [r7, #40]	; 0x28

			if (state_game->action == 3)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	f040 8577 	bne.w	8001fdc <GAME_PLAY_Phase_Management+0xdf8>
			{
				if (ptrYugiohCard_src->cardType == 3)
 80014ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014f0:	785b      	ldrb	r3, [r3, #1]
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d15e      	bne.n	80015b4 <GAME_PLAY_Phase_Management+0x3d0>
				{
					ST7735_WriteStringNSS(5, 90, "You set a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	781a      	ldrb	r2, [r3, #0]
 80014fa:	4ba0      	ldr	r3, [pc, #640]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 80014fc:	9203      	str	r2, [sp, #12]
 80014fe:	2200      	movs	r2, #0
 8001500:	9202      	str	r2, [sp, #8]
 8001502:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001506:	9201      	str	r2, [sp, #4]
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	9200      	str	r2, [sp, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a9c      	ldr	r2, [pc, #624]	; (8001780 <GAME_PLAY_Phase_Management+0x59c>)
 8001510:	215a      	movs	r1, #90	; 0x5a
 8001512:	2005      	movs	r0, #5
 8001514:	f002 fb87 	bl	8003c26 <ST7735_WriteStringNSS>
					ST7735_WriteStringNSS(5, 90, "Opponent set", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	781a      	ldrb	r2, [r3, #0]
 800151c:	4b97      	ldr	r3, [pc, #604]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 800151e:	9203      	str	r2, [sp, #12]
 8001520:	2200      	movs	r2, #0
 8001522:	9202      	str	r2, [sp, #8]
 8001524:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001528:	9201      	str	r2, [sp, #4]
 800152a:	685a      	ldr	r2, [r3, #4]
 800152c:	9200      	str	r2, [sp, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a94      	ldr	r2, [pc, #592]	; (8001784 <GAME_PLAY_Phase_Management+0x5a0>)
 8001532:	215a      	movs	r1, #90	; 0x5a
 8001534:	2005      	movs	r0, #5
 8001536:	f002 fb76 	bl	8003c26 <ST7735_WriteStringNSS>
					ST7735_WriteStringNSS(5, 105, "a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	781a      	ldrb	r2, [r3, #0]
 800153e:	4b8f      	ldr	r3, [pc, #572]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 8001540:	9203      	str	r2, [sp, #12]
 8001542:	2200      	movs	r2, #0
 8001544:	9202      	str	r2, [sp, #8]
 8001546:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800154a:	9201      	str	r2, [sp, #4]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	9200      	str	r2, [sp, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a8d      	ldr	r2, [pc, #564]	; (8001788 <GAME_PLAY_Phase_Management+0x5a4>)
 8001554:	2169      	movs	r1, #105	; 0x69
 8001556:	2005      	movs	r0, #5
 8001558:	f002 fb65 	bl	8003c26 <ST7735_WriteStringNSS>

					ptrYugiohCard_src->cardState = 0;
 800155c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800155e:	2200      	movs	r2, #0
 8001560:	709a      	strb	r2, [r3, #2]

					// Add card to board
					uint8_t idx = ptrYugiohCard_src->standPosition % 6;
 8001562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001564:	799a      	ldrb	r2, [r3, #6]
 8001566:	4b89      	ldr	r3, [pc, #548]	; (800178c <GAME_PLAY_Phase_Management+0x5a8>)
 8001568:	fba3 1302 	umull	r1, r3, r3, r2
 800156c:	0899      	lsrs	r1, r3, #2
 800156e:	460b      	mov	r3, r1
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	440b      	add	r3, r1
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	757b      	strb	r3, [r7, #21]
					ptrYugiohCard_dst = &playerAtk->cardOnBoard[idx];
 800157a:	7d7b      	ldrb	r3, [r7, #21]
 800157c:	011b      	lsls	r3, r3, #4
 800157e:	3308      	adds	r3, #8
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	4413      	add	r3, r2
 8001584:	637b      	str	r3, [r7, #52]	; 0x34

					YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8001586:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001588:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800158a:	f7ff f87b 	bl	8000684 <YUGIOH_card_copy>

					YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff f9d0 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
					YUGIOH_card_copy(&playerAtk->ActtionBuffer[0], ptrYugiohCard_src);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800159a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff f871 	bl	8000684 <YUGIOH_card_copy>

					state_game->action = 0;
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	2200      	movs	r2, #0
 80015a6:	701a      	strb	r2, [r3, #0]
					state_game->PlyerAction_Main_Substate = PMS_ActionAwait;
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
						state_game->action = 4;
						state_game->PlyerAction_Main_Substate = advance_summon;
					}
				}
			}
			break;
 80015b0:	f000 bd14 	b.w	8001fdc <GAME_PLAY_Phase_Management+0xdf8>
				else if (ptrYugiohCard_src->cardType == 2)
 80015b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b6:	785b      	ldrb	r3, [r3, #1]
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	f040 80ef 	bne.w	800179c <GAME_PLAY_Phase_Management+0x5b8>
					state_game->count_chain = 1;
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	2201      	movs	r2, #1
 80015c2:	705a      	strb	r2, [r3, #1]
					if(ptrYugiohCard_src->cardState == 1){
 80015c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015c6:	789b      	ldrb	r3, [r3, #2]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d17b      	bne.n	80016c4 <GAME_PLAY_Phase_Management+0x4e0>
						ST7735_WriteStringNSS(5, 90, "You activate", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	781a      	ldrb	r2, [r3, #0]
 80015d0:	4b6a      	ldr	r3, [pc, #424]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 80015d2:	9203      	str	r2, [sp, #12]
 80015d4:	2200      	movs	r2, #0
 80015d6:	9202      	str	r2, [sp, #8]
 80015d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015dc:	9201      	str	r2, [sp, #4]
 80015de:	685a      	ldr	r2, [r3, #4]
 80015e0:	9200      	str	r2, [sp, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a6a      	ldr	r2, [pc, #424]	; (8001790 <GAME_PLAY_Phase_Management+0x5ac>)
 80015e6:	215a      	movs	r1, #90	; 0x5a
 80015e8:	2005      	movs	r0, #5
 80015ea:	f002 fb1c 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 105, "a spell card", Font_7x10, ST7735_GREEN, ST7735_BLACK,playerAtk->displayNSS);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	781a      	ldrb	r2, [r3, #0]
 80015f2:	4b62      	ldr	r3, [pc, #392]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 80015f4:	9203      	str	r2, [sp, #12]
 80015f6:	2200      	movs	r2, #0
 80015f8:	9202      	str	r2, [sp, #8]
 80015fa:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80015fe:	9201      	str	r2, [sp, #4]
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	9200      	str	r2, [sp, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a63      	ldr	r2, [pc, #396]	; (8001794 <GAME_PLAY_Phase_Management+0x5b0>)
 8001608:	2169      	movs	r1, #105	; 0x69
 800160a:	2005      	movs	r0, #5
 800160c:	f002 fb0b 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 90, "Opponent activate", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	781a      	ldrb	r2, [r3, #0]
 8001614:	4b59      	ldr	r3, [pc, #356]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 8001616:	9203      	str	r2, [sp, #12]
 8001618:	2200      	movs	r2, #0
 800161a:	9202      	str	r2, [sp, #8]
 800161c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001620:	9201      	str	r2, [sp, #4]
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	9200      	str	r2, [sp, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a5b      	ldr	r2, [pc, #364]	; (8001798 <GAME_PLAY_Phase_Management+0x5b4>)
 800162a:	215a      	movs	r1, #90	; 0x5a
 800162c:	2005      	movs	r0, #5
 800162e:	f002 fafa 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 105, "a spell card", Font_7x10, ST7735_GREEN, ST7735_BLACK,playerDef->displayNSS);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	781a      	ldrb	r2, [r3, #0]
 8001636:	4b51      	ldr	r3, [pc, #324]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 8001638:	9203      	str	r2, [sp, #12]
 800163a:	2200      	movs	r2, #0
 800163c:	9202      	str	r2, [sp, #8]
 800163e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001642:	9201      	str	r2, [sp, #4]
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	9200      	str	r2, [sp, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a52      	ldr	r2, [pc, #328]	; (8001794 <GAME_PLAY_Phase_Management+0x5b0>)
 800164c:	2169      	movs	r1, #105	; 0x69
 800164e:	2005      	movs	r0, #5
 8001650:	f002 fae9 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerDef->displayNSS);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	9301      	str	r3, [sp, #4]
 800165a:	2300      	movs	r3, #0
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	2326      	movs	r3, #38	; 0x26
 8001660:	2280      	movs	r2, #128	; 0x80
 8001662:	215a      	movs	r1, #90	; 0x5a
 8001664:	2000      	movs	r0, #0
 8001666:	f002 fc27 	bl	8003eb8 <ST7735_FillRectangleNSS>
						state_game->action = 4;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	2204      	movs	r2, #4
 800166e:	701a      	strb	r2, [r3, #0]
						YUGIOH_card_Buffer_Update_Chain(state_game);
 8001670:	68b8      	ldr	r0, [r7, #8]
 8001672:	f7ff fa0a 	bl	8000a8a <YUGIOH_card_Buffer_Update_Chain>
						YUGIOH_card_copy(ptrYugiohCard_src, &state_game->ChainBuffer[0]);
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	f203 4344 	addw	r3, r3, #1092	; 0x444
 800167c:	4619      	mov	r1, r3
 800167e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001680:	f7ff f800 	bl	8000684 <YUGIOH_card_copy>
						state_game->ptrChainUser[0] = playerAtk;
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4
						state_game->ptrChainOpponent[0] = playerDef;
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	f8c3 24bc 	str.w	r2, [r3, #1212]	; 0x4bc
						state_game->ChainCount++;
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	f893 34d4 	ldrb.w	r3, [r3, #1236]	; 0x4d4
 800169a:	3301      	adds	r3, #1
 800169c:	b2da      	uxtb	r2, r3
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
						YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff f945 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
						YUGIOH_card_copy(&playerAtk->ActtionBuffer[0], ptrYugiohCard_src);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80016b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe ffe6 	bl	8000684 <YUGIOH_card_copy>
						state_game->PlyerAction_Main_Substate = chaining_main_DEF;
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2207      	movs	r2, #7
 80016bc:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			break;
 80016c0:	f000 bc8c 	b.w	8001fdc <GAME_PLAY_Phase_Management+0xdf8>
						ST7735_WriteStringNSS(5, 90, "You set a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	781a      	ldrb	r2, [r3, #0]
 80016c8:	4b2c      	ldr	r3, [pc, #176]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 80016ca:	9203      	str	r2, [sp, #12]
 80016cc:	2200      	movs	r2, #0
 80016ce:	9202      	str	r2, [sp, #8]
 80016d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016d4:	9201      	str	r2, [sp, #4]
 80016d6:	685a      	ldr	r2, [r3, #4]
 80016d8:	9200      	str	r2, [sp, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a28      	ldr	r2, [pc, #160]	; (8001780 <GAME_PLAY_Phase_Management+0x59c>)
 80016de:	215a      	movs	r1, #90	; 0x5a
 80016e0:	2005      	movs	r0, #5
 80016e2:	f002 faa0 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 90, "Opponent set", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	781a      	ldrb	r2, [r3, #0]
 80016ea:	4b24      	ldr	r3, [pc, #144]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 80016ec:	9203      	str	r2, [sp, #12]
 80016ee:	2200      	movs	r2, #0
 80016f0:	9202      	str	r2, [sp, #8]
 80016f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016f6:	9201      	str	r2, [sp, #4]
 80016f8:	685a      	ldr	r2, [r3, #4]
 80016fa:	9200      	str	r2, [sp, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a21      	ldr	r2, [pc, #132]	; (8001784 <GAME_PLAY_Phase_Management+0x5a0>)
 8001700:	215a      	movs	r1, #90	; 0x5a
 8001702:	2005      	movs	r0, #5
 8001704:	f002 fa8f 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 105, "a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	781a      	ldrb	r2, [r3, #0]
 800170c:	4b1b      	ldr	r3, [pc, #108]	; (800177c <GAME_PLAY_Phase_Management+0x598>)
 800170e:	9203      	str	r2, [sp, #12]
 8001710:	2200      	movs	r2, #0
 8001712:	9202      	str	r2, [sp, #8]
 8001714:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001718:	9201      	str	r2, [sp, #4]
 800171a:	685a      	ldr	r2, [r3, #4]
 800171c:	9200      	str	r2, [sp, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a19      	ldr	r2, [pc, #100]	; (8001788 <GAME_PLAY_Phase_Management+0x5a4>)
 8001722:	2169      	movs	r1, #105	; 0x69
 8001724:	2005      	movs	r0, #5
 8001726:	f002 fa7e 	bl	8003c26 <ST7735_WriteStringNSS>
						uint8_t idx = ptrYugiohCard_src->standPosition % 6;
 800172a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800172c:	799a      	ldrb	r2, [r3, #6]
 800172e:	4b17      	ldr	r3, [pc, #92]	; (800178c <GAME_PLAY_Phase_Management+0x5a8>)
 8001730:	fba3 1302 	umull	r1, r3, r3, r2
 8001734:	0899      	lsrs	r1, r3, #2
 8001736:	460b      	mov	r3, r1
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	440b      	add	r3, r1
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	75bb      	strb	r3, [r7, #22]
						ptrYugiohCard_dst = &playerAtk->cardOnBoard[idx];
 8001742:	7dbb      	ldrb	r3, [r7, #22]
 8001744:	011b      	lsls	r3, r3, #4
 8001746:	3308      	adds	r3, #8
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	4413      	add	r3, r2
 800174c:	637b      	str	r3, [r7, #52]	; 0x34
						YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 800174e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001750:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001752:	f7fe ff97 	bl	8000684 <YUGIOH_card_copy>
						YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff f8ec 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
						YUGIOH_card_copy(&playerAtk->ActtionBuffer[0], ptrYugiohCard_src);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001762:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe ff8d 	bl	8000684 <YUGIOH_card_copy>
						state_game->action = 0;
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
						state_game->PlyerAction_Main_Substate = PMS_ActionAwait;
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	2201      	movs	r2, #1
 8001774:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			break;
 8001778:	f000 bc30 	b.w	8001fdc <GAME_PLAY_Phase_Management+0xdf8>
 800177c:	2400000c 	.word	0x2400000c
 8001780:	0800de24 	.word	0x0800de24
 8001784:	0800de34 	.word	0x0800de34
 8001788:	0800de44 	.word	0x0800de44
 800178c:	aaaaaaab 	.word	0xaaaaaaab
 8001790:	0800de4c 	.word	0x0800de4c
 8001794:	0800de5c 	.word	0x0800de5c
 8001798:	0800de6c 	.word	0x0800de6c
				else if (ptrYugiohCard_src->cardType == 1)
 800179c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179e:	785b      	ldrb	r3, [r3, #1]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	f040 841b 	bne.w	8001fdc <GAME_PLAY_Phase_Management+0xdf8>
					state_game->test = 2;
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	2202      	movs	r2, #2
 80017aa:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
					if (ptrYugiohCard_src->cardLevel < 7)
 80017ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017b0:	78db      	ldrb	r3, [r3, #3]
 80017b2:	2b06      	cmp	r3, #6
 80017b4:	d86f      	bhi.n	8001896 <GAME_PLAY_Phase_Management+0x6b2>
						ST7735_WriteStringNSS(5, 90, "You summon", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	781a      	ldrb	r2, [r3, #0]
 80017ba:	4b9e      	ldr	r3, [pc, #632]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 80017bc:	9203      	str	r2, [sp, #12]
 80017be:	2200      	movs	r2, #0
 80017c0:	9202      	str	r2, [sp, #8]
 80017c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017c6:	9201      	str	r2, [sp, #4]
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	9200      	str	r2, [sp, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a9a      	ldr	r2, [pc, #616]	; (8001a38 <GAME_PLAY_Phase_Management+0x854>)
 80017d0:	215a      	movs	r1, #90	; 0x5a
 80017d2:	2005      	movs	r0, #5
 80017d4:	f002 fa27 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 105, "a MONSTER", Font_7x10, ST7735_YELLOW, ST7735_BLACK,playerAtk->displayNSS);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	781a      	ldrb	r2, [r3, #0]
 80017dc:	4b95      	ldr	r3, [pc, #596]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 80017de:	9203      	str	r2, [sp, #12]
 80017e0:	2200      	movs	r2, #0
 80017e2:	9202      	str	r2, [sp, #8]
 80017e4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80017e8:	9201      	str	r2, [sp, #4]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	9200      	str	r2, [sp, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a92      	ldr	r2, [pc, #584]	; (8001a3c <GAME_PLAY_Phase_Management+0x858>)
 80017f2:	2169      	movs	r1, #105	; 0x69
 80017f4:	2005      	movs	r0, #5
 80017f6:	f002 fa16 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 90, "Opponent summon", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	781a      	ldrb	r2, [r3, #0]
 80017fe:	4b8d      	ldr	r3, [pc, #564]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 8001800:	9203      	str	r2, [sp, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	9202      	str	r2, [sp, #8]
 8001806:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800180a:	9201      	str	r2, [sp, #4]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	9200      	str	r2, [sp, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a8b      	ldr	r2, [pc, #556]	; (8001a40 <GAME_PLAY_Phase_Management+0x85c>)
 8001814:	215a      	movs	r1, #90	; 0x5a
 8001816:	2005      	movs	r0, #5
 8001818:	f002 fa05 	bl	8003c26 <ST7735_WriteStringNSS>
						ST7735_WriteStringNSS(5, 105, "a MONSTER", Font_7x10, ST7735_YELLOW, ST7735_BLACK,playerDef->displayNSS);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	781a      	ldrb	r2, [r3, #0]
 8001820:	4b84      	ldr	r3, [pc, #528]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 8001822:	9203      	str	r2, [sp, #12]
 8001824:	2200      	movs	r2, #0
 8001826:	9202      	str	r2, [sp, #8]
 8001828:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800182c:	9201      	str	r2, [sp, #4]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	9200      	str	r2, [sp, #0]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a81      	ldr	r2, [pc, #516]	; (8001a3c <GAME_PLAY_Phase_Management+0x858>)
 8001836:	2169      	movs	r1, #105	; 0x69
 8001838:	2005      	movs	r0, #5
 800183a:	f002 f9f4 	bl	8003c26 <ST7735_WriteStringNSS>
						state_game->test = 1;
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	2201      	movs	r2, #1
 8001842:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						uint8_t idx = ptrYugiohCard_src->standPosition % 6;
 8001846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001848:	799a      	ldrb	r2, [r3, #6]
 800184a:	4b7e      	ldr	r3, [pc, #504]	; (8001a44 <GAME_PLAY_Phase_Management+0x860>)
 800184c:	fba3 1302 	umull	r1, r3, r3, r2
 8001850:	0899      	lsrs	r1, r3, #2
 8001852:	460b      	mov	r3, r1
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	440b      	add	r3, r1
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	75fb      	strb	r3, [r7, #23]
						ptrYugiohCard_dst = &playerAtk->cardOnBoard[idx];
 800185e:	7dfb      	ldrb	r3, [r7, #23]
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	3308      	adds	r3, #8
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	4413      	add	r3, r2
 8001868:	637b      	str	r3, [r7, #52]	; 0x34
						YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 800186a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800186c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800186e:	f7fe ff09 	bl	8000684 <YUGIOH_card_copy>
						YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff f85e 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
						YUGIOH_card_copy(&playerAtk->ActtionBuffer[0], ptrYugiohCard_src);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800187e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe feff 	bl	8000684 <YUGIOH_card_copy>
						state_game->action = 0;
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	2200      	movs	r2, #0
 800188a:	701a      	strb	r2, [r3, #0]
						state_game->PlyerAction_Main_Substate = PMS_ActionAwait;
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			break;
 8001894:	e3a2      	b.n	8001fdc <GAME_PLAY_Phase_Management+0xdf8>
						YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff f84c 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
						state_game->action = 4;
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	2204      	movs	r2, #4
 80018a0:	701a      	strb	r2, [r3, #0]
						state_game->PlyerAction_Main_Substate = advance_summon;
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	2204      	movs	r2, #4
 80018a6:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			break;
 80018aa:	e397      	b.n	8001fdc <GAME_PLAY_Phase_Management+0xdf8>
		case advance_summon:
			// Current state_game->action = 4



			ptrYugiohCard_src = &playerAtk->CardInPlayed;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if (state_game->action == 4)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b04      	cmp	r3, #4
 80018ba:	d105      	bne.n	80018c8 <GAME_PLAY_Phase_Management+0x6e4>
			{
				// Reading Until RFID action += 1 Mean Card Detected
				Player_Reading_Card(RFIDmain,state_game,playerAtk);
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	68b9      	ldr	r1, [r7, #8]
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	f7fe ff47 	bl	8000754 <Player_Reading_Card>
 80018c6:	e070      	b.n	80019aa <GAME_PLAY_Phase_Management+0x7c6>
			}
			else if (state_game->action == 5)
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b05      	cmp	r3, #5
 80018ce:	d105      	bne.n	80018dc <GAME_PLAY_Phase_Management+0x6f8>
			{
				// Reading Until RFID action += 1 Mean Card Detected
				Player_Reading_Card(RFIDmain,state_game,playerAtk);
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	68b9      	ldr	r1, [r7, #8]
 80018d4:	68f8      	ldr	r0, [r7, #12]
 80018d6:	f7fe ff3d 	bl	8000754 <Player_Reading_Card>
 80018da:	e066      	b.n	80019aa <GAME_PLAY_Phase_Management+0x7c6>
			}
			else if (state_game->action == 6)
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b06      	cmp	r3, #6
 80018e2:	d162      	bne.n	80019aa <GAME_PLAY_Phase_Management+0x7c6>
			{
				uint8_t monsterflag = 0 ;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				ptrYugiohCard_dst = &playerAtk->ActtionBuffer[0];
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80018f0:	637b      	str	r3, [r7, #52]	; 0x34
				if (ptrYugiohCard_dst->cardLevel <= 4)
 80018f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f4:	78db      	ldrb	r3, [r3, #3]
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	d804      	bhi.n	8001904 <GAME_PLAY_Phase_Management+0x720>
				{
					monsterflag += 1;
 80018fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018fe:	3301      	adds	r3, #1
 8001900:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				}
				ptrYugiohCard_dst++;
 8001904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001906:	3310      	adds	r3, #16
 8001908:	637b      	str	r3, [r7, #52]	; 0x34
				if (ptrYugiohCard_dst->cardLevel <= 4)
 800190a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800190c:	78db      	ldrb	r3, [r3, #3]
 800190e:	2b04      	cmp	r3, #4
 8001910:	d804      	bhi.n	800191c <GAME_PLAY_Phase_Management+0x738>
				{
					monsterflag += 1;
 8001912:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001916:	3301      	adds	r3, #1
 8001918:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				}

				if (monsterflag == 2)
 800191c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001920:	2b02      	cmp	r3, #2
 8001922:	d135      	bne.n	8001990 <GAME_PLAY_Phase_Management+0x7ac>
				{
					// Add card to board
					uint8_t idx = ptrYugiohCard_src->standPosition % 6;
 8001924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001926:	799a      	ldrb	r2, [r3, #6]
 8001928:	4b46      	ldr	r3, [pc, #280]	; (8001a44 <GAME_PLAY_Phase_Management+0x860>)
 800192a:	fba3 1302 	umull	r1, r3, r3, r2
 800192e:	0899      	lsrs	r1, r3, #2
 8001930:	460b      	mov	r3, r1
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	440b      	add	r3, r1
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	763b      	strb	r3, [r7, #24]
					ptrYugiohCard_dst = &playerAtk->cardOnBoard[idx];
 800193c:	7e3b      	ldrb	r3, [r7, #24]
 800193e:	011b      	lsls	r3, r3, #4
 8001940:	3308      	adds	r3, #8
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	637b      	str	r3, [r7, #52]	; 0x34

					YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8001948:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800194a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800194c:	f7fe fe9a 	bl	8000684 <YUGIOH_card_copy>

					YUGIOH_To_GY(playerAtk,&playerAtk->ActtionBuffer[0]);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001956:	4619      	mov	r1, r3
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff f8e2 	bl	8000b22 <YUGIOH_To_GY>
					YUGIOH_To_GY(playerAtk,&playerAtk->ActtionBuffer[1]);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001964:	4619      	mov	r1, r3
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff f8db 	bl	8000b22 <YUGIOH_To_GY>

					YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7fe ffe1 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
					YUGIOH_card_copy(&playerAtk->ActtionBuffer[0], ptrYugiohCard_src);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001978:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fe82 	bl	8000684 <YUGIOH_card_copy>

					state_game->action = 0;
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	2200      	movs	r2, #0
 8001984:	701a      	strb	r2, [r3, #0]
					state_game->PlyerAction_Main_Substate = PMS_ActionAwait;
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 800198e:	e00c      	b.n	80019aa <GAME_PLAY_Phase_Management+0x7c6>
				}
				else
				{
					YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7fe ffcf 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
					YUGIOH_card_copy(&playerAtk->ActtionBuffer[0], &playerAtk->CardInPlayed);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80019a2:	4619      	mov	r1, r3
 80019a4:	4610      	mov	r0, r2
 80019a6:	f7fe fe6d 	bl	8000684 <YUGIOH_card_copy>
				}
			}

			ST7735_WriteStringNSS(5, 90, "You summon", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	781a      	ldrb	r2, [r3, #0]
 80019ae:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 80019b0:	9203      	str	r2, [sp, #12]
 80019b2:	2200      	movs	r2, #0
 80019b4:	9202      	str	r2, [sp, #8]
 80019b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	9200      	str	r2, [sp, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a1d      	ldr	r2, [pc, #116]	; (8001a38 <GAME_PLAY_Phase_Management+0x854>)
 80019c4:	215a      	movs	r1, #90	; 0x5a
 80019c6:	2005      	movs	r0, #5
 80019c8:	f002 f92d 	bl	8003c26 <ST7735_WriteStringNSS>
			ST7735_WriteStringNSS(5, 105, "a MONSTER", Font_7x10, ST7735_YELLOW, ST7735_BLACK,playerAtk->displayNSS);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	781a      	ldrb	r2, [r3, #0]
 80019d0:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 80019d2:	9203      	str	r2, [sp, #12]
 80019d4:	2200      	movs	r2, #0
 80019d6:	9202      	str	r2, [sp, #8]
 80019d8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80019dc:	9201      	str	r2, [sp, #4]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	9200      	str	r2, [sp, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a15      	ldr	r2, [pc, #84]	; (8001a3c <GAME_PLAY_Phase_Management+0x858>)
 80019e6:	2169      	movs	r1, #105	; 0x69
 80019e8:	2005      	movs	r0, #5
 80019ea:	f002 f91c 	bl	8003c26 <ST7735_WriteStringNSS>

			ST7735_WriteStringNSS(5, 90, "Opponent summon", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	781a      	ldrb	r2, [r3, #0]
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 80019f4:	9203      	str	r2, [sp, #12]
 80019f6:	2200      	movs	r2, #0
 80019f8:	9202      	str	r2, [sp, #8]
 80019fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019fe:	9201      	str	r2, [sp, #4]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	9200      	str	r2, [sp, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a0e      	ldr	r2, [pc, #56]	; (8001a40 <GAME_PLAY_Phase_Management+0x85c>)
 8001a08:	215a      	movs	r1, #90	; 0x5a
 8001a0a:	2005      	movs	r0, #5
 8001a0c:	f002 f90b 	bl	8003c26 <ST7735_WriteStringNSS>
			ST7735_WriteStringNSS(5, 105, "a MONSTER", Font_7x10, ST7735_YELLOW, ST7735_BLACK,playerDef->displayNSS);
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	781a      	ldrb	r2, [r3, #0]
 8001a14:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <GAME_PLAY_Phase_Management+0x850>)
 8001a16:	9203      	str	r2, [sp, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	9202      	str	r2, [sp, #8]
 8001a1c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001a20:	9201      	str	r2, [sp, #4]
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	9200      	str	r2, [sp, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a04      	ldr	r2, [pc, #16]	; (8001a3c <GAME_PLAY_Phase_Management+0x858>)
 8001a2a:	2169      	movs	r1, #105	; 0x69
 8001a2c:	2005      	movs	r0, #5
 8001a2e:	f002 f8fa 	bl	8003c26 <ST7735_WriteStringNSS>
			break;
 8001a32:	e2da      	b.n	8001fea <GAME_PLAY_Phase_Management+0xe06>
 8001a34:	2400000c 	.word	0x2400000c
 8001a38:	0800de80 	.word	0x0800de80
 8001a3c:	0800de8c 	.word	0x0800de8c
 8001a40:	0800de98 	.word	0x0800de98
 8001a44:	aaaaaaab 	.word	0xaaaaaaab
		case chaining_main_DEF:

			// Current state_game->action = 4

			//    ST7735_WriteStringNSS(5, 90, "Do you want to chain card ?", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
			ST7735_WriteStringNSS(5, 90, "Do you want to chain card ?", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	781a      	ldrb	r2, [r3, #0]
 8001a4c:	4b7c      	ldr	r3, [pc, #496]	; (8001c40 <GAME_PLAY_Phase_Management+0xa5c>)
 8001a4e:	9203      	str	r2, [sp, #12]
 8001a50:	2200      	movs	r2, #0
 8001a52:	9202      	str	r2, [sp, #8]
 8001a54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a58:	9201      	str	r2, [sp, #4]
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	9200      	str	r2, [sp, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a78      	ldr	r2, [pc, #480]	; (8001c44 <GAME_PLAY_Phase_Management+0xa60>)
 8001a62:	215a      	movs	r1, #90	; 0x5a
 8001a64:	2005      	movs	r0, #5
 8001a66:	f002 f8de 	bl	8003c26 <ST7735_WriteStringNSS>
			if(state_game->action == 4)
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	d11b      	bne.n	8001aaa <GAME_PLAY_Phase_Management+0x8c6>
			{

				if (playerDef->noBTN == GPIO_PIN_RESET){
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	789b      	ldrb	r3, [r3, #2]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d111      	bne.n	8001a9e <GAME_PLAY_Phase_Management+0x8ba>
					ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerDef->displayNSS);
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	9301      	str	r3, [sp, #4]
 8001a80:	2300      	movs	r3, #0
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	2326      	movs	r3, #38	; 0x26
 8001a86:	2280      	movs	r2, #128	; 0x80
 8001a88:	215a      	movs	r1, #90	; 0x5a
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f002 fa14 	bl	8003eb8 <ST7735_FillRectangleNSS>
					state_game->PlyerAction_Main_Substate = activate_effect;
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2205      	movs	r2, #5
 8001a94:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
					state_game->count_chain = 0;
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	705a      	strb	r2, [r3, #1]
				}
				Player_Reading_Card(RFIDmain,state_game,playerDef);
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	68b9      	ldr	r1, [r7, #8]
 8001aa2:	68f8      	ldr	r0, [r7, #12]
 8001aa4:	f7fe fe56 	bl	8000754 <Player_Reading_Card>
				{
					//display this is not trap card
					state_game->action = 4;
				}
			}
			break;
 8001aa8:	e29a      	b.n	8001fe0 <GAME_PLAY_Phase_Management+0xdfc>
			else if ((state_game->action == 5 )){
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b05      	cmp	r3, #5
 8001ab0:	f040 8296 	bne.w	8001fe0 <GAME_PLAY_Phase_Management+0xdfc>
				ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	2300      	movs	r3, #0
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	2326      	movs	r3, #38	; 0x26
 8001ac0:	2280      	movs	r2, #128	; 0x80
 8001ac2:	215a      	movs	r1, #90	; 0x5a
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	f002 f9f7 	bl	8003eb8 <ST7735_FillRectangleNSS>
				ptrYugiohCard_src = &playerDef->ActtionBuffer[0];
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28
				uint8_t idx = YUGIOH_Check_Trap_On_board(playerDef, ptrYugiohCard_src);
 8001ad2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ad4:	6838      	ldr	r0, [r7, #0]
 8001ad6:	f000 ffa9 	bl	8002a2c <YUGIOH_Check_Trap_On_board>
 8001ada:	4603      	mov	r3, r0
 8001adc:	76bb      	strb	r3, [r7, #26]
				if (idx != 255)
 8001ade:	7ebb      	ldrb	r3, [r7, #26]
 8001ae0:	2bff      	cmp	r3, #255	; 0xff
 8001ae2:	d02a      	beq.n	8001b3a <GAME_PLAY_Phase_Management+0x956>
					YUGIOH_card_Buffer_Update_Chain(state_game);
 8001ae4:	68b8      	ldr	r0, [r7, #8]
 8001ae6:	f7fe ffd0 	bl	8000a8a <YUGIOH_card_Buffer_Update_Chain>
					ptrYugiohCard_dst = &playerDef->cardOnBoard[idx];
 8001aea:	7ebb      	ldrb	r3, [r7, #26]
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	3308      	adds	r3, #8
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	637b      	str	r3, [r7, #52]	; 0x34
					ptrYugiohCard_dst->actionPoint_Eff = 0; //Trap is now use
 8001af6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001af8:	2200      	movs	r2, #0
 8001afa:	725a      	strb	r2, [r3, #9]
					YUGIOH_card_copy(ptrYugiohCard_dst, &state_game->ChainBuffer[0]);
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f203 4344 	addw	r3, r3, #1092	; 0x444
 8001b02:	4619      	mov	r1, r3
 8001b04:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001b06:	f7fe fdbd 	bl	8000684 <YUGIOH_card_copy>
					state_game->ptrChainUser[0] = playerDef;
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4
					state_game->ptrChainOpponent[0] = playerAtk;
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	f8c3 24bc 	str.w	r2, [r3, #1212]	; 0x4bc
					state_game->ChainCount++;
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	f893 34d4 	ldrb.w	r3, [r3, #1236]	; 0x4d4
 8001b20:	3301      	adds	r3, #1
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
					state_game->PlyerAction_Main_Substate = chaining_main_ATK;
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	2206      	movs	r2, #6
 8001b2e:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
					state_game->action = 4;
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	2204      	movs	r2, #4
 8001b36:	701a      	strb	r2, [r3, #0]
			break;
 8001b38:	e252      	b.n	8001fe0 <GAME_PLAY_Phase_Management+0xdfc>
					state_game->action = 4;
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2204      	movs	r2, #4
 8001b3e:	701a      	strb	r2, [r3, #0]
			break;
 8001b40:	e24e      	b.n	8001fe0 <GAME_PLAY_Phase_Management+0xdfc>
		case chaining_main_ATK:
			ST7735_WriteStringNSS(5, 90, "Do you want to chain card ?", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	781a      	ldrb	r2, [r3, #0]
 8001b46:	4b3e      	ldr	r3, [pc, #248]	; (8001c40 <GAME_PLAY_Phase_Management+0xa5c>)
 8001b48:	9203      	str	r2, [sp, #12]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	9202      	str	r2, [sp, #8]
 8001b4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b52:	9201      	str	r2, [sp, #4]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	9200      	str	r2, [sp, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a3a      	ldr	r2, [pc, #232]	; (8001c44 <GAME_PLAY_Phase_Management+0xa60>)
 8001b5c:	215a      	movs	r1, #90	; 0x5a
 8001b5e:	2005      	movs	r0, #5
 8001b60:	f002 f861 	bl	8003c26 <ST7735_WriteStringNSS>
			//ST7735_WriteStringNSS(5, 90, "Do you want to chain card ?", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
			if(state_game->action == 4)
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d127      	bne.n	8001bbc <GAME_PLAY_Phase_Management+0x9d8>
			{
				Player_Reading_Card(RFIDmain,state_game,playerAtk);
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f7fe fdef 	bl	8000754 <Player_Reading_Card>
				if (playerAtk->noBTN == GPIO_PIN_RESET){
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	789b      	ldrb	r3, [r3, #2]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f040 8232 	bne.w	8001fe4 <GAME_PLAY_Phase_Management+0xe00>
					ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	2300      	movs	r3, #0
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	2326      	movs	r3, #38	; 0x26
 8001b8c:	2280      	movs	r2, #128	; 0x80
 8001b8e:	215a      	movs	r1, #90	; 0x5a
 8001b90:	2000      	movs	r0, #0
 8001b92:	f002 f991 	bl	8003eb8 <ST7735_FillRectangleNSS>
					ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerDef->displayNSS);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2326      	movs	r3, #38	; 0x26
 8001ba2:	2280      	movs	r2, #128	; 0x80
 8001ba4:	215a      	movs	r1, #90	; 0x5a
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f002 f986 	bl	8003eb8 <ST7735_FillRectangleNSS>
					state_game->PlyerAction_Main_Substate = activate_effect;
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	2205      	movs	r2, #5
 8001bb0:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
					state_game->count_chain = 0;
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	705a      	strb	r2, [r3, #1]
				{
					//display this is not trap card
					state_game->action = 4;
				}
			}
			break;
 8001bba:	e213      	b.n	8001fe4 <GAME_PLAY_Phase_Management+0xe00>
			else if ((state_game->action == 5 )){
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b05      	cmp	r3, #5
 8001bc2:	f040 820f 	bne.w	8001fe4 <GAME_PLAY_Phase_Management+0xe00>
				ptrYugiohCard_src = &playerAtk->ActtionBuffer[0];
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001bcc:	62bb      	str	r3, [r7, #40]	; 0x28
				uint8_t idx = YUGIOH_Check_Trap_On_board(playerAtk, ptrYugiohCard_src);
 8001bce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 ff2b 	bl	8002a2c <YUGIOH_Check_Trap_On_board>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	767b      	strb	r3, [r7, #25]
				if (idx != 255)
 8001bda:	7e7b      	ldrb	r3, [r7, #25]
 8001bdc:	2bff      	cmp	r3, #255	; 0xff
 8001bde:	d02a      	beq.n	8001c36 <GAME_PLAY_Phase_Management+0xa52>
					YUGIOH_card_Buffer_Update_Chain(state_game);
 8001be0:	68b8      	ldr	r0, [r7, #8]
 8001be2:	f7fe ff52 	bl	8000a8a <YUGIOH_card_Buffer_Update_Chain>
					ptrYugiohCard_dst = &playerAtk->cardOnBoard[idx];
 8001be6:	7e7b      	ldrb	r3, [r7, #25]
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	3308      	adds	r3, #8
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	4413      	add	r3, r2
 8001bf0:	637b      	str	r3, [r7, #52]	; 0x34
					ptrYugiohCard_dst->actionPoint_Eff = 0; //Trap is now use
 8001bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	725a      	strb	r2, [r3, #9]
					YUGIOH_card_copy(ptrYugiohCard_dst, &state_game->ChainBuffer[0]);
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	f203 4344 	addw	r3, r3, #1092	; 0x444
 8001bfe:	4619      	mov	r1, r3
 8001c00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001c02:	f7fe fd3f 	bl	8000684 <YUGIOH_card_copy>
					state_game->ptrChainUser[0] = playerAtk;
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4
					state_game->ptrChainOpponent[0] = playerDef;
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	f8c3 24bc 	str.w	r2, [r3, #1212]	; 0x4bc
					state_game->ChainCount++;
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	f893 34d4 	ldrb.w	r3, [r3, #1236]	; 0x4d4
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	b2da      	uxtb	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
					state_game->PlyerAction_Main_Substate = chaining_main_ATK;
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	2206      	movs	r2, #6
 8001c2a:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
					state_game->action = 4;
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	2204      	movs	r2, #4
 8001c32:	701a      	strb	r2, [r3, #0]
			break;
 8001c34:	e1d6      	b.n	8001fe4 <GAME_PLAY_Phase_Management+0xe00>
					state_game->action = 4;
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2204      	movs	r2, #4
 8001c3a:	701a      	strb	r2, [r3, #0]
			break;
 8001c3c:	e1d2      	b.n	8001fe4 <GAME_PLAY_Phase_Management+0xe00>
 8001c3e:	bf00      	nop
 8001c40:	2400000c 	.word	0x2400000c
 8001c44:	0800dea8 	.word	0x0800dea8
		case activate_effect:
			ST7735_WriteStringNSS(5, 90, "Opponent chain a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerAtk->displayNSS);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	781a      	ldrb	r2, [r3, #0]
 8001c4c:	4b82      	ldr	r3, [pc, #520]	; (8001e58 <GAME_PLAY_Phase_Management+0xc74>)
 8001c4e:	9203      	str	r2, [sp, #12]
 8001c50:	2200      	movs	r2, #0
 8001c52:	9202      	str	r2, [sp, #8]
 8001c54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c58:	9201      	str	r2, [sp, #4]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	9200      	str	r2, [sp, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a7e      	ldr	r2, [pc, #504]	; (8001e5c <GAME_PLAY_Phase_Management+0xc78>)
 8001c62:	215a      	movs	r1, #90	; 0x5a
 8001c64:	2005      	movs	r0, #5
 8001c66:	f001 ffde 	bl	8003c26 <ST7735_WriteStringNSS>
			ST7735_WriteStringNSS(5, 90, "You chain a card", Font_7x10, ST7735_WHITE, ST7735_BLACK,playerDef->displayNSS);
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	781a      	ldrb	r2, [r3, #0]
 8001c6e:	4b7a      	ldr	r3, [pc, #488]	; (8001e58 <GAME_PLAY_Phase_Management+0xc74>)
 8001c70:	9203      	str	r2, [sp, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	9202      	str	r2, [sp, #8]
 8001c76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c7a:	9201      	str	r2, [sp, #4]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	9200      	str	r2, [sp, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a77      	ldr	r2, [pc, #476]	; (8001e60 <GAME_PLAY_Phase_Management+0xc7c>)
 8001c84:	215a      	movs	r1, #90	; 0x5a
 8001c86:	2005      	movs	r0, #5
 8001c88:	f001 ffcd 	bl	8003c26 <ST7735_WriteStringNSS>
			// Current Action = 4
			ptrUser = &state_game->ptrChainUser[state_game->count_chain];
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	785b      	ldrb	r3, [r3, #1]
 8001c90:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	68ba      	ldr	r2, [r7, #8]
 8001c98:	4413      	add	r3, r2
 8001c9a:	3304      	adds	r3, #4
 8001c9c:	623b      	str	r3, [r7, #32]
			ptrOpponent = &state_game->ptrChainOpponent[state_game->count_chain];
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	785b      	ldrb	r3, [r3, #1]
 8001ca2:	f503 7397 	add.w	r3, r3, #302	; 0x12e
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	68ba      	ldr	r2, [r7, #8]
 8001caa:	4413      	add	r3, r2
 8001cac:	3304      	adds	r3, #4
 8001cae:	61fb      	str	r3, [r7, #28]

			if(state_game->action == 4)
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b04      	cmp	r3, #4
 8001cb6:	f040 80be 	bne.w	8001e36 <GAME_PLAY_Phase_Management+0xc52>
			{
				// Base use to check Card Eff
				if (state_game->count_chain < state_game->ChainCount)
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	785a      	ldrb	r2, [r3, #1]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	f893 34d4 	ldrb.w	r3, [r3, #1236]	; 0x4d4
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	f080 8098 	bcs.w	8001dfa <GAME_PLAY_Phase_Management+0xc16>
				{
					state_game->test = 165;
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	22a5      	movs	r2, #165	; 0xa5
 8001cce:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5

					ptrYugiohCard_src = &state_game->ChainBuffer[state_game->count_chain];
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	785b      	ldrb	r3, [r3, #1]
 8001cd6:	3344      	adds	r3, #68	; 0x44
 8001cd8:	011b      	lsls	r3, r3, #4
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	4413      	add	r3, r2
 8001cde:	3304      	adds	r3, #4
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28

					if (ptrYugiohCard_src->cardSignature == 11)
 8001ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b0b      	cmp	r3, #11
 8001ce8:	d111      	bne.n	8001d0e <GAME_PLAY_Phase_Management+0xb2a>
					{
						YUGIOH_Clear_Card_Enemy_Player_Raigeki(*ptrOpponent);
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 fd22 	bl	8002738 <YUGIOH_Clear_Card_Enemy_Player_Raigeki>
						YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001cf4:	6a3b      	ldr	r3, [r7, #32]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe ff11 	bl	8000b22 <YUGIOH_To_GY>
						state_game->count_chain++;
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	785b      	ldrb	r3, [r3, #1]
 8001d04:	3301      	adds	r3, #1
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	705a      	strb	r2, [r3, #1]
					state_game->action = 4;
					YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
					state_game->count_chain++;
				}
			}
			break;
 8001d0c:	e16c      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					else if (ptrYugiohCard_src->cardSignature == 12)
 8001d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	2b0c      	cmp	r3, #12
 8001d14:	d114      	bne.n	8001d40 <GAME_PLAY_Phase_Management+0xb5c>
						YUGIOH_Clear_Card_Enemy_Player_Dark_Hole(*ptrUser,*ptrOpponent);
 8001d16:	6a3b      	ldr	r3, [r7, #32]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4610      	mov	r0, r2
 8001d22:	f000 fd29 	bl	8002778 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole>
						YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7fe fef8 	bl	8000b22 <YUGIOH_To_GY>
						state_game->count_chain++;
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	785b      	ldrb	r3, [r3, #1]
 8001d36:	3301      	adds	r3, #1
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	705a      	strb	r2, [r3, #1]
			break;
 8001d3e:	e153      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					else if (ptrYugiohCard_src->cardSignature == 13)
 8001d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b0d      	cmp	r3, #13
 8001d46:	d107      	bne.n	8001d58 <GAME_PLAY_Phase_Management+0xb74>
						state_game->test = 166;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	22a6      	movs	r2, #166	; 0xa6
 8001d4c:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						state_game->action = 5;
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2205      	movs	r2, #5
 8001d54:	701a      	strb	r2, [r3, #0]
			break;
 8001d56:	e147      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					else if(ptrYugiohCard_src->cardSignature == 14 || ptrYugiohCard_src->cardSignature == 15)
 8001d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b0e      	cmp	r3, #14
 8001d5e:	d003      	beq.n	8001d68 <GAME_PLAY_Phase_Management+0xb84>
 8001d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b0f      	cmp	r3, #15
 8001d66:	d118      	bne.n	8001d9a <GAME_PLAY_Phase_Management+0xbb6>
						state_game->test = 133;
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	2285      	movs	r2, #133	; 0x85
 8001d6c:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						YUGIOH_Gift_of_the_Mystical_Elf(*ptrUser,*ptrOpponent);
 8001d70:	6a3b      	ldr	r3, [r7, #32]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	f000 fdd0 	bl	8002920 <YUGIOH_Gift_of_the_Mystical_Elf>
						YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001d80:	6a3b      	ldr	r3, [r7, #32]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe fecb 	bl	8000b22 <YUGIOH_To_GY>
						state_game->count_chain++;
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	785b      	ldrb	r3, [r3, #1]
 8001d90:	3301      	adds	r3, #1
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	705a      	strb	r2, [r3, #1]
			break;
 8001d98:	e126      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					else if(ptrYugiohCard_src->cardSignature == 16)
 8001d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	2b10      	cmp	r3, #16
 8001da0:	d107      	bne.n	8001db2 <GAME_PLAY_Phase_Management+0xbce>
						state_game->test = 124;
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	227c      	movs	r2, #124	; 0x7c
 8001da6:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						state_game->action = 5;
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	2205      	movs	r2, #5
 8001dae:	701a      	strb	r2, [r3, #0]
			break;
 8001db0:	e11a      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					else if(ptrYugiohCard_src->cardSignature == 17)
 8001db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b11      	cmp	r3, #17
 8001db8:	d103      	bne.n	8001dc2 <GAME_PLAY_Phase_Management+0xbde>
						state_game->action = 5;
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	2205      	movs	r2, #5
 8001dbe:	701a      	strb	r2, [r3, #0]
			break;
 8001dc0:	e112      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					else if((ptrYugiohCard_src->cardSignature == 18)||(ptrYugiohCard_src->cardSignature == 19))
 8001dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b12      	cmp	r3, #18
 8001dc8:	d004      	beq.n	8001dd4 <GAME_PLAY_Phase_Management+0xbf0>
 8001dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b13      	cmp	r3, #19
 8001dd0:	f040 810a 	bne.w	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
						if ((*ptrUser)->yesBTN == GPIO_PIN_RESET){
 8001dd4:	6a3b      	ldr	r3, [r7, #32]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	785b      	ldrb	r3, [r3, #1]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f040 8104 	bne.w	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
							YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001de0:	6a3b      	ldr	r3, [r7, #32]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fe9b 	bl	8000b22 <YUGIOH_To_GY>
							state_game->count_chain++;
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	785b      	ldrb	r3, [r3, #1]
 8001df0:	3301      	adds	r3, #1
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	705a      	strb	r2, [r3, #1]
			break;
 8001df8:	e0f6      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	9301      	str	r3, [sp, #4]
 8001e00:	2300      	movs	r3, #0
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	2326      	movs	r3, #38	; 0x26
 8001e06:	2280      	movs	r2, #128	; 0x80
 8001e08:	215a      	movs	r1, #90	; 0x5a
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f002 f854 	bl	8003eb8 <ST7735_FillRectangleNSS>
					ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerDef->displayNSS);
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	9301      	str	r3, [sp, #4]
 8001e16:	2300      	movs	r3, #0
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	2326      	movs	r3, #38	; 0x26
 8001e1c:	2280      	movs	r2, #128	; 0x80
 8001e1e:	215a      	movs	r1, #90	; 0x5a
 8001e20:	2000      	movs	r0, #0
 8001e22:	f002 f849 	bl	8003eb8 <ST7735_FillRectangleNSS>
					state_game->action = 0;
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	701a      	strb	r2, [r3, #0]
					state_game->PlyerAction_Main_Substate = PMS_ActionAwait;
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
			break;
 8001e34:	e0d8      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
			else if (state_game->action == 5)
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b05      	cmp	r3, #5
 8001e3c:	d112      	bne.n	8001e64 <GAME_PLAY_Phase_Management+0xc80>
				state_game->test = 167;
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	22a7      	movs	r2, #167	; 0xa7
 8001e42:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
				Player_Reading_Card(RFIDmain, state_game, *ptrUser);
 8001e46:	6a3b      	ldr	r3, [r7, #32]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f7fe fc80 	bl	8000754 <Player_Reading_Card>
			break;
 8001e54:	e0c8      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
 8001e56:	bf00      	nop
 8001e58:	2400000c 	.word	0x2400000c
 8001e5c:	0800dec4 	.word	0x0800dec4
 8001e60:	0800dedc 	.word	0x0800dedc
			else if (state_game->action == 6)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b06      	cmp	r3, #6
 8001e6a:	f040 80bd 	bne.w	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
				state_game->test = 169;
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	22a9      	movs	r2, #169	; 0xa9
 8001e72:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
				ptrYugiohCard_src = &state_game->ChainBuffer[state_game->count_chain];
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	785b      	ldrb	r3, [r3, #1]
 8001e7a:	3344      	adds	r3, #68	; 0x44
 8001e7c:	011b      	lsls	r3, r3, #4
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	4413      	add	r3, r2
 8001e82:	3304      	adds	r3, #4
 8001e84:	62bb      	str	r3, [r7, #40]	; 0x28
				if (ptrYugiohCard_src->cardSignature == 13)
 8001e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b0d      	cmp	r3, #13
 8001e8c:	d16b      	bne.n	8001f66 <GAME_PLAY_Phase_Management+0xd82>
					if ((*ptrUser)->noBTN == GPIO_PIN_RESET){
 8001e8e:	6a3b      	ldr	r3, [r7, #32]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	789b      	ldrb	r3, [r3, #2]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d130      	bne.n	8001efa <GAME_PLAY_Phase_Management+0xd16>
						state_game->test = 170;
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	22aa      	movs	r2, #170	; 0xaa
 8001e9c:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						ptrYugiohCard_dst = &(*ptrUser)->ActtionBuffer[0];
 8001ea0:	6a3b      	ldr	r3, [r7, #32]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001ea8:	637b      	str	r3, [r7, #52]	; 0x34
						ptrYugiohCard_dst->cardState = 0;
 8001eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eac:	2200      	movs	r2, #0
 8001eae:	709a      	strb	r2, [r3, #2]
						YUGIOH_card_copy(ptrYugiohCard_dst, &(*ptrUser)->CardInPlayed);
 8001eb0:	6a3b      	ldr	r3, [r7, #32]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001eb8:	4619      	mov	r1, r3
 8001eba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001ebc:	f7fe fbe2 	bl	8000684 <YUGIOH_card_copy>
						YUGIOH_Reborn(*ptrUser);
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fc95 	bl	80027f4 <YUGIOH_Reborn>
						Test_EFF(*ptrUser,*ptrOpponent);
 8001eca:	6a3b      	ldr	r3, [r7, #32]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	f000 fc17 	bl	8002708 <Test_EFF>
						state_game->action = 4;
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2204      	movs	r2, #4
 8001ede:	701a      	strb	r2, [r3, #0]
						YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001ee0:	6a3b      	ldr	r3, [r7, #32]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fe1b 	bl	8000b22 <YUGIOH_To_GY>
						state_game->count_chain++;
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	785b      	ldrb	r3, [r3, #1]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	705a      	strb	r2, [r3, #1]
			break;
 8001ef8:	e076      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					else if ((*ptrUser)->yesBTN == GPIO_PIN_RESET)
 8001efa:	6a3b      	ldr	r3, [r7, #32]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	785b      	ldrb	r3, [r3, #1]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d171      	bne.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
						state_game->test = 171;
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	22ab      	movs	r2, #171	; 0xab
 8001f08:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						ptrYugiohCard_dst = &(*ptrUser)->ActtionBuffer[0];
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001f14:	637b      	str	r3, [r7, #52]	; 0x34
						ptrYugiohCard_dst->cardState = 1;
 8001f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f18:	2201      	movs	r2, #1
 8001f1a:	709a      	strb	r2, [r3, #2]
						YUGIOH_card_copy(ptrYugiohCard_dst, &(*ptrUser)->CardInPlayed);
 8001f1c:	6a3b      	ldr	r3, [r7, #32]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f24:	4619      	mov	r1, r3
 8001f26:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001f28:	f7fe fbac 	bl	8000684 <YUGIOH_card_copy>
						YUGIOH_Reborn(*ptrUser);
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 fc5f 	bl	80027f4 <YUGIOH_Reborn>
						Test_EFF(*ptrUser,*ptrOpponent);
 8001f36:	6a3b      	ldr	r3, [r7, #32]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4610      	mov	r0, r2
 8001f42:	f000 fbe1 	bl	8002708 <Test_EFF>
						state_game->action = 4;
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	2204      	movs	r2, #4
 8001f4a:	701a      	strb	r2, [r3, #0]
						YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001f4c:	6a3b      	ldr	r3, [r7, #32]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fde5 	bl	8000b22 <YUGIOH_To_GY>
						state_game->count_chain++;
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	785b      	ldrb	r3, [r3, #1]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	705a      	strb	r2, [r3, #1]
			break;
 8001f64:	e040      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
				else if(ptrYugiohCard_src->cardSignature == 16){
 8001f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b10      	cmp	r3, #16
 8001f6c:	d114      	bne.n	8001f98 <GAME_PLAY_Phase_Management+0xdb4>
					YUGIOH_Ancient_Rules(*ptrUser);
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 fca8 	bl	80028c8 <YUGIOH_Ancient_Rules>
					state_game->action = 4;
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	701a      	strb	r2, [r3, #0]
					YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fdcc 	bl	8000b22 <YUGIOH_To_GY>
					state_game->count_chain++;
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	785b      	ldrb	r3, [r3, #1]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	705a      	strb	r2, [r3, #1]
			break;
 8001f96:	e027      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
				else if(ptrYugiohCard_src->cardSignature == 17){
 8001f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b11      	cmp	r3, #17
 8001f9e:	d123      	bne.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
					YUGIOH_Stop_Defense(*ptrUser,*ptrOpponent);
 8001fa0:	6a3b      	ldr	r3, [r7, #32]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4610      	mov	r0, r2
 8001fac:	f000 fd08 	bl	80029c0 <YUGIOH_Stop_Defense>
					state_game->action = 4;
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	701a      	strb	r2, [r3, #0]
					YUGIOH_To_GY(*ptrUser, ptrYugiohCard_src);
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe fdb0 	bl	8000b22 <YUGIOH_To_GY>
					state_game->count_chain++;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	785b      	ldrb	r3, [r3, #1]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	705a      	strb	r2, [r3, #1]
			break;
 8001fce:	e00b      	b.n	8001fe8 <GAME_PLAY_Phase_Management+0xe04>
			break;
 8001fd0:	bf00      	nop
 8001fd2:	e391      	b.n	80026f8 <GAME_PLAY_Phase_Management+0x1514>
			break;
 8001fd4:	bf00      	nop
 8001fd6:	e38f      	b.n	80026f8 <GAME_PLAY_Phase_Management+0x1514>
			break;
 8001fd8:	bf00      	nop
 8001fda:	e38d      	b.n	80026f8 <GAME_PLAY_Phase_Management+0x1514>
			break;
 8001fdc:	bf00      	nop
 8001fde:	e38b      	b.n	80026f8 <GAME_PLAY_Phase_Management+0x1514>
			break;
 8001fe0:	bf00      	nop
 8001fe2:	e389      	b.n	80026f8 <GAME_PLAY_Phase_Management+0x1514>
			break;
 8001fe4:	bf00      	nop
 8001fe6:	e387      	b.n	80026f8 <GAME_PLAY_Phase_Management+0x1514>
			break;
 8001fe8:	bf00      	nop
		}
		break;
 8001fea:	e385      	b.n	80026f8 <GAME_PLAY_Phase_Management+0x1514>
		case Battle_Phase:
			LCDvalue(playerAtk,playerDef);
 8001fec:	6839      	ldr	r1, [r7, #0]
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 fe4a 	bl	8002c88 <LCDvalue>
			LCDvalue(playerAtk,playerDef);
 8001ff4:	6839      	ldr	r1, [r7, #0]
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 fe46 	bl	8002c88 <LCDvalue>
			ST7735_WriteString(110, 35, "BP", Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 8001ffc:	4bab      	ldr	r3, [pc, #684]	; (80022ac <GAME_PLAY_Phase_Management+0x10c8>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	9202      	str	r2, [sp, #8]
 8002002:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002006:	9201      	str	r2, [sp, #4]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	9200      	str	r2, [sp, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4aa8      	ldr	r2, [pc, #672]	; (80022b0 <GAME_PLAY_Phase_Management+0x10cc>)
 8002010:	2123      	movs	r1, #35	; 0x23
 8002012:	206e      	movs	r0, #110	; 0x6e
 8002014:	f001 fd73 	bl	8003afe <ST7735_WriteString>
			ST7735_WriteString1(110, 35, "BP", Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 8002018:	4ba4      	ldr	r3, [pc, #656]	; (80022ac <GAME_PLAY_Phase_Management+0x10c8>)
 800201a:	2200      	movs	r2, #0
 800201c:	9202      	str	r2, [sp, #8]
 800201e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002022:	9201      	str	r2, [sp, #4]
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	9200      	str	r2, [sp, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4aa1      	ldr	r2, [pc, #644]	; (80022b0 <GAME_PLAY_Phase_Management+0x10cc>)
 800202c:	2123      	movs	r1, #35	; 0x23
 800202e:	206e      	movs	r0, #110	; 0x6e
 8002030:	f001 fdaf 	bl	8003b92 <ST7735_WriteString1>
			ST7735_WriteStringNSS(5, 90, "Time to defend", Font_7x10, ST7735_WHITE, ST7735_BLACK, playerDef->displayNSS);
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	781a      	ldrb	r2, [r3, #0]
 8002038:	4b9c      	ldr	r3, [pc, #624]	; (80022ac <GAME_PLAY_Phase_Management+0x10c8>)
 800203a:	9203      	str	r2, [sp, #12]
 800203c:	2200      	movs	r2, #0
 800203e:	9202      	str	r2, [sp, #8]
 8002040:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002044:	9201      	str	r2, [sp, #4]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	9200      	str	r2, [sp, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a99      	ldr	r2, [pc, #612]	; (80022b4 <GAME_PLAY_Phase_Management+0x10d0>)
 800204e:	215a      	movs	r1, #90	; 0x5a
 8002050:	2005      	movs	r0, #5
 8002052:	f001 fde8 	bl	8003c26 <ST7735_WriteStringNSS>
			ST7735_WriteStringNSS(5, 90, "Time to battle", Font_7x10, ST7735_WHITE, ST7735_BLACK, playerAtk->displayNSS);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	781a      	ldrb	r2, [r3, #0]
 800205a:	4b94      	ldr	r3, [pc, #592]	; (80022ac <GAME_PLAY_Phase_Management+0x10c8>)
 800205c:	9203      	str	r2, [sp, #12]
 800205e:	2200      	movs	r2, #0
 8002060:	9202      	str	r2, [sp, #8]
 8002062:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002066:	9201      	str	r2, [sp, #4]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	9200      	str	r2, [sp, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a92      	ldr	r2, [pc, #584]	; (80022b8 <GAME_PLAY_Phase_Management+0x10d4>)
 8002070:	215a      	movs	r1, #90	; 0x5a
 8002072:	2005      	movs	r0, #5
 8002074:	f001 fdd7 	bl	8003c26 <ST7735_WriteStringNSS>
			switch(PBS){
 8002078:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800207c:	2b06      	cmp	r3, #6
 800207e:	f200 833d 	bhi.w	80026fc <GAME_PLAY_Phase_Management+0x1518>
 8002082:	a201      	add	r2, pc, #4	; (adr r2, 8002088 <GAME_PLAY_Phase_Management+0xea4>)
 8002084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002088:	080026d9 	.word	0x080026d9
 800208c:	080020a5 	.word	0x080020a5
 8002090:	08002381 	.word	0x08002381
 8002094:	08002301 	.word	0x08002301
 8002098:	08002403 	.word	0x08002403
 800209c:	080024e5 	.word	0x080024e5
 80020a0:	0800269d 	.word	0x0800269d
			case PBS_AFK:
				break;
			case PBS_ActionAwait:
				//ATK action 50
				if(state_game->action == 50){
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b32      	cmp	r3, #50	; 0x32
 80020aa:	d165      	bne.n	8002178 <GAME_PLAY_Phase_Management+0xf94>
					Player_Reading_Card(RFIDmain, state_game, playerDef);
 80020ac:	683a      	ldr	r2, [r7, #0]
 80020ae:	68b9      	ldr	r1, [r7, #8]
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f7fe fb4f 	bl	8000754 <Player_Reading_Card>
					if(HAL_GPIO_ReadPin(TURN_BUTTON_PORT, TURN_BUTTON_PIN)
 80020b6:	2101      	movs	r1, #1
 80020b8:	4880      	ldr	r0, [pc, #512]	; (80022bc <GAME_PLAY_Phase_Management+0x10d8>)
 80020ba:	f005 fce3 	bl	8007a84 <HAL_GPIO_ReadPin>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f040 830b 	bne.w	80026dc <GAME_PLAY_Phase_Management+0x14f8>
							== GPIO_PIN_RESET){
						HAL_TIM_Base_Stop_IT(&TIM7_PORT);
 80020c6:	487e      	ldr	r0, [pc, #504]	; (80022c0 <GAME_PLAY_Phase_Management+0x10dc>)
 80020c8:	f008 feda 	bl	800ae80 <HAL_TIM_Base_Stop_IT>
						_micro = 0;
 80020cc:	497d      	ldr	r1, [pc, #500]	; (80022c4 <GAME_PLAY_Phase_Management+0x10e0>)
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	e9c1 2300 	strd	r2, r3, [r1]
						ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	9301      	str	r3, [sp, #4]
 80020e0:	2300      	movs	r3, #0
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	2326      	movs	r3, #38	; 0x26
 80020e6:	2280      	movs	r2, #128	; 0x80
 80020e8:	215a      	movs	r1, #90	; 0x5a
 80020ea:	2000      	movs	r0, #0
 80020ec:	f001 fee4 	bl	8003eb8 <ST7735_FillRectangleNSS>
						ST7735_WriteStringNSS(15, 90, "END TURN", Font_11x18, ST7735_YELLOW, ST7735_BLACK,playerAtk->displayNSS);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	781a      	ldrb	r2, [r3, #0]
 80020f4:	4b74      	ldr	r3, [pc, #464]	; (80022c8 <GAME_PLAY_Phase_Management+0x10e4>)
 80020f6:	9203      	str	r2, [sp, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	9202      	str	r2, [sp, #8]
 80020fc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002100:	9201      	str	r2, [sp, #4]
 8002102:	685a      	ldr	r2, [r3, #4]
 8002104:	9200      	str	r2, [sp, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a70      	ldr	r2, [pc, #448]	; (80022cc <GAME_PLAY_Phase_Management+0x10e8>)
 800210a:	215a      	movs	r1, #90	; 0x5a
 800210c:	200f      	movs	r0, #15
 800210e:	f001 fd8a 	bl	8003c26 <ST7735_WriteStringNSS>
						HAL_Delay(2000);
 8002112:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002116:	f002 fb67 	bl	80047e8 <HAL_Delay>
						ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerAtk->displayNSS);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	2300      	movs	r3, #0
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	2326      	movs	r3, #38	; 0x26
 8002126:	2280      	movs	r2, #128	; 0x80
 8002128:	215a      	movs	r1, #90	; 0x5a
 800212a:	2000      	movs	r0, #0
 800212c:	f001 fec4 	bl	8003eb8 <ST7735_FillRectangleNSS>
						ST7735_FillRectangleNSS(0, 90, 128, 128 - 90, ST7735_BLACK,playerDef->displayNSS);
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	2300      	movs	r3, #0
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	2326      	movs	r3, #38	; 0x26
 800213c:	2280      	movs	r2, #128	; 0x80
 800213e:	215a      	movs	r1, #90	; 0x5a
 8002140:	2000      	movs	r0, #0
 8002142:	f001 feb9 	bl	8003eb8 <ST7735_FillRectangleNSS>
						state_game->action = 0;
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	2200      	movs	r2, #0
 800214a:	701a      	strb	r2, [r3, #0]
						YUGIOH_Trap_Can_Activated(playerAtk);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f000 fc99 	bl	8002a84 <YUGIOH_Trap_Can_Activated>
						if(state_game->MainGame_State == first_player){
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8002158:	2b02      	cmp	r3, #2
 800215a:	d104      	bne.n	8002166 <GAME_PLAY_Phase_Management+0xf82>
							state_game->MainGame_State = second_player;
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	2203      	movs	r2, #3
 8002160:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8002164:	e003      	b.n	800216e <GAME_PLAY_Phase_Management+0xf8a>
						}
						else{
							state_game->MainGame_State = first_player;
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2202      	movs	r2, #2
 800216a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
						}
						state_game->PlyerAction_State = Drawn_Phase;
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	2201      	movs	r2, #1
 8002172:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
						state_game->test = 223;
						state_game->action = 50;
						state_game->PlyerAction_Battle_Substate = PBS_ActionAwait;
					}
				}
				break;
 8002176:	e2b1      	b.n	80026dc <GAME_PLAY_Phase_Management+0x14f8>
				else if(state_game->action == 51){
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b33      	cmp	r3, #51	; 0x33
 800217e:	f040 82ad 	bne.w	80026dc <GAME_PLAY_Phase_Management+0x14f8>
					uint8_t check_def_mon = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
					ptrYugiohCard_src = &playerDef->ActtionBuffer[0];
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28
					uint8_t targetpos = ptrYugiohCard_src->standPosition;
 8002190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002192:	799b      	ldrb	r3, [r3, #6]
 8002194:	76fb      	strb	r3, [r7, #27]
					ptrYugiohCard_dst = &playerDef->cardOnBoard[3];
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	3338      	adds	r3, #56	; 0x38
 800219a:	637b      	str	r3, [r7, #52]	; 0x34
					for(uint8_t i = 0;i < 3; ++i){
 800219c:	2300      	movs	r3, #0
 800219e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80021a2:	e010      	b.n	80021c6 <GAME_PLAY_Phase_Management+0xfe2>
						if(ptrYugiohCard_dst->cardData == 0){
 80021a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d104      	bne.n	80021b6 <GAME_PLAY_Phase_Management+0xfd2>
							check_def_mon++;
 80021ac:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80021b0:	3301      	adds	r3, #1
 80021b2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
						ptrYugiohCard_dst++;
 80021b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021b8:	3310      	adds	r3, #16
 80021ba:	637b      	str	r3, [r7, #52]	; 0x34
					for(uint8_t i = 0;i < 3; ++i){
 80021bc:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80021c0:	3301      	adds	r3, #1
 80021c2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80021c6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d9ea      	bls.n	80021a4 <GAME_PLAY_Phase_Management+0xfc0>
					uint8_t flag_can_atk = 0;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
					ptrYugiohCard_src = &playerDef->ActtionBuffer[0];
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80021da:	62bb      	str	r3, [r7, #40]	; 0x28
					ptrYugiohCard_dst = &playerAtk->cardOnBoard[3];
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3338      	adds	r3, #56	; 0x38
 80021e0:	637b      	str	r3, [r7, #52]	; 0x34
					for (uint8_t i = 0;i < 3; ++i) {
 80021e2:	2300      	movs	r3, #0
 80021e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80021e8:	e018      	b.n	800221c <GAME_PLAY_Phase_Management+0x1038>
						if(ptrYugiohCard_src->cardData == ptrYugiohCard_dst->cardData){
 80021ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021ec:	68da      	ldr	r2, [r3, #12]
 80021ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d10a      	bne.n	800220c <GAME_PLAY_Phase_Management+0x1028>
							if(ptrYugiohCard_dst->cardState == 1){
 80021f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021f8:	789b      	ldrb	r3, [r3, #2]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d103      	bne.n	8002206 <GAME_PLAY_Phase_Management+0x1022>
								flag_can_atk = 2;
 80021fe:	2302      	movs	r3, #2
 8002200:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
								break;
 8002204:	e00e      	b.n	8002224 <GAME_PLAY_Phase_Management+0x1040>
								flag_can_atk = 1;
 8002206:	2301      	movs	r3, #1
 8002208:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
						ptrYugiohCard_dst++;
 800220c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800220e:	3310      	adds	r3, #16
 8002210:	637b      	str	r3, [r7, #52]	; 0x34
					for (uint8_t i = 0;i < 3; ++i) {
 8002212:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002216:	3301      	adds	r3, #1
 8002218:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800221c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002220:	2b02      	cmp	r3, #2
 8002222:	d9e2      	bls.n	80021ea <GAME_PLAY_Phase_Management+0x1006>
					if (check_def_mon < 3)
 8002224:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002228:	2b02      	cmp	r3, #2
 800222a:	d80b      	bhi.n	8002244 <GAME_PLAY_Phase_Management+0x1060>
						if (playerDef->cardOnBoard[targetpos].cardData == 0)
 800222c:	7efb      	ldrb	r3, [r7, #27]
 800222e:	683a      	ldr	r2, [r7, #0]
 8002230:	3301      	adds	r3, #1
 8002232:	011b      	lsls	r3, r3, #4
 8002234:	4413      	add	r3, r2
 8002236:	3304      	adds	r3, #4
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d102      	bne.n	8002244 <GAME_PLAY_Phase_Management+0x1060>
							flag_can_atk = 1;
 800223e:	2301      	movs	r3, #1
 8002240:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
					if (flag_can_atk == 2) {
 8002244:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002248:	2b02      	cmp	r3, #2
 800224a:	d14d      	bne.n	80022e8 <GAME_PLAY_Phase_Management+0x1104>
						if (ptrYugiohCard_dst->actionPoint_Atk > 0 && ptrYugiohCard_dst->cardState == 1)
 800224c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800224e:	7a1b      	ldrb	r3, [r3, #8]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d03d      	beq.n	80022d0 <GAME_PLAY_Phase_Management+0x10ec>
 8002254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002256:	789b      	ldrb	r3, [r3, #2]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d139      	bne.n	80022d0 <GAME_PLAY_Phase_Management+0x10ec>
							ptrYugiohCard_dst->actionPoint_Atk -= 1; // Action commit ATK point reduce
 800225c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800225e:	7a1b      	ldrb	r3, [r3, #8]
 8002260:	3b01      	subs	r3, #1
 8002262:	b2da      	uxtb	r2, r3
 8002264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002266:	721a      	strb	r2, [r3, #8]
							YUGIOH_card_copy(ptrYugiohCard_dst, &playerAtk->CardInPlayed);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800226e:	4619      	mov	r1, r3
 8002270:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002272:	f7fe fa07 	bl	8000684 <YUGIOH_card_copy>
							ptrYugiohCard_dst = &playerAtk->CardInPlayed;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800227c:	637b      	str	r3, [r7, #52]	; 0x34
							if(check_def_mon == 3){
 800227e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002282:	2b03      	cmp	r3, #3
 8002284:	d103      	bne.n	800228e <GAME_PLAY_Phase_Management+0x10aa>
								ptrYugiohCard_dst->targetPosition = 99;
 8002286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002288:	2263      	movs	r2, #99	; 0x63
 800228a:	71da      	strb	r2, [r3, #7]
 800228c:	e002      	b.n	8002294 <GAME_PLAY_Phase_Management+0x10b0>
								ptrYugiohCard_dst->targetPosition = targetpos;
 800228e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002290:	7efa      	ldrb	r2, [r7, #27]
 8002292:	71da      	strb	r2, [r3, #7]
							YUGIOH_Clear_Card_Bufffer_Player(playerDef);
 8002294:	6838      	ldr	r0, [r7, #0]
 8002296:	f7fe fb4d 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
							state_game->action = 52;
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	2234      	movs	r2, #52	; 0x34
 800229e:	701a      	strb	r2, [r3, #0]
							state_game->PlyerAction_Battle_Substate = counter_DEF;
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	2203      	movs	r2, #3
 80022a4:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 80022a8:	e218      	b.n	80026dc <GAME_PLAY_Phase_Management+0x14f8>
 80022aa:	bf00      	nop
 80022ac:	2400000c 	.word	0x2400000c
 80022b0:	0800def0 	.word	0x0800def0
 80022b4:	0800def4 	.word	0x0800def4
 80022b8:	0800df04 	.word	0x0800df04
 80022bc:	58020800 	.word	0x58020800
 80022c0:	240002e8 	.word	0x240002e8
 80022c4:	24000ea0 	.word	0x24000ea0
 80022c8:	24000014 	.word	0x24000014
 80022cc:	0800df14 	.word	0x0800df14
							state_game->test = 222;
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	22de      	movs	r2, #222	; 0xde
 80022d4:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
							state_game->action = 50;
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	2232      	movs	r2, #50	; 0x32
 80022dc:	701a      	strb	r2, [r3, #0]
							state_game->PlyerAction_Battle_Substate = PBS_ActionAwait;
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 80022e6:	e1f9      	b.n	80026dc <GAME_PLAY_Phase_Management+0x14f8>
						state_game->test = 223;
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	22df      	movs	r2, #223	; 0xdf
 80022ec:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						state_game->action = 50;
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2232      	movs	r2, #50	; 0x32
 80022f4:	701a      	strb	r2, [r3, #0]
						state_game->PlyerAction_Battle_Substate = PBS_ActionAwait;
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 80022fe:	e1ed      	b.n	80026dc <GAME_PLAY_Phase_Management+0x14f8>
			case counter_DEF:
				//action 52
				if(state_game->action == 52)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b34      	cmp	r3, #52	; 0x34
 8002306:	d110      	bne.n	800232a <GAME_PLAY_Phase_Management+0x1146>
				{
					if (playerDef->noBTN == GPIO_PIN_RESET){
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	789b      	ldrb	r3, [r3, #2]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d106      	bne.n	800231e <GAME_PLAY_Phase_Management+0x113a>
						state_game->PlyerAction_Battle_Substate = calculate_damage;
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2205      	movs	r2, #5
 8002314:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
						state_game->count_chain = 0;
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2200      	movs	r2, #0
 800231c:	705a      	strb	r2, [r3, #1]
					}
					Player_Reading_Card(RFIDmain,state_game,playerDef);
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	68b9      	ldr	r1, [r7, #8]
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f7fe fa16 	bl	8000754 <Player_Reading_Card>

					state_game->PlyerAction_Battle_Substate = counter_ATK;
					state_game->action = 54;
				}

				break;
 8002328:	e1da      	b.n	80026e0 <GAME_PLAY_Phase_Management+0x14fc>
				else if ((state_game->action == 53 )){
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b35      	cmp	r3, #53	; 0x35
 8002330:	f040 81d6 	bne.w	80026e0 <GAME_PLAY_Phase_Management+0x14fc>
					ptrYugiohCard_src = &playerDef->ActtionBuffer[0];
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
					YUGIOH_card_Buffer_Update_Chain(state_game);
 800233c:	68b8      	ldr	r0, [r7, #8]
 800233e:	f7fe fba4 	bl	8000a8a <YUGIOH_card_Buffer_Update_Chain>
					YUGIOH_card_copy(ptrYugiohCard_src, &state_game->ChainBuffer[0]);
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	f203 4344 	addw	r3, r3, #1092	; 0x444
 8002348:	4619      	mov	r1, r3
 800234a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800234c:	f7fe f99a 	bl	8000684 <YUGIOH_card_copy>
					state_game->ptrChainUser[0] = playerDef;
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4
					state_game->ptrChainOpponent[0] = playerAtk;
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	f8c3 24bc 	str.w	r2, [r3, #1212]	; 0x4bc
					state_game->ChainCount++;
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	f893 34d4 	ldrb.w	r3, [r3, #1236]	; 0x4d4
 8002366:	3301      	adds	r3, #1
 8002368:	b2da      	uxtb	r2, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
					state_game->PlyerAction_Battle_Substate = counter_ATK;
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	2202      	movs	r2, #2
 8002374:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
					state_game->action = 54;
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	2236      	movs	r2, #54	; 0x36
 800237c:	701a      	strb	r2, [r3, #0]
				break;
 800237e:	e1af      	b.n	80026e0 <GAME_PLAY_Phase_Management+0x14fc>
			case counter_ATK:
				//action 54
				if(state_game->action == 54)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b36      	cmp	r3, #54	; 0x36
 8002386:	d111      	bne.n	80023ac <GAME_PLAY_Phase_Management+0x11c8>
				{
					Player_Reading_Card(RFIDmain,state_game,playerAtk);
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	68b9      	ldr	r1, [r7, #8]
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f7fe f9e1 	bl	8000754 <Player_Reading_Card>
					if (playerAtk->noBTN == GPIO_PIN_RESET){
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	789b      	ldrb	r3, [r3, #2]
 8002396:	2b00      	cmp	r3, #0
 8002398:	f040 81a4 	bne.w	80026e4 <GAME_PLAY_Phase_Management+0x1500>
						//affect
						state_game->PlyerAction_Battle_Substate = chain_effect;
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	2204      	movs	r2, #4
 80023a0:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
						state_game->count_chain = 0;
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	2200      	movs	r2, #0
 80023a8:	705a      	strb	r2, [r3, #1]

					state_game->PlyerAction_Battle_Substate = counter_DEF;
					state_game->action = 54;
				}

				break;
 80023aa:	e19b      	b.n	80026e4 <GAME_PLAY_Phase_Management+0x1500>
				else if ((state_game->action == 55 )){
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b37      	cmp	r3, #55	; 0x37
 80023b2:	f040 8197 	bne.w	80026e4 <GAME_PLAY_Phase_Management+0x1500>
					ptrYugiohCard_src = &playerAtk->ActtionBuffer[0];
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80023bc:	62bb      	str	r3, [r7, #40]	; 0x28
					YUGIOH_card_Buffer_Update_Chain(state_game);
 80023be:	68b8      	ldr	r0, [r7, #8]
 80023c0:	f7fe fb63 	bl	8000a8a <YUGIOH_card_Buffer_Update_Chain>
					YUGIOH_card_copy(ptrYugiohCard_src, &state_game->ChainBuffer[0]);
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	f203 4344 	addw	r3, r3, #1092	; 0x444
 80023ca:	4619      	mov	r1, r3
 80023cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80023ce:	f7fe f959 	bl	8000684 <YUGIOH_card_copy>
					state_game->ptrChainUser[0] = playerAtk;
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4
					state_game->ptrChainOpponent[0] = playerDef;
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	f8c3 24bc 	str.w	r2, [r3, #1212]	; 0x4bc
					state_game->ChainCount++;
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	f893 34d4 	ldrb.w	r3, [r3, #1236]	; 0x4d4
 80023e8:	3301      	adds	r3, #1
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
					state_game->PlyerAction_Battle_Substate = counter_DEF;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	2203      	movs	r2, #3
 80023f6:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
					state_game->action = 54;
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	2236      	movs	r2, #54	; 0x36
 80023fe:	701a      	strb	r2, [r3, #0]
				break;
 8002400:	e170      	b.n	80026e4 <GAME_PLAY_Phase_Management+0x1500>
			case chain_effect:
				ptrUser = &state_game->ptrChainUser[state_game->count_chain];
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	785b      	ldrb	r3, [r3, #1]
 8002406:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	4413      	add	r3, r2
 8002410:	3304      	adds	r3, #4
 8002412:	623b      	str	r3, [r7, #32]
				ptrOpponent = &state_game->ptrChainOpponent[state_game->count_chain];
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	785b      	ldrb	r3, [r3, #1]
 8002418:	f503 7397 	add.w	r3, r3, #302	; 0x12e
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	4413      	add	r3, r2
 8002422:	3304      	adds	r3, #4
 8002424:	61fb      	str	r3, [r7, #28]

				if(state_game->action == 54)
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b36      	cmp	r3, #54	; 0x36
 800242c:	f040 815c 	bne.w	80026e8 <GAME_PLAY_Phase_Management+0x1504>
				{
					// Base use to check Card Eff
					if (state_game->count_chain < state_game->ChainCount)
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	785a      	ldrb	r2, [r3, #1]
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f893 34d4 	ldrb.w	r3, [r3, #1236]	; 0x4d4
 800243a:	429a      	cmp	r2, r3
 800243c:	d24a      	bcs.n	80024d4 <GAME_PLAY_Phase_Management+0x12f0>
					{
						state_game->test = 165;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	22a5      	movs	r2, #165	; 0xa5
 8002442:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5

						ptrYugiohCard_src = &state_game->ChainBuffer[state_game->count_chain];
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	785b      	ldrb	r3, [r3, #1]
 800244a:	3344      	adds	r3, #68	; 0x44
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	4413      	add	r3, r2
 8002452:	3304      	adds	r3, #4
 8002454:	62bb      	str	r3, [r7, #40]	; 0x28

						if (ptrYugiohCard_src->cardSignature == 11)
 8002456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	2b0b      	cmp	r3, #11
 800245c:	d10b      	bne.n	8002476 <GAME_PLAY_Phase_Management+0x1292>
						{
							YUGIOH_Clear_Card_Enemy_Player_Raigeki(*ptrOpponent);
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f000 f968 	bl	8002738 <YUGIOH_Clear_Card_Enemy_Player_Raigeki>
							state_game->count_chain++;
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	785b      	ldrb	r3, [r3, #1]
 800246c:	3301      	adds	r3, #1
 800246e:	b2da      	uxtb	r2, r3
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	705a      	strb	r2, [r3, #1]
						state_game->action = 50;
						state_game->PlyerAction_Battle_Substate = calculate_damage;
					}

				}
				break;
 8002474:	e138      	b.n	80026e8 <GAME_PLAY_Phase_Management+0x1504>
						else if (ptrYugiohCard_src->cardSignature == 12)
 8002476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	2b0c      	cmp	r3, #12
 800247c:	d10e      	bne.n	800249c <GAME_PLAY_Phase_Management+0x12b8>
							YUGIOH_Clear_Card_Enemy_Player_Dark_Hole(*ptrUser,*ptrOpponent);
 800247e:	6a3b      	ldr	r3, [r7, #32]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4619      	mov	r1, r3
 8002488:	4610      	mov	r0, r2
 800248a:	f000 f975 	bl	8002778 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole>
							state_game->count_chain++;
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	785b      	ldrb	r3, [r3, #1]
 8002492:	3301      	adds	r3, #1
 8002494:	b2da      	uxtb	r2, r3
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	705a      	strb	r2, [r3, #1]
				break;
 800249a:	e125      	b.n	80026e8 <GAME_PLAY_Phase_Management+0x1504>
						else if(ptrYugiohCard_src->cardSignature == 14 || ptrYugiohCard_src->cardSignature == 15)
 800249c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b0e      	cmp	r3, #14
 80024a2:	d004      	beq.n	80024ae <GAME_PLAY_Phase_Management+0x12ca>
 80024a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b0f      	cmp	r3, #15
 80024aa:	f040 811d 	bne.w	80026e8 <GAME_PLAY_Phase_Management+0x1504>
							state_game->test = 133;
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2285      	movs	r2, #133	; 0x85
 80024b2:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
							YUGIOH_Gift_of_the_Mystical_Elf(*ptrUser,*ptrOpponent);
 80024b6:	6a3b      	ldr	r3, [r7, #32]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4619      	mov	r1, r3
 80024c0:	4610      	mov	r0, r2
 80024c2:	f000 fa2d 	bl	8002920 <YUGIOH_Gift_of_the_Mystical_Elf>
							state_game->count_chain++;
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	785b      	ldrb	r3, [r3, #1]
 80024ca:	3301      	adds	r3, #1
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	705a      	strb	r2, [r3, #1]
				break;
 80024d2:	e109      	b.n	80026e8 <GAME_PLAY_Phase_Management+0x1504>
						state_game->action = 50;
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	2232      	movs	r2, #50	; 0x32
 80024d8:	701a      	strb	r2, [r3, #0]
						state_game->PlyerAction_Battle_Substate = calculate_damage;
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	2205      	movs	r2, #5
 80024de:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 80024e2:	e101      	b.n	80026e8 <GAME_PLAY_Phase_Management+0x1504>
			case  calculate_damage:
				ptrYugiohCard_src = &playerAtk->CardInPlayed;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80024ea:	62bb      	str	r3, [r7, #40]	; 0x28

				uint8_t atk = ptrYugiohCard_src->cardAtk;
 80024ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ee:	791b      	ldrb	r3, [r3, #4]
 80024f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

				if(ptrYugiohCard_src->targetPosition == 99)
 80024f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f6:	79db      	ldrb	r3, [r3, #7]
 80024f8:	2b63      	cmp	r3, #99	; 0x63
 80024fa:	d116      	bne.n	800252a <GAME_PLAY_Phase_Management+0x1346>
				{
					playerDef->life_point -= atk*100;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	889a      	ldrh	r2, [r3, #4]
 8002500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002504:	b29b      	uxth	r3, r3
 8002506:	4619      	mov	r1, r3
 8002508:	0249      	lsls	r1, r1, #9
 800250a:	1ac9      	subs	r1, r1, r3
 800250c:	0089      	lsls	r1, r1, #2
 800250e:	4419      	add	r1, r3
 8002510:	00c9      	lsls	r1, r1, #3
 8002512:	1acb      	subs	r3, r1, r3
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	b29b      	uxth	r3, r3
 8002518:	4413      	add	r3, r2
 800251a:	b29a      	uxth	r2, r3
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	809a      	strh	r2, [r3, #4]
					state_game->PlyerAction_Battle_Substate = after_calculate;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2206      	movs	r2, #6
 8002524:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f

					}
				}


				break;
 8002528:	e0e0      	b.n	80026ec <GAME_PLAY_Phase_Management+0x1508>
					ptrYugiohCard_dst = playerDef->cardOnBoard;
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	3308      	adds	r3, #8
 800252e:	637b      	str	r3, [r7, #52]	; 0x34
					ptrYugiohCard_dst = &playerDef->cardOnBoard[ptrYugiohCard_src->targetPosition];
 8002530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002532:	79db      	ldrb	r3, [r3, #7]
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	3308      	adds	r3, #8
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	4413      	add	r3, r2
 800253c:	637b      	str	r3, [r7, #52]	; 0x34
					state_game->test = 54;
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	2236      	movs	r2, #54	; 0x36
 8002542:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
					if(ptrYugiohCard_dst->cardState == 0){
 8002546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002548:	789b      	ldrb	r3, [r3, #2]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d140      	bne.n	80025d0 <GAME_PLAY_Phase_Management+0x13ec>
						uint8_t def = ptrYugiohCard_dst->cardDef;
 800254e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002550:	795b      	ldrb	r3, [r3, #5]
 8002552:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
						if(atk < def){
 8002556:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800255a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800255e:	429a      	cmp	r2, r3
 8002560:	d226      	bcs.n	80025b0 <GAME_PLAY_Phase_Management+0x13cc>
							playerAtk->life_point -= (def-atk)*100;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	889a      	ldrh	r2, [r3, #4]
 8002566:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800256a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800256e:	1acb      	subs	r3, r1, r3
 8002570:	b29b      	uxth	r3, r3
 8002572:	4619      	mov	r1, r3
 8002574:	0249      	lsls	r1, r1, #9
 8002576:	1ac9      	subs	r1, r1, r3
 8002578:	0089      	lsls	r1, r1, #2
 800257a:	4419      	add	r1, r3
 800257c:	00c9      	lsls	r1, r1, #3
 800257e:	1acb      	subs	r3, r1, r3
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	b29b      	uxth	r3, r3
 8002584:	4413      	add	r3, r2
 8002586:	b29a      	uxth	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	809a      	strh	r2, [r3, #4]
							YUGIOH_To_GY(playerAtk, &playerAtk->cardOnBoard[ptrYugiohCard_src->standPosition]);
 800258c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800258e:	799b      	ldrb	r3, [r3, #6]
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	3308      	adds	r3, #8
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	4413      	add	r3, r2
 8002598:	4619      	mov	r1, r3
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7fe fac1 	bl	8000b22 <YUGIOH_To_GY>
							YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7fe f9c7 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
							state_game->PlyerAction_Battle_Substate = after_calculate;
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2206      	movs	r2, #6
 80025aa:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 80025ae:	e09d      	b.n	80026ec <GAME_PLAY_Phase_Management+0x1508>
						else if(atk > def){
 80025b0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80025b4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80025b8:	429a      	cmp	r2, r3
 80025ba:	f240 8097 	bls.w	80026ec <GAME_PLAY_Phase_Management+0x1508>
							YUGIOH_To_GY(playerDef, ptrYugiohCard_dst);
 80025be:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80025c0:	6838      	ldr	r0, [r7, #0]
 80025c2:	f7fe faae 	bl	8000b22 <YUGIOH_To_GY>
							state_game->PlyerAction_Battle_Substate = after_calculate;
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2206      	movs	r2, #6
 80025ca:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 80025ce:	e08d      	b.n	80026ec <GAME_PLAY_Phase_Management+0x1508>
					else if(ptrYugiohCard_dst->cardState == 1){
 80025d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d2:	789b      	ldrb	r3, [r3, #2]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	f040 8089 	bne.w	80026ec <GAME_PLAY_Phase_Management+0x1508>
						uint8_t atk2 = ptrYugiohCard_dst->cardAtk;
 80025da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025dc:	791b      	ldrb	r3, [r3, #4]
 80025de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
						state_game->test = 60;
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	223c      	movs	r2, #60	; 0x3c
 80025e6:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
						if(atk < atk2){
 80025ea:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80025ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d22a      	bcs.n	800264c <GAME_PLAY_Phase_Management+0x1468>
							state_game->test = 61;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	223d      	movs	r2, #61	; 0x3d
 80025fa:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
							playerAtk->life_point -= (atk2-atk)*100;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	889a      	ldrh	r2, [r3, #4]
 8002602:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8002606:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800260a:	1acb      	subs	r3, r1, r3
 800260c:	b29b      	uxth	r3, r3
 800260e:	4619      	mov	r1, r3
 8002610:	0249      	lsls	r1, r1, #9
 8002612:	1ac9      	subs	r1, r1, r3
 8002614:	0089      	lsls	r1, r1, #2
 8002616:	4419      	add	r1, r3
 8002618:	00c9      	lsls	r1, r1, #3
 800261a:	1acb      	subs	r3, r1, r3
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	b29b      	uxth	r3, r3
 8002620:	4413      	add	r3, r2
 8002622:	b29a      	uxth	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	809a      	strh	r2, [r3, #4]
							YUGIOH_To_GY(playerAtk, &playerAtk->cardOnBoard[ptrYugiohCard_src->standPosition]);
 8002628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262a:	799b      	ldrb	r3, [r3, #6]
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	3308      	adds	r3, #8
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	4413      	add	r3, r2
 8002634:	4619      	mov	r1, r3
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7fe fa73 	bl	8000b22 <YUGIOH_To_GY>
							YUGIOH_Clear_Card_Bufffer_Player(playerAtk);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f7fe f979 	bl	8000934 <YUGIOH_Clear_Card_Bufffer_Player>
							state_game->PlyerAction_Battle_Substate = after_calculate;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2206      	movs	r2, #6
 8002646:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 800264a:	e04f      	b.n	80026ec <GAME_PLAY_Phase_Management+0x1508>
						else if(atk > atk2){
 800264c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002650:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002654:	429a      	cmp	r2, r3
 8002656:	d949      	bls.n	80026ec <GAME_PLAY_Phase_Management+0x1508>
							state_game->test = 70;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2246      	movs	r2, #70	; 0x46
 800265c:	f883 24d5 	strb.w	r2, [r3, #1237]	; 0x4d5
							playerDef->life_point -= (atk-atk2)*100;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	889a      	ldrh	r2, [r3, #4]
 8002664:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8002668:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800266c:	1acb      	subs	r3, r1, r3
 800266e:	b29b      	uxth	r3, r3
 8002670:	4619      	mov	r1, r3
 8002672:	0249      	lsls	r1, r1, #9
 8002674:	1ac9      	subs	r1, r1, r3
 8002676:	0089      	lsls	r1, r1, #2
 8002678:	4419      	add	r1, r3
 800267a:	00c9      	lsls	r1, r1, #3
 800267c:	1acb      	subs	r3, r1, r3
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	b29b      	uxth	r3, r3
 8002682:	4413      	add	r3, r2
 8002684:	b29a      	uxth	r2, r3
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	809a      	strh	r2, [r3, #4]
							YUGIOH_To_GY(playerDef, ptrYugiohCard_dst);
 800268a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800268c:	6838      	ldr	r0, [r7, #0]
 800268e:	f7fe fa48 	bl	8000b22 <YUGIOH_To_GY>
							state_game->PlyerAction_Battle_Substate = after_calculate;
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	2206      	movs	r2, #6
 8002696:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 800269a:	e027      	b.n	80026ec <GAME_PLAY_Phase_Management+0x1508>
			case after_calculate:

				// Clear Card in Played (action ended)
				ptrYugiohCard_src = &playerAtk->ActtionBuffer[0];
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80026a2:	62bb      	str	r3, [r7, #40]	; 0x28
				YUGIOH_card_clear(ptrYugiohCard_src);
 80026a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026a6:	f7fe f824 	bl	80006f2 <YUGIOH_card_clear>

				if(playerDef->life_point == 0 || playerDef->life_point >= 60000){
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	889b      	ldrh	r3, [r3, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d005      	beq.n	80026be <GAME_PLAY_Phase_Management+0x14da>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	889b      	ldrh	r3, [r3, #4]
 80026b6:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d904      	bls.n	80026c8 <GAME_PLAY_Phase_Management+0x14e4>
					state_game->MainGame_State = Game_Ended;
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	2204      	movs	r2, #4
 80026c2:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
				}
				else{
					state_game->action = 50;
					state_game->PlyerAction_Battle_Substate = PBS_ActionAwait;
				}
				break;
 80026c6:	e012      	b.n	80026ee <GAME_PLAY_Phase_Management+0x150a>
					state_game->action = 50;
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	2232      	movs	r2, #50	; 0x32
 80026cc:	701a      	strb	r2, [r3, #0]
					state_game->PlyerAction_Battle_Substate = PBS_ActionAwait;
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
				break;
 80026d6:	e00a      	b.n	80026ee <GAME_PLAY_Phase_Management+0x150a>
				break;
 80026d8:	bf00      	nop
 80026da:	e00f      	b.n	80026fc <GAME_PLAY_Phase_Management+0x1518>
				break;
 80026dc:	bf00      	nop
 80026de:	e00d      	b.n	80026fc <GAME_PLAY_Phase_Management+0x1518>
				break;
 80026e0:	bf00      	nop
 80026e2:	e00b      	b.n	80026fc <GAME_PLAY_Phase_Management+0x1518>
				break;
 80026e4:	bf00      	nop
 80026e6:	e009      	b.n	80026fc <GAME_PLAY_Phase_Management+0x1518>
				break;
 80026e8:	bf00      	nop
 80026ea:	e007      	b.n	80026fc <GAME_PLAY_Phase_Management+0x1518>
				break;
 80026ec:	bf00      	nop
			}
			break;
 80026ee:	e005      	b.n	80026fc <GAME_PLAY_Phase_Management+0x1518>
		break;
 80026f0:	bf00      	nop
 80026f2:	e004      	b.n	80026fe <GAME_PLAY_Phase_Management+0x151a>
		break;
 80026f4:	bf00      	nop
 80026f6:	e002      	b.n	80026fe <GAME_PLAY_Phase_Management+0x151a>
		break;
 80026f8:	bf00      	nop
 80026fa:	e000      	b.n	80026fe <GAME_PLAY_Phase_Management+0x151a>
			break;
 80026fc:	bf00      	nop

	}
}
 80026fe:	bf00      	nop
 8002700:	3738      	adds	r7, #56	; 0x38
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop

08002708 <Test_EFF>:

void Test_EFF(Player *playerUser,Player *playerOpponent)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
	playerUser->life_point += 1000;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	889b      	ldrh	r3, [r3, #4]
 8002716:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800271a:	b29a      	uxth	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	809a      	strh	r2, [r3, #4]
	playerOpponent->life_point -=100;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	889b      	ldrh	r3, [r3, #4]
 8002724:	3b64      	subs	r3, #100	; 0x64
 8002726:	b29a      	uxth	r2, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	809a      	strh	r2, [r3, #4]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <YUGIOH_Clear_Card_Enemy_Player_Raigeki>:


void YUGIOH_Clear_Card_Enemy_Player_Raigeki(Player *player) {
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
	YUGIOH_Card *ptrYUGIOHCard;
	ptrYUGIOHCard = &player->cardOnBoard[3];
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3338      	adds	r3, #56	; 0x38
 8002744:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 8002746:	2300      	movs	r3, #0
 8002748:	72fb      	strb	r3, [r7, #11]
 800274a:	e00d      	b.n	8002768 <YUGIOH_Clear_Card_Enemy_Player_Raigeki+0x30>
		if(ptrYUGIOHCard->cardData != 0){
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <YUGIOH_Clear_Card_Enemy_Player_Raigeki+0x24>
			YUGIOH_To_GY(player,ptrYUGIOHCard);
 8002754:	68f9      	ldr	r1, [r7, #12]
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe f9e3 	bl	8000b22 <YUGIOH_To_GY>
		}
		ptrYUGIOHCard++;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	3310      	adds	r3, #16
 8002760:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 8002762:	7afb      	ldrb	r3, [r7, #11]
 8002764:	3301      	adds	r3, #1
 8002766:	72fb      	strb	r3, [r7, #11]
 8002768:	7afb      	ldrb	r3, [r7, #11]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d9ee      	bls.n	800274c <YUGIOH_Clear_Card_Enemy_Player_Raigeki+0x14>
	}
}
 800276e:	bf00      	nop
 8002770:	bf00      	nop
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole>:

void YUGIOH_Clear_Card_Enemy_Player_Dark_Hole(Player *player1,Player *player2) {
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]

	//player1
	YUGIOH_Card *ptrYUGIOHCard_player1 = player1->cardOnBoard;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	3308      	adds	r3, #8
 8002786:	617b      	str	r3, [r7, #20]
	ptrYUGIOHCard_player1 = &player1->cardOnBoard[3];
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3338      	adds	r3, #56	; 0x38
 800278c:	617b      	str	r3, [r7, #20]

	//player2
	YUGIOH_Card *ptrYUGIOHCard_player2 = player2->cardOnBoard;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	3308      	adds	r3, #8
 8002792:	613b      	str	r3, [r7, #16]
	ptrYUGIOHCard_player2 = &player2->cardOnBoard[3];
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	3338      	adds	r3, #56	; 0x38
 8002798:	613b      	str	r3, [r7, #16]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 800279a:	2300      	movs	r3, #0
 800279c:	73fb      	strb	r3, [r7, #15]
 800279e:	e00d      	b.n	80027bc <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole+0x44>
		if(ptrYUGIOHCard_player1->cardData != 0){
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole+0x38>
			YUGIOH_To_GY(player1,ptrYUGIOHCard_player1);
 80027a8:	6979      	ldr	r1, [r7, #20]
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7fe f9b9 	bl	8000b22 <YUGIOH_To_GY>
		}
		ptrYUGIOHCard_player1++;
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	3310      	adds	r3, #16
 80027b4:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	3301      	adds	r3, #1
 80027ba:	73fb      	strb	r3, [r7, #15]
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d9ee      	bls.n	80027a0 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole+0x28>
	}
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 80027c2:	2300      	movs	r3, #0
 80027c4:	73bb      	strb	r3, [r7, #14]
 80027c6:	e00d      	b.n	80027e4 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole+0x6c>
		if(ptrYUGIOHCard_player2->cardData != 0){
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole+0x60>
			YUGIOH_To_GY(player2,ptrYUGIOHCard_player2);
 80027d0:	6939      	ldr	r1, [r7, #16]
 80027d2:	6838      	ldr	r0, [r7, #0]
 80027d4:	f7fe f9a5 	bl	8000b22 <YUGIOH_To_GY>
		}
		ptrYUGIOHCard_player2++;
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	3310      	adds	r3, #16
 80027dc:	613b      	str	r3, [r7, #16]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 80027de:	7bbb      	ldrb	r3, [r7, #14]
 80027e0:	3301      	adds	r3, #1
 80027e2:	73bb      	strb	r3, [r7, #14]
 80027e4:	7bbb      	ldrb	r3, [r7, #14]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d9ee      	bls.n	80027c8 <YUGIOH_Clear_Card_Enemy_Player_Dark_Hole+0x50>
	}
}
 80027ea:	bf00      	nop
 80027ec:	bf00      	nop
 80027ee:	3718      	adds	r7, #24
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <YUGIOH_Reborn>:

void YUGIOH_Reborn(Player *player){
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	77fb      	strb	r3, [r7, #31]
	uint8_t index_GY = 0;
 8002800:	2300      	movs	r3, #0
 8002802:	77bb      	strb	r3, [r7, #30]
	// Buffer Card src
	YUGIOH_Card *ptrYugiohCard_Buffer_src = &player->CardInPlayed;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800280a:	61bb      	str	r3, [r7, #24]
	// Buffer Card dst
	YUGIOH_Card *ptrYugiohCard_Buffer_dst = player->GY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3368      	adds	r3, #104	; 0x68
 8002810:	617b      	str	r3, [r7, #20]
	ptrYugiohCard_Buffer_dst = &player->GY[0];
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3368      	adds	r3, #104	; 0x68
 8002816:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;i < GY_BUFF_LEN ; ++i) {
 8002818:	2300      	movs	r3, #0
 800281a:	74fb      	strb	r3, [r7, #19]
 800281c:	e010      	b.n	8002840 <YUGIOH_Reborn+0x4c>
		if(ptrYugiohCard_Buffer_src->cardData == ptrYugiohCard_Buffer_dst->cardData){
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	429a      	cmp	r2, r3
 8002828:	d104      	bne.n	8002834 <YUGIOH_Reborn+0x40>
			flag = 1;
 800282a:	2301      	movs	r3, #1
 800282c:	77fb      	strb	r3, [r7, #31]
			index_GY = i;
 800282e:	7cfb      	ldrb	r3, [r7, #19]
 8002830:	77bb      	strb	r3, [r7, #30]
			break;
 8002832:	e008      	b.n	8002846 <YUGIOH_Reborn+0x52>
		}
		ptrYugiohCard_Buffer_dst++;
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	3310      	adds	r3, #16
 8002838:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0;i < GY_BUFF_LEN ; ++i) {
 800283a:	7cfb      	ldrb	r3, [r7, #19]
 800283c:	3301      	adds	r3, #1
 800283e:	74fb      	strb	r3, [r7, #19]
 8002840:	7cfb      	ldrb	r3, [r7, #19]
 8002842:	2b13      	cmp	r3, #19
 8002844:	d9eb      	bls.n	800281e <YUGIOH_Reborn+0x2a>
	}

	ptrYugiohCard_Buffer_dst = &player->cardOnBoard[3];
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3338      	adds	r3, #56	; 0x38
 800284a:	617b      	str	r3, [r7, #20]

	if(flag == 1){
 800284c:	7ffb      	ldrb	r3, [r7, #31]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d134      	bne.n	80028bc <YUGIOH_Reborn+0xc8>
		uint8_t idx = ptrYugiohCard_Buffer_src->standPosition % 6;
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	799a      	ldrb	r2, [r3, #6]
 8002856:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <YUGIOH_Reborn+0xd0>)
 8002858:	fba3 1302 	umull	r1, r3, r3, r2
 800285c:	0899      	lsrs	r1, r3, #2
 800285e:	460b      	mov	r3, r1
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	440b      	add	r3, r1
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	72fb      	strb	r3, [r7, #11]
		YUGIOH_card_copy(ptrYugiohCard_Buffer_src, &player->cardOnBoard[idx]);
 800286a:	7afb      	ldrb	r3, [r7, #11]
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	3308      	adds	r3, #8
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	4413      	add	r3, r2
 8002874:	4619      	mov	r1, r3
 8002876:	69b8      	ldr	r0, [r7, #24]
 8002878:	f7fd ff04 	bl	8000684 <YUGIOH_card_copy>

		ptrYugiohCard_Buffer_src = &player->GY[index_GY+1];
 800287c:	7fbb      	ldrb	r3, [r7, #30]
 800287e:	3301      	adds	r3, #1
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	3368      	adds	r3, #104	; 0x68
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	4413      	add	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
		ptrYugiohCard_Buffer_dst = &player->GY[index_GY];
 800288a:	7fbb      	ldrb	r3, [r7, #30]
 800288c:	011b      	lsls	r3, r3, #4
 800288e:	3368      	adds	r3, #104	; 0x68
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	4413      	add	r3, r2
 8002894:	617b      	str	r3, [r7, #20]

		for (int i = index_GY; i < GY_BUFF_LEN ; ++i) {
 8002896:	7fbb      	ldrb	r3, [r7, #30]
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	e00c      	b.n	80028b6 <YUGIOH_Reborn+0xc2>
			YUGIOH_card_copy(ptrYugiohCard_Buffer_src, ptrYugiohCard_Buffer_dst);
 800289c:	6979      	ldr	r1, [r7, #20]
 800289e:	69b8      	ldr	r0, [r7, #24]
 80028a0:	f7fd fef0 	bl	8000684 <YUGIOH_card_copy>
			ptrYugiohCard_Buffer_src++;
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	3310      	adds	r3, #16
 80028a8:	61bb      	str	r3, [r7, #24]
			ptrYugiohCard_Buffer_dst++;
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	3310      	adds	r3, #16
 80028ae:	617b      	str	r3, [r7, #20]
		for (int i = index_GY; i < GY_BUFF_LEN ; ++i) {
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	3301      	adds	r3, #1
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2b13      	cmp	r3, #19
 80028ba:	ddef      	ble.n	800289c <YUGIOH_Reborn+0xa8>
		}


	}
}
 80028bc:	bf00      	nop
 80028be:	3720      	adds	r7, #32
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	aaaaaaab 	.word	0xaaaaaaab

080028c8 <YUGIOH_Ancient_Rules>:

void YUGIOH_Ancient_Rules(Player *player){
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	YUGIOH_Card *ptrYugiohCard_src = player->ActtionBuffer;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80028d6:	617b      	str	r3, [r7, #20]
	ptrYugiohCard_src = &player->ActtionBuffer[0];
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80028de:	617b      	str	r3, [r7, #20]

	uint8_t idx = ptrYugiohCard_src->standPosition % 6;
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	799a      	ldrb	r2, [r3, #6]
 80028e4:	4b0d      	ldr	r3, [pc, #52]	; (800291c <YUGIOH_Ancient_Rules+0x54>)
 80028e6:	fba3 1302 	umull	r1, r3, r3, r2
 80028ea:	0899      	lsrs	r1, r3, #2
 80028ec:	460b      	mov	r3, r1
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	440b      	add	r3, r1
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	74fb      	strb	r3, [r7, #19]

	YUGIOH_Card *ptrYugiohCard_dst = player->cardOnBoard;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3308      	adds	r3, #8
 80028fc:	60fb      	str	r3, [r7, #12]
	ptrYugiohCard_dst = &player->cardOnBoard[idx];
 80028fe:	7cfb      	ldrb	r3, [r7, #19]
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	3308      	adds	r3, #8
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	4413      	add	r3, r2
 8002908:	60fb      	str	r3, [r7, #12]

	YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 800290a:	68f9      	ldr	r1, [r7, #12]
 800290c:	6978      	ldr	r0, [r7, #20]
 800290e:	f7fd feb9 	bl	8000684 <YUGIOH_card_copy>

}
 8002912:	bf00      	nop
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	aaaaaaab 	.word	0xaaaaaaab

08002920 <YUGIOH_Gift_of_the_Mystical_Elf>:

void YUGIOH_Gift_of_the_Mystical_Elf(Player *player1,Player *player2){
 8002920:	b480      	push	{r7}
 8002922:	b087      	sub	sp, #28
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
	YUGIOH_Card *ptrYUGIOHCard_player1 = player1->cardOnBoard;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3308      	adds	r3, #8
 800292e:	617b      	str	r3, [r7, #20]
	ptrYUGIOHCard_player1 = &player1->cardOnBoard[3];
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3338      	adds	r3, #56	; 0x38
 8002934:	617b      	str	r3, [r7, #20]

	//player2
	YUGIOH_Card *ptrYUGIOHCard_player2 = player2->cardOnBoard;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	3308      	adds	r3, #8
 800293a:	613b      	str	r3, [r7, #16]
	ptrYUGIOHCard_player2 = &player2->cardOnBoard[3];
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	3338      	adds	r3, #56	; 0x38
 8002940:	613b      	str	r3, [r7, #16]

	uint8_t count_monster = 0;
 8002942:	2300      	movs	r3, #0
 8002944:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 8002946:	2300      	movs	r3, #0
 8002948:	73bb      	strb	r3, [r7, #14]
 800294a:	e00c      	b.n	8002966 <YUGIOH_Gift_of_the_Mystical_Elf+0x46>
		if(ptrYUGIOHCard_player1->cardType == 1){
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	785b      	ldrb	r3, [r3, #1]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d102      	bne.n	800295a <YUGIOH_Gift_of_the_Mystical_Elf+0x3a>
			count_monster += 1;
 8002954:	7bfb      	ldrb	r3, [r7, #15]
 8002956:	3301      	adds	r3, #1
 8002958:	73fb      	strb	r3, [r7, #15]
		}
		ptrYUGIOHCard_player1++;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	3310      	adds	r3, #16
 800295e:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 8002960:	7bbb      	ldrb	r3, [r7, #14]
 8002962:	3301      	adds	r3, #1
 8002964:	73bb      	strb	r3, [r7, #14]
 8002966:	7bbb      	ldrb	r3, [r7, #14]
 8002968:	2b02      	cmp	r3, #2
 800296a:	d9ef      	bls.n	800294c <YUGIOH_Gift_of_the_Mystical_Elf+0x2c>
	}
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 800296c:	2300      	movs	r3, #0
 800296e:	737b      	strb	r3, [r7, #13]
 8002970:	e00c      	b.n	800298c <YUGIOH_Gift_of_the_Mystical_Elf+0x6c>
		if(ptrYUGIOHCard_player2->cardType == 1){
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	785b      	ldrb	r3, [r3, #1]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d102      	bne.n	8002980 <YUGIOH_Gift_of_the_Mystical_Elf+0x60>
			count_monster += 1;
 800297a:	7bfb      	ldrb	r3, [r7, #15]
 800297c:	3301      	adds	r3, #1
 800297e:	73fb      	strb	r3, [r7, #15]
		}
		ptrYUGIOHCard_player2++;
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	3310      	adds	r3, #16
 8002984:	613b      	str	r3, [r7, #16]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 8002986:	7b7b      	ldrb	r3, [r7, #13]
 8002988:	3301      	adds	r3, #1
 800298a:	737b      	strb	r3, [r7, #13]
 800298c:	7b7b      	ldrb	r3, [r7, #13]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d9ef      	bls.n	8002972 <YUGIOH_Gift_of_the_Mystical_Elf+0x52>
	}

	player1->life_point += 300*count_monster;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	889a      	ldrh	r2, [r3, #4]
 8002996:	7bfb      	ldrb	r3, [r7, #15]
 8002998:	b29b      	uxth	r3, r3
 800299a:	4619      	mov	r1, r3
 800299c:	0089      	lsls	r1, r1, #2
 800299e:	440b      	add	r3, r1
 80029a0:	4619      	mov	r1, r3
 80029a2:	0109      	lsls	r1, r1, #4
 80029a4:	1acb      	subs	r3, r1, r3
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	4413      	add	r3, r2
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	809a      	strh	r2, [r3, #4]

}
 80029b2:	bf00      	nop
 80029b4:	371c      	adds	r7, #28
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <YUGIOH_Stop_Defense>:

void YUGIOH_Stop_Defense(Player *player1,Player *player2){
 80029c0:	b480      	push	{r7}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
	YUGIOH_Card *ptrYugiohCard_src = player1->ActtionBuffer;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80029d0:	617b      	str	r3, [r7, #20]
	ptrYugiohCard_src = &player1->ActtionBuffer[0];
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80029d8:	617b      	str	r3, [r7, #20]

	uint8_t idx = ptrYugiohCard_src->standPosition % 6;
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	799a      	ldrb	r2, [r3, #6]
 80029de:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <YUGIOH_Stop_Defense+0x68>)
 80029e0:	fba3 1302 	umull	r1, r3, r3, r2
 80029e4:	0899      	lsrs	r1, r3, #2
 80029e6:	460b      	mov	r3, r1
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	440b      	add	r3, r1
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	74fb      	strb	r3, [r7, #19]

	YUGIOH_Card *ptrYUGIOHCard_dst = player2->cardOnBoard;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	3308      	adds	r3, #8
 80029f6:	60fb      	str	r3, [r7, #12]
	ptrYUGIOHCard_dst = &player2->cardOnBoard[idx];
 80029f8:	7cfb      	ldrb	r3, [r7, #19]
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	3308      	adds	r3, #8
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	4413      	add	r3, r2
 8002a02:	60fb      	str	r3, [r7, #12]

	if((ptrYUGIOHCard_dst->cardState == 0) && (ptrYUGIOHCard_dst->cardData != 0)){
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	789b      	ldrb	r3, [r3, #2]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d106      	bne.n	8002a1a <YUGIOH_Stop_Defense+0x5a>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <YUGIOH_Stop_Defense+0x5a>
		ptrYUGIOHCard_dst->cardState = 1;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2201      	movs	r2, #1
 8002a18:	709a      	strb	r2, [r3, #2]
	}

}
 8002a1a:	bf00      	nop
 8002a1c:	371c      	adds	r7, #28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	aaaaaaab 	.word	0xaaaaaaab

08002a2c <YUGIOH_Check_Trap_On_board>:
//
//}


uint8_t YUGIOH_Check_Trap_On_board(Player *player,YUGIOH_Card *card)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
	YUGIOH_Card *ptrCardCheck;
	ptrCardCheck = &player->cardOnBoard[0];
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	3308      	adds	r3, #8
 8002a3a:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < 3; ++i)
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	e016      	b.n	8002a70 <YUGIOH_Check_Trap_On_board+0x44>
	{
		if(card->cardData == ptrCardCheck->cardData)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	68da      	ldr	r2, [r3, #12]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d10a      	bne.n	8002a64 <YUGIOH_Check_Trap_On_board+0x38>
		{
			if(ptrCardCheck->actionPoint_Eff > 0 && ptrCardCheck->cardType == 3)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	7a5b      	ldrb	r3, [r3, #9]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d006      	beq.n	8002a64 <YUGIOH_Check_Trap_On_board+0x38>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	785b      	ldrb	r3, [r3, #1]
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	d102      	bne.n	8002a64 <YUGIOH_Check_Trap_On_board+0x38>
			{
				return i;
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	e009      	b.n	8002a78 <YUGIOH_Check_Trap_On_board+0x4c>
			}
		}
		ptrCardCheck++;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3310      	adds	r3, #16
 8002a68:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	60bb      	str	r3, [r7, #8]
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	dde5      	ble.n	8002a42 <YUGIOH_Check_Trap_On_board+0x16>
	}
	return 255;
 8002a76:	23ff      	movs	r3, #255	; 0xff
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <YUGIOH_Trap_Can_Activated>:

void YUGIOH_Trap_Can_Activated(Player *player)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
	YUGIOH_Card *ptrCard;
	ptrCard = &player->cardOnBoard[0];
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3308      	adds	r3, #8
 8002a90:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 8002a92:	2300      	movs	r3, #0
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	e00c      	b.n	8002ab2 <YUGIOH_Trap_Can_Activated+0x2e>
	{
		if (ptrCard->cardData != 0)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d002      	beq.n	8002aa6 <YUGIOH_Trap_Can_Activated+0x22>
		{
			ptrCard->actionPoint_Eff = 1;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	725a      	strb	r2, [r3, #9]
		}
		ptrCard++;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3310      	adds	r3, #16
 8002aaa:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	ddef      	ble.n	8002a98 <YUGIOH_Trap_Can_Activated+0x14>
	}
}
 8002ab8:	bf00      	nop
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <YUGIOH_Monster_Activated>:

void YUGIOH_Monster_Activated(Player *player)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b085      	sub	sp, #20
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
	YUGIOH_Card *ptrCard;
	ptrCard = &player->cardOnBoard[3];
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	3338      	adds	r3, #56	; 0x38
 8002ad2:	60fb      	str	r3, [r7, #12]
	for (int i = 3; i < 6; ++i)
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	60bb      	str	r3, [r7, #8]
 8002ad8:	e00c      	b.n	8002af4 <YUGIOH_Monster_Activated+0x2e>
	{
		if (ptrCard->cardData != 0)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d002      	beq.n	8002ae8 <YUGIOH_Monster_Activated+0x22>
		{
			ptrCard->actionPoint_Atk = 1;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	721a      	strb	r2, [r3, #8]
		}
		ptrCard++;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	3310      	adds	r3, #16
 8002aec:	60fb      	str	r3, [r7, #12]
	for (int i = 3; i < 6; ++i)
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	3301      	adds	r3, #1
 8002af2:	60bb      	str	r3, [r7, #8]
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2b05      	cmp	r3, #5
 8002af8:	ddef      	ble.n	8002ada <YUGIOH_Monster_Activated+0x14>
	}
}
 8002afa:	bf00      	nop
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <MainGUI>:


void MainGUI(){
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af04      	add	r7, sp, #16
    ST7735_WriteString1(5, 5, "Player 1: ", Font_7x10, ST7735_MAGENTA, ST7735_BLACK);
 8002b0e:	4b55      	ldr	r3, [pc, #340]	; (8002c64 <MainGUI+0x15c>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	9202      	str	r2, [sp, #8]
 8002b14:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8002b18:	9201      	str	r2, [sp, #4]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	9200      	str	r2, [sp, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a51      	ldr	r2, [pc, #324]	; (8002c68 <MainGUI+0x160>)
 8002b22:	2105      	movs	r1, #5
 8002b24:	2005      	movs	r0, #5
 8002b26:	f001 f834 	bl	8003b92 <ST7735_WriteString1>
    ST7735_WriteString1(5, 20, "Life points: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002b2a:	4b4e      	ldr	r3, [pc, #312]	; (8002c64 <MainGUI+0x15c>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	9202      	str	r2, [sp, #8]
 8002b30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b34:	9201      	str	r2, [sp, #4]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	9200      	str	r2, [sp, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a4b      	ldr	r2, [pc, #300]	; (8002c6c <MainGUI+0x164>)
 8002b3e:	2114      	movs	r1, #20
 8002b40:	2005      	movs	r0, #5
 8002b42:	f001 f826 	bl	8003b92 <ST7735_WriteString1>
    ST7735_WriteString1(5, 35, "Turns:", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002b46:	4b47      	ldr	r3, [pc, #284]	; (8002c64 <MainGUI+0x15c>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	9202      	str	r2, [sp, #8]
 8002b4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b50:	9201      	str	r2, [sp, #4]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	9200      	str	r2, [sp, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a45      	ldr	r2, [pc, #276]	; (8002c70 <MainGUI+0x168>)
 8002b5a:	2123      	movs	r1, #35	; 0x23
 8002b5c:	2005      	movs	r0, #5
 8002b5e:	f001 f818 	bl	8003b92 <ST7735_WriteString1>
    ST7735_WriteString(60, 35, "|Phase:", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002b62:	4b40      	ldr	r3, [pc, #256]	; (8002c64 <MainGUI+0x15c>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	9202      	str	r2, [sp, #8]
 8002b68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b6c:	9201      	str	r2, [sp, #4]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	9200      	str	r2, [sp, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a3f      	ldr	r2, [pc, #252]	; (8002c74 <MainGUI+0x16c>)
 8002b76:	2123      	movs	r1, #35	; 0x23
 8002b78:	203c      	movs	r0, #60	; 0x3c
 8002b7a:	f000 ffc0 	bl	8003afe <ST7735_WriteString>
    ST7735_WriteString1(0, 50, "Remaining time: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002b7e:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <MainGUI+0x15c>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	9202      	str	r2, [sp, #8]
 8002b84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b88:	9201      	str	r2, [sp, #4]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	9200      	str	r2, [sp, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a39      	ldr	r2, [pc, #228]	; (8002c78 <MainGUI+0x170>)
 8002b92:	2132      	movs	r1, #50	; 0x32
 8002b94:	2000      	movs	r0, #0
 8002b96:	f000 fffc 	bl	8003b92 <ST7735_WriteString1>
    ST7735_WriteString1(0, 60, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002b9a:	4b32      	ldr	r3, [pc, #200]	; (8002c64 <MainGUI+0x15c>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	9202      	str	r2, [sp, #8]
 8002ba0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ba4:	9201      	str	r2, [sp, #4]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	9200      	str	r2, [sp, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a33      	ldr	r2, [pc, #204]	; (8002c7c <MainGUI+0x174>)
 8002bae:	213c      	movs	r1, #60	; 0x3c
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	f000 ffee 	bl	8003b92 <ST7735_WriteString1>
    ST7735_WriteString(5, 5, "Player 2: ", Font_7x10, ST7735_MAGENTA, ST7735_BLACK);
 8002bb6:	4b2b      	ldr	r3, [pc, #172]	; (8002c64 <MainGUI+0x15c>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	9202      	str	r2, [sp, #8]
 8002bbc:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8002bc0:	9201      	str	r2, [sp, #4]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	9200      	str	r2, [sp, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a2d      	ldr	r2, [pc, #180]	; (8002c80 <MainGUI+0x178>)
 8002bca:	2105      	movs	r1, #5
 8002bcc:	2005      	movs	r0, #5
 8002bce:	f000 ff96 	bl	8003afe <ST7735_WriteString>
    ST7735_WriteString(5, 20, "Life points: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002bd2:	4b24      	ldr	r3, [pc, #144]	; (8002c64 <MainGUI+0x15c>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	9202      	str	r2, [sp, #8]
 8002bd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bdc:	9201      	str	r2, [sp, #4]
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	9200      	str	r2, [sp, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a21      	ldr	r2, [pc, #132]	; (8002c6c <MainGUI+0x164>)
 8002be6:	2114      	movs	r1, #20
 8002be8:	2005      	movs	r0, #5
 8002bea:	f000 ff88 	bl	8003afe <ST7735_WriteString>
    ST7735_WriteString(5, 35, "Turns: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002bee:	4b1d      	ldr	r3, [pc, #116]	; (8002c64 <MainGUI+0x15c>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	9202      	str	r2, [sp, #8]
 8002bf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bf8:	9201      	str	r2, [sp, #4]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	9200      	str	r2, [sp, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a20      	ldr	r2, [pc, #128]	; (8002c84 <MainGUI+0x17c>)
 8002c02:	2123      	movs	r1, #35	; 0x23
 8002c04:	2005      	movs	r0, #5
 8002c06:	f000 ff7a 	bl	8003afe <ST7735_WriteString>
    ST7735_WriteString1(60, 35, "|Phase:", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002c0a:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <MainGUI+0x15c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	9202      	str	r2, [sp, #8]
 8002c10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c14:	9201      	str	r2, [sp, #4]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	9200      	str	r2, [sp, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a15      	ldr	r2, [pc, #84]	; (8002c74 <MainGUI+0x16c>)
 8002c1e:	2123      	movs	r1, #35	; 0x23
 8002c20:	203c      	movs	r0, #60	; 0x3c
 8002c22:	f000 ffb6 	bl	8003b92 <ST7735_WriteString1>
    ST7735_WriteString(0, 50, "Remaining time: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002c26:	4b0f      	ldr	r3, [pc, #60]	; (8002c64 <MainGUI+0x15c>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	9202      	str	r2, [sp, #8]
 8002c2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c30:	9201      	str	r2, [sp, #4]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	9200      	str	r2, [sp, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0f      	ldr	r2, [pc, #60]	; (8002c78 <MainGUI+0x170>)
 8002c3a:	2132      	movs	r1, #50	; 0x32
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	f000 ff5e 	bl	8003afe <ST7735_WriteString>
    ST7735_WriteString(0, 60, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002c42:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <MainGUI+0x15c>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	9202      	str	r2, [sp, #8]
 8002c48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c4c:	9201      	str	r2, [sp, #4]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	9200      	str	r2, [sp, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a09      	ldr	r2, [pc, #36]	; (8002c7c <MainGUI+0x174>)
 8002c56:	213c      	movs	r1, #60	; 0x3c
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f000 ff50 	bl	8003afe <ST7735_WriteString>
}
 8002c5e:	bf00      	nop
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	2400000c 	.word	0x2400000c
 8002c68:	0800ddac 	.word	0x0800ddac
 8002c6c:	0800df20 	.word	0x0800df20
 8002c70:	0800df30 	.word	0x0800df30
 8002c74:	0800df38 	.word	0x0800df38
 8002c78:	0800df40 	.word	0x0800df40
 8002c7c:	0800dd58 	.word	0x0800dd58
 8002c80:	0800dd4c 	.word	0x0800dd4c
 8002c84:	0800df54 	.word	0x0800df54

08002c88 <LCDvalue>:

void LCDvalue(Player *playerAtk, Player *playerDef){
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af04      	add	r7, sp, #16
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
    uint16_t a = 0 ;
 8002c92:	2300      	movs	r3, #0
 8002c94:	817b      	strh	r3, [r7, #10]
    time = timeinit;
 8002c96:	4b72      	ldr	r3, [pc, #456]	; (8002e60 <LCDvalue+0x1d8>)
 8002c98:	881a      	ldrh	r2, [r3, #0]
 8002c9a:	4b72      	ldr	r3, [pc, #456]	; (8002e64 <LCDvalue+0x1dc>)
 8002c9c:	801a      	strh	r2, [r3, #0]
    a = _micro / 1000000;
 8002c9e:	4b72      	ldr	r3, [pc, #456]	; (8002e68 <LCDvalue+0x1e0>)
 8002ca0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ca4:	4a71      	ldr	r2, [pc, #452]	; (8002e6c <LCDvalue+0x1e4>)
 8002ca6:	f04f 0300 	mov.w	r3, #0
 8002caa:	f7fd fb69 	bl	8000380 <__aeabi_uldivmod>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	817b      	strh	r3, [r7, #10]
    time -= a;
 8002cb6:	4b6b      	ldr	r3, [pc, #428]	; (8002e64 <LCDvalue+0x1dc>)
 8002cb8:	881a      	ldrh	r2, [r3, #0]
 8002cba:	897b      	ldrh	r3, [r7, #10]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	4b68      	ldr	r3, [pc, #416]	; (8002e64 <LCDvalue+0x1dc>)
 8002cc2:	801a      	strh	r2, [r3, #0]
    sprintf(t_c, "%d",time);
 8002cc4:	4b67      	ldr	r3, [pc, #412]	; (8002e64 <LCDvalue+0x1dc>)
 8002cc6:	881b      	ldrh	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4969      	ldr	r1, [pc, #420]	; (8002e70 <LCDvalue+0x1e8>)
 8002ccc:	4869      	ldr	r0, [pc, #420]	; (8002e74 <LCDvalue+0x1ec>)
 8002cce:	f00a fcb3 	bl	800d638 <siprintf>
    for (int i = 0 ; i < 3 ; i++){
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	e012      	b.n	8002cfe <LCDvalue+0x76>
        if(t_c[i] == 0){
 8002cd8:	4a66      	ldr	r2, [pc, #408]	; (8002e74 <LCDvalue+0x1ec>)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4413      	add	r3, r2
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d109      	bne.n	8002cf8 <LCDvalue+0x70>
            t_c[i] = 32;
 8002ce4:	4a63      	ldr	r2, [pc, #396]	; (8002e74 <LCDvalue+0x1ec>)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	4413      	add	r3, r2
 8002cea:	2220      	movs	r2, #32
 8002cec:	701a      	strb	r2, [r3, #0]
            t_c[i+1] = 32;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	4a60      	ldr	r2, [pc, #384]	; (8002e74 <LCDvalue+0x1ec>)
 8002cf4:	2120      	movs	r1, #32
 8002cf6:	54d1      	strb	r1, [r2, r3]
    for (int i = 0 ; i < 3 ; i++){
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	dde9      	ble.n	8002cd8 <LCDvalue+0x50>
        }
    }
    if(time == 0){
 8002d04:	4b57      	ldr	r3, [pc, #348]	; (8002e64 <LCDvalue+0x1dc>)
 8002d06:	881b      	ldrh	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d105      	bne.n	8002d18 <LCDvalue+0x90>
        HAL_TIM_Base_Stop_IT(&TIM7_PORT);
 8002d0c:	485a      	ldr	r0, [pc, #360]	; (8002e78 <LCDvalue+0x1f0>)
 8002d0e:	f008 f8b7 	bl	800ae80 <HAL_TIM_Base_Stop_IT>
        time = 0;
 8002d12:	4b54      	ldr	r3, [pc, #336]	; (8002e64 <LCDvalue+0x1dc>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	801a      	strh	r2, [r3, #0]
    }

    sprintf(C_LP_ATK, "%d",playerAtk->life_point);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	889b      	ldrh	r3, [r3, #4]
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4954      	ldr	r1, [pc, #336]	; (8002e70 <LCDvalue+0x1e8>)
 8002d20:	4856      	ldr	r0, [pc, #344]	; (8002e7c <LCDvalue+0x1f4>)
 8002d22:	f00a fc89 	bl	800d638 <siprintf>
    if(C_LP_ATK[3] == 0){
 8002d26:	4b55      	ldr	r3, [pc, #340]	; (8002e7c <LCDvalue+0x1f4>)
 8002d28:	78db      	ldrb	r3, [r3, #3]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10e      	bne.n	8002d4c <LCDvalue+0xc4>
        C_LP_ATK[3] = C_LP_ATK[2];
 8002d2e:	4b53      	ldr	r3, [pc, #332]	; (8002e7c <LCDvalue+0x1f4>)
 8002d30:	789a      	ldrb	r2, [r3, #2]
 8002d32:	4b52      	ldr	r3, [pc, #328]	; (8002e7c <LCDvalue+0x1f4>)
 8002d34:	70da      	strb	r2, [r3, #3]
        C_LP_ATK[2] = C_LP_ATK[1];
 8002d36:	4b51      	ldr	r3, [pc, #324]	; (8002e7c <LCDvalue+0x1f4>)
 8002d38:	785a      	ldrb	r2, [r3, #1]
 8002d3a:	4b50      	ldr	r3, [pc, #320]	; (8002e7c <LCDvalue+0x1f4>)
 8002d3c:	709a      	strb	r2, [r3, #2]
        C_LP_ATK[1] = C_LP_ATK[0];
 8002d3e:	4b4f      	ldr	r3, [pc, #316]	; (8002e7c <LCDvalue+0x1f4>)
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	4b4e      	ldr	r3, [pc, #312]	; (8002e7c <LCDvalue+0x1f4>)
 8002d44:	705a      	strb	r2, [r3, #1]
        C_LP_ATK[0] = 32;
 8002d46:	4b4d      	ldr	r3, [pc, #308]	; (8002e7c <LCDvalue+0x1f4>)
 8002d48:	2220      	movs	r2, #32
 8002d4a:	701a      	strb	r2, [r3, #0]
    }

    ST7735_WriteStringNSS( 90, 20, C_LP_ATK, Font_7x10, ST7735_GREEN, ST7735_BLACK,playerAtk->displayNSS);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	781a      	ldrb	r2, [r3, #0]
 8002d50:	4b4b      	ldr	r3, [pc, #300]	; (8002e80 <LCDvalue+0x1f8>)
 8002d52:	9203      	str	r2, [sp, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	9202      	str	r2, [sp, #8]
 8002d58:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002d5c:	9201      	str	r2, [sp, #4]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	9200      	str	r2, [sp, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a45      	ldr	r2, [pc, #276]	; (8002e7c <LCDvalue+0x1f4>)
 8002d66:	2114      	movs	r1, #20
 8002d68:	205a      	movs	r0, #90	; 0x5a
 8002d6a:	f000 ff5c 	bl	8003c26 <ST7735_WriteStringNSS>
    ST7735_WriteStringNSS( 105, 50, t_c, Font_7x10, ST7735_GREEN, ST7735_BLACK,playerAtk->displayNSS);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	781a      	ldrb	r2, [r3, #0]
 8002d72:	4b43      	ldr	r3, [pc, #268]	; (8002e80 <LCDvalue+0x1f8>)
 8002d74:	9203      	str	r2, [sp, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	9202      	str	r2, [sp, #8]
 8002d7a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002d7e:	9201      	str	r2, [sp, #4]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	9200      	str	r2, [sp, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a3b      	ldr	r2, [pc, #236]	; (8002e74 <LCDvalue+0x1ec>)
 8002d88:	2132      	movs	r1, #50	; 0x32
 8002d8a:	2069      	movs	r0, #105	; 0x69
 8002d8c:	f000 ff4b 	bl	8003c26 <ST7735_WriteStringNSS>
    sprintf(C_LP_DEF, "%d",playerDef->life_point);
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	889b      	ldrh	r3, [r3, #4]
 8002d94:	461a      	mov	r2, r3
 8002d96:	4936      	ldr	r1, [pc, #216]	; (8002e70 <LCDvalue+0x1e8>)
 8002d98:	483a      	ldr	r0, [pc, #232]	; (8002e84 <LCDvalue+0x1fc>)
 8002d9a:	f00a fc4d 	bl	800d638 <siprintf>
    if(C_LP_DEF[3] == 0){
 8002d9e:	4b39      	ldr	r3, [pc, #228]	; (8002e84 <LCDvalue+0x1fc>)
 8002da0:	78db      	ldrb	r3, [r3, #3]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10e      	bne.n	8002dc4 <LCDvalue+0x13c>
        C_LP_DEF[3] = C_LP_DEF[2];
 8002da6:	4b37      	ldr	r3, [pc, #220]	; (8002e84 <LCDvalue+0x1fc>)
 8002da8:	789a      	ldrb	r2, [r3, #2]
 8002daa:	4b36      	ldr	r3, [pc, #216]	; (8002e84 <LCDvalue+0x1fc>)
 8002dac:	70da      	strb	r2, [r3, #3]
        C_LP_DEF[2] = C_LP_DEF[1];
 8002dae:	4b35      	ldr	r3, [pc, #212]	; (8002e84 <LCDvalue+0x1fc>)
 8002db0:	785a      	ldrb	r2, [r3, #1]
 8002db2:	4b34      	ldr	r3, [pc, #208]	; (8002e84 <LCDvalue+0x1fc>)
 8002db4:	709a      	strb	r2, [r3, #2]
        C_LP_DEF[1] = C_LP_DEF[0];
 8002db6:	4b33      	ldr	r3, [pc, #204]	; (8002e84 <LCDvalue+0x1fc>)
 8002db8:	781a      	ldrb	r2, [r3, #0]
 8002dba:	4b32      	ldr	r3, [pc, #200]	; (8002e84 <LCDvalue+0x1fc>)
 8002dbc:	705a      	strb	r2, [r3, #1]
        C_LP_DEF[0] = 32;
 8002dbe:	4b31      	ldr	r3, [pc, #196]	; (8002e84 <LCDvalue+0x1fc>)
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	701a      	strb	r2, [r3, #0]
    }
    ST7735_WriteStringNSS( 90, 20, C_LP_DEF, Font_7x10, ST7735_GREEN, ST7735_BLACK,playerDef->displayNSS);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	781a      	ldrb	r2, [r3, #0]
 8002dc8:	4b2d      	ldr	r3, [pc, #180]	; (8002e80 <LCDvalue+0x1f8>)
 8002dca:	9203      	str	r2, [sp, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	9202      	str	r2, [sp, #8]
 8002dd0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002dd4:	9201      	str	r2, [sp, #4]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	9200      	str	r2, [sp, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a29      	ldr	r2, [pc, #164]	; (8002e84 <LCDvalue+0x1fc>)
 8002dde:	2114      	movs	r1, #20
 8002de0:	205a      	movs	r0, #90	; 0x5a
 8002de2:	f000 ff20 	bl	8003c26 <ST7735_WriteStringNSS>
    ST7735_WriteStringNSS( 105, 50, "180", Font_7x10, ST7735_GREEN, ST7735_BLACK,playerDef->displayNSS);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	781a      	ldrb	r2, [r3, #0]
 8002dea:	4b25      	ldr	r3, [pc, #148]	; (8002e80 <LCDvalue+0x1f8>)
 8002dec:	9203      	str	r2, [sp, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	9202      	str	r2, [sp, #8]
 8002df2:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002df6:	9201      	str	r2, [sp, #4]
 8002df8:	685a      	ldr	r2, [r3, #4]
 8002dfa:	9200      	str	r2, [sp, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a22      	ldr	r2, [pc, #136]	; (8002e88 <LCDvalue+0x200>)
 8002e00:	2132      	movs	r1, #50	; 0x32
 8002e02:	2069      	movs	r0, #105	; 0x69
 8002e04:	f000 ff0f 	bl	8003c26 <ST7735_WriteStringNSS>
    sprintf(c_turn, "%d",turn);
 8002e08:	4b20      	ldr	r3, [pc, #128]	; (8002e8c <LCDvalue+0x204>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4918      	ldr	r1, [pc, #96]	; (8002e70 <LCDvalue+0x1e8>)
 8002e10:	481f      	ldr	r0, [pc, #124]	; (8002e90 <LCDvalue+0x208>)
 8002e12:	f00a fc11 	bl	800d638 <siprintf>
    ST7735_WriteStringNSS(50, 35, c_turn, Font_7x10, ST7735_GREEN, ST7735_BLACK,0);
 8002e16:	4b1a      	ldr	r3, [pc, #104]	; (8002e80 <LCDvalue+0x1f8>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	9203      	str	r2, [sp, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	9202      	str	r2, [sp, #8]
 8002e20:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002e24:	9201      	str	r2, [sp, #4]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	9200      	str	r2, [sp, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a18      	ldr	r2, [pc, #96]	; (8002e90 <LCDvalue+0x208>)
 8002e2e:	2123      	movs	r1, #35	; 0x23
 8002e30:	2032      	movs	r0, #50	; 0x32
 8002e32:	f000 fef8 	bl	8003c26 <ST7735_WriteStringNSS>
    ST7735_WriteStringNSS(50, 35, c_turn, Font_7x10, ST7735_GREEN, ST7735_BLACK,1);
 8002e36:	4b12      	ldr	r3, [pc, #72]	; (8002e80 <LCDvalue+0x1f8>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	9203      	str	r2, [sp, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	9202      	str	r2, [sp, #8]
 8002e40:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002e44:	9201      	str	r2, [sp, #4]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	9200      	str	r2, [sp, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a10      	ldr	r2, [pc, #64]	; (8002e90 <LCDvalue+0x208>)
 8002e4e:	2123      	movs	r1, #35	; 0x23
 8002e50:	2032      	movs	r0, #50	; 0x32
 8002e52:	f000 fee8 	bl	8003c26 <ST7735_WriteStringNSS>

}
 8002e56:	bf00      	nop
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	24000000 	.word	0x24000000
 8002e64:	24000174 	.word	0x24000174
 8002e68:	24000ea0 	.word	0x24000ea0
 8002e6c:	000f4240 	.word	0x000f4240
 8002e70:	0800df5c 	.word	0x0800df5c
 8002e74:	24000170 	.word	0x24000170
 8002e78:	240002e8 	.word	0x240002e8
 8002e7c:	24000164 	.word	0x24000164
 8002e80:	2400000c 	.word	0x2400000c
 8002e84:	24000168 	.word	0x24000168
 8002e88:	0800dda8 	.word	0x0800dda8
 8002e8c:	24000176 	.word	0x24000176
 8002e90:	2400016c 	.word	0x2400016c

08002e94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e98:	4b3d      	ldr	r3, [pc, #244]	; (8002f90 <SystemInit+0xfc>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9e:	4a3c      	ldr	r2, [pc, #240]	; (8002f90 <SystemInit+0xfc>)
 8002ea0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ea4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8002ea8:	4b39      	ldr	r3, [pc, #228]	; (8002f90 <SystemInit+0xfc>)
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	4a38      	ldr	r2, [pc, #224]	; (8002f90 <SystemInit+0xfc>)
 8002eae:	f043 0310 	orr.w	r3, r3, #16
 8002eb2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002eb4:	4b37      	ldr	r3, [pc, #220]	; (8002f94 <SystemInit+0x100>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 030f 	and.w	r3, r3, #15
 8002ebc:	2b06      	cmp	r3, #6
 8002ebe:	d807      	bhi.n	8002ed0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002ec0:	4b34      	ldr	r3, [pc, #208]	; (8002f94 <SystemInit+0x100>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f023 030f 	bic.w	r3, r3, #15
 8002ec8:	4a32      	ldr	r2, [pc, #200]	; (8002f94 <SystemInit+0x100>)
 8002eca:	f043 0307 	orr.w	r3, r3, #7
 8002ece:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002ed0:	4b31      	ldr	r3, [pc, #196]	; (8002f98 <SystemInit+0x104>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a30      	ldr	r2, [pc, #192]	; (8002f98 <SystemInit+0x104>)
 8002ed6:	f043 0301 	orr.w	r3, r3, #1
 8002eda:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002edc:	4b2e      	ldr	r3, [pc, #184]	; (8002f98 <SystemInit+0x104>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002ee2:	4b2d      	ldr	r3, [pc, #180]	; (8002f98 <SystemInit+0x104>)
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	492c      	ldr	r1, [pc, #176]	; (8002f98 <SystemInit+0x104>)
 8002ee8:	4b2c      	ldr	r3, [pc, #176]	; (8002f9c <SystemInit+0x108>)
 8002eea:	4013      	ands	r3, r2
 8002eec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002eee:	4b29      	ldr	r3, [pc, #164]	; (8002f94 <SystemInit+0x100>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0308 	and.w	r3, r3, #8
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d007      	beq.n	8002f0a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002efa:	4b26      	ldr	r3, [pc, #152]	; (8002f94 <SystemInit+0x100>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f023 030f 	bic.w	r3, r3, #15
 8002f02:	4a24      	ldr	r2, [pc, #144]	; (8002f94 <SystemInit+0x100>)
 8002f04:	f043 0307 	orr.w	r3, r3, #7
 8002f08:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002f0a:	4b23      	ldr	r3, [pc, #140]	; (8002f98 <SystemInit+0x104>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002f10:	4b21      	ldr	r3, [pc, #132]	; (8002f98 <SystemInit+0x104>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002f16:	4b20      	ldr	r3, [pc, #128]	; (8002f98 <SystemInit+0x104>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002f1c:	4b1e      	ldr	r3, [pc, #120]	; (8002f98 <SystemInit+0x104>)
 8002f1e:	4a20      	ldr	r2, [pc, #128]	; (8002fa0 <SystemInit+0x10c>)
 8002f20:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002f22:	4b1d      	ldr	r3, [pc, #116]	; (8002f98 <SystemInit+0x104>)
 8002f24:	4a1f      	ldr	r2, [pc, #124]	; (8002fa4 <SystemInit+0x110>)
 8002f26:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002f28:	4b1b      	ldr	r3, [pc, #108]	; (8002f98 <SystemInit+0x104>)
 8002f2a:	4a1f      	ldr	r2, [pc, #124]	; (8002fa8 <SystemInit+0x114>)
 8002f2c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002f2e:	4b1a      	ldr	r3, [pc, #104]	; (8002f98 <SystemInit+0x104>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002f34:	4b18      	ldr	r3, [pc, #96]	; (8002f98 <SystemInit+0x104>)
 8002f36:	4a1c      	ldr	r2, [pc, #112]	; (8002fa8 <SystemInit+0x114>)
 8002f38:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002f3a:	4b17      	ldr	r3, [pc, #92]	; (8002f98 <SystemInit+0x104>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002f40:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <SystemInit+0x104>)
 8002f42:	4a19      	ldr	r2, [pc, #100]	; (8002fa8 <SystemInit+0x114>)
 8002f44:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002f46:	4b14      	ldr	r3, [pc, #80]	; (8002f98 <SystemInit+0x104>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f4c:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <SystemInit+0x104>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a11      	ldr	r2, [pc, #68]	; (8002f98 <SystemInit+0x104>)
 8002f52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f56:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002f58:	4b0f      	ldr	r3, [pc, #60]	; (8002f98 <SystemInit+0x104>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8002f5e:	4b13      	ldr	r3, [pc, #76]	; (8002fac <SystemInit+0x118>)
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	4a12      	ldr	r2, [pc, #72]	; (8002fac <SystemInit+0x118>)
 8002f64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f68:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002f6a:	4b11      	ldr	r3, [pc, #68]	; (8002fb0 <SystemInit+0x11c>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <SystemInit+0x120>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f76:	d202      	bcs.n	8002f7e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002f78:	4b0f      	ldr	r3, [pc, #60]	; (8002fb8 <SystemInit+0x124>)
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002f7e:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <SystemInit+0x128>)
 8002f80:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002f84:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8002f86:	bf00      	nop
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	e000ed00 	.word	0xe000ed00
 8002f94:	52002000 	.word	0x52002000
 8002f98:	58024400 	.word	0x58024400
 8002f9c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002fa0:	02020200 	.word	0x02020200
 8002fa4:	01ff0000 	.word	0x01ff0000
 8002fa8:	01010280 	.word	0x01010280
 8002fac:	580000c0 	.word	0x580000c0
 8002fb0:	5c001000 	.word	0x5c001000
 8002fb4:	ffff0000 	.word	0xffff0000
 8002fb8:	51008108 	.word	0x51008108
 8002fbc:	52004000 	.word	0x52004000

08002fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
	int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 8002fc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fca:	607b      	str	r3, [r7, #4]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8002fcc:	bf00      	nop
 8002fce:	4b37      	ldr	r3, [pc, #220]	; (80030ac <main+0xec>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d004      	beq.n	8002fe4 <main+0x24>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	1e5a      	subs	r2, r3, #1
 8002fde:	607a      	str	r2, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	dcf4      	bgt.n	8002fce <main+0xe>
	if ( timeout < 0 )
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	da01      	bge.n	8002fee <main+0x2e>
	{
		Error_Handler();
 8002fea:	f000 fbeb 	bl	80037c4 <Error_Handler>
	}
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fee:	f001 fb69 	bl	80046c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ff2:	f000 f863 	bl	80030bc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002ff6:	f000 f8e5 	bl	80031c4 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8002ffa:	4b2c      	ldr	r3, [pc, #176]	; (80030ac <main+0xec>)
 8002ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003000:	4a2a      	ldr	r2, [pc, #168]	; (80030ac <main+0xec>)
 8003002:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003006:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800300a:	4b28      	ldr	r3, [pc, #160]	; (80030ac <main+0xec>)
 800300c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003014:	603b      	str	r3, [r7, #0]
 8003016:	683b      	ldr	r3, [r7, #0]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8003018:	2000      	movs	r0, #0
 800301a:	f004 fd7f 	bl	8007b1c <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0,0);
 800301e:	2100      	movs	r1, #0
 8003020:	2000      	movs	r0, #0
 8003022:	f004 fd95 	bl	8007b50 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 8003026:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800302a:	607b      	str	r3, [r7, #4]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800302c:	bf00      	nop
 800302e:	4b1f      	ldr	r3, [pc, #124]	; (80030ac <main+0xec>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d104      	bne.n	8003044 <main+0x84>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	1e5a      	subs	r2, r3, #1
 800303e:	607a      	str	r2, [r7, #4]
 8003040:	2b00      	cmp	r3, #0
 8003042:	dcf4      	bgt.n	800302e <main+0x6e>
	if ( timeout < 0 )
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	da01      	bge.n	800304e <main+0x8e>
	{
		Error_Handler();
 800304a:	f000 fbbb 	bl	80037c4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800304e:	f000 fa6d 	bl	800352c <MX_GPIO_Init>
  MX_ETH_Init();
 8003052:	f000 f8e9 	bl	8003228 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8003056:	f000 f9c1 	bl	80033dc <MX_USART3_UART_Init>
  MX_DMA_Init();
 800305a:	f000 fa3f 	bl	80034dc <MX_DMA_Init>
  MX_USB_OTG_FS_PCD_Init();
 800305e:	f000 fa0b 	bl	8003478 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI3_Init();
 8003062:	f000 f92d 	bl	80032c0 <MX_SPI3_Init>
  MX_TIM7_Init();
 8003066:	f000 f983 	bl	8003370 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	ST7735_Init();
 800306a:	f000 fcb3 	bl	80039d4 <ST7735_Init>
	ST7735_FillScreen1(ST7735_BLACK);
 800306e:	2000      	movs	r0, #0
 8003070:	f000 ffbd 	bl	8003fee <ST7735_FillScreen1>
	ST7735_FillScreen(ST7735_BLACK);
 8003074:	2000      	movs	r0, #0
 8003076:	f000 ffa9 	bl	8003fcc <ST7735_FillScreen>
  /* USER CODE BEGIN WHILE */
	while (1)
	{


		if(HAL_GetTick() - timemsM7_LED > 200)
 800307a:	f001 fba9 	bl	80047d0 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <main+0xf0>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2bc8      	cmp	r3, #200	; 0xc8
 8003088:	d9f7      	bls.n	800307a <main+0xba>
		{
			timemsM7_LED = HAL_GetTick();
 800308a:	f001 fba1 	bl	80047d0 <HAL_GetTick>
 800308e:	4603      	mov	r3, r0
 8003090:	4a07      	ldr	r2, [pc, #28]	; (80030b0 <main+0xf0>)
 8003092:	6013      	str	r3, [r2, #0]
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8003094:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003098:	4806      	ldr	r0, [pc, #24]	; (80030b4 <main+0xf4>)
 800309a:	f004 fd24 	bl	8007ae6 <HAL_GPIO_TogglePin>
			GAME_PLAY_Management(RFIDMain,&StateMain);
 800309e:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 80030a2:	4905      	ldr	r1, [pc, #20]	; (80030b8 <main+0xf8>)
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fd fd7d 	bl	8000ba4 <GAME_PLAY_Management>
		if(HAL_GetTick() - timemsM7_LED > 200)
 80030aa:	e7e6      	b.n	800307a <main+0xba>
 80030ac:	58024400 	.word	0x58024400
 80030b0:	24000e98 	.word	0x24000e98
 80030b4:	58020400 	.word	0x58020400
 80030b8:	240009c0 	.word	0x240009c0

080030bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b09c      	sub	sp, #112	; 0x70
 80030c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c6:	224c      	movs	r2, #76	; 0x4c
 80030c8:	2100      	movs	r1, #0
 80030ca:	4618      	mov	r0, r3
 80030cc:	f00a f9bc 	bl	800d448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030d0:	1d3b      	adds	r3, r7, #4
 80030d2:	2220      	movs	r2, #32
 80030d4:	2100      	movs	r1, #0
 80030d6:	4618      	mov	r0, r3
 80030d8:	f00a f9b6 	bl	800d448 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80030dc:	2004      	movs	r0, #4
 80030de:	f004 fe93 	bl	8007e08 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80030e2:	2300      	movs	r3, #0
 80030e4:	603b      	str	r3, [r7, #0]
 80030e6:	4b34      	ldr	r3, [pc, #208]	; (80031b8 <SystemClock_Config+0xfc>)
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	4a33      	ldr	r2, [pc, #204]	; (80031b8 <SystemClock_Config+0xfc>)
 80030ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030f0:	6193      	str	r3, [r2, #24]
 80030f2:	4b31      	ldr	r3, [pc, #196]	; (80031b8 <SystemClock_Config+0xfc>)
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030fa:	603b      	str	r3, [r7, #0]
 80030fc:	4b2f      	ldr	r3, [pc, #188]	; (80031bc <SystemClock_Config+0x100>)
 80030fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003100:	4a2e      	ldr	r2, [pc, #184]	; (80031bc <SystemClock_Config+0x100>)
 8003102:	f043 0301 	orr.w	r3, r3, #1
 8003106:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003108:	4b2c      	ldr	r3, [pc, #176]	; (80031bc <SystemClock_Config+0x100>)
 800310a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	603b      	str	r3, [r7, #0]
 8003112:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003114:	bf00      	nop
 8003116:	4b28      	ldr	r3, [pc, #160]	; (80031b8 <SystemClock_Config+0xfc>)
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800311e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003122:	d1f8      	bne.n	8003116 <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8003124:	4b26      	ldr	r3, [pc, #152]	; (80031c0 <SystemClock_Config+0x104>)
 8003126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003128:	f023 0303 	bic.w	r3, r3, #3
 800312c:	4a24      	ldr	r2, [pc, #144]	; (80031c0 <SystemClock_Config+0x104>)
 800312e:	f043 0302 	orr.w	r3, r3, #2
 8003132:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003134:	2301      	movs	r3, #1
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003138:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800313c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800313e:	2302      	movs	r3, #2
 8003140:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003142:	2302      	movs	r3, #2
 8003144:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003146:	2301      	movs	r3, #1
 8003148:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 800314a:	2378      	movs	r3, #120	; 0x78
 800314c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800314e:	2302      	movs	r3, #2
 8003150:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003152:	2302      	movs	r3, #2
 8003154:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003156:	2302      	movs	r3, #2
 8003158:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800315a:	230c      	movs	r3, #12
 800315c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800315e:	2300      	movs	r3, #0
 8003160:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003166:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800316a:	4618      	mov	r0, r3
 800316c:	f004 feb6 	bl	8007edc <HAL_RCC_OscConfig>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003176:	f000 fb25 	bl	80037c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800317a:	233f      	movs	r3, #63	; 0x3f
 800317c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800317e:	2303      	movs	r3, #3
 8003180:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003182:	2300      	movs	r3, #0
 8003184:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003186:	2308      	movs	r3, #8
 8003188:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800318a:	2340      	movs	r3, #64	; 0x40
 800318c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800318e:	2340      	movs	r3, #64	; 0x40
 8003190:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003192:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003196:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003198:	2340      	movs	r3, #64	; 0x40
 800319a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800319c:	1d3b      	adds	r3, r7, #4
 800319e:	2104      	movs	r1, #4
 80031a0:	4618      	mov	r0, r3
 80031a2:	f005 fac9 	bl	8008738 <HAL_RCC_ClockConfig>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80031ac:	f000 fb0a 	bl	80037c4 <Error_Handler>
  }
}
 80031b0:	bf00      	nop
 80031b2:	3770      	adds	r7, #112	; 0x70
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	58024800 	.word	0x58024800
 80031bc:	58000400 	.word	0x58000400
 80031c0:	58024400 	.word	0x58024400

080031c4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b0b0      	sub	sp, #192	; 0xc0
 80031c8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031ca:	1d3b      	adds	r3, r7, #4
 80031cc:	22bc      	movs	r2, #188	; 0xbc
 80031ce:	2100      	movs	r1, #0
 80031d0:	4618      	mov	r0, r3
 80031d2:	f00a f939 	bl	800d448 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_SPI3
 80031d6:	f44f 2382 	mov.w	r3, #266240	; 0x41000
 80031da:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL3.PLL3M = 1;
 80031dc:	2301      	movs	r3, #1
 80031de:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 24;
 80031e0:	2318      	movs	r3, #24
 80031e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 80031e4:	2302      	movs	r3, #2
 80031e6:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 4;
 80031e8:	2304      	movs	r3, #4
 80031ea:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 80031ec:	2302      	movs	r3, #2
 80031ee:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80031f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80031f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80031f6:	2300      	movs	r3, #0
 80031f8:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80031fa:	2300      	movs	r3, #0
 80031fc:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 80031fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003202:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8003204:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003208:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800320c:	1d3b      	adds	r3, r7, #4
 800320e:	4618      	mov	r0, r3
 8003210:	f005 fe1e 	bl	8008e50 <HAL_RCCEx_PeriphCLKConfig>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 800321a:	f000 fad3 	bl	80037c4 <Error_Handler>
  }
}
 800321e:	bf00      	nop
 8003220:	37c0      	adds	r7, #192	; 0xc0
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800322c:	4b1e      	ldr	r3, [pc, #120]	; (80032a8 <MX_ETH_Init+0x80>)
 800322e:	4a1f      	ldr	r2, [pc, #124]	; (80032ac <MX_ETH_Init+0x84>)
 8003230:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8003232:	4b1f      	ldr	r3, [pc, #124]	; (80032b0 <MX_ETH_Init+0x88>)
 8003234:	2200      	movs	r2, #0
 8003236:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8003238:	4b1d      	ldr	r3, [pc, #116]	; (80032b0 <MX_ETH_Init+0x88>)
 800323a:	2280      	movs	r2, #128	; 0x80
 800323c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800323e:	4b1c      	ldr	r3, [pc, #112]	; (80032b0 <MX_ETH_Init+0x88>)
 8003240:	22e1      	movs	r2, #225	; 0xe1
 8003242:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8003244:	4b1a      	ldr	r3, [pc, #104]	; (80032b0 <MX_ETH_Init+0x88>)
 8003246:	2200      	movs	r2, #0
 8003248:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800324a:	4b19      	ldr	r3, [pc, #100]	; (80032b0 <MX_ETH_Init+0x88>)
 800324c:	2200      	movs	r2, #0
 800324e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8003250:	4b17      	ldr	r3, [pc, #92]	; (80032b0 <MX_ETH_Init+0x88>)
 8003252:	2200      	movs	r2, #0
 8003254:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8003256:	4b14      	ldr	r3, [pc, #80]	; (80032a8 <MX_ETH_Init+0x80>)
 8003258:	4a15      	ldr	r2, [pc, #84]	; (80032b0 <MX_ETH_Init+0x88>)
 800325a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800325c:	4b12      	ldr	r3, [pc, #72]	; (80032a8 <MX_ETH_Init+0x80>)
 800325e:	2201      	movs	r2, #1
 8003260:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8003262:	4b11      	ldr	r3, [pc, #68]	; (80032a8 <MX_ETH_Init+0x80>)
 8003264:	4a13      	ldr	r2, [pc, #76]	; (80032b4 <MX_ETH_Init+0x8c>)
 8003266:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8003268:	4b0f      	ldr	r3, [pc, #60]	; (80032a8 <MX_ETH_Init+0x80>)
 800326a:	4a13      	ldr	r2, [pc, #76]	; (80032b8 <MX_ETH_Init+0x90>)
 800326c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800326e:	4b0e      	ldr	r3, [pc, #56]	; (80032a8 <MX_ETH_Init+0x80>)
 8003270:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003274:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8003276:	480c      	ldr	r0, [pc, #48]	; (80032a8 <MX_ETH_Init+0x80>)
 8003278:	f003 fe30 	bl	8006edc <HAL_ETH_Init>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8003282:	f000 fa9f 	bl	80037c4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8003286:	2238      	movs	r2, #56	; 0x38
 8003288:	2100      	movs	r1, #0
 800328a:	480c      	ldr	r0, [pc, #48]	; (80032bc <MX_ETH_Init+0x94>)
 800328c:	f00a f8dc 	bl	800d448 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8003290:	4b0a      	ldr	r3, [pc, #40]	; (80032bc <MX_ETH_Init+0x94>)
 8003292:	2221      	movs	r2, #33	; 0x21
 8003294:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8003296:	4b09      	ldr	r3, [pc, #36]	; (80032bc <MX_ETH_Init+0x94>)
 8003298:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800329c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800329e:	4b07      	ldr	r3, [pc, #28]	; (80032bc <MX_ETH_Init+0x94>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80032a4:	bf00      	nop
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	240001b0 	.word	0x240001b0
 80032ac:	40028000 	.word	0x40028000
 80032b0:	24000ea8 	.word	0x24000ea8
 80032b4:	240000e8 	.word	0x240000e8
 80032b8:	24000088 	.word	0x24000088
 80032bc:	24000178 	.word	0x24000178

080032c0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80032c4:	4b28      	ldr	r3, [pc, #160]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032c6:	4a29      	ldr	r2, [pc, #164]	; (800336c <MX_SPI3_Init+0xac>)
 80032c8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80032ca:	4b27      	ldr	r3, [pc, #156]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032cc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80032d0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80032d2:	4b25      	ldr	r3, [pc, #148]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032d8:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80032da:	4b23      	ldr	r3, [pc, #140]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032dc:	2207      	movs	r2, #7
 80032de:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032e0:	4b21      	ldr	r3, [pc, #132]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032e6:	4b20      	ldr	r3, [pc, #128]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80032ec:	4b1e      	ldr	r3, [pc, #120]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80032f2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80032f4:	4b1c      	ldr	r3, [pc, #112]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032fa:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032fc:	4b1a      	ldr	r3, [pc, #104]	; (8003368 <MX_SPI3_Init+0xa8>)
 80032fe:	2200      	movs	r2, #0
 8003300:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003302:	4b19      	ldr	r3, [pc, #100]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003304:	2200      	movs	r2, #0
 8003306:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003308:	4b17      	ldr	r3, [pc, #92]	; (8003368 <MX_SPI3_Init+0xa8>)
 800330a:	2200      	movs	r2, #0
 800330c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800330e:	4b16      	ldr	r3, [pc, #88]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003310:	2200      	movs	r2, #0
 8003312:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003314:	4b14      	ldr	r3, [pc, #80]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003316:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800331a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800331c:	4b12      	ldr	r3, [pc, #72]	; (8003368 <MX_SPI3_Init+0xa8>)
 800331e:	2200      	movs	r2, #0
 8003320:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003322:	4b11      	ldr	r3, [pc, #68]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003324:	2200      	movs	r2, #0
 8003326:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003328:	4b0f      	ldr	r3, [pc, #60]	; (8003368 <MX_SPI3_Init+0xa8>)
 800332a:	2200      	movs	r2, #0
 800332c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800332e:	4b0e      	ldr	r3, [pc, #56]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003330:	2200      	movs	r2, #0
 8003332:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003334:	4b0c      	ldr	r3, [pc, #48]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003336:	2200      	movs	r2, #0
 8003338:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800333a:	4b0b      	ldr	r3, [pc, #44]	; (8003368 <MX_SPI3_Init+0xa8>)
 800333c:	2200      	movs	r2, #0
 800333e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003340:	4b09      	ldr	r3, [pc, #36]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003342:	2200      	movs	r2, #0
 8003344:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003346:	4b08      	ldr	r3, [pc, #32]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003348:	2200      	movs	r2, #0
 800334a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800334c:	4b06      	ldr	r3, [pc, #24]	; (8003368 <MX_SPI3_Init+0xa8>)
 800334e:	2200      	movs	r2, #0
 8003350:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003352:	4805      	ldr	r0, [pc, #20]	; (8003368 <MX_SPI3_Init+0xa8>)
 8003354:	f007 f8e4 	bl	800a520 <HAL_SPI_Init>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_SPI3_Init+0xa2>
  {
    Error_Handler();
 800335e:	f000 fa31 	bl	80037c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003362:	bf00      	nop
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	24000260 	.word	0x24000260
 800336c:	40003c00 	.word	0x40003c00

08003370 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003376:	1d3b      	adds	r3, r7, #4
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	605a      	str	r2, [r3, #4]
 800337e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003380:	4b14      	ldr	r3, [pc, #80]	; (80033d4 <MX_TIM7_Init+0x64>)
 8003382:	4a15      	ldr	r2, [pc, #84]	; (80033d8 <MX_TIM7_Init+0x68>)
 8003384:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 239;
 8003386:	4b13      	ldr	r3, [pc, #76]	; (80033d4 <MX_TIM7_Init+0x64>)
 8003388:	22ef      	movs	r2, #239	; 0xef
 800338a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800338c:	4b11      	ldr	r3, [pc, #68]	; (80033d4 <MX_TIM7_Init+0x64>)
 800338e:	2200      	movs	r2, #0
 8003390:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8003392:	4b10      	ldr	r3, [pc, #64]	; (80033d4 <MX_TIM7_Init+0x64>)
 8003394:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003398:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800339a:	4b0e      	ldr	r3, [pc, #56]	; (80033d4 <MX_TIM7_Init+0x64>)
 800339c:	2200      	movs	r2, #0
 800339e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033a0:	480c      	ldr	r0, [pc, #48]	; (80033d4 <MX_TIM7_Init+0x64>)
 80033a2:	f007 fc9e 	bl	800ace2 <HAL_TIM_Base_Init>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80033ac:	f000 fa0a 	bl	80037c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033b0:	2300      	movs	r3, #0
 80033b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033b4:	2300      	movs	r3, #0
 80033b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80033b8:	1d3b      	adds	r3, r7, #4
 80033ba:	4619      	mov	r1, r3
 80033bc:	4805      	ldr	r0, [pc, #20]	; (80033d4 <MX_TIM7_Init+0x64>)
 80033be:	f007 ff6f 	bl	800b2a0 <HAL_TIMEx_MasterConfigSynchronization>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80033c8:	f000 f9fc 	bl	80037c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80033cc:	bf00      	nop
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	240002e8 	.word	0x240002e8
 80033d8:	40001400 	.word	0x40001400

080033dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80033e0:	4b22      	ldr	r3, [pc, #136]	; (800346c <MX_USART3_UART_Init+0x90>)
 80033e2:	4a23      	ldr	r2, [pc, #140]	; (8003470 <MX_USART3_UART_Init+0x94>)
 80033e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 384000;
 80033e6:	4b21      	ldr	r3, [pc, #132]	; (800346c <MX_USART3_UART_Init+0x90>)
 80033e8:	4a22      	ldr	r2, [pc, #136]	; (8003474 <MX_USART3_UART_Init+0x98>)
 80033ea:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80033ec:	4b1f      	ldr	r3, [pc, #124]	; (800346c <MX_USART3_UART_Init+0x90>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80033f2:	4b1e      	ldr	r3, [pc, #120]	; (800346c <MX_USART3_UART_Init+0x90>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80033f8:	4b1c      	ldr	r3, [pc, #112]	; (800346c <MX_USART3_UART_Init+0x90>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80033fe:	4b1b      	ldr	r3, [pc, #108]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003400:	220c      	movs	r2, #12
 8003402:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003404:	4b19      	ldr	r3, [pc, #100]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003406:	2200      	movs	r2, #0
 8003408:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800340a:	4b18      	ldr	r3, [pc, #96]	; (800346c <MX_USART3_UART_Init+0x90>)
 800340c:	2200      	movs	r2, #0
 800340e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003410:	4b16      	ldr	r3, [pc, #88]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003412:	2200      	movs	r2, #0
 8003414:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003416:	4b15      	ldr	r3, [pc, #84]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003418:	2200      	movs	r2, #0
 800341a:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800341c:	4b13      	ldr	r3, [pc, #76]	; (800346c <MX_USART3_UART_Init+0x90>)
 800341e:	2200      	movs	r2, #0
 8003420:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003422:	4812      	ldr	r0, [pc, #72]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003424:	f007 ffe8 	bl	800b3f8 <HAL_UART_Init>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d001      	beq.n	8003432 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 800342e:	f000 f9c9 	bl	80037c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003432:	2100      	movs	r1, #0
 8003434:	480d      	ldr	r0, [pc, #52]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003436:	f009 fc09 	bl	800cc4c <HAL_UARTEx_SetTxFifoThreshold>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8003440:	f000 f9c0 	bl	80037c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003444:	2100      	movs	r1, #0
 8003446:	4809      	ldr	r0, [pc, #36]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003448:	f009 fc3e 	bl	800ccc8 <HAL_UARTEx_SetRxFifoThreshold>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8003452:	f000 f9b7 	bl	80037c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003456:	4805      	ldr	r0, [pc, #20]	; (800346c <MX_USART3_UART_Init+0x90>)
 8003458:	f009 fbbf 	bl	800cbda <HAL_UARTEx_DisableFifoMode>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8003462:	f000 f9af 	bl	80037c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	24000334 	.word	0x24000334
 8003470:	40004800 	.word	0x40004800
 8003474:	0005dc00 	.word	0x0005dc00

08003478 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800347c:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800347e:	4a16      	ldr	r2, [pc, #88]	; (80034d8 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8003480:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8003482:	4b14      	ldr	r3, [pc, #80]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003484:	2209      	movs	r2, #9
 8003486:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800348a:	2202      	movs	r2, #2
 800348c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800348e:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003490:	2200      	movs	r2, #0
 8003492:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003494:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003496:	2202      	movs	r2, #2
 8003498:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800349a:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800349c:	2200      	movs	r2, #0
 800349e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80034a0:	4b0c      	ldr	r3, [pc, #48]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80034a6:	4b0b      	ldr	r3, [pc, #44]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80034ac:	4b09      	ldr	r3, [pc, #36]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034ae:	2201      	movs	r2, #1
 80034b0:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80034b2:	4b08      	ldr	r3, [pc, #32]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034b4:	2201      	movs	r2, #1
 80034b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80034b8:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80034be:	4805      	ldr	r0, [pc, #20]	; (80034d4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80034c0:	f004 fb5a 	bl	8007b78 <HAL_PCD_Init>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80034ca:	f000 f97b 	bl	80037c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80034ce:	bf00      	nop
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	240004b4 	.word	0x240004b4
 80034d8:	40080000 	.word	0x40080000

080034dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80034e2:	4b11      	ldr	r3, [pc, #68]	; (8003528 <MX_DMA_Init+0x4c>)
 80034e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80034e8:	4a0f      	ldr	r2, [pc, #60]	; (8003528 <MX_DMA_Init+0x4c>)
 80034ea:	f043 0301 	orr.w	r3, r3, #1
 80034ee:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80034f2:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <MX_DMA_Init+0x4c>)
 80034f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	607b      	str	r3, [r7, #4]
 80034fe:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8003500:	2200      	movs	r2, #0
 8003502:	2100      	movs	r1, #0
 8003504:	200c      	movs	r0, #12
 8003506:	f001 fa8e 	bl	8004a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800350a:	200c      	movs	r0, #12
 800350c:	f001 faa5 	bl	8004a5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003510:	2200      	movs	r2, #0
 8003512:	2100      	movs	r1, #0
 8003514:	200f      	movs	r0, #15
 8003516:	f001 fa86 	bl	8004a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800351a:	200f      	movs	r0, #15
 800351c:	f001 fa9d 	bl	8004a5a <HAL_NVIC_EnableIRQ>

}
 8003520:	bf00      	nop
 8003522:	3708      	adds	r7, #8
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	58024400 	.word	0x58024400

0800352c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b08e      	sub	sp, #56	; 0x38
 8003530:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003536:	2200      	movs	r2, #0
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	605a      	str	r2, [r3, #4]
 800353c:	609a      	str	r2, [r3, #8]
 800353e:	60da      	str	r2, [r3, #12]
 8003540:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003542:	4b8a      	ldr	r3, [pc, #552]	; (800376c <MX_GPIO_Init+0x240>)
 8003544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003548:	4a88      	ldr	r2, [pc, #544]	; (800376c <MX_GPIO_Init+0x240>)
 800354a:	f043 0304 	orr.w	r3, r3, #4
 800354e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003552:	4b86      	ldr	r3, [pc, #536]	; (800376c <MX_GPIO_Init+0x240>)
 8003554:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	623b      	str	r3, [r7, #32]
 800355e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003560:	4b82      	ldr	r3, [pc, #520]	; (800376c <MX_GPIO_Init+0x240>)
 8003562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003566:	4a81      	ldr	r2, [pc, #516]	; (800376c <MX_GPIO_Init+0x240>)
 8003568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800356c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003570:	4b7e      	ldr	r3, [pc, #504]	; (800376c <MX_GPIO_Init+0x240>)
 8003572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357a:	61fb      	str	r3, [r7, #28]
 800357c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800357e:	4b7b      	ldr	r3, [pc, #492]	; (800376c <MX_GPIO_Init+0x240>)
 8003580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003584:	4a79      	ldr	r2, [pc, #484]	; (800376c <MX_GPIO_Init+0x240>)
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800358e:	4b77      	ldr	r3, [pc, #476]	; (800376c <MX_GPIO_Init+0x240>)
 8003590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800359c:	4b73      	ldr	r3, [pc, #460]	; (800376c <MX_GPIO_Init+0x240>)
 800359e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035a2:	4a72      	ldr	r2, [pc, #456]	; (800376c <MX_GPIO_Init+0x240>)
 80035a4:	f043 0302 	orr.w	r3, r3, #2
 80035a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035ac:	4b6f      	ldr	r3, [pc, #444]	; (800376c <MX_GPIO_Init+0x240>)
 80035ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035ba:	4b6c      	ldr	r3, [pc, #432]	; (800376c <MX_GPIO_Init+0x240>)
 80035bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035c0:	4a6a      	ldr	r2, [pc, #424]	; (800376c <MX_GPIO_Init+0x240>)
 80035c2:	f043 0320 	orr.w	r3, r3, #32
 80035c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035ca:	4b68      	ldr	r3, [pc, #416]	; (800376c <MX_GPIO_Init+0x240>)
 80035cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035d8:	4b64      	ldr	r3, [pc, #400]	; (800376c <MX_GPIO_Init+0x240>)
 80035da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035de:	4a63      	ldr	r2, [pc, #396]	; (800376c <MX_GPIO_Init+0x240>)
 80035e0:	f043 0310 	orr.w	r3, r3, #16
 80035e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035e8:	4b60      	ldr	r3, [pc, #384]	; (800376c <MX_GPIO_Init+0x240>)
 80035ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035ee:	f003 0310 	and.w	r3, r3, #16
 80035f2:	60fb      	str	r3, [r7, #12]
 80035f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80035f6:	4b5d      	ldr	r3, [pc, #372]	; (800376c <MX_GPIO_Init+0x240>)
 80035f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035fc:	4a5b      	ldr	r2, [pc, #364]	; (800376c <MX_GPIO_Init+0x240>)
 80035fe:	f043 0308 	orr.w	r3, r3, #8
 8003602:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003606:	4b59      	ldr	r3, [pc, #356]	; (800376c <MX_GPIO_Init+0x240>)
 8003608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800360c:	f003 0308 	and.w	r3, r3, #8
 8003610:	60bb      	str	r3, [r7, #8]
 8003612:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003614:	4b55      	ldr	r3, [pc, #340]	; (800376c <MX_GPIO_Init+0x240>)
 8003616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800361a:	4a54      	ldr	r2, [pc, #336]	; (800376c <MX_GPIO_Init+0x240>)
 800361c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003620:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003624:	4b51      	ldr	r3, [pc, #324]	; (800376c <MX_GPIO_Init+0x240>)
 8003626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800362a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362e:	607b      	str	r3, [r7, #4]
 8003630:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_RST_Pin|LCD1_CS_Pin, GPIO_PIN_SET);
 8003632:	2201      	movs	r2, #1
 8003634:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8003638:	484d      	ldr	r0, [pc, #308]	; (8003770 <MX_GPIO_Init+0x244>)
 800363a:	f004 fa3b 	bl	8007ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD2_CS_GPIO_Port, LCD2_CS_Pin, GPIO_PIN_RESET);
 800363e:	2200      	movs	r2, #0
 8003640:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003644:	484a      	ldr	r0, [pc, #296]	; (8003770 <MX_GPIO_Init+0x244>)
 8003646:	f004 fa35 	bl	8007ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800364a:	2200      	movs	r2, #0
 800364c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003650:	4848      	ldr	r0, [pc, #288]	; (8003774 <MX_GPIO_Init+0x248>)
 8003652:	f004 fa2f 	bl	8007ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8003656:	2200      	movs	r2, #0
 8003658:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800365c:	4846      	ldr	r0, [pc, #280]	; (8003778 <MX_GPIO_Init+0x24c>)
 800365e:	f004 fa29 	bl	8007ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8003662:	2201      	movs	r2, #1
 8003664:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003668:	4844      	ldr	r0, [pc, #272]	; (800377c <MX_GPIO_Init+0x250>)
 800366a:	f004 fa23 	bl	8007ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TURN_BUTTON_Pin YES2_Pin YES1_Pin */
  GPIO_InitStruct.Pin = TURN_BUTTON_Pin|YES2_Pin|YES1_Pin;
 800366e:	230d      	movs	r3, #13
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003672:	2300      	movs	r3, #0
 8003674:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003676:	2300      	movs	r3, #0
 8003678:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800367a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800367e:	4619      	mov	r1, r3
 8003680:	483f      	ldr	r0, [pc, #252]	; (8003780 <MX_GPIO_Init+0x254>)
 8003682:	f004 f84f 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8003686:	2308      	movs	r3, #8
 8003688:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800368a:	2300      	movs	r3, #0
 800368c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368e:	2300      	movs	r3, #0
 8003690:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8003692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003696:	4619      	mov	r1, r3
 8003698:	483a      	ldr	r0, [pc, #232]	; (8003784 <MX_GPIO_Init+0x258>)
 800369a:	f004 f843 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pin : NO1_Pin */
  GPIO_InitStruct.Pin = NO1_Pin;
 800369e:	2302      	movs	r3, #2
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036a2:	2300      	movs	r3, #0
 80036a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NO1_GPIO_Port, &GPIO_InitStruct);
 80036aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036ae:	4619      	mov	r1, r3
 80036b0:	4830      	ldr	r0, [pc, #192]	; (8003774 <MX_GPIO_Init+0x248>)
 80036b2:	f004 f837 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pin : NO2_Pin */
  GPIO_InitStruct.Pin = NO2_Pin;
 80036b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036bc:	2300      	movs	r3, #0
 80036be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c0:	2300      	movs	r3, #0
 80036c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NO2_GPIO_Port, &GPIO_InitStruct);
 80036c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036c8:	4619      	mov	r1, r3
 80036ca:	482f      	ldr	r0, [pc, #188]	; (8003788 <MX_GPIO_Init+0x25c>)
 80036cc:	f004 f82a 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD2_CS_Pin LCD1_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD2_CS_Pin|LCD1_CS_Pin;
 80036d0:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80036d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036d6:	2301      	movs	r3, #1
 80036d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036de:	2300      	movs	r3, #0
 80036e0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036e6:	4619      	mov	r1, r3
 80036e8:	4821      	ldr	r0, [pc, #132]	; (8003770 <MX_GPIO_Init+0x244>)
 80036ea:	f004 f81b 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80036ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80036f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036f4:	2301      	movs	r3, #1
 80036f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f8:	2300      	movs	r3, #0
 80036fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036fc:	2300      	movs	r3, #0
 80036fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003700:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003704:	4619      	mov	r1, r3
 8003706:	481b      	ldr	r0, [pc, #108]	; (8003774 <MX_GPIO_Init+0x248>)
 8003708:	f004 f80c 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 800370c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003710:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003712:	2301      	movs	r3, #1
 8003714:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003716:	2300      	movs	r3, #0
 8003718:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371a:	2300      	movs	r3, #0
 800371c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800371e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003722:	4619      	mov	r1, r3
 8003724:	4814      	ldr	r0, [pc, #80]	; (8003778 <MX_GPIO_Init+0x24c>)
 8003726:	f003 fffd 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 800372a:	2380      	movs	r3, #128	; 0x80
 800372c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800372e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003734:	2300      	movs	r3, #0
 8003736:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8003738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800373c:	4619      	mov	r1, r3
 800373e:	480f      	ldr	r0, [pc, #60]	; (800377c <MX_GPIO_Init+0x250>)
 8003740:	f003 fff0 	bl	8007724 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8003744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003748:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800374a:	2301      	movs	r3, #1
 800374c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374e:	2300      	movs	r3, #0
 8003750:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003752:	2300      	movs	r3, #0
 8003754:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8003756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800375a:	4619      	mov	r1, r3
 800375c:	4807      	ldr	r0, [pc, #28]	; (800377c <MX_GPIO_Init+0x250>)
 800375e:	f003 ffe1 	bl	8007724 <HAL_GPIO_Init>

}
 8003762:	bf00      	nop
 8003764:	3738      	adds	r7, #56	; 0x38
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	58024400 	.word	0x58024400
 8003770:	58021000 	.word	0x58021000
 8003774:	58020400 	.word	0x58020400
 8003778:	58020c00 	.word	0x58020c00
 800377c:	58021800 	.word	0x58021800
 8003780:	58020800 	.word	0x58020800
 8003784:	58020000 	.word	0x58020000
 8003788:	58021400 	.word	0x58021400

0800378c <HAL_TIM_PeriodElapsedCallback>:
//	{
//		   HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_SET);
//	}
//}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800378c:	b4b0      	push	{r4, r5, r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
    if (htim == &htim7) {
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a09      	ldr	r2, [pc, #36]	; (80037bc <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d10a      	bne.n	80037b2 <HAL_TIM_PeriodElapsedCallback+0x26>
        _micro += 65535;
 800379c:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80037a6:	1854      	adds	r4, r2, r1
 80037a8:	f143 0500 	adc.w	r5, r3, #0
 80037ac:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80037ae:	e9c3 4500 	strd	r4, r5, [r3]
    }
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bcb0      	pop	{r4, r5, r7}
 80037ba:	4770      	bx	lr
 80037bc:	240002e8 	.word	0x240002e8
 80037c0:	24000ea0 	.word	0x24000ea0

080037c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037c8:	b672      	cpsid	i
}
 80037ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80037cc:	e7fe      	b.n	80037cc <Error_Handler+0x8>
	...

080037d0 <ST7735_Select>:
								ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
								10,                     //     10 ms delay
								ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
								100 };                  //     100 ms delay

static void ST7735_Select() {
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80037d4:	2200      	movs	r2, #0
 80037d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037da:	4802      	ldr	r0, [pc, #8]	; (80037e4 <ST7735_Select+0x14>)
 80037dc:	f004 f96a 	bl	8007ab4 <HAL_GPIO_WritePin>
}
 80037e0:	bf00      	nop
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	58021000 	.word	0x58021000

080037e8 <ST7735_Unselect>:

void ST7735_Unselect() {
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80037ec:	2201      	movs	r2, #1
 80037ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037f2:	4802      	ldr	r0, [pc, #8]	; (80037fc <ST7735_Unselect+0x14>)
 80037f4:	f004 f95e 	bl	8007ab4 <HAL_GPIO_WritePin>
}
 80037f8:	bf00      	nop
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	58021000 	.word	0x58021000

08003800 <ST7735_Select1>:
static void ST7735_Select1() {
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ST7735_CS_GPIO_Port1, ST7735_CS_Pin1, GPIO_PIN_RESET);
 8003804:	2200      	movs	r2, #0
 8003806:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800380a:	4802      	ldr	r0, [pc, #8]	; (8003814 <ST7735_Select1+0x14>)
 800380c:	f004 f952 	bl	8007ab4 <HAL_GPIO_WritePin>
}
 8003810:	bf00      	nop
 8003812:	bd80      	pop	{r7, pc}
 8003814:	58021000 	.word	0x58021000

08003818 <ST7735_Unselect1>:

void ST7735_Unselect1() {
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ST7735_CS_GPIO_Port1, ST7735_CS_Pin1, GPIO_PIN_SET);
 800381c:	2201      	movs	r2, #1
 800381e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003822:	4802      	ldr	r0, [pc, #8]	; (800382c <ST7735_Unselect1+0x14>)
 8003824:	f004 f946 	bl	8007ab4 <HAL_GPIO_WritePin>
}
 8003828:	bf00      	nop
 800382a:	bd80      	pop	{r7, pc}
 800382c:	58021000 	.word	0x58021000

08003830 <ST7735_Reset>:

static void ST7735_Reset() {
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8003834:	2200      	movs	r2, #0
 8003836:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800383a:	4807      	ldr	r0, [pc, #28]	; (8003858 <ST7735_Reset+0x28>)
 800383c:	f004 f93a 	bl	8007ab4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8003840:	2005      	movs	r0, #5
 8003842:	f000 ffd1 	bl	80047e8 <HAL_Delay>
	HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8003846:	2201      	movs	r2, #1
 8003848:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800384c:	4802      	ldr	r0, [pc, #8]	; (8003858 <ST7735_Reset+0x28>)
 800384e:	f004 f931 	bl	8007ab4 <HAL_GPIO_WritePin>
}
 8003852:	bf00      	nop
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	58021000 	.word	0x58021000

0800385c <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8003866:	2200      	movs	r2, #0
 8003868:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800386c:	4806      	ldr	r0, [pc, #24]	; (8003888 <ST7735_WriteCommand+0x2c>)
 800386e:	f004 f921 	bl	8007ab4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8003872:	1df9      	adds	r1, r7, #7
 8003874:	f04f 33ff 	mov.w	r3, #4294967295
 8003878:	2201      	movs	r2, #1
 800387a:	4804      	ldr	r0, [pc, #16]	; (800388c <ST7735_WriteCommand+0x30>)
 800387c:	f006 ff56 	bl	800a72c <HAL_SPI_Transmit>
}
 8003880:	bf00      	nop
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	58021800 	.word	0x58021800
 800388c:	24000260 	.word	0x24000260

08003890 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800389a:	2201      	movs	r2, #1
 800389c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038a0:	4807      	ldr	r0, [pc, #28]	; (80038c0 <ST7735_WriteData+0x30>)
 80038a2:	f004 f907 	bl	8007ab4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	f04f 33ff 	mov.w	r3, #4294967295
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	4804      	ldr	r0, [pc, #16]	; (80038c4 <ST7735_WriteData+0x34>)
 80038b2:	f006 ff3b 	bl	800a72c <HAL_SPI_Transmit>
}
 80038b6:	bf00      	nop
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	58021800 	.word	0x58021800
 80038c4:	24000260 	.word	0x24000260

080038c8 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
	uint8_t numCommands, numArgs;
	uint16_t ms;

	numCommands = *addr++;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	607a      	str	r2, [r7, #4]
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	73fb      	strb	r3, [r7, #15]
	while(numCommands--) {
 80038da:	e034      	b.n	8003946 <ST7735_ExecuteCommandList+0x7e>
		uint8_t cmd = *addr++;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	607a      	str	r2, [r7, #4]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	72fb      	strb	r3, [r7, #11]
		ST7735_WriteCommand(cmd);
 80038e6:	7afb      	ldrb	r3, [r7, #11]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff ffb7 	bl	800385c <ST7735_WriteCommand>

		numArgs = *addr++;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	607a      	str	r2, [r7, #4]
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	72bb      	strb	r3, [r7, #10]
		// If high bit set, delay follows args
		ms = numArgs & DELAY;
 80038f8:	7abb      	ldrb	r3, [r7, #10]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003900:	81bb      	strh	r3, [r7, #12]
		numArgs &= ~DELAY;
 8003902:	7abb      	ldrb	r3, [r7, #10]
 8003904:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003908:	72bb      	strb	r3, [r7, #10]
		if(numArgs) {
 800390a:	7abb      	ldrb	r3, [r7, #10]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <ST7735_ExecuteCommandList+0x5a>
			ST7735_WriteData((uint8_t*)addr, numArgs);
 8003910:	7abb      	ldrb	r3, [r7, #10]
 8003912:	4619      	mov	r1, r3
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff ffbb 	bl	8003890 <ST7735_WriteData>
			addr += numArgs;
 800391a:	7abb      	ldrb	r3, [r7, #10]
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	4413      	add	r3, r2
 8003920:	607b      	str	r3, [r7, #4]
		}

		if(ms) {
 8003922:	89bb      	ldrh	r3, [r7, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00e      	beq.n	8003946 <ST7735_ExecuteCommandList+0x7e>
			ms = *addr++;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	1c5a      	adds	r2, r3, #1
 800392c:	607a      	str	r2, [r7, #4]
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	81bb      	strh	r3, [r7, #12]
			if(ms == 255) ms = 500;
 8003932:	89bb      	ldrh	r3, [r7, #12]
 8003934:	2bff      	cmp	r3, #255	; 0xff
 8003936:	d102      	bne.n	800393e <ST7735_ExecuteCommandList+0x76>
 8003938:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800393c:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(ms);
 800393e:	89bb      	ldrh	r3, [r7, #12]
 8003940:	4618      	mov	r0, r3
 8003942:	f000 ff51 	bl	80047e8 <HAL_Delay>
	while(numCommands--) {
 8003946:	7bfb      	ldrb	r3, [r7, #15]
 8003948:	1e5a      	subs	r2, r3, #1
 800394a:	73fa      	strb	r2, [r7, #15]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1c5      	bne.n	80038dc <ST7735_ExecuteCommandList+0x14>
		}
	}
}
 8003950:	bf00      	nop
 8003952:	bf00      	nop
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800395a:	b590      	push	{r4, r7, lr}
 800395c:	b085      	sub	sp, #20
 800395e:	af00      	add	r7, sp, #0
 8003960:	4604      	mov	r4, r0
 8003962:	4608      	mov	r0, r1
 8003964:	4611      	mov	r1, r2
 8003966:	461a      	mov	r2, r3
 8003968:	4623      	mov	r3, r4
 800396a:	71fb      	strb	r3, [r7, #7]
 800396c:	4603      	mov	r3, r0
 800396e:	71bb      	strb	r3, [r7, #6]
 8003970:	460b      	mov	r3, r1
 8003972:	717b      	strb	r3, [r7, #5]
 8003974:	4613      	mov	r3, r2
 8003976:	713b      	strb	r3, [r7, #4]
	// column address set
	ST7735_WriteCommand(ST7735_CASET);
 8003978:	202a      	movs	r0, #42	; 0x2a
 800397a:	f7ff ff6f 	bl	800385c <ST7735_WriteCommand>
	uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 800397e:	2300      	movs	r3, #0
 8003980:	733b      	strb	r3, [r7, #12]
 8003982:	79fb      	ldrb	r3, [r7, #7]
 8003984:	3302      	adds	r3, #2
 8003986:	b2db      	uxtb	r3, r3
 8003988:	737b      	strb	r3, [r7, #13]
 800398a:	2300      	movs	r3, #0
 800398c:	73bb      	strb	r3, [r7, #14]
 800398e:	797b      	ldrb	r3, [r7, #5]
 8003990:	3302      	adds	r3, #2
 8003992:	b2db      	uxtb	r3, r3
 8003994:	73fb      	strb	r3, [r7, #15]
	ST7735_WriteData(data, sizeof(data));
 8003996:	f107 030c 	add.w	r3, r7, #12
 800399a:	2104      	movs	r1, #4
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff ff77 	bl	8003890 <ST7735_WriteData>

	// row address set
	ST7735_WriteCommand(ST7735_RASET);
 80039a2:	202b      	movs	r0, #43	; 0x2b
 80039a4:	f7ff ff5a 	bl	800385c <ST7735_WriteCommand>
	data[1] = y0 + ST7735_YSTART;
 80039a8:	79bb      	ldrb	r3, [r7, #6]
 80039aa:	3301      	adds	r3, #1
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	737b      	strb	r3, [r7, #13]
	data[3] = y1 + ST7735_YSTART;
 80039b0:	793b      	ldrb	r3, [r7, #4]
 80039b2:	3301      	adds	r3, #1
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	73fb      	strb	r3, [r7, #15]
	ST7735_WriteData(data, sizeof(data));
 80039b8:	f107 030c 	add.w	r3, r7, #12
 80039bc:	2104      	movs	r1, #4
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff ff66 	bl	8003890 <ST7735_WriteData>

	// write to RAM
	ST7735_WriteCommand(ST7735_RAMWR);
 80039c4:	202c      	movs	r0, #44	; 0x2c
 80039c6:	f7ff ff49 	bl	800385c <ST7735_WriteCommand>
}
 80039ca:	bf00      	nop
 80039cc:	3714      	adds	r7, #20
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd90      	pop	{r4, r7, pc}
	...

080039d4 <ST7735_Init>:

void ST7735_Init() {
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
	ST7735_Select();
 80039d8:	f7ff fefa 	bl	80037d0 <ST7735_Select>
	ST7735_Select1();
 80039dc:	f7ff ff10 	bl	8003800 <ST7735_Select1>
	ST7735_Reset();
 80039e0:	f7ff ff26 	bl	8003830 <ST7735_Reset>
	ST7735_ExecuteCommandList(init_cmds1);
 80039e4:	4807      	ldr	r0, [pc, #28]	; (8003a04 <ST7735_Init+0x30>)
 80039e6:	f7ff ff6f 	bl	80038c8 <ST7735_ExecuteCommandList>
	ST7735_ExecuteCommandList(init_cmds2);
 80039ea:	4807      	ldr	r0, [pc, #28]	; (8003a08 <ST7735_Init+0x34>)
 80039ec:	f7ff ff6c 	bl	80038c8 <ST7735_ExecuteCommandList>
	ST7735_ExecuteCommandList(init_cmds3);
 80039f0:	4806      	ldr	r0, [pc, #24]	; (8003a0c <ST7735_Init+0x38>)
 80039f2:	f7ff ff69 	bl	80038c8 <ST7735_ExecuteCommandList>
	ST7735_Unselect();
 80039f6:	f7ff fef7 	bl	80037e8 <ST7735_Unselect>
	ST7735_Unselect1();
 80039fa:	f7ff ff0d 	bl	8003818 <ST7735_Unselect1>
}
 80039fe:	bf00      	nop
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	0800f438 	.word	0x0800f438
 8003a08:	0800f474 	.word	0x0800f474
 8003a0c:	0800f484 	.word	0x0800f484

08003a10 <ST7735_WriteChar>:
	ST7735_WriteData(data, sizeof(data));

	ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003a10:	b082      	sub	sp, #8
 8003a12:	b590      	push	{r4, r7, lr}
 8003a14:	b089      	sub	sp, #36	; 0x24
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	637b      	str	r3, [r7, #52]	; 0x34
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	80fb      	strh	r3, [r7, #6]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	80bb      	strh	r3, [r7, #4]
 8003a22:	4613      	mov	r3, r2
 8003a24:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;

	ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8003a26:	88fb      	ldrh	r3, [r7, #6]
 8003a28:	b2d8      	uxtb	r0, r3
 8003a2a:	88bb      	ldrh	r3, [r7, #4]
 8003a2c:	b2d9      	uxtb	r1, r3
 8003a2e:	88fb      	ldrh	r3, [r7, #6]
 8003a30:	b2da      	uxtb	r2, r3
 8003a32:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003a36:	4413      	add	r3, r2
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b2dc      	uxtb	r4, r3
 8003a3e:	88bb      	ldrh	r3, [r7, #4]
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003a46:	4413      	add	r3, r2
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	4622      	mov	r2, r4
 8003a50:	f7ff ff83 	bl	800395a <ST7735_SetAddressWindow>

	for(i = 0; i < font.height; i++) {
 8003a54:	2300      	movs	r3, #0
 8003a56:	61fb      	str	r3, [r7, #28]
 8003a58:	e043      	b.n	8003ae2 <ST7735_WriteChar+0xd2>
		b = font.data[(ch - 32) * font.height + i];
 8003a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a5c:	78fb      	ldrb	r3, [r7, #3]
 8003a5e:	3b20      	subs	r3, #32
 8003a60:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003a64:	fb01 f303 	mul.w	r3, r1, r3
 8003a68:	4619      	mov	r1, r3
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	440b      	add	r3, r1
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	4413      	add	r3, r2
 8003a72:	881b      	ldrh	r3, [r3, #0]
 8003a74:	617b      	str	r3, [r7, #20]
		for(j = 0; j < font.width; j++) {
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
 8003a7a:	e029      	b.n	8003ad0 <ST7735_WriteChar+0xc0>
			if((b << j) & 0x8000)  {
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00e      	beq.n	8003aaa <ST7735_WriteChar+0x9a>
				uint8_t data[] = { color >> 8, color & 0xFF };
 8003a8c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003a8e:	0a1b      	lsrs	r3, r3, #8
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	743b      	strb	r3, [r7, #16]
 8003a96:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	747b      	strb	r3, [r7, #17]
				ST7735_WriteData(data, sizeof(data));
 8003a9c:	f107 0310 	add.w	r3, r7, #16
 8003aa0:	2102      	movs	r1, #2
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7ff fef4 	bl	8003890 <ST7735_WriteData>
 8003aa8:	e00f      	b.n	8003aca <ST7735_WriteChar+0xba>
			} else {
				uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8003aaa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003aae:	0a1b      	lsrs	r3, r3, #8
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	733b      	strb	r3, [r7, #12]
 8003ab6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	737b      	strb	r3, [r7, #13]
				ST7735_WriteData(data, sizeof(data));
 8003abe:	f107 030c 	add.w	r3, r7, #12
 8003ac2:	2102      	movs	r1, #2
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff fee3 	bl	8003890 <ST7735_WriteData>
		for(j = 0; j < font.width; j++) {
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	3301      	adds	r3, #1
 8003ace:	61bb      	str	r3, [r7, #24]
 8003ad0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d3cf      	bcc.n	8003a7c <ST7735_WriteChar+0x6c>
	for(i = 0; i < font.height; i++) {
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	61fb      	str	r3, [r7, #28]
 8003ae2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d3b5      	bcc.n	8003a5a <ST7735_WriteChar+0x4a>
			}
		}
	}
}
 8003aee:	bf00      	nop
 8003af0:	bf00      	nop
 8003af2:	3724      	adds	r7, #36	; 0x24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003afa:	b002      	add	sp, #8
 8003afc:	4770      	bx	lr

08003afe <ST7735_WriteString>:
        }
    }
}
 */

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003afe:	b082      	sub	sp, #8
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af04      	add	r7, sp, #16
 8003b06:	603a      	str	r2, [r7, #0]
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	80fb      	strh	r3, [r7, #6]
 8003b0e:	460b      	mov	r3, r1
 8003b10:	80bb      	strh	r3, [r7, #4]
	ST7735_Select();
 8003b12:	f7ff fe5d 	bl	80037d0 <ST7735_Select>

	while(*str) {
 8003b16:	e02d      	b.n	8003b74 <ST7735_WriteString+0x76>
		if(x + font.width >= ST7735_WIDTH) {
 8003b18:	88fb      	ldrh	r3, [r7, #6]
 8003b1a:	7d3a      	ldrb	r2, [r7, #20]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	2b7f      	cmp	r3, #127	; 0x7f
 8003b20:	dd13      	ble.n	8003b4a <ST7735_WriteString+0x4c>
			x = 0;
 8003b22:	2300      	movs	r3, #0
 8003b24:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8003b26:	7d7b      	ldrb	r3, [r7, #21]
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	88bb      	ldrh	r3, [r7, #4]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	80bb      	strh	r3, [r7, #4]
			if(y + font.height >= ST7735_HEIGHT) {
 8003b30:	88bb      	ldrh	r3, [r7, #4]
 8003b32:	7d7a      	ldrb	r2, [r7, #21]
 8003b34:	4413      	add	r3, r2
 8003b36:	2b7f      	cmp	r3, #127	; 0x7f
 8003b38:	dc21      	bgt.n	8003b7e <ST7735_WriteString+0x80>
				break;
			}

			if(*str == ' ') {
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b20      	cmp	r3, #32
 8003b40:	d103      	bne.n	8003b4a <ST7735_WriteString+0x4c>
				// skip spaces in the beginning of the new line
				str++;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	3301      	adds	r3, #1
 8003b46:	603b      	str	r3, [r7, #0]
				continue;
 8003b48:	e014      	b.n	8003b74 <ST7735_WriteString+0x76>
			}
		}

		ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	781a      	ldrb	r2, [r3, #0]
 8003b4e:	88b9      	ldrh	r1, [r7, #4]
 8003b50:	88f8      	ldrh	r0, [r7, #6]
 8003b52:	8c3b      	ldrh	r3, [r7, #32]
 8003b54:	9302      	str	r3, [sp, #8]
 8003b56:	8bbb      	ldrh	r3, [r7, #28]
 8003b58:	9301      	str	r3, [sp, #4]
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f7ff ff56 	bl	8003a10 <ST7735_WriteChar>
		x += font.width;
 8003b64:	7d3b      	ldrb	r3, [r7, #20]
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	88fb      	ldrh	r3, [r7, #6]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	80fb      	strh	r3, [r7, #6]
		str++;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	3301      	adds	r3, #1
 8003b72:	603b      	str	r3, [r7, #0]
	while(*str) {
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1cd      	bne.n	8003b18 <ST7735_WriteString+0x1a>
 8003b7c:	e000      	b.n	8003b80 <ST7735_WriteString+0x82>
				break;
 8003b7e:	bf00      	nop
	}

	ST7735_Unselect();
 8003b80:	f7ff fe32 	bl	80037e8 <ST7735_Unselect>
}
 8003b84:	bf00      	nop
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b8e:	b002      	add	sp, #8
 8003b90:	4770      	bx	lr

08003b92 <ST7735_WriteString1>:

void ST7735_WriteString1(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003b92:	b082      	sub	sp, #8
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af04      	add	r7, sp, #16
 8003b9a:	603a      	str	r2, [r7, #0]
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	80fb      	strh	r3, [r7, #6]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	80bb      	strh	r3, [r7, #4]
	ST7735_Select1();
 8003ba6:	f7ff fe2b 	bl	8003800 <ST7735_Select1>

	while(*str) {
 8003baa:	e02d      	b.n	8003c08 <ST7735_WriteString1+0x76>
		if(x + font.width >= ST7735_WIDTH) {
 8003bac:	88fb      	ldrh	r3, [r7, #6]
 8003bae:	7d3a      	ldrb	r2, [r7, #20]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	2b7f      	cmp	r3, #127	; 0x7f
 8003bb4:	dd13      	ble.n	8003bde <ST7735_WriteString1+0x4c>
			x = 0;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8003bba:	7d7b      	ldrb	r3, [r7, #21]
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	88bb      	ldrh	r3, [r7, #4]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	80bb      	strh	r3, [r7, #4]
			if(y + font.height >= ST7735_HEIGHT) {
 8003bc4:	88bb      	ldrh	r3, [r7, #4]
 8003bc6:	7d7a      	ldrb	r2, [r7, #21]
 8003bc8:	4413      	add	r3, r2
 8003bca:	2b7f      	cmp	r3, #127	; 0x7f
 8003bcc:	dc21      	bgt.n	8003c12 <ST7735_WriteString1+0x80>
				break;
			}

			if(*str == ' ') {
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	2b20      	cmp	r3, #32
 8003bd4:	d103      	bne.n	8003bde <ST7735_WriteString1+0x4c>
				// skip spaces in the beginning of the new line
				str++;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	603b      	str	r3, [r7, #0]
				continue;
 8003bdc:	e014      	b.n	8003c08 <ST7735_WriteString1+0x76>
			}
		}

		ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	781a      	ldrb	r2, [r3, #0]
 8003be2:	88b9      	ldrh	r1, [r7, #4]
 8003be4:	88f8      	ldrh	r0, [r7, #6]
 8003be6:	8c3b      	ldrh	r3, [r7, #32]
 8003be8:	9302      	str	r3, [sp, #8]
 8003bea:	8bbb      	ldrh	r3, [r7, #28]
 8003bec:	9301      	str	r3, [sp, #4]
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	f7ff ff0c 	bl	8003a10 <ST7735_WriteChar>
		x += font.width;
 8003bf8:	7d3b      	ldrb	r3, [r7, #20]
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	88fb      	ldrh	r3, [r7, #6]
 8003bfe:	4413      	add	r3, r2
 8003c00:	80fb      	strh	r3, [r7, #6]
		str++;
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	3301      	adds	r3, #1
 8003c06:	603b      	str	r3, [r7, #0]
	while(*str) {
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1cd      	bne.n	8003bac <ST7735_WriteString1+0x1a>
 8003c10:	e000      	b.n	8003c14 <ST7735_WriteString1+0x82>
				break;
 8003c12:	bf00      	nop
	}

	ST7735_Unselect1();
 8003c14:	f7ff fe00 	bl	8003818 <ST7735_Unselect1>
}
 8003c18:	bf00      	nop
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c22:	b002      	add	sp, #8
 8003c24:	4770      	bx	lr

08003c26 <ST7735_WriteStringNSS>:
void ST7735_WriteStringNSS(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor,uint8_t NSS){
 8003c26:	b082      	sub	sp, #8
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af04      	add	r7, sp, #16
 8003c2e:	603a      	str	r2, [r7, #0]
 8003c30:	617b      	str	r3, [r7, #20]
 8003c32:	4603      	mov	r3, r0
 8003c34:	80fb      	strh	r3, [r7, #6]
 8003c36:	460b      	mov	r3, r1
 8003c38:	80bb      	strh	r3, [r7, #4]

	if(NSS == 0){
 8003c3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d102      	bne.n	8003c48 <ST7735_WriteStringNSS+0x22>
		ST7735_Select();
 8003c42:	f7ff fdc5 	bl	80037d0 <ST7735_Select>
 8003c46:	e034      	b.n	8003cb2 <ST7735_WriteStringNSS+0x8c>

	}else if(NSS ==1){
 8003c48:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d130      	bne.n	8003cb2 <ST7735_WriteStringNSS+0x8c>
		ST7735_Select1();
 8003c50:	f7ff fdd6 	bl	8003800 <ST7735_Select1>

	}


	while(*str) {
 8003c54:	e02d      	b.n	8003cb2 <ST7735_WriteStringNSS+0x8c>
		if(x + font.width >= ST7735_WIDTH) {
 8003c56:	88fb      	ldrh	r3, [r7, #6]
 8003c58:	7d3a      	ldrb	r2, [r7, #20]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	2b7f      	cmp	r3, #127	; 0x7f
 8003c5e:	dd13      	ble.n	8003c88 <ST7735_WriteStringNSS+0x62>
			x = 0;
 8003c60:	2300      	movs	r3, #0
 8003c62:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8003c64:	7d7b      	ldrb	r3, [r7, #21]
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	88bb      	ldrh	r3, [r7, #4]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	80bb      	strh	r3, [r7, #4]
			if(y + font.height >= ST7735_HEIGHT) {
 8003c6e:	88bb      	ldrh	r3, [r7, #4]
 8003c70:	7d7a      	ldrb	r2, [r7, #21]
 8003c72:	4413      	add	r3, r2
 8003c74:	2b7f      	cmp	r3, #127	; 0x7f
 8003c76:	dc21      	bgt.n	8003cbc <ST7735_WriteStringNSS+0x96>
				break;
			}

			if(*str == ' ') {
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d103      	bne.n	8003c88 <ST7735_WriteStringNSS+0x62>
				// skip spaces in the beginning of the new line
				str++;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	3301      	adds	r3, #1
 8003c84:	603b      	str	r3, [r7, #0]
				continue;
 8003c86:	e014      	b.n	8003cb2 <ST7735_WriteStringNSS+0x8c>
			}
		}

		ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	781a      	ldrb	r2, [r3, #0]
 8003c8c:	88b9      	ldrh	r1, [r7, #4]
 8003c8e:	88f8      	ldrh	r0, [r7, #6]
 8003c90:	8c3b      	ldrh	r3, [r7, #32]
 8003c92:	9302      	str	r3, [sp, #8]
 8003c94:	8bbb      	ldrh	r3, [r7, #28]
 8003c96:	9301      	str	r3, [sp, #4]
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f7ff feb7 	bl	8003a10 <ST7735_WriteChar>
		x += font.width;
 8003ca2:	7d3b      	ldrb	r3, [r7, #20]
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	88fb      	ldrh	r3, [r7, #6]
 8003ca8:	4413      	add	r3, r2
 8003caa:	80fb      	strh	r3, [r7, #6]
		str++;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	3301      	adds	r3, #1
 8003cb0:	603b      	str	r3, [r7, #0]
	while(*str) {
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1cd      	bne.n	8003c56 <ST7735_WriteStringNSS+0x30>
 8003cba:	e000      	b.n	8003cbe <ST7735_WriteStringNSS+0x98>
				break;
 8003cbc:	bf00      	nop
	}
	if(NSS == 0){
 8003cbe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d102      	bne.n	8003ccc <ST7735_WriteStringNSS+0xa6>
		ST7735_Unselect();
 8003cc6:	f7ff fd8f 	bl	80037e8 <ST7735_Unselect>
	}else if(NSS ==1){
		ST7735_Unselect1();
	}


}
 8003cca:	e005      	b.n	8003cd8 <ST7735_WriteStringNSS+0xb2>
	}else if(NSS ==1){
 8003ccc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d101      	bne.n	8003cd8 <ST7735_WriteStringNSS+0xb2>
		ST7735_Unselect1();
 8003cd4:	f7ff fda0 	bl	8003818 <ST7735_Unselect1>
}
 8003cd8:	bf00      	nop
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003ce2:	b002      	add	sp, #8
 8003ce4:	4770      	bx	lr
	...

08003ce8 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8003ce8:	b590      	push	{r4, r7, lr}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4604      	mov	r4, r0
 8003cf0:	4608      	mov	r0, r1
 8003cf2:	4611      	mov	r1, r2
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	4623      	mov	r3, r4
 8003cf8:	80fb      	strh	r3, [r7, #6]
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	80bb      	strh	r3, [r7, #4]
 8003cfe:	460b      	mov	r3, r1
 8003d00:	807b      	strh	r3, [r7, #2]
 8003d02:	4613      	mov	r3, r2
 8003d04:	803b      	strh	r3, [r7, #0]
	// clipping
	if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	2b7f      	cmp	r3, #127	; 0x7f
 8003d0a:	d858      	bhi.n	8003dbe <ST7735_FillRectangle+0xd6>
 8003d0c:	88bb      	ldrh	r3, [r7, #4]
 8003d0e:	2b7f      	cmp	r3, #127	; 0x7f
 8003d10:	d855      	bhi.n	8003dbe <ST7735_FillRectangle+0xd6>
	if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8003d12:	88fa      	ldrh	r2, [r7, #6]
 8003d14:	887b      	ldrh	r3, [r7, #2]
 8003d16:	4413      	add	r3, r2
 8003d18:	2b80      	cmp	r3, #128	; 0x80
 8003d1a:	dd03      	ble.n	8003d24 <ST7735_FillRectangle+0x3c>
 8003d1c:	88fb      	ldrh	r3, [r7, #6]
 8003d1e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003d22:	807b      	strh	r3, [r7, #2]
	if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8003d24:	88ba      	ldrh	r2, [r7, #4]
 8003d26:	883b      	ldrh	r3, [r7, #0]
 8003d28:	4413      	add	r3, r2
 8003d2a:	2b80      	cmp	r3, #128	; 0x80
 8003d2c:	dd03      	ble.n	8003d36 <ST7735_FillRectangle+0x4e>
 8003d2e:	88bb      	ldrh	r3, [r7, #4]
 8003d30:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003d34:	803b      	strh	r3, [r7, #0]

	ST7735_Select();
 8003d36:	f7ff fd4b 	bl	80037d0 <ST7735_Select>
	ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003d3a:	88fb      	ldrh	r3, [r7, #6]
 8003d3c:	b2d8      	uxtb	r0, r3
 8003d3e:	88bb      	ldrh	r3, [r7, #4]
 8003d40:	b2d9      	uxtb	r1, r3
 8003d42:	88fb      	ldrh	r3, [r7, #6]
 8003d44:	b2da      	uxtb	r2, r3
 8003d46:	887b      	ldrh	r3, [r7, #2]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	4413      	add	r3, r2
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	b2dc      	uxtb	r4, r3
 8003d52:	88bb      	ldrh	r3, [r7, #4]
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	883b      	ldrh	r3, [r7, #0]
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	4413      	add	r3, r2
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	4622      	mov	r2, r4
 8003d64:	f7ff fdf9 	bl	800395a <ST7735_SetAddressWindow>

	uint8_t data[] = { color >> 8, color & 0xFF };
 8003d68:	8c3b      	ldrh	r3, [r7, #32]
 8003d6a:	0a1b      	lsrs	r3, r3, #8
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	733b      	strb	r3, [r7, #12]
 8003d72:	8c3b      	ldrh	r3, [r7, #32]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d7e:	4812      	ldr	r0, [pc, #72]	; (8003dc8 <ST7735_FillRectangle+0xe0>)
 8003d80:	f003 fe98 	bl	8007ab4 <HAL_GPIO_WritePin>
	for(y = h; y > 0; y--) {
 8003d84:	883b      	ldrh	r3, [r7, #0]
 8003d86:	80bb      	strh	r3, [r7, #4]
 8003d88:	e013      	b.n	8003db2 <ST7735_FillRectangle+0xca>
		for(x = w; x > 0; x--) {
 8003d8a:	887b      	ldrh	r3, [r7, #2]
 8003d8c:	80fb      	strh	r3, [r7, #6]
 8003d8e:	e00a      	b.n	8003da6 <ST7735_FillRectangle+0xbe>
			HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8003d90:	f107 010c 	add.w	r1, r7, #12
 8003d94:	f04f 33ff 	mov.w	r3, #4294967295
 8003d98:	2202      	movs	r2, #2
 8003d9a:	480c      	ldr	r0, [pc, #48]	; (8003dcc <ST7735_FillRectangle+0xe4>)
 8003d9c:	f006 fcc6 	bl	800a72c <HAL_SPI_Transmit>
		for(x = w; x > 0; x--) {
 8003da0:	88fb      	ldrh	r3, [r7, #6]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	80fb      	strh	r3, [r7, #6]
 8003da6:	88fb      	ldrh	r3, [r7, #6]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1f1      	bne.n	8003d90 <ST7735_FillRectangle+0xa8>
	for(y = h; y > 0; y--) {
 8003dac:	88bb      	ldrh	r3, [r7, #4]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	80bb      	strh	r3, [r7, #4]
 8003db2:	88bb      	ldrh	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1e8      	bne.n	8003d8a <ST7735_FillRectangle+0xa2>
		}
	}

	ST7735_Unselect();
 8003db8:	f7ff fd16 	bl	80037e8 <ST7735_Unselect>
 8003dbc:	e000      	b.n	8003dc0 <ST7735_FillRectangle+0xd8>
	if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003dbe:	bf00      	nop
}
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd90      	pop	{r4, r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	58021800 	.word	0x58021800
 8003dcc:	24000260 	.word	0x24000260

08003dd0 <ST7735_FillRectangle1>:
void ST7735_FillRectangle1(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8003dd0:	b590      	push	{r4, r7, lr}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	4608      	mov	r0, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4623      	mov	r3, r4
 8003de0:	80fb      	strh	r3, [r7, #6]
 8003de2:	4603      	mov	r3, r0
 8003de4:	80bb      	strh	r3, [r7, #4]
 8003de6:	460b      	mov	r3, r1
 8003de8:	807b      	strh	r3, [r7, #2]
 8003dea:	4613      	mov	r3, r2
 8003dec:	803b      	strh	r3, [r7, #0]
	// clipping
	if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003dee:	88fb      	ldrh	r3, [r7, #6]
 8003df0:	2b7f      	cmp	r3, #127	; 0x7f
 8003df2:	d858      	bhi.n	8003ea6 <ST7735_FillRectangle1+0xd6>
 8003df4:	88bb      	ldrh	r3, [r7, #4]
 8003df6:	2b7f      	cmp	r3, #127	; 0x7f
 8003df8:	d855      	bhi.n	8003ea6 <ST7735_FillRectangle1+0xd6>
	if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8003dfa:	88fa      	ldrh	r2, [r7, #6]
 8003dfc:	887b      	ldrh	r3, [r7, #2]
 8003dfe:	4413      	add	r3, r2
 8003e00:	2b80      	cmp	r3, #128	; 0x80
 8003e02:	dd03      	ble.n	8003e0c <ST7735_FillRectangle1+0x3c>
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003e0a:	807b      	strh	r3, [r7, #2]
	if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8003e0c:	88ba      	ldrh	r2, [r7, #4]
 8003e0e:	883b      	ldrh	r3, [r7, #0]
 8003e10:	4413      	add	r3, r2
 8003e12:	2b80      	cmp	r3, #128	; 0x80
 8003e14:	dd03      	ble.n	8003e1e <ST7735_FillRectangle1+0x4e>
 8003e16:	88bb      	ldrh	r3, [r7, #4]
 8003e18:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003e1c:	803b      	strh	r3, [r7, #0]

	ST7735_Select1();
 8003e1e:	f7ff fcef 	bl	8003800 <ST7735_Select1>
	ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003e22:	88fb      	ldrh	r3, [r7, #6]
 8003e24:	b2d8      	uxtb	r0, r3
 8003e26:	88bb      	ldrh	r3, [r7, #4]
 8003e28:	b2d9      	uxtb	r1, r3
 8003e2a:	88fb      	ldrh	r3, [r7, #6]
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	887b      	ldrh	r3, [r7, #2]
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	4413      	add	r3, r2
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b2dc      	uxtb	r4, r3
 8003e3a:	88bb      	ldrh	r3, [r7, #4]
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	883b      	ldrh	r3, [r7, #0]
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	4413      	add	r3, r2
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	3b01      	subs	r3, #1
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	4622      	mov	r2, r4
 8003e4c:	f7ff fd85 	bl	800395a <ST7735_SetAddressWindow>

	uint8_t data[] = { color >> 8, color & 0xFF };
 8003e50:	8c3b      	ldrh	r3, [r7, #32]
 8003e52:	0a1b      	lsrs	r3, r3, #8
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	733b      	strb	r3, [r7, #12]
 8003e5a:	8c3b      	ldrh	r3, [r7, #32]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8003e60:	2201      	movs	r2, #1
 8003e62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e66:	4812      	ldr	r0, [pc, #72]	; (8003eb0 <ST7735_FillRectangle1+0xe0>)
 8003e68:	f003 fe24 	bl	8007ab4 <HAL_GPIO_WritePin>
	for(y = h; y > 0; y--) {
 8003e6c:	883b      	ldrh	r3, [r7, #0]
 8003e6e:	80bb      	strh	r3, [r7, #4]
 8003e70:	e013      	b.n	8003e9a <ST7735_FillRectangle1+0xca>
		for(x = w; x > 0; x--) {
 8003e72:	887b      	ldrh	r3, [r7, #2]
 8003e74:	80fb      	strh	r3, [r7, #6]
 8003e76:	e00a      	b.n	8003e8e <ST7735_FillRectangle1+0xbe>
			HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8003e78:	f107 010c 	add.w	r1, r7, #12
 8003e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e80:	2202      	movs	r2, #2
 8003e82:	480c      	ldr	r0, [pc, #48]	; (8003eb4 <ST7735_FillRectangle1+0xe4>)
 8003e84:	f006 fc52 	bl	800a72c <HAL_SPI_Transmit>
		for(x = w; x > 0; x--) {
 8003e88:	88fb      	ldrh	r3, [r7, #6]
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	80fb      	strh	r3, [r7, #6]
 8003e8e:	88fb      	ldrh	r3, [r7, #6]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1f1      	bne.n	8003e78 <ST7735_FillRectangle1+0xa8>
	for(y = h; y > 0; y--) {
 8003e94:	88bb      	ldrh	r3, [r7, #4]
 8003e96:	3b01      	subs	r3, #1
 8003e98:	80bb      	strh	r3, [r7, #4]
 8003e9a:	88bb      	ldrh	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e8      	bne.n	8003e72 <ST7735_FillRectangle1+0xa2>
		}
	}

	ST7735_Unselect1();
 8003ea0:	f7ff fcba 	bl	8003818 <ST7735_Unselect1>
 8003ea4:	e000      	b.n	8003ea8 <ST7735_FillRectangle1+0xd8>
	if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003ea6:	bf00      	nop
}
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd90      	pop	{r4, r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	58021800 	.word	0x58021800
 8003eb4:	24000260 	.word	0x24000260

08003eb8 <ST7735_FillRectangleNSS>:
void ST7735_FillRectangleNSS(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color,uint8_t NSS) {
 8003eb8:	b590      	push	{r4, r7, lr}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	4604      	mov	r4, r0
 8003ec0:	4608      	mov	r0, r1
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	4623      	mov	r3, r4
 8003ec8:	80fb      	strh	r3, [r7, #6]
 8003eca:	4603      	mov	r3, r0
 8003ecc:	80bb      	strh	r3, [r7, #4]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	807b      	strh	r3, [r7, #2]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	803b      	strh	r3, [r7, #0]
	// clipping
	if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003ed6:	88fb      	ldrh	r3, [r7, #6]
 8003ed8:	2b7f      	cmp	r3, #127	; 0x7f
 8003eda:	d86e      	bhi.n	8003fba <ST7735_FillRectangleNSS+0x102>
 8003edc:	88bb      	ldrh	r3, [r7, #4]
 8003ede:	2b7f      	cmp	r3, #127	; 0x7f
 8003ee0:	d86b      	bhi.n	8003fba <ST7735_FillRectangleNSS+0x102>
	if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8003ee2:	88fa      	ldrh	r2, [r7, #6]
 8003ee4:	887b      	ldrh	r3, [r7, #2]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	2b80      	cmp	r3, #128	; 0x80
 8003eea:	dd03      	ble.n	8003ef4 <ST7735_FillRectangleNSS+0x3c>
 8003eec:	88fb      	ldrh	r3, [r7, #6]
 8003eee:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003ef2:	807b      	strh	r3, [r7, #2]
	if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8003ef4:	88ba      	ldrh	r2, [r7, #4]
 8003ef6:	883b      	ldrh	r3, [r7, #0]
 8003ef8:	4413      	add	r3, r2
 8003efa:	2b80      	cmp	r3, #128	; 0x80
 8003efc:	dd03      	ble.n	8003f06 <ST7735_FillRectangleNSS+0x4e>
 8003efe:	88bb      	ldrh	r3, [r7, #4]
 8003f00:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003f04:	803b      	strh	r3, [r7, #0]

	if(NSS == 0){
 8003f06:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d102      	bne.n	8003f14 <ST7735_FillRectangleNSS+0x5c>
		ST7735_Select();
 8003f0e:	f7ff fc5f 	bl	80037d0 <ST7735_Select>
 8003f12:	e005      	b.n	8003f20 <ST7735_FillRectangleNSS+0x68>

	}else if(NSS ==1){
 8003f14:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <ST7735_FillRectangleNSS+0x68>
		ST7735_Select1();
 8003f1c:	f7ff fc70 	bl	8003800 <ST7735_Select1>

	}
	ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003f20:	88fb      	ldrh	r3, [r7, #6]
 8003f22:	b2d8      	uxtb	r0, r3
 8003f24:	88bb      	ldrh	r3, [r7, #4]
 8003f26:	b2d9      	uxtb	r1, r3
 8003f28:	88fb      	ldrh	r3, [r7, #6]
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	887b      	ldrh	r3, [r7, #2]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	4413      	add	r3, r2
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b2dc      	uxtb	r4, r3
 8003f38:	88bb      	ldrh	r3, [r7, #4]
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	883b      	ldrh	r3, [r7, #0]
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	4413      	add	r3, r2
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	3b01      	subs	r3, #1
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	4622      	mov	r2, r4
 8003f4a:	f7ff fd06 	bl	800395a <ST7735_SetAddressWindow>

	uint8_t data[] = { color >> 8, color & 0xFF };
 8003f4e:	8c3b      	ldrh	r3, [r7, #32]
 8003f50:	0a1b      	lsrs	r3, r3, #8
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	733b      	strb	r3, [r7, #12]
 8003f58:	8c3b      	ldrh	r3, [r7, #32]
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f64:	4817      	ldr	r0, [pc, #92]	; (8003fc4 <ST7735_FillRectangleNSS+0x10c>)
 8003f66:	f003 fda5 	bl	8007ab4 <HAL_GPIO_WritePin>
	for(y = h; y > 0; y--) {
 8003f6a:	883b      	ldrh	r3, [r7, #0]
 8003f6c:	80bb      	strh	r3, [r7, #4]
 8003f6e:	e013      	b.n	8003f98 <ST7735_FillRectangleNSS+0xe0>
		for(x = w; x > 0; x--) {
 8003f70:	887b      	ldrh	r3, [r7, #2]
 8003f72:	80fb      	strh	r3, [r7, #6]
 8003f74:	e00a      	b.n	8003f8c <ST7735_FillRectangleNSS+0xd4>
			HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8003f76:	f107 010c 	add.w	r1, r7, #12
 8003f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7e:	2202      	movs	r2, #2
 8003f80:	4811      	ldr	r0, [pc, #68]	; (8003fc8 <ST7735_FillRectangleNSS+0x110>)
 8003f82:	f006 fbd3 	bl	800a72c <HAL_SPI_Transmit>
		for(x = w; x > 0; x--) {
 8003f86:	88fb      	ldrh	r3, [r7, #6]
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	80fb      	strh	r3, [r7, #6]
 8003f8c:	88fb      	ldrh	r3, [r7, #6]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f1      	bne.n	8003f76 <ST7735_FillRectangleNSS+0xbe>
	for(y = h; y > 0; y--) {
 8003f92:	88bb      	ldrh	r3, [r7, #4]
 8003f94:	3b01      	subs	r3, #1
 8003f96:	80bb      	strh	r3, [r7, #4]
 8003f98:	88bb      	ldrh	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e8      	bne.n	8003f70 <ST7735_FillRectangleNSS+0xb8>
		}
	}

	if(NSS == 0){
 8003f9e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d102      	bne.n	8003fac <ST7735_FillRectangleNSS+0xf4>
		ST7735_Unselect();
 8003fa6:	f7ff fc1f 	bl	80037e8 <ST7735_Unselect>
 8003faa:	e007      	b.n	8003fbc <ST7735_FillRectangleNSS+0x104>
	}else if(NSS ==1){
 8003fac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d103      	bne.n	8003fbc <ST7735_FillRectangleNSS+0x104>
		ST7735_Unselect1();
 8003fb4:	f7ff fc30 	bl	8003818 <ST7735_Unselect1>
 8003fb8:	e000      	b.n	8003fbc <ST7735_FillRectangleNSS+0x104>
	if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003fba:	bf00      	nop
	}
}
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd90      	pop	{r4, r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	58021800 	.word	0x58021800
 8003fc8:	24000260 	.word	0x24000260

08003fcc <ST7735_FillScreen>:

	free(line);
	ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af02      	add	r7, sp, #8
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	80fb      	strh	r3, [r7, #6]
	ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8003fd6:	88fb      	ldrh	r3, [r7, #6]
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	2380      	movs	r3, #128	; 0x80
 8003fdc:	2280      	movs	r2, #128	; 0x80
 8003fde:	2100      	movs	r1, #0
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	f7ff fe81 	bl	8003ce8 <ST7735_FillRectangle>
}
 8003fe6:	bf00      	nop
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <ST7735_FillScreen1>:
void ST7735_FillScreen1(uint16_t color) {
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	af02      	add	r7, sp, #8
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	80fb      	strh	r3, [r7, #6]
	ST7735_FillRectangle1(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8003ff8:	88fb      	ldrh	r3, [r7, #6]
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	2380      	movs	r3, #128	; 0x80
 8003ffe:	2280      	movs	r2, #128	; 0x80
 8004000:	2100      	movs	r1, #0
 8004002:	2000      	movs	r0, #0
 8004004:	f7ff fee4 	bl	8003dd0 <ST7735_FillRectangle1>
}
 8004008:	bf00      	nop
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004016:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <HAL_MspInit+0x30>)
 8004018:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800401c:	4a08      	ldr	r2, [pc, #32]	; (8004040 <HAL_MspInit+0x30>)
 800401e:	f043 0302 	orr.w	r3, r3, #2
 8004022:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004026:	4b06      	ldr	r3, [pc, #24]	; (8004040 <HAL_MspInit+0x30>)
 8004028:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	607b      	str	r3, [r7, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	58024400 	.word	0x58024400

08004044 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08e      	sub	sp, #56	; 0x38
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800404c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	605a      	str	r2, [r3, #4]
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	60da      	str	r2, [r3, #12]
 800405a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a59      	ldr	r2, [pc, #356]	; (80041c8 <HAL_ETH_MspInit+0x184>)
 8004062:	4293      	cmp	r3, r2
 8004064:	f040 80ab 	bne.w	80041be <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8004068:	4b58      	ldr	r3, [pc, #352]	; (80041cc <HAL_ETH_MspInit+0x188>)
 800406a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800406e:	4a57      	ldr	r2, [pc, #348]	; (80041cc <HAL_ETH_MspInit+0x188>)
 8004070:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004074:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8004078:	4b54      	ldr	r3, [pc, #336]	; (80041cc <HAL_ETH_MspInit+0x188>)
 800407a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800407e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004082:	623b      	str	r3, [r7, #32]
 8004084:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8004086:	4b51      	ldr	r3, [pc, #324]	; (80041cc <HAL_ETH_MspInit+0x188>)
 8004088:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800408c:	4a4f      	ldr	r2, [pc, #316]	; (80041cc <HAL_ETH_MspInit+0x188>)
 800408e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004092:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8004096:	4b4d      	ldr	r3, [pc, #308]	; (80041cc <HAL_ETH_MspInit+0x188>)
 8004098:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800409c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040a0:	61fb      	str	r3, [r7, #28]
 80040a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80040a4:	4b49      	ldr	r3, [pc, #292]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80040aa:	4a48      	ldr	r2, [pc, #288]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040b0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80040b4:	4b45      	ldr	r3, [pc, #276]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80040ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040be:	61bb      	str	r3, [r7, #24]
 80040c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040c2:	4b42      	ldr	r3, [pc, #264]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040c8:	4a40      	ldr	r2, [pc, #256]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040ca:	f043 0304 	orr.w	r3, r3, #4
 80040ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040d2:	4b3e      	ldr	r3, [pc, #248]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040d8:	f003 0304 	and.w	r3, r3, #4
 80040dc:	617b      	str	r3, [r7, #20]
 80040de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e0:	4b3a      	ldr	r3, [pc, #232]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040e6:	4a39      	ldr	r2, [pc, #228]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040e8:	f043 0301 	orr.w	r3, r3, #1
 80040ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040f0:	4b36      	ldr	r3, [pc, #216]	; (80041cc <HAL_ETH_MspInit+0x188>)
 80040f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040fe:	4b33      	ldr	r3, [pc, #204]	; (80041cc <HAL_ETH_MspInit+0x188>)
 8004100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004104:	4a31      	ldr	r2, [pc, #196]	; (80041cc <HAL_ETH_MspInit+0x188>)
 8004106:	f043 0302 	orr.w	r3, r3, #2
 800410a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800410e:	4b2f      	ldr	r3, [pc, #188]	; (80041cc <HAL_ETH_MspInit+0x188>)
 8004110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	60fb      	str	r3, [r7, #12]
 800411a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800411c:	4b2b      	ldr	r3, [pc, #172]	; (80041cc <HAL_ETH_MspInit+0x188>)
 800411e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004122:	4a2a      	ldr	r2, [pc, #168]	; (80041cc <HAL_ETH_MspInit+0x188>)
 8004124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004128:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800412c:	4b27      	ldr	r3, [pc, #156]	; (80041cc <HAL_ETH_MspInit+0x188>)
 800412e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004136:	60bb      	str	r3, [r7, #8]
 8004138:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800413a:	2332      	movs	r3, #50	; 0x32
 800413c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800413e:	2302      	movs	r3, #2
 8004140:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004142:	2300      	movs	r3, #0
 8004144:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004146:	2300      	movs	r3, #0
 8004148:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800414a:	230b      	movs	r3, #11
 800414c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800414e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004152:	4619      	mov	r1, r3
 8004154:	481e      	ldr	r0, [pc, #120]	; (80041d0 <HAL_ETH_MspInit+0x18c>)
 8004156:	f003 fae5 	bl	8007724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800415a:	2386      	movs	r3, #134	; 0x86
 800415c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800415e:	2302      	movs	r3, #2
 8004160:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004162:	2300      	movs	r3, #0
 8004164:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004166:	2300      	movs	r3, #0
 8004168:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800416a:	230b      	movs	r3, #11
 800416c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800416e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004172:	4619      	mov	r1, r3
 8004174:	4817      	ldr	r0, [pc, #92]	; (80041d4 <HAL_ETH_MspInit+0x190>)
 8004176:	f003 fad5 	bl	8007724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800417a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800417e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004180:	2302      	movs	r3, #2
 8004182:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004184:	2300      	movs	r3, #0
 8004186:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004188:	2300      	movs	r3, #0
 800418a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800418c:	230b      	movs	r3, #11
 800418e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004190:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004194:	4619      	mov	r1, r3
 8004196:	4810      	ldr	r0, [pc, #64]	; (80041d8 <HAL_ETH_MspInit+0x194>)
 8004198:	f003 fac4 	bl	8007724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800419c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80041a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a2:	2302      	movs	r3, #2
 80041a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a6:	2300      	movs	r3, #0
 80041a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041aa:	2300      	movs	r3, #0
 80041ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80041ae:	230b      	movs	r3, #11
 80041b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80041b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041b6:	4619      	mov	r1, r3
 80041b8:	4808      	ldr	r0, [pc, #32]	; (80041dc <HAL_ETH_MspInit+0x198>)
 80041ba:	f003 fab3 	bl	8007724 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80041be:	bf00      	nop
 80041c0:	3738      	adds	r7, #56	; 0x38
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	40028000 	.word	0x40028000
 80041cc:	58024400 	.word	0x58024400
 80041d0:	58020800 	.word	0x58020800
 80041d4:	58020000 	.word	0x58020000
 80041d8:	58020400 	.word	0x58020400
 80041dc:	58021800 	.word	0x58021800

080041e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08a      	sub	sp, #40	; 0x28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041e8:	f107 0314 	add.w	r3, r7, #20
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	605a      	str	r2, [r3, #4]
 80041f2:	609a      	str	r2, [r3, #8]
 80041f4:	60da      	str	r2, [r3, #12]
 80041f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a2a      	ldr	r2, [pc, #168]	; (80042a8 <HAL_SPI_MspInit+0xc8>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d14d      	bne.n	800429e <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004202:	4b2a      	ldr	r3, [pc, #168]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004204:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004208:	4a28      	ldr	r2, [pc, #160]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 800420a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800420e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004212:	4b26      	ldr	r3, [pc, #152]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004214:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004218:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800421c:	613b      	str	r3, [r7, #16]
 800421e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004220:	4b22      	ldr	r3, [pc, #136]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004226:	4a21      	ldr	r2, [pc, #132]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004228:	f043 0302 	orr.w	r3, r3, #2
 800422c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004230:	4b1e      	ldr	r3, [pc, #120]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004232:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800423e:	4b1b      	ldr	r3, [pc, #108]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004244:	4a19      	ldr	r2, [pc, #100]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004246:	f043 0304 	orr.w	r3, r3, #4
 800424a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800424e:	4b17      	ldr	r3, [pc, #92]	; (80042ac <HAL_SPI_MspInit+0xcc>)
 8004250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800425c:	2304      	movs	r3, #4
 800425e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004260:	2302      	movs	r3, #2
 8004262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004264:	2302      	movs	r3, #2
 8004266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004268:	2300      	movs	r3, #0
 800426a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800426c:	2307      	movs	r3, #7
 800426e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004270:	f107 0314 	add.w	r3, r7, #20
 8004274:	4619      	mov	r1, r3
 8004276:	480e      	ldr	r0, [pc, #56]	; (80042b0 <HAL_SPI_MspInit+0xd0>)
 8004278:	f003 fa54 	bl	8007724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800427c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004282:	2302      	movs	r3, #2
 8004284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004286:	2302      	movs	r3, #2
 8004288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428a:	2300      	movs	r3, #0
 800428c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800428e:	2306      	movs	r3, #6
 8004290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004292:	f107 0314 	add.w	r3, r7, #20
 8004296:	4619      	mov	r1, r3
 8004298:	4806      	ldr	r0, [pc, #24]	; (80042b4 <HAL_SPI_MspInit+0xd4>)
 800429a:	f003 fa43 	bl	8007724 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800429e:	bf00      	nop
 80042a0:	3728      	adds	r7, #40	; 0x28
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40003c00 	.word	0x40003c00
 80042ac:	58024400 	.word	0x58024400
 80042b0:	58020400 	.word	0x58020400
 80042b4:	58020800 	.word	0x58020800

080042b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a0e      	ldr	r2, [pc, #56]	; (8004300 <HAL_TIM_Base_MspInit+0x48>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d116      	bne.n	80042f8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80042ca:	4b0e      	ldr	r3, [pc, #56]	; (8004304 <HAL_TIM_Base_MspInit+0x4c>)
 80042cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80042d0:	4a0c      	ldr	r2, [pc, #48]	; (8004304 <HAL_TIM_Base_MspInit+0x4c>)
 80042d2:	f043 0320 	orr.w	r3, r3, #32
 80042d6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80042da:	4b0a      	ldr	r3, [pc, #40]	; (8004304 <HAL_TIM_Base_MspInit+0x4c>)
 80042dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80042e0:	f003 0320 	and.w	r3, r3, #32
 80042e4:	60fb      	str	r3, [r7, #12]
 80042e6:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80042e8:	2200      	movs	r2, #0
 80042ea:	2100      	movs	r1, #0
 80042ec:	2037      	movs	r0, #55	; 0x37
 80042ee:	f000 fb9a 	bl	8004a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80042f2:	2037      	movs	r0, #55	; 0x37
 80042f4:	f000 fbb1 	bl	8004a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80042f8:	bf00      	nop
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40001400 	.word	0x40001400
 8004304:	58024400 	.word	0x58024400

08004308 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b0b8      	sub	sp, #224	; 0xe0
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004310:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004314:	2200      	movs	r2, #0
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	605a      	str	r2, [r3, #4]
 800431a:	609a      	str	r2, [r3, #8]
 800431c:	60da      	str	r2, [r3, #12]
 800431e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004320:	f107 0310 	add.w	r3, r7, #16
 8004324:	22bc      	movs	r2, #188	; 0xbc
 8004326:	2100      	movs	r1, #0
 8004328:	4618      	mov	r0, r3
 800432a:	f009 f88d 	bl	800d448 <memset>
  if(huart->Instance==USART3)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a57      	ldr	r2, [pc, #348]	; (8004490 <HAL_UART_MspInit+0x188>)
 8004334:	4293      	cmp	r3, r2
 8004336:	f040 80a6 	bne.w	8004486 <HAL_UART_MspInit+0x17e>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800433a:	2302      	movs	r3, #2
 800433c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800433e:	2300      	movs	r3, #0
 8004340:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004344:	f107 0310 	add.w	r3, r7, #16
 8004348:	4618      	mov	r0, r3
 800434a:	f004 fd81 	bl	8008e50 <HAL_RCCEx_PeriphCLKConfig>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004354:	f7ff fa36 	bl	80037c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004358:	4b4e      	ldr	r3, [pc, #312]	; (8004494 <HAL_UART_MspInit+0x18c>)
 800435a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800435e:	4a4d      	ldr	r2, [pc, #308]	; (8004494 <HAL_UART_MspInit+0x18c>)
 8004360:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004364:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004368:	4b4a      	ldr	r3, [pc, #296]	; (8004494 <HAL_UART_MspInit+0x18c>)
 800436a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800436e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004376:	4b47      	ldr	r3, [pc, #284]	; (8004494 <HAL_UART_MspInit+0x18c>)
 8004378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800437c:	4a45      	ldr	r2, [pc, #276]	; (8004494 <HAL_UART_MspInit+0x18c>)
 800437e:	f043 0308 	orr.w	r3, r3, #8
 8004382:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004386:	4b43      	ldr	r3, [pc, #268]	; (8004494 <HAL_UART_MspInit+0x18c>)
 8004388:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800438c:	f003 0308 	and.w	r3, r3, #8
 8004390:	60bb      	str	r3, [r7, #8]
 8004392:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8004394:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004398:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439c:	2302      	movs	r3, #2
 800439e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043a8:	2300      	movs	r3, #0
 80043aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80043ae:	2307      	movs	r3, #7
 80043b0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043b4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80043b8:	4619      	mov	r1, r3
 80043ba:	4837      	ldr	r0, [pc, #220]	; (8004498 <HAL_UART_MspInit+0x190>)
 80043bc:	f003 f9b2 	bl	8007724 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80043c0:	4b36      	ldr	r3, [pc, #216]	; (800449c <HAL_UART_MspInit+0x194>)
 80043c2:	4a37      	ldr	r2, [pc, #220]	; (80044a0 <HAL_UART_MspInit+0x198>)
 80043c4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80043c6:	4b35      	ldr	r3, [pc, #212]	; (800449c <HAL_UART_MspInit+0x194>)
 80043c8:	222d      	movs	r2, #45	; 0x2d
 80043ca:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043cc:	4b33      	ldr	r3, [pc, #204]	; (800449c <HAL_UART_MspInit+0x194>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043d2:	4b32      	ldr	r3, [pc, #200]	; (800449c <HAL_UART_MspInit+0x194>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043d8:	4b30      	ldr	r3, [pc, #192]	; (800449c <HAL_UART_MspInit+0x194>)
 80043da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043de:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043e0:	4b2e      	ldr	r3, [pc, #184]	; (800449c <HAL_UART_MspInit+0x194>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043e6:	4b2d      	ldr	r3, [pc, #180]	; (800449c <HAL_UART_MspInit+0x194>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80043ec:	4b2b      	ldr	r3, [pc, #172]	; (800449c <HAL_UART_MspInit+0x194>)
 80043ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043f2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80043f4:	4b29      	ldr	r3, [pc, #164]	; (800449c <HAL_UART_MspInit+0x194>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043fa:	4b28      	ldr	r3, [pc, #160]	; (800449c <HAL_UART_MspInit+0x194>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004400:	4826      	ldr	r0, [pc, #152]	; (800449c <HAL_UART_MspInit+0x194>)
 8004402:	f000 fb45 	bl	8004a90 <HAL_DMA_Init>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 800440c:	f7ff f9da 	bl	80037c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a22      	ldr	r2, [pc, #136]	; (800449c <HAL_UART_MspInit+0x194>)
 8004414:	67da      	str	r2, [r3, #124]	; 0x7c
 8004416:	4a21      	ldr	r2, [pc, #132]	; (800449c <HAL_UART_MspInit+0x194>)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream4;
 800441c:	4b21      	ldr	r3, [pc, #132]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 800441e:	4a22      	ldr	r2, [pc, #136]	; (80044a8 <HAL_UART_MspInit+0x1a0>)
 8004420:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004422:	4b20      	ldr	r3, [pc, #128]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 8004424:	222e      	movs	r2, #46	; 0x2e
 8004426:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004428:	4b1e      	ldr	r3, [pc, #120]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 800442a:	2240      	movs	r2, #64	; 0x40
 800442c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800442e:	4b1d      	ldr	r3, [pc, #116]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 8004430:	2200      	movs	r2, #0
 8004432:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004434:	4b1b      	ldr	r3, [pc, #108]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 8004436:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800443a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800443c:	4b19      	ldr	r3, [pc, #100]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 800443e:	2200      	movs	r2, #0
 8004440:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004442:	4b18      	ldr	r3, [pc, #96]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 8004444:	2200      	movs	r2, #0
 8004446:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004448:	4b16      	ldr	r3, [pc, #88]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 800444a:	2200      	movs	r2, #0
 800444c:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800444e:	4b15      	ldr	r3, [pc, #84]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 8004450:	2200      	movs	r2, #0
 8004452:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004454:	4b13      	ldr	r3, [pc, #76]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 8004456:	2200      	movs	r2, #0
 8004458:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800445a:	4812      	ldr	r0, [pc, #72]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 800445c:	f000 fb18 	bl	8004a90 <HAL_DMA_Init>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d001      	beq.n	800446a <HAL_UART_MspInit+0x162>
    {
      Error_Handler();
 8004466:	f7ff f9ad 	bl	80037c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a0d      	ldr	r2, [pc, #52]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 800446e:	679a      	str	r2, [r3, #120]	; 0x78
 8004470:	4a0c      	ldr	r2, [pc, #48]	; (80044a4 <HAL_UART_MspInit+0x19c>)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	2027      	movs	r0, #39	; 0x27
 800447c:	f000 fad3 	bl	8004a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004480:	2027      	movs	r0, #39	; 0x27
 8004482:	f000 faea 	bl	8004a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004486:	bf00      	nop
 8004488:	37e0      	adds	r7, #224	; 0xe0
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	40004800 	.word	0x40004800
 8004494:	58024400 	.word	0x58024400
 8004498:	58020c00 	.word	0x58020c00
 800449c:	240003c4 	.word	0x240003c4
 80044a0:	40020028 	.word	0x40020028
 80044a4:	2400043c 	.word	0x2400043c
 80044a8:	40020070 	.word	0x40020070

080044ac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08a      	sub	sp, #40	; 0x28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b4:	f107 0314 	add.w	r3, r7, #20
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	605a      	str	r2, [r3, #4]
 80044be:	609a      	str	r2, [r3, #8]
 80044c0:	60da      	str	r2, [r3, #12]
 80044c2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a22      	ldr	r2, [pc, #136]	; (8004554 <HAL_PCD_MspInit+0xa8>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d13d      	bne.n	800454a <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80044ce:	f003 fcf5 	bl	8007ebc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044d2:	4b21      	ldr	r3, [pc, #132]	; (8004558 <HAL_PCD_MspInit+0xac>)
 80044d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80044d8:	4a1f      	ldr	r2, [pc, #124]	; (8004558 <HAL_PCD_MspInit+0xac>)
 80044da:	f043 0301 	orr.w	r3, r3, #1
 80044de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80044e2:	4b1d      	ldr	r3, [pc, #116]	; (8004558 <HAL_PCD_MspInit+0xac>)
 80044e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	613b      	str	r3, [r7, #16]
 80044ee:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80044f0:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80044f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f6:	2302      	movs	r3, #2
 80044f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044fe:	2300      	movs	r3, #0
 8004500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8004502:	230a      	movs	r3, #10
 8004504:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004506:	f107 0314 	add.w	r3, r7, #20
 800450a:	4619      	mov	r1, r3
 800450c:	4813      	ldr	r0, [pc, #76]	; (800455c <HAL_PCD_MspInit+0xb0>)
 800450e:	f003 f909 	bl	8007724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004518:	2300      	movs	r3, #0
 800451a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800451c:	2300      	movs	r3, #0
 800451e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004520:	f107 0314 	add.w	r3, r7, #20
 8004524:	4619      	mov	r1, r3
 8004526:	480d      	ldr	r0, [pc, #52]	; (800455c <HAL_PCD_MspInit+0xb0>)
 8004528:	f003 f8fc 	bl	8007724 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800452c:	4b0a      	ldr	r3, [pc, #40]	; (8004558 <HAL_PCD_MspInit+0xac>)
 800452e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004532:	4a09      	ldr	r2, [pc, #36]	; (8004558 <HAL_PCD_MspInit+0xac>)
 8004534:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004538:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800453c:	4b06      	ldr	r3, [pc, #24]	; (8004558 <HAL_PCD_MspInit+0xac>)
 800453e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004542:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800454a:	bf00      	nop
 800454c:	3728      	adds	r7, #40	; 0x28
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	40080000 	.word	0x40080000
 8004558:	58024400 	.word	0x58024400
 800455c:	58020000 	.word	0x58020000

08004560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004564:	e7fe      	b.n	8004564 <NMI_Handler+0x4>

08004566 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004566:	b480      	push	{r7}
 8004568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800456a:	e7fe      	b.n	800456a <HardFault_Handler+0x4>

0800456c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004570:	e7fe      	b.n	8004570 <MemManage_Handler+0x4>

08004572 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004572:	b480      	push	{r7}
 8004574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004576:	e7fe      	b.n	8004576 <BusFault_Handler+0x4>

08004578 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800457c:	e7fe      	b.n	800457c <UsageFault_Handler+0x4>

0800457e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800457e:	b480      	push	{r7}
 8004580:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004582:	bf00      	nop
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004590:	bf00      	nop
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr

0800459a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800459a:	b480      	push	{r7}
 800459c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800459e:	bf00      	nop
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045ac:	f000 f8fc 	bl	80047a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045b0:	bf00      	nop
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80045b8:	4802      	ldr	r0, [pc, #8]	; (80045c4 <DMA1_Stream1_IRQHandler+0x10>)
 80045ba:	f001 fb29 	bl	8005c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80045be:	bf00      	nop
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	240003c4 	.word	0x240003c4

080045c8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80045cc:	4802      	ldr	r0, [pc, #8]	; (80045d8 <DMA1_Stream4_IRQHandler+0x10>)
 80045ce:	f001 fb1f 	bl	8005c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80045d2:	bf00      	nop
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	2400043c 	.word	0x2400043c

080045dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80045e0:	4802      	ldr	r0, [pc, #8]	; (80045ec <USART3_IRQHandler+0x10>)
 80045e2:	f006 ff59 	bl	800b498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80045e6:	bf00      	nop
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	24000334 	.word	0x24000334

080045f0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80045f4:	4802      	ldr	r0, [pc, #8]	; (8004600 <TIM7_IRQHandler+0x10>)
 80045f6:	f006 fc72 	bl	800aede <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80045fa:	bf00      	nop
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	240002e8 	.word	0x240002e8

08004604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800460c:	4a14      	ldr	r2, [pc, #80]	; (8004660 <_sbrk+0x5c>)
 800460e:	4b15      	ldr	r3, [pc, #84]	; (8004664 <_sbrk+0x60>)
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004618:	4b13      	ldr	r3, [pc, #76]	; (8004668 <_sbrk+0x64>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d102      	bne.n	8004626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004620:	4b11      	ldr	r3, [pc, #68]	; (8004668 <_sbrk+0x64>)
 8004622:	4a12      	ldr	r2, [pc, #72]	; (800466c <_sbrk+0x68>)
 8004624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004626:	4b10      	ldr	r3, [pc, #64]	; (8004668 <_sbrk+0x64>)
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4413      	add	r3, r2
 800462e:	693a      	ldr	r2, [r7, #16]
 8004630:	429a      	cmp	r2, r3
 8004632:	d207      	bcs.n	8004644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004634:	f008 fede 	bl	800d3f4 <__errno>
 8004638:	4603      	mov	r3, r0
 800463a:	220c      	movs	r2, #12
 800463c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800463e:	f04f 33ff 	mov.w	r3, #4294967295
 8004642:	e009      	b.n	8004658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004644:	4b08      	ldr	r3, [pc, #32]	; (8004668 <_sbrk+0x64>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800464a:	4b07      	ldr	r3, [pc, #28]	; (8004668 <_sbrk+0x64>)
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4413      	add	r3, r2
 8004652:	4a05      	ldr	r2, [pc, #20]	; (8004668 <_sbrk+0x64>)
 8004654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004656:	68fb      	ldr	r3, [r7, #12]
}
 8004658:	4618      	mov	r0, r3
 800465a:	3718      	adds	r7, #24
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	24080000 	.word	0x24080000
 8004664:	00000400 	.word	0x00000400
 8004668:	24000eb0 	.word	0x24000eb0
 800466c:	24000ec8 	.word	0x24000ec8

08004670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004670:	f8df d034 	ldr.w	sp, [pc, #52]	; 80046a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004674:	f7fe fc0e 	bl	8002e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004678:	480c      	ldr	r0, [pc, #48]	; (80046ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800467a:	490d      	ldr	r1, [pc, #52]	; (80046b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800467c:	4a0d      	ldr	r2, [pc, #52]	; (80046b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800467e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004680:	e002      	b.n	8004688 <LoopCopyDataInit>

08004682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004686:	3304      	adds	r3, #4

08004688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800468a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800468c:	d3f9      	bcc.n	8004682 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800468e:	4a0a      	ldr	r2, [pc, #40]	; (80046b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004690:	4c0a      	ldr	r4, [pc, #40]	; (80046bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8004692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004694:	e001      	b.n	800469a <LoopFillZerobss>

08004696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004698:	3204      	adds	r2, #4

0800469a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800469a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800469c:	d3fb      	bcc.n	8004696 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800469e:	f008 feaf 	bl	800d400 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80046a2:	f7fe fc8d 	bl	8002fc0 <main>
  bx  lr
 80046a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80046a8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80046ac:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80046b0:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 80046b4:	0800f524 	.word	0x0800f524
  ldr r2, =_sbss
 80046b8:	24000148 	.word	0x24000148
  ldr r4, =_ebss
 80046bc:	24000ec8 	.word	0x24000ec8

080046c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80046c0:	e7fe      	b.n	80046c0 <ADC3_IRQHandler>
	...

080046c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046ca:	2003      	movs	r0, #3
 80046cc:	f000 f9a0 	bl	8004a10 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80046d0:	f004 f9e8 	bl	8008aa4 <HAL_RCC_GetSysClockFreq>
 80046d4:	4602      	mov	r2, r0
 80046d6:	4b15      	ldr	r3, [pc, #84]	; (800472c <HAL_Init+0x68>)
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	0a1b      	lsrs	r3, r3, #8
 80046dc:	f003 030f 	and.w	r3, r3, #15
 80046e0:	4913      	ldr	r1, [pc, #76]	; (8004730 <HAL_Init+0x6c>)
 80046e2:	5ccb      	ldrb	r3, [r1, r3]
 80046e4:	f003 031f 	and.w	r3, r3, #31
 80046e8:	fa22 f303 	lsr.w	r3, r2, r3
 80046ec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80046ee:	4b0f      	ldr	r3, [pc, #60]	; (800472c <HAL_Init+0x68>)
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	4a0e      	ldr	r2, [pc, #56]	; (8004730 <HAL_Init+0x6c>)
 80046f8:	5cd3      	ldrb	r3, [r2, r3]
 80046fa:	f003 031f 	and.w	r3, r3, #31
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	fa22 f303 	lsr.w	r3, r2, r3
 8004704:	4a0b      	ldr	r2, [pc, #44]	; (8004734 <HAL_Init+0x70>)
 8004706:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004708:	4a0b      	ldr	r2, [pc, #44]	; (8004738 <HAL_Init+0x74>)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800470e:	2000      	movs	r0, #0
 8004710:	f000 f814 	bl	800473c <HAL_InitTick>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e002      	b.n	8004724 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800471e:	f7ff fc77 	bl	8004010 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3708      	adds	r7, #8
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	58024400 	.word	0x58024400
 8004730:	0800df60 	.word	0x0800df60
 8004734:	24000008 	.word	0x24000008
 8004738:	24000004 	.word	0x24000004

0800473c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004744:	4b15      	ldr	r3, [pc, #84]	; (800479c <HAL_InitTick+0x60>)
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d101      	bne.n	8004750 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e021      	b.n	8004794 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004750:	4b13      	ldr	r3, [pc, #76]	; (80047a0 <HAL_InitTick+0x64>)
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	4b11      	ldr	r3, [pc, #68]	; (800479c <HAL_InitTick+0x60>)
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	4619      	mov	r1, r3
 800475a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800475e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004762:	fbb2 f3f3 	udiv	r3, r2, r3
 8004766:	4618      	mov	r0, r3
 8004768:	f000 f985 	bl	8004a76 <HAL_SYSTICK_Config>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e00e      	b.n	8004794 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b0f      	cmp	r3, #15
 800477a:	d80a      	bhi.n	8004792 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800477c:	2200      	movs	r2, #0
 800477e:	6879      	ldr	r1, [r7, #4]
 8004780:	f04f 30ff 	mov.w	r0, #4294967295
 8004784:	f000 f94f 	bl	8004a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004788:	4a06      	ldr	r2, [pc, #24]	; (80047a4 <HAL_InitTick+0x68>)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	e000      	b.n	8004794 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
}
 8004794:	4618      	mov	r0, r3
 8004796:	3708      	adds	r7, #8
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	24000020 	.word	0x24000020
 80047a0:	24000004 	.word	0x24000004
 80047a4:	2400001c 	.word	0x2400001c

080047a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80047ac:	4b06      	ldr	r3, [pc, #24]	; (80047c8 <HAL_IncTick+0x20>)
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	461a      	mov	r2, r3
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <HAL_IncTick+0x24>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4413      	add	r3, r2
 80047b8:	4a04      	ldr	r2, [pc, #16]	; (80047cc <HAL_IncTick+0x24>)
 80047ba:	6013      	str	r3, [r2, #0]
}
 80047bc:	bf00      	nop
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	24000020 	.word	0x24000020
 80047cc:	24000eb4 	.word	0x24000eb4

080047d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
  return uwTick;
 80047d4:	4b03      	ldr	r3, [pc, #12]	; (80047e4 <HAL_GetTick+0x14>)
 80047d6:	681b      	ldr	r3, [r3, #0]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	24000eb4 	.word	0x24000eb4

080047e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047f0:	f7ff ffee 	bl	80047d0 <HAL_GetTick>
 80047f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004800:	d005      	beq.n	800480e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004802:	4b0a      	ldr	r3, [pc, #40]	; (800482c <HAL_Delay+0x44>)
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	4413      	add	r3, r2
 800480c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800480e:	bf00      	nop
 8004810:	f7ff ffde 	bl	80047d0 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	429a      	cmp	r2, r3
 800481e:	d8f7      	bhi.n	8004810 <HAL_Delay+0x28>
  {
  }
}
 8004820:	bf00      	nop
 8004822:	bf00      	nop
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	24000020 	.word	0x24000020

08004830 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004830:	b480      	push	{r7}
 8004832:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004834:	4b03      	ldr	r3, [pc, #12]	; (8004844 <HAL_GetREVID+0x14>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	0c1b      	lsrs	r3, r3, #16
}
 800483a:	4618      	mov	r0, r3
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	5c001000 	.word	0x5c001000

08004848 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8004850:	4b06      	ldr	r3, [pc, #24]	; (800486c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004858:	4904      	ldr	r1, [pc, #16]	; (800486c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4313      	orrs	r3, r2
 800485e:	604b      	str	r3, [r1, #4]
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr
 800486c:	58000400 	.word	0x58000400

08004870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004880:	4b0b      	ldr	r3, [pc, #44]	; (80048b0 <__NVIC_SetPriorityGrouping+0x40>)
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800488c:	4013      	ands	r3, r2
 800488e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004898:	4b06      	ldr	r3, [pc, #24]	; (80048b4 <__NVIC_SetPriorityGrouping+0x44>)
 800489a:	4313      	orrs	r3, r2
 800489c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800489e:	4a04      	ldr	r2, [pc, #16]	; (80048b0 <__NVIC_SetPriorityGrouping+0x40>)
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	60d3      	str	r3, [r2, #12]
}
 80048a4:	bf00      	nop
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr
 80048b0:	e000ed00 	.word	0xe000ed00
 80048b4:	05fa0000 	.word	0x05fa0000

080048b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048bc:	4b04      	ldr	r3, [pc, #16]	; (80048d0 <__NVIC_GetPriorityGrouping+0x18>)
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	0a1b      	lsrs	r3, r3, #8
 80048c2:	f003 0307 	and.w	r3, r3, #7
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	e000ed00 	.word	0xe000ed00

080048d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	4603      	mov	r3, r0
 80048dc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80048de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	db0b      	blt.n	80048fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048e6:	88fb      	ldrh	r3, [r7, #6]
 80048e8:	f003 021f 	and.w	r2, r3, #31
 80048ec:	4907      	ldr	r1, [pc, #28]	; (800490c <__NVIC_EnableIRQ+0x38>)
 80048ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048f2:	095b      	lsrs	r3, r3, #5
 80048f4:	2001      	movs	r0, #1
 80048f6:	fa00 f202 	lsl.w	r2, r0, r2
 80048fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	e000e100 	.word	0xe000e100

08004910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	4603      	mov	r3, r0
 8004918:	6039      	str	r1, [r7, #0]
 800491a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800491c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004920:	2b00      	cmp	r3, #0
 8004922:	db0a      	blt.n	800493a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	b2da      	uxtb	r2, r3
 8004928:	490c      	ldr	r1, [pc, #48]	; (800495c <__NVIC_SetPriority+0x4c>)
 800492a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800492e:	0112      	lsls	r2, r2, #4
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	440b      	add	r3, r1
 8004934:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004938:	e00a      	b.n	8004950 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	b2da      	uxtb	r2, r3
 800493e:	4908      	ldr	r1, [pc, #32]	; (8004960 <__NVIC_SetPriority+0x50>)
 8004940:	88fb      	ldrh	r3, [r7, #6]
 8004942:	f003 030f 	and.w	r3, r3, #15
 8004946:	3b04      	subs	r3, #4
 8004948:	0112      	lsls	r2, r2, #4
 800494a:	b2d2      	uxtb	r2, r2
 800494c:	440b      	add	r3, r1
 800494e:	761a      	strb	r2, [r3, #24]
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	e000e100 	.word	0xe000e100
 8004960:	e000ed00 	.word	0xe000ed00

08004964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004964:	b480      	push	{r7}
 8004966:	b089      	sub	sp, #36	; 0x24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f003 0307 	and.w	r3, r3, #7
 8004976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	f1c3 0307 	rsb	r3, r3, #7
 800497e:	2b04      	cmp	r3, #4
 8004980:	bf28      	it	cs
 8004982:	2304      	movcs	r3, #4
 8004984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	3304      	adds	r3, #4
 800498a:	2b06      	cmp	r3, #6
 800498c:	d902      	bls.n	8004994 <NVIC_EncodePriority+0x30>
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	3b03      	subs	r3, #3
 8004992:	e000      	b.n	8004996 <NVIC_EncodePriority+0x32>
 8004994:	2300      	movs	r3, #0
 8004996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004998:	f04f 32ff 	mov.w	r2, #4294967295
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43da      	mvns	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	401a      	ands	r2, r3
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049ac:	f04f 31ff 	mov.w	r1, #4294967295
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	fa01 f303 	lsl.w	r3, r1, r3
 80049b6:	43d9      	mvns	r1, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049bc:	4313      	orrs	r3, r2
         );
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3724      	adds	r7, #36	; 0x24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
	...

080049cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049dc:	d301      	bcc.n	80049e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049de:	2301      	movs	r3, #1
 80049e0:	e00f      	b.n	8004a02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049e2:	4a0a      	ldr	r2, [pc, #40]	; (8004a0c <SysTick_Config+0x40>)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	3b01      	subs	r3, #1
 80049e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049ea:	210f      	movs	r1, #15
 80049ec:	f04f 30ff 	mov.w	r0, #4294967295
 80049f0:	f7ff ff8e 	bl	8004910 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049f4:	4b05      	ldr	r3, [pc, #20]	; (8004a0c <SysTick_Config+0x40>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049fa:	4b04      	ldr	r3, [pc, #16]	; (8004a0c <SysTick_Config+0x40>)
 80049fc:	2207      	movs	r2, #7
 80049fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	e000e010 	.word	0xe000e010

08004a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7ff ff29 	bl	8004870 <__NVIC_SetPriorityGrouping>
}
 8004a1e:	bf00      	nop
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b086      	sub	sp, #24
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	60b9      	str	r1, [r7, #8]
 8004a30:	607a      	str	r2, [r7, #4]
 8004a32:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a34:	f7ff ff40 	bl	80048b8 <__NVIC_GetPriorityGrouping>
 8004a38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	68b9      	ldr	r1, [r7, #8]
 8004a3e:	6978      	ldr	r0, [r7, #20]
 8004a40:	f7ff ff90 	bl	8004964 <NVIC_EncodePriority>
 8004a44:	4602      	mov	r2, r0
 8004a46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a4a:	4611      	mov	r1, r2
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7ff ff5f 	bl	8004910 <__NVIC_SetPriority>
}
 8004a52:	bf00      	nop
 8004a54:	3718      	adds	r7, #24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b082      	sub	sp, #8
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	4603      	mov	r3, r0
 8004a62:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7ff ff33 	bl	80048d4 <__NVIC_EnableIRQ>
}
 8004a6e:	bf00      	nop
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b082      	sub	sp, #8
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7ff ffa4 	bl	80049cc <SysTick_Config>
 8004a84:	4603      	mov	r3, r0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
	...

08004a90 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004a98:	f7ff fe9a 	bl	80047d0 <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e316      	b.n	80050d6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a66      	ldr	r2, [pc, #408]	; (8004c48 <HAL_DMA_Init+0x1b8>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d04a      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a65      	ldr	r2, [pc, #404]	; (8004c4c <HAL_DMA_Init+0x1bc>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d045      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a63      	ldr	r2, [pc, #396]	; (8004c50 <HAL_DMA_Init+0x1c0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d040      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a62      	ldr	r2, [pc, #392]	; (8004c54 <HAL_DMA_Init+0x1c4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d03b      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a60      	ldr	r2, [pc, #384]	; (8004c58 <HAL_DMA_Init+0x1c8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d036      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a5f      	ldr	r2, [pc, #380]	; (8004c5c <HAL_DMA_Init+0x1cc>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d031      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a5d      	ldr	r2, [pc, #372]	; (8004c60 <HAL_DMA_Init+0x1d0>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d02c      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a5c      	ldr	r2, [pc, #368]	; (8004c64 <HAL_DMA_Init+0x1d4>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d027      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a5a      	ldr	r2, [pc, #360]	; (8004c68 <HAL_DMA_Init+0x1d8>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d022      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a59      	ldr	r2, [pc, #356]	; (8004c6c <HAL_DMA_Init+0x1dc>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d01d      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a57      	ldr	r2, [pc, #348]	; (8004c70 <HAL_DMA_Init+0x1e0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d018      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a56      	ldr	r2, [pc, #344]	; (8004c74 <HAL_DMA_Init+0x1e4>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d013      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a54      	ldr	r2, [pc, #336]	; (8004c78 <HAL_DMA_Init+0x1e8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d00e      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a53      	ldr	r2, [pc, #332]	; (8004c7c <HAL_DMA_Init+0x1ec>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d009      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a51      	ldr	r2, [pc, #324]	; (8004c80 <HAL_DMA_Init+0x1f0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d004      	beq.n	8004b48 <HAL_DMA_Init+0xb8>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a50      	ldr	r2, [pc, #320]	; (8004c84 <HAL_DMA_Init+0x1f4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d101      	bne.n	8004b4c <HAL_DMA_Init+0xbc>
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e000      	b.n	8004b4e <HAL_DMA_Init+0xbe>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f000 813b 	beq.w	8004dca <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a37      	ldr	r2, [pc, #220]	; (8004c48 <HAL_DMA_Init+0x1b8>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d04a      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a36      	ldr	r2, [pc, #216]	; (8004c4c <HAL_DMA_Init+0x1bc>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d045      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a34      	ldr	r2, [pc, #208]	; (8004c50 <HAL_DMA_Init+0x1c0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d040      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a33      	ldr	r2, [pc, #204]	; (8004c54 <HAL_DMA_Init+0x1c4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d03b      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a31      	ldr	r2, [pc, #196]	; (8004c58 <HAL_DMA_Init+0x1c8>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d036      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a30      	ldr	r2, [pc, #192]	; (8004c5c <HAL_DMA_Init+0x1cc>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d031      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a2e      	ldr	r2, [pc, #184]	; (8004c60 <HAL_DMA_Init+0x1d0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d02c      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a2d      	ldr	r2, [pc, #180]	; (8004c64 <HAL_DMA_Init+0x1d4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d027      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a2b      	ldr	r2, [pc, #172]	; (8004c68 <HAL_DMA_Init+0x1d8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d022      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a2a      	ldr	r2, [pc, #168]	; (8004c6c <HAL_DMA_Init+0x1dc>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d01d      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a28      	ldr	r2, [pc, #160]	; (8004c70 <HAL_DMA_Init+0x1e0>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d018      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a27      	ldr	r2, [pc, #156]	; (8004c74 <HAL_DMA_Init+0x1e4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d013      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a25      	ldr	r2, [pc, #148]	; (8004c78 <HAL_DMA_Init+0x1e8>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d00e      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a24      	ldr	r2, [pc, #144]	; (8004c7c <HAL_DMA_Init+0x1ec>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d009      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a22      	ldr	r2, [pc, #136]	; (8004c80 <HAL_DMA_Init+0x1f0>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d004      	beq.n	8004c04 <HAL_DMA_Init+0x174>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a21      	ldr	r2, [pc, #132]	; (8004c84 <HAL_DMA_Init+0x1f4>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d108      	bne.n	8004c16 <HAL_DMA_Init+0x186>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0201 	bic.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	e007      	b.n	8004c26 <HAL_DMA_Init+0x196>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 0201 	bic.w	r2, r2, #1
 8004c24:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004c26:	e02f      	b.n	8004c88 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c28:	f7ff fdd2 	bl	80047d0 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b05      	cmp	r3, #5
 8004c34:	d928      	bls.n	8004c88 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2203      	movs	r2, #3
 8004c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e246      	b.n	80050d6 <HAL_DMA_Init+0x646>
 8004c48:	40020010 	.word	0x40020010
 8004c4c:	40020028 	.word	0x40020028
 8004c50:	40020040 	.word	0x40020040
 8004c54:	40020058 	.word	0x40020058
 8004c58:	40020070 	.word	0x40020070
 8004c5c:	40020088 	.word	0x40020088
 8004c60:	400200a0 	.word	0x400200a0
 8004c64:	400200b8 	.word	0x400200b8
 8004c68:	40020410 	.word	0x40020410
 8004c6c:	40020428 	.word	0x40020428
 8004c70:	40020440 	.word	0x40020440
 8004c74:	40020458 	.word	0x40020458
 8004c78:	40020470 	.word	0x40020470
 8004c7c:	40020488 	.word	0x40020488
 8004c80:	400204a0 	.word	0x400204a0
 8004c84:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d1c8      	bne.n	8004c28 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4b83      	ldr	r3, [pc, #524]	; (8004eb0 <HAL_DMA_Init+0x420>)
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004cae:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cba:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d107      	bne.n	8004cec <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004cec:	4b71      	ldr	r3, [pc, #452]	; (8004eb4 <HAL_DMA_Init+0x424>)
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	4b71      	ldr	r3, [pc, #452]	; (8004eb8 <HAL_DMA_Init+0x428>)
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cf8:	d328      	bcc.n	8004d4c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b28      	cmp	r3, #40	; 0x28
 8004d00:	d903      	bls.n	8004d0a <HAL_DMA_Init+0x27a>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	2b2e      	cmp	r3, #46	; 0x2e
 8004d08:	d917      	bls.n	8004d3a <HAL_DMA_Init+0x2aa>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b3e      	cmp	r3, #62	; 0x3e
 8004d10:	d903      	bls.n	8004d1a <HAL_DMA_Init+0x28a>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b42      	cmp	r3, #66	; 0x42
 8004d18:	d90f      	bls.n	8004d3a <HAL_DMA_Init+0x2aa>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	2b46      	cmp	r3, #70	; 0x46
 8004d20:	d903      	bls.n	8004d2a <HAL_DMA_Init+0x29a>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b48      	cmp	r3, #72	; 0x48
 8004d28:	d907      	bls.n	8004d3a <HAL_DMA_Init+0x2aa>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b4e      	cmp	r3, #78	; 0x4e
 8004d30:	d905      	bls.n	8004d3e <HAL_DMA_Init+0x2ae>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	2b52      	cmp	r3, #82	; 0x52
 8004d38:	d801      	bhi.n	8004d3e <HAL_DMA_Init+0x2ae>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e000      	b.n	8004d40 <HAL_DMA_Init+0x2b0>
 8004d3e:	2300      	movs	r3, #0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d4a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	f023 0307 	bic.w	r3, r3, #7
 8004d62:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	2b04      	cmp	r3, #4
 8004d74:	d117      	bne.n	8004da6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00e      	beq.n	8004da6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f001 ff1d 	bl	8006bc8 <DMA_CheckFifoParam>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2240      	movs	r2, #64	; 0x40
 8004d98:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e197      	b.n	80050d6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f001 fe58 	bl	8006a64 <DMA_CalcBaseAndBitshift>
 8004db4:	4603      	mov	r3, r0
 8004db6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dbc:	f003 031f 	and.w	r3, r3, #31
 8004dc0:	223f      	movs	r2, #63	; 0x3f
 8004dc2:	409a      	lsls	r2, r3
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	609a      	str	r2, [r3, #8]
 8004dc8:	e0cd      	b.n	8004f66 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a3b      	ldr	r2, [pc, #236]	; (8004ebc <HAL_DMA_Init+0x42c>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d022      	beq.n	8004e1a <HAL_DMA_Init+0x38a>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a39      	ldr	r2, [pc, #228]	; (8004ec0 <HAL_DMA_Init+0x430>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d01d      	beq.n	8004e1a <HAL_DMA_Init+0x38a>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a38      	ldr	r2, [pc, #224]	; (8004ec4 <HAL_DMA_Init+0x434>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d018      	beq.n	8004e1a <HAL_DMA_Init+0x38a>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a36      	ldr	r2, [pc, #216]	; (8004ec8 <HAL_DMA_Init+0x438>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d013      	beq.n	8004e1a <HAL_DMA_Init+0x38a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a35      	ldr	r2, [pc, #212]	; (8004ecc <HAL_DMA_Init+0x43c>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d00e      	beq.n	8004e1a <HAL_DMA_Init+0x38a>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a33      	ldr	r2, [pc, #204]	; (8004ed0 <HAL_DMA_Init+0x440>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d009      	beq.n	8004e1a <HAL_DMA_Init+0x38a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a32      	ldr	r2, [pc, #200]	; (8004ed4 <HAL_DMA_Init+0x444>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d004      	beq.n	8004e1a <HAL_DMA_Init+0x38a>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a30      	ldr	r2, [pc, #192]	; (8004ed8 <HAL_DMA_Init+0x448>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d101      	bne.n	8004e1e <HAL_DMA_Init+0x38e>
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e000      	b.n	8004e20 <HAL_DMA_Init+0x390>
 8004e1e:	2300      	movs	r3, #0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 8097 	beq.w	8004f54 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a24      	ldr	r2, [pc, #144]	; (8004ebc <HAL_DMA_Init+0x42c>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d021      	beq.n	8004e74 <HAL_DMA_Init+0x3e4>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a22      	ldr	r2, [pc, #136]	; (8004ec0 <HAL_DMA_Init+0x430>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d01c      	beq.n	8004e74 <HAL_DMA_Init+0x3e4>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a21      	ldr	r2, [pc, #132]	; (8004ec4 <HAL_DMA_Init+0x434>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d017      	beq.n	8004e74 <HAL_DMA_Init+0x3e4>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a1f      	ldr	r2, [pc, #124]	; (8004ec8 <HAL_DMA_Init+0x438>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d012      	beq.n	8004e74 <HAL_DMA_Init+0x3e4>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1e      	ldr	r2, [pc, #120]	; (8004ecc <HAL_DMA_Init+0x43c>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d00d      	beq.n	8004e74 <HAL_DMA_Init+0x3e4>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a1c      	ldr	r2, [pc, #112]	; (8004ed0 <HAL_DMA_Init+0x440>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d008      	beq.n	8004e74 <HAL_DMA_Init+0x3e4>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a1b      	ldr	r2, [pc, #108]	; (8004ed4 <HAL_DMA_Init+0x444>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d003      	beq.n	8004e74 <HAL_DMA_Init+0x3e4>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a19      	ldr	r2, [pc, #100]	; (8004ed8 <HAL_DMA_Init+0x448>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2202      	movs	r2, #2
 8004e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	4b12      	ldr	r3, [pc, #72]	; (8004edc <HAL_DMA_Init+0x44c>)
 8004e92:	4013      	ands	r3, r2
 8004e94:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	2b40      	cmp	r3, #64	; 0x40
 8004e9c:	d020      	beq.n	8004ee0 <HAL_DMA_Init+0x450>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	2b80      	cmp	r3, #128	; 0x80
 8004ea4:	d102      	bne.n	8004eac <HAL_DMA_Init+0x41c>
 8004ea6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004eaa:	e01a      	b.n	8004ee2 <HAL_DMA_Init+0x452>
 8004eac:	2300      	movs	r3, #0
 8004eae:	e018      	b.n	8004ee2 <HAL_DMA_Init+0x452>
 8004eb0:	fe10803f 	.word	0xfe10803f
 8004eb4:	5c001000 	.word	0x5c001000
 8004eb8:	ffff0000 	.word	0xffff0000
 8004ebc:	58025408 	.word	0x58025408
 8004ec0:	5802541c 	.word	0x5802541c
 8004ec4:	58025430 	.word	0x58025430
 8004ec8:	58025444 	.word	0x58025444
 8004ecc:	58025458 	.word	0x58025458
 8004ed0:	5802546c 	.word	0x5802546c
 8004ed4:	58025480 	.word	0x58025480
 8004ed8:	58025494 	.word	0x58025494
 8004edc:	fffe000f 	.word	0xfffe000f
 8004ee0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	68d2      	ldr	r2, [r2, #12]
 8004ee6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004ee8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004ef0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004ef8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004f00:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004f08:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004f10:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	461a      	mov	r2, r3
 8004f26:	4b6e      	ldr	r3, [pc, #440]	; (80050e0 <HAL_DMA_Init+0x650>)
 8004f28:	4413      	add	r3, r2
 8004f2a:	4a6e      	ldr	r2, [pc, #440]	; (80050e4 <HAL_DMA_Init+0x654>)
 8004f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f30:	091b      	lsrs	r3, r3, #4
 8004f32:	009a      	lsls	r2, r3, #2
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f001 fd93 	bl	8006a64 <DMA_CalcBaseAndBitshift>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f46:	f003 031f 	and.w	r3, r3, #31
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	409a      	lsls	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	605a      	str	r2, [r3, #4]
 8004f52:	e008      	b.n	8004f66 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2240      	movs	r2, #64	; 0x40
 8004f58:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2203      	movs	r2, #3
 8004f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e0b7      	b.n	80050d6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a5f      	ldr	r2, [pc, #380]	; (80050e8 <HAL_DMA_Init+0x658>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d072      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a5d      	ldr	r2, [pc, #372]	; (80050ec <HAL_DMA_Init+0x65c>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d06d      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a5c      	ldr	r2, [pc, #368]	; (80050f0 <HAL_DMA_Init+0x660>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d068      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a5a      	ldr	r2, [pc, #360]	; (80050f4 <HAL_DMA_Init+0x664>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d063      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a59      	ldr	r2, [pc, #356]	; (80050f8 <HAL_DMA_Init+0x668>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d05e      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a57      	ldr	r2, [pc, #348]	; (80050fc <HAL_DMA_Init+0x66c>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d059      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a56      	ldr	r2, [pc, #344]	; (8005100 <HAL_DMA_Init+0x670>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d054      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a54      	ldr	r2, [pc, #336]	; (8005104 <HAL_DMA_Init+0x674>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d04f      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a53      	ldr	r2, [pc, #332]	; (8005108 <HAL_DMA_Init+0x678>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d04a      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a51      	ldr	r2, [pc, #324]	; (800510c <HAL_DMA_Init+0x67c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d045      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a50      	ldr	r2, [pc, #320]	; (8005110 <HAL_DMA_Init+0x680>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d040      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a4e      	ldr	r2, [pc, #312]	; (8005114 <HAL_DMA_Init+0x684>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d03b      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a4d      	ldr	r2, [pc, #308]	; (8005118 <HAL_DMA_Init+0x688>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d036      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a4b      	ldr	r2, [pc, #300]	; (800511c <HAL_DMA_Init+0x68c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d031      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a4a      	ldr	r2, [pc, #296]	; (8005120 <HAL_DMA_Init+0x690>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d02c      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a48      	ldr	r2, [pc, #288]	; (8005124 <HAL_DMA_Init+0x694>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d027      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a47      	ldr	r2, [pc, #284]	; (8005128 <HAL_DMA_Init+0x698>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d022      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a45      	ldr	r2, [pc, #276]	; (800512c <HAL_DMA_Init+0x69c>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d01d      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a44      	ldr	r2, [pc, #272]	; (8005130 <HAL_DMA_Init+0x6a0>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d018      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a42      	ldr	r2, [pc, #264]	; (8005134 <HAL_DMA_Init+0x6a4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d013      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a41      	ldr	r2, [pc, #260]	; (8005138 <HAL_DMA_Init+0x6a8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d00e      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a3f      	ldr	r2, [pc, #252]	; (800513c <HAL_DMA_Init+0x6ac>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d009      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a3e      	ldr	r2, [pc, #248]	; (8005140 <HAL_DMA_Init+0x6b0>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d004      	beq.n	8005056 <HAL_DMA_Init+0x5c6>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a3c      	ldr	r2, [pc, #240]	; (8005144 <HAL_DMA_Init+0x6b4>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d101      	bne.n	800505a <HAL_DMA_Init+0x5ca>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <HAL_DMA_Init+0x5cc>
 800505a:	2300      	movs	r3, #0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d032      	beq.n	80050c6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f001 fe2d 	bl	8006cc0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	2b80      	cmp	r3, #128	; 0x80
 800506c:	d102      	bne.n	8005074 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800507c:	b2d2      	uxtb	r2, r2
 800507e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005088:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d010      	beq.n	80050b4 <HAL_DMA_Init+0x624>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	2b08      	cmp	r3, #8
 8005098:	d80c      	bhi.n	80050b4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f001 feaa 	bl	8006df4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80050b0:	605a      	str	r2, [r3, #4]
 80050b2:	e008      	b.n	80050c6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3718      	adds	r7, #24
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	a7fdabf8 	.word	0xa7fdabf8
 80050e4:	cccccccd 	.word	0xcccccccd
 80050e8:	40020010 	.word	0x40020010
 80050ec:	40020028 	.word	0x40020028
 80050f0:	40020040 	.word	0x40020040
 80050f4:	40020058 	.word	0x40020058
 80050f8:	40020070 	.word	0x40020070
 80050fc:	40020088 	.word	0x40020088
 8005100:	400200a0 	.word	0x400200a0
 8005104:	400200b8 	.word	0x400200b8
 8005108:	40020410 	.word	0x40020410
 800510c:	40020428 	.word	0x40020428
 8005110:	40020440 	.word	0x40020440
 8005114:	40020458 	.word	0x40020458
 8005118:	40020470 	.word	0x40020470
 800511c:	40020488 	.word	0x40020488
 8005120:	400204a0 	.word	0x400204a0
 8005124:	400204b8 	.word	0x400204b8
 8005128:	58025408 	.word	0x58025408
 800512c:	5802541c 	.word	0x5802541c
 8005130:	58025430 	.word	0x58025430
 8005134:	58025444 	.word	0x58025444
 8005138:	58025458 	.word	0x58025458
 800513c:	5802546c 	.word	0x5802546c
 8005140:	58025480 	.word	0x58025480
 8005144:	58025494 	.word	0x58025494

08005148 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b086      	sub	sp, #24
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005150:	f7ff fb3e 	bl	80047d0 <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e2dc      	b.n	800571a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b02      	cmp	r3, #2
 800516a:	d008      	beq.n	800517e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2280      	movs	r2, #128	; 0x80
 8005170:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e2cd      	b.n	800571a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a76      	ldr	r2, [pc, #472]	; (800535c <HAL_DMA_Abort+0x214>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d04a      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a74      	ldr	r2, [pc, #464]	; (8005360 <HAL_DMA_Abort+0x218>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d045      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a73      	ldr	r2, [pc, #460]	; (8005364 <HAL_DMA_Abort+0x21c>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d040      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a71      	ldr	r2, [pc, #452]	; (8005368 <HAL_DMA_Abort+0x220>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d03b      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a70      	ldr	r2, [pc, #448]	; (800536c <HAL_DMA_Abort+0x224>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d036      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a6e      	ldr	r2, [pc, #440]	; (8005370 <HAL_DMA_Abort+0x228>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d031      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a6d      	ldr	r2, [pc, #436]	; (8005374 <HAL_DMA_Abort+0x22c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d02c      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a6b      	ldr	r2, [pc, #428]	; (8005378 <HAL_DMA_Abort+0x230>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d027      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a6a      	ldr	r2, [pc, #424]	; (800537c <HAL_DMA_Abort+0x234>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d022      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a68      	ldr	r2, [pc, #416]	; (8005380 <HAL_DMA_Abort+0x238>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d01d      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a67      	ldr	r2, [pc, #412]	; (8005384 <HAL_DMA_Abort+0x23c>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d018      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a65      	ldr	r2, [pc, #404]	; (8005388 <HAL_DMA_Abort+0x240>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d013      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a64      	ldr	r2, [pc, #400]	; (800538c <HAL_DMA_Abort+0x244>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d00e      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a62      	ldr	r2, [pc, #392]	; (8005390 <HAL_DMA_Abort+0x248>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d009      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a61      	ldr	r2, [pc, #388]	; (8005394 <HAL_DMA_Abort+0x24c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d004      	beq.n	800521e <HAL_DMA_Abort+0xd6>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a5f      	ldr	r2, [pc, #380]	; (8005398 <HAL_DMA_Abort+0x250>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d101      	bne.n	8005222 <HAL_DMA_Abort+0xda>
 800521e:	2301      	movs	r3, #1
 8005220:	e000      	b.n	8005224 <HAL_DMA_Abort+0xdc>
 8005222:	2300      	movs	r3, #0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d013      	beq.n	8005250 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 021e 	bic.w	r2, r2, #30
 8005236:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	695a      	ldr	r2, [r3, #20]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005246:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	617b      	str	r3, [r7, #20]
 800524e:	e00a      	b.n	8005266 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f022 020e 	bic.w	r2, r2, #14
 800525e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a3c      	ldr	r2, [pc, #240]	; (800535c <HAL_DMA_Abort+0x214>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d072      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a3a      	ldr	r2, [pc, #232]	; (8005360 <HAL_DMA_Abort+0x218>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d06d      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a39      	ldr	r2, [pc, #228]	; (8005364 <HAL_DMA_Abort+0x21c>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d068      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a37      	ldr	r2, [pc, #220]	; (8005368 <HAL_DMA_Abort+0x220>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d063      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a36      	ldr	r2, [pc, #216]	; (800536c <HAL_DMA_Abort+0x224>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d05e      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a34      	ldr	r2, [pc, #208]	; (8005370 <HAL_DMA_Abort+0x228>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d059      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a33      	ldr	r2, [pc, #204]	; (8005374 <HAL_DMA_Abort+0x22c>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d054      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a31      	ldr	r2, [pc, #196]	; (8005378 <HAL_DMA_Abort+0x230>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d04f      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a30      	ldr	r2, [pc, #192]	; (800537c <HAL_DMA_Abort+0x234>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d04a      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2e      	ldr	r2, [pc, #184]	; (8005380 <HAL_DMA_Abort+0x238>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d045      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a2d      	ldr	r2, [pc, #180]	; (8005384 <HAL_DMA_Abort+0x23c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d040      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a2b      	ldr	r2, [pc, #172]	; (8005388 <HAL_DMA_Abort+0x240>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d03b      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a2a      	ldr	r2, [pc, #168]	; (800538c <HAL_DMA_Abort+0x244>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d036      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a28      	ldr	r2, [pc, #160]	; (8005390 <HAL_DMA_Abort+0x248>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d031      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a27      	ldr	r2, [pc, #156]	; (8005394 <HAL_DMA_Abort+0x24c>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d02c      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a25      	ldr	r2, [pc, #148]	; (8005398 <HAL_DMA_Abort+0x250>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d027      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a24      	ldr	r2, [pc, #144]	; (800539c <HAL_DMA_Abort+0x254>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d022      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a22      	ldr	r2, [pc, #136]	; (80053a0 <HAL_DMA_Abort+0x258>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d01d      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a21      	ldr	r2, [pc, #132]	; (80053a4 <HAL_DMA_Abort+0x25c>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d018      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a1f      	ldr	r2, [pc, #124]	; (80053a8 <HAL_DMA_Abort+0x260>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d013      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a1e      	ldr	r2, [pc, #120]	; (80053ac <HAL_DMA_Abort+0x264>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d00e      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a1c      	ldr	r2, [pc, #112]	; (80053b0 <HAL_DMA_Abort+0x268>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d009      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a1b      	ldr	r2, [pc, #108]	; (80053b4 <HAL_DMA_Abort+0x26c>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d004      	beq.n	8005356 <HAL_DMA_Abort+0x20e>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a19      	ldr	r2, [pc, #100]	; (80053b8 <HAL_DMA_Abort+0x270>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d132      	bne.n	80053bc <HAL_DMA_Abort+0x274>
 8005356:	2301      	movs	r3, #1
 8005358:	e031      	b.n	80053be <HAL_DMA_Abort+0x276>
 800535a:	bf00      	nop
 800535c:	40020010 	.word	0x40020010
 8005360:	40020028 	.word	0x40020028
 8005364:	40020040 	.word	0x40020040
 8005368:	40020058 	.word	0x40020058
 800536c:	40020070 	.word	0x40020070
 8005370:	40020088 	.word	0x40020088
 8005374:	400200a0 	.word	0x400200a0
 8005378:	400200b8 	.word	0x400200b8
 800537c:	40020410 	.word	0x40020410
 8005380:	40020428 	.word	0x40020428
 8005384:	40020440 	.word	0x40020440
 8005388:	40020458 	.word	0x40020458
 800538c:	40020470 	.word	0x40020470
 8005390:	40020488 	.word	0x40020488
 8005394:	400204a0 	.word	0x400204a0
 8005398:	400204b8 	.word	0x400204b8
 800539c:	58025408 	.word	0x58025408
 80053a0:	5802541c 	.word	0x5802541c
 80053a4:	58025430 	.word	0x58025430
 80053a8:	58025444 	.word	0x58025444
 80053ac:	58025458 	.word	0x58025458
 80053b0:	5802546c 	.word	0x5802546c
 80053b4:	58025480 	.word	0x58025480
 80053b8:	58025494 	.word	0x58025494
 80053bc:	2300      	movs	r3, #0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d007      	beq.n	80053d2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a6d      	ldr	r2, [pc, #436]	; (800558c <HAL_DMA_Abort+0x444>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d04a      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a6b      	ldr	r2, [pc, #428]	; (8005590 <HAL_DMA_Abort+0x448>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d045      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a6a      	ldr	r2, [pc, #424]	; (8005594 <HAL_DMA_Abort+0x44c>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d040      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a68      	ldr	r2, [pc, #416]	; (8005598 <HAL_DMA_Abort+0x450>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d03b      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a67      	ldr	r2, [pc, #412]	; (800559c <HAL_DMA_Abort+0x454>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d036      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a65      	ldr	r2, [pc, #404]	; (80055a0 <HAL_DMA_Abort+0x458>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d031      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a64      	ldr	r2, [pc, #400]	; (80055a4 <HAL_DMA_Abort+0x45c>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d02c      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a62      	ldr	r2, [pc, #392]	; (80055a8 <HAL_DMA_Abort+0x460>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d027      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a61      	ldr	r2, [pc, #388]	; (80055ac <HAL_DMA_Abort+0x464>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d022      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a5f      	ldr	r2, [pc, #380]	; (80055b0 <HAL_DMA_Abort+0x468>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d01d      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a5e      	ldr	r2, [pc, #376]	; (80055b4 <HAL_DMA_Abort+0x46c>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d018      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a5c      	ldr	r2, [pc, #368]	; (80055b8 <HAL_DMA_Abort+0x470>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d013      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a5b      	ldr	r2, [pc, #364]	; (80055bc <HAL_DMA_Abort+0x474>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d00e      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a59      	ldr	r2, [pc, #356]	; (80055c0 <HAL_DMA_Abort+0x478>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d009      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a58      	ldr	r2, [pc, #352]	; (80055c4 <HAL_DMA_Abort+0x47c>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d004      	beq.n	8005472 <HAL_DMA_Abort+0x32a>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a56      	ldr	r2, [pc, #344]	; (80055c8 <HAL_DMA_Abort+0x480>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d108      	bne.n	8005484 <HAL_DMA_Abort+0x33c>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0201 	bic.w	r2, r2, #1
 8005480:	601a      	str	r2, [r3, #0]
 8005482:	e007      	b.n	8005494 <HAL_DMA_Abort+0x34c>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 0201 	bic.w	r2, r2, #1
 8005492:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005494:	e013      	b.n	80054be <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005496:	f7ff f99b 	bl	80047d0 <HAL_GetTick>
 800549a:	4602      	mov	r2, r0
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	1ad3      	subs	r3, r2, r3
 80054a0:	2b05      	cmp	r3, #5
 80054a2:	d90c      	bls.n	80054be <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2220      	movs	r2, #32
 80054a8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2203      	movs	r2, #3
 80054ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e12d      	b.n	800571a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1e5      	bne.n	8005496 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a2f      	ldr	r2, [pc, #188]	; (800558c <HAL_DMA_Abort+0x444>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d04a      	beq.n	800556a <HAL_DMA_Abort+0x422>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a2d      	ldr	r2, [pc, #180]	; (8005590 <HAL_DMA_Abort+0x448>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d045      	beq.n	800556a <HAL_DMA_Abort+0x422>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a2c      	ldr	r2, [pc, #176]	; (8005594 <HAL_DMA_Abort+0x44c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d040      	beq.n	800556a <HAL_DMA_Abort+0x422>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a2a      	ldr	r2, [pc, #168]	; (8005598 <HAL_DMA_Abort+0x450>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d03b      	beq.n	800556a <HAL_DMA_Abort+0x422>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a29      	ldr	r2, [pc, #164]	; (800559c <HAL_DMA_Abort+0x454>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d036      	beq.n	800556a <HAL_DMA_Abort+0x422>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a27      	ldr	r2, [pc, #156]	; (80055a0 <HAL_DMA_Abort+0x458>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d031      	beq.n	800556a <HAL_DMA_Abort+0x422>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a26      	ldr	r2, [pc, #152]	; (80055a4 <HAL_DMA_Abort+0x45c>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d02c      	beq.n	800556a <HAL_DMA_Abort+0x422>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a24      	ldr	r2, [pc, #144]	; (80055a8 <HAL_DMA_Abort+0x460>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d027      	beq.n	800556a <HAL_DMA_Abort+0x422>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a23      	ldr	r2, [pc, #140]	; (80055ac <HAL_DMA_Abort+0x464>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d022      	beq.n	800556a <HAL_DMA_Abort+0x422>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a21      	ldr	r2, [pc, #132]	; (80055b0 <HAL_DMA_Abort+0x468>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d01d      	beq.n	800556a <HAL_DMA_Abort+0x422>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a20      	ldr	r2, [pc, #128]	; (80055b4 <HAL_DMA_Abort+0x46c>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d018      	beq.n	800556a <HAL_DMA_Abort+0x422>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a1e      	ldr	r2, [pc, #120]	; (80055b8 <HAL_DMA_Abort+0x470>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d013      	beq.n	800556a <HAL_DMA_Abort+0x422>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a1d      	ldr	r2, [pc, #116]	; (80055bc <HAL_DMA_Abort+0x474>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d00e      	beq.n	800556a <HAL_DMA_Abort+0x422>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a1b      	ldr	r2, [pc, #108]	; (80055c0 <HAL_DMA_Abort+0x478>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d009      	beq.n	800556a <HAL_DMA_Abort+0x422>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a1a      	ldr	r2, [pc, #104]	; (80055c4 <HAL_DMA_Abort+0x47c>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d004      	beq.n	800556a <HAL_DMA_Abort+0x422>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a18      	ldr	r2, [pc, #96]	; (80055c8 <HAL_DMA_Abort+0x480>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d101      	bne.n	800556e <HAL_DMA_Abort+0x426>
 800556a:	2301      	movs	r3, #1
 800556c:	e000      	b.n	8005570 <HAL_DMA_Abort+0x428>
 800556e:	2300      	movs	r3, #0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d02b      	beq.n	80055cc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005578:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800557e:	f003 031f 	and.w	r3, r3, #31
 8005582:	223f      	movs	r2, #63	; 0x3f
 8005584:	409a      	lsls	r2, r3
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	609a      	str	r2, [r3, #8]
 800558a:	e02a      	b.n	80055e2 <HAL_DMA_Abort+0x49a>
 800558c:	40020010 	.word	0x40020010
 8005590:	40020028 	.word	0x40020028
 8005594:	40020040 	.word	0x40020040
 8005598:	40020058 	.word	0x40020058
 800559c:	40020070 	.word	0x40020070
 80055a0:	40020088 	.word	0x40020088
 80055a4:	400200a0 	.word	0x400200a0
 80055a8:	400200b8 	.word	0x400200b8
 80055ac:	40020410 	.word	0x40020410
 80055b0:	40020428 	.word	0x40020428
 80055b4:	40020440 	.word	0x40020440
 80055b8:	40020458 	.word	0x40020458
 80055bc:	40020470 	.word	0x40020470
 80055c0:	40020488 	.word	0x40020488
 80055c4:	400204a0 	.word	0x400204a0
 80055c8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055d6:	f003 031f 	and.w	r3, r3, #31
 80055da:	2201      	movs	r2, #1
 80055dc:	409a      	lsls	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a4f      	ldr	r2, [pc, #316]	; (8005724 <HAL_DMA_Abort+0x5dc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d072      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a4d      	ldr	r2, [pc, #308]	; (8005728 <HAL_DMA_Abort+0x5e0>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d06d      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a4c      	ldr	r2, [pc, #304]	; (800572c <HAL_DMA_Abort+0x5e4>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d068      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a4a      	ldr	r2, [pc, #296]	; (8005730 <HAL_DMA_Abort+0x5e8>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d063      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a49      	ldr	r2, [pc, #292]	; (8005734 <HAL_DMA_Abort+0x5ec>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d05e      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a47      	ldr	r2, [pc, #284]	; (8005738 <HAL_DMA_Abort+0x5f0>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d059      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a46      	ldr	r2, [pc, #280]	; (800573c <HAL_DMA_Abort+0x5f4>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d054      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a44      	ldr	r2, [pc, #272]	; (8005740 <HAL_DMA_Abort+0x5f8>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d04f      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a43      	ldr	r2, [pc, #268]	; (8005744 <HAL_DMA_Abort+0x5fc>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d04a      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a41      	ldr	r2, [pc, #260]	; (8005748 <HAL_DMA_Abort+0x600>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d045      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a40      	ldr	r2, [pc, #256]	; (800574c <HAL_DMA_Abort+0x604>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d040      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a3e      	ldr	r2, [pc, #248]	; (8005750 <HAL_DMA_Abort+0x608>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d03b      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a3d      	ldr	r2, [pc, #244]	; (8005754 <HAL_DMA_Abort+0x60c>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d036      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a3b      	ldr	r2, [pc, #236]	; (8005758 <HAL_DMA_Abort+0x610>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d031      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a3a      	ldr	r2, [pc, #232]	; (800575c <HAL_DMA_Abort+0x614>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d02c      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a38      	ldr	r2, [pc, #224]	; (8005760 <HAL_DMA_Abort+0x618>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d027      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a37      	ldr	r2, [pc, #220]	; (8005764 <HAL_DMA_Abort+0x61c>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d022      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a35      	ldr	r2, [pc, #212]	; (8005768 <HAL_DMA_Abort+0x620>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d01d      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a34      	ldr	r2, [pc, #208]	; (800576c <HAL_DMA_Abort+0x624>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d018      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a32      	ldr	r2, [pc, #200]	; (8005770 <HAL_DMA_Abort+0x628>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d013      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a31      	ldr	r2, [pc, #196]	; (8005774 <HAL_DMA_Abort+0x62c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00e      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a2f      	ldr	r2, [pc, #188]	; (8005778 <HAL_DMA_Abort+0x630>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d009      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a2e      	ldr	r2, [pc, #184]	; (800577c <HAL_DMA_Abort+0x634>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d004      	beq.n	80056d2 <HAL_DMA_Abort+0x58a>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a2c      	ldr	r2, [pc, #176]	; (8005780 <HAL_DMA_Abort+0x638>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d101      	bne.n	80056d6 <HAL_DMA_Abort+0x58e>
 80056d2:	2301      	movs	r3, #1
 80056d4:	e000      	b.n	80056d8 <HAL_DMA_Abort+0x590>
 80056d6:	2300      	movs	r3, #0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d015      	beq.n	8005708 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80056e4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00c      	beq.n	8005708 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056fc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005706:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40020010 	.word	0x40020010
 8005728:	40020028 	.word	0x40020028
 800572c:	40020040 	.word	0x40020040
 8005730:	40020058 	.word	0x40020058
 8005734:	40020070 	.word	0x40020070
 8005738:	40020088 	.word	0x40020088
 800573c:	400200a0 	.word	0x400200a0
 8005740:	400200b8 	.word	0x400200b8
 8005744:	40020410 	.word	0x40020410
 8005748:	40020428 	.word	0x40020428
 800574c:	40020440 	.word	0x40020440
 8005750:	40020458 	.word	0x40020458
 8005754:	40020470 	.word	0x40020470
 8005758:	40020488 	.word	0x40020488
 800575c:	400204a0 	.word	0x400204a0
 8005760:	400204b8 	.word	0x400204b8
 8005764:	58025408 	.word	0x58025408
 8005768:	5802541c 	.word	0x5802541c
 800576c:	58025430 	.word	0x58025430
 8005770:	58025444 	.word	0x58025444
 8005774:	58025458 	.word	0x58025458
 8005778:	5802546c 	.word	0x5802546c
 800577c:	58025480 	.word	0x58025480
 8005780:	58025494 	.word	0x58025494

08005784 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e237      	b.n	8005c06 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800579c:	b2db      	uxtb	r3, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d004      	beq.n	80057ac <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2280      	movs	r2, #128	; 0x80
 80057a6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e22c      	b.n	8005c06 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a5c      	ldr	r2, [pc, #368]	; (8005924 <HAL_DMA_Abort_IT+0x1a0>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d04a      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a5b      	ldr	r2, [pc, #364]	; (8005928 <HAL_DMA_Abort_IT+0x1a4>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d045      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a59      	ldr	r2, [pc, #356]	; (800592c <HAL_DMA_Abort_IT+0x1a8>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d040      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a58      	ldr	r2, [pc, #352]	; (8005930 <HAL_DMA_Abort_IT+0x1ac>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d03b      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a56      	ldr	r2, [pc, #344]	; (8005934 <HAL_DMA_Abort_IT+0x1b0>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d036      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a55      	ldr	r2, [pc, #340]	; (8005938 <HAL_DMA_Abort_IT+0x1b4>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d031      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a53      	ldr	r2, [pc, #332]	; (800593c <HAL_DMA_Abort_IT+0x1b8>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d02c      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a52      	ldr	r2, [pc, #328]	; (8005940 <HAL_DMA_Abort_IT+0x1bc>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d027      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a50      	ldr	r2, [pc, #320]	; (8005944 <HAL_DMA_Abort_IT+0x1c0>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d022      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a4f      	ldr	r2, [pc, #316]	; (8005948 <HAL_DMA_Abort_IT+0x1c4>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d01d      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a4d      	ldr	r2, [pc, #308]	; (800594c <HAL_DMA_Abort_IT+0x1c8>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d018      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a4c      	ldr	r2, [pc, #304]	; (8005950 <HAL_DMA_Abort_IT+0x1cc>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d013      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a4a      	ldr	r2, [pc, #296]	; (8005954 <HAL_DMA_Abort_IT+0x1d0>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d00e      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a49      	ldr	r2, [pc, #292]	; (8005958 <HAL_DMA_Abort_IT+0x1d4>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d009      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a47      	ldr	r2, [pc, #284]	; (800595c <HAL_DMA_Abort_IT+0x1d8>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d004      	beq.n	800584c <HAL_DMA_Abort_IT+0xc8>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a46      	ldr	r2, [pc, #280]	; (8005960 <HAL_DMA_Abort_IT+0x1dc>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d101      	bne.n	8005850 <HAL_DMA_Abort_IT+0xcc>
 800584c:	2301      	movs	r3, #1
 800584e:	e000      	b.n	8005852 <HAL_DMA_Abort_IT+0xce>
 8005850:	2300      	movs	r3, #0
 8005852:	2b00      	cmp	r3, #0
 8005854:	f000 8086 	beq.w	8005964 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2204      	movs	r2, #4
 800585c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a2f      	ldr	r2, [pc, #188]	; (8005924 <HAL_DMA_Abort_IT+0x1a0>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d04a      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a2e      	ldr	r2, [pc, #184]	; (8005928 <HAL_DMA_Abort_IT+0x1a4>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d045      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a2c      	ldr	r2, [pc, #176]	; (800592c <HAL_DMA_Abort_IT+0x1a8>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d040      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a2b      	ldr	r2, [pc, #172]	; (8005930 <HAL_DMA_Abort_IT+0x1ac>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d03b      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a29      	ldr	r2, [pc, #164]	; (8005934 <HAL_DMA_Abort_IT+0x1b0>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d036      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a28      	ldr	r2, [pc, #160]	; (8005938 <HAL_DMA_Abort_IT+0x1b4>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d031      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a26      	ldr	r2, [pc, #152]	; (800593c <HAL_DMA_Abort_IT+0x1b8>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d02c      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a25      	ldr	r2, [pc, #148]	; (8005940 <HAL_DMA_Abort_IT+0x1bc>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d027      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a23      	ldr	r2, [pc, #140]	; (8005944 <HAL_DMA_Abort_IT+0x1c0>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d022      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a22      	ldr	r2, [pc, #136]	; (8005948 <HAL_DMA_Abort_IT+0x1c4>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d01d      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a20      	ldr	r2, [pc, #128]	; (800594c <HAL_DMA_Abort_IT+0x1c8>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d018      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a1f      	ldr	r2, [pc, #124]	; (8005950 <HAL_DMA_Abort_IT+0x1cc>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d013      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a1d      	ldr	r2, [pc, #116]	; (8005954 <HAL_DMA_Abort_IT+0x1d0>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d00e      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a1c      	ldr	r2, [pc, #112]	; (8005958 <HAL_DMA_Abort_IT+0x1d4>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d009      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a1a      	ldr	r2, [pc, #104]	; (800595c <HAL_DMA_Abort_IT+0x1d8>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d004      	beq.n	8005900 <HAL_DMA_Abort_IT+0x17c>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a19      	ldr	r2, [pc, #100]	; (8005960 <HAL_DMA_Abort_IT+0x1dc>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d108      	bne.n	8005912 <HAL_DMA_Abort_IT+0x18e>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0201 	bic.w	r2, r2, #1
 800590e:	601a      	str	r2, [r3, #0]
 8005910:	e178      	b.n	8005c04 <HAL_DMA_Abort_IT+0x480>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0201 	bic.w	r2, r2, #1
 8005920:	601a      	str	r2, [r3, #0]
 8005922:	e16f      	b.n	8005c04 <HAL_DMA_Abort_IT+0x480>
 8005924:	40020010 	.word	0x40020010
 8005928:	40020028 	.word	0x40020028
 800592c:	40020040 	.word	0x40020040
 8005930:	40020058 	.word	0x40020058
 8005934:	40020070 	.word	0x40020070
 8005938:	40020088 	.word	0x40020088
 800593c:	400200a0 	.word	0x400200a0
 8005940:	400200b8 	.word	0x400200b8
 8005944:	40020410 	.word	0x40020410
 8005948:	40020428 	.word	0x40020428
 800594c:	40020440 	.word	0x40020440
 8005950:	40020458 	.word	0x40020458
 8005954:	40020470 	.word	0x40020470
 8005958:	40020488 	.word	0x40020488
 800595c:	400204a0 	.word	0x400204a0
 8005960:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 020e 	bic.w	r2, r2, #14
 8005972:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a6c      	ldr	r2, [pc, #432]	; (8005b2c <HAL_DMA_Abort_IT+0x3a8>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d04a      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a6b      	ldr	r2, [pc, #428]	; (8005b30 <HAL_DMA_Abort_IT+0x3ac>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d045      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a69      	ldr	r2, [pc, #420]	; (8005b34 <HAL_DMA_Abort_IT+0x3b0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d040      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a68      	ldr	r2, [pc, #416]	; (8005b38 <HAL_DMA_Abort_IT+0x3b4>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d03b      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a66      	ldr	r2, [pc, #408]	; (8005b3c <HAL_DMA_Abort_IT+0x3b8>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d036      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a65      	ldr	r2, [pc, #404]	; (8005b40 <HAL_DMA_Abort_IT+0x3bc>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d031      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a63      	ldr	r2, [pc, #396]	; (8005b44 <HAL_DMA_Abort_IT+0x3c0>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d02c      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a62      	ldr	r2, [pc, #392]	; (8005b48 <HAL_DMA_Abort_IT+0x3c4>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d027      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a60      	ldr	r2, [pc, #384]	; (8005b4c <HAL_DMA_Abort_IT+0x3c8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d022      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a5f      	ldr	r2, [pc, #380]	; (8005b50 <HAL_DMA_Abort_IT+0x3cc>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d01d      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a5d      	ldr	r2, [pc, #372]	; (8005b54 <HAL_DMA_Abort_IT+0x3d0>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d018      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a5c      	ldr	r2, [pc, #368]	; (8005b58 <HAL_DMA_Abort_IT+0x3d4>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d013      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a5a      	ldr	r2, [pc, #360]	; (8005b5c <HAL_DMA_Abort_IT+0x3d8>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00e      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a59      	ldr	r2, [pc, #356]	; (8005b60 <HAL_DMA_Abort_IT+0x3dc>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d009      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a57      	ldr	r2, [pc, #348]	; (8005b64 <HAL_DMA_Abort_IT+0x3e0>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d004      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x290>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a56      	ldr	r2, [pc, #344]	; (8005b68 <HAL_DMA_Abort_IT+0x3e4>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d108      	bne.n	8005a26 <HAL_DMA_Abort_IT+0x2a2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f022 0201 	bic.w	r2, r2, #1
 8005a22:	601a      	str	r2, [r3, #0]
 8005a24:	e007      	b.n	8005a36 <HAL_DMA_Abort_IT+0x2b2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f022 0201 	bic.w	r2, r2, #1
 8005a34:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a3c      	ldr	r2, [pc, #240]	; (8005b2c <HAL_DMA_Abort_IT+0x3a8>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d072      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a3a      	ldr	r2, [pc, #232]	; (8005b30 <HAL_DMA_Abort_IT+0x3ac>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d06d      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a39      	ldr	r2, [pc, #228]	; (8005b34 <HAL_DMA_Abort_IT+0x3b0>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d068      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a37      	ldr	r2, [pc, #220]	; (8005b38 <HAL_DMA_Abort_IT+0x3b4>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d063      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a36      	ldr	r2, [pc, #216]	; (8005b3c <HAL_DMA_Abort_IT+0x3b8>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d05e      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a34      	ldr	r2, [pc, #208]	; (8005b40 <HAL_DMA_Abort_IT+0x3bc>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d059      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a33      	ldr	r2, [pc, #204]	; (8005b44 <HAL_DMA_Abort_IT+0x3c0>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d054      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a31      	ldr	r2, [pc, #196]	; (8005b48 <HAL_DMA_Abort_IT+0x3c4>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d04f      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a30      	ldr	r2, [pc, #192]	; (8005b4c <HAL_DMA_Abort_IT+0x3c8>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d04a      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a2e      	ldr	r2, [pc, #184]	; (8005b50 <HAL_DMA_Abort_IT+0x3cc>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d045      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a2d      	ldr	r2, [pc, #180]	; (8005b54 <HAL_DMA_Abort_IT+0x3d0>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d040      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a2b      	ldr	r2, [pc, #172]	; (8005b58 <HAL_DMA_Abort_IT+0x3d4>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d03b      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a2a      	ldr	r2, [pc, #168]	; (8005b5c <HAL_DMA_Abort_IT+0x3d8>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d036      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a28      	ldr	r2, [pc, #160]	; (8005b60 <HAL_DMA_Abort_IT+0x3dc>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d031      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a27      	ldr	r2, [pc, #156]	; (8005b64 <HAL_DMA_Abort_IT+0x3e0>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d02c      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a25      	ldr	r2, [pc, #148]	; (8005b68 <HAL_DMA_Abort_IT+0x3e4>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d027      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a24      	ldr	r2, [pc, #144]	; (8005b6c <HAL_DMA_Abort_IT+0x3e8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d022      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a22      	ldr	r2, [pc, #136]	; (8005b70 <HAL_DMA_Abort_IT+0x3ec>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d01d      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a21      	ldr	r2, [pc, #132]	; (8005b74 <HAL_DMA_Abort_IT+0x3f0>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d018      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1f      	ldr	r2, [pc, #124]	; (8005b78 <HAL_DMA_Abort_IT+0x3f4>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d013      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a1e      	ldr	r2, [pc, #120]	; (8005b7c <HAL_DMA_Abort_IT+0x3f8>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d00e      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1c      	ldr	r2, [pc, #112]	; (8005b80 <HAL_DMA_Abort_IT+0x3fc>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d009      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a1b      	ldr	r2, [pc, #108]	; (8005b84 <HAL_DMA_Abort_IT+0x400>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d004      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x3a2>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a19      	ldr	r2, [pc, #100]	; (8005b88 <HAL_DMA_Abort_IT+0x404>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d132      	bne.n	8005b8c <HAL_DMA_Abort_IT+0x408>
 8005b26:	2301      	movs	r3, #1
 8005b28:	e031      	b.n	8005b8e <HAL_DMA_Abort_IT+0x40a>
 8005b2a:	bf00      	nop
 8005b2c:	40020010 	.word	0x40020010
 8005b30:	40020028 	.word	0x40020028
 8005b34:	40020040 	.word	0x40020040
 8005b38:	40020058 	.word	0x40020058
 8005b3c:	40020070 	.word	0x40020070
 8005b40:	40020088 	.word	0x40020088
 8005b44:	400200a0 	.word	0x400200a0
 8005b48:	400200b8 	.word	0x400200b8
 8005b4c:	40020410 	.word	0x40020410
 8005b50:	40020428 	.word	0x40020428
 8005b54:	40020440 	.word	0x40020440
 8005b58:	40020458 	.word	0x40020458
 8005b5c:	40020470 	.word	0x40020470
 8005b60:	40020488 	.word	0x40020488
 8005b64:	400204a0 	.word	0x400204a0
 8005b68:	400204b8 	.word	0x400204b8
 8005b6c:	58025408 	.word	0x58025408
 8005b70:	5802541c 	.word	0x5802541c
 8005b74:	58025430 	.word	0x58025430
 8005b78:	58025444 	.word	0x58025444
 8005b7c:	58025458 	.word	0x58025458
 8005b80:	5802546c 	.word	0x5802546c
 8005b84:	58025480 	.word	0x58025480
 8005b88:	58025494 	.word	0x58025494
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d028      	beq.n	8005be4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ba0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ba6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bac:	f003 031f 	and.w	r3, r3, #31
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	409a      	lsls	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005bc0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00c      	beq.n	8005be4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bd8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005be2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d003      	beq.n	8005c04 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop

08005c10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	; 0x28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005c1c:	4b67      	ldr	r3, [pc, #412]	; (8005dbc <HAL_DMA_IRQHandler+0x1ac>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a67      	ldr	r2, [pc, #412]	; (8005dc0 <HAL_DMA_IRQHandler+0x1b0>)
 8005c22:	fba2 2303 	umull	r2, r3, r2, r3
 8005c26:	0a9b      	lsrs	r3, r3, #10
 8005c28:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c2e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c34:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a5f      	ldr	r2, [pc, #380]	; (8005dc4 <HAL_DMA_IRQHandler+0x1b4>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d04a      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a5d      	ldr	r2, [pc, #372]	; (8005dc8 <HAL_DMA_IRQHandler+0x1b8>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d045      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a5c      	ldr	r2, [pc, #368]	; (8005dcc <HAL_DMA_IRQHandler+0x1bc>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d040      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a5a      	ldr	r2, [pc, #360]	; (8005dd0 <HAL_DMA_IRQHandler+0x1c0>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d03b      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a59      	ldr	r2, [pc, #356]	; (8005dd4 <HAL_DMA_IRQHandler+0x1c4>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d036      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a57      	ldr	r2, [pc, #348]	; (8005dd8 <HAL_DMA_IRQHandler+0x1c8>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d031      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a56      	ldr	r2, [pc, #344]	; (8005ddc <HAL_DMA_IRQHandler+0x1cc>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d02c      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a54      	ldr	r2, [pc, #336]	; (8005de0 <HAL_DMA_IRQHandler+0x1d0>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d027      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a53      	ldr	r2, [pc, #332]	; (8005de4 <HAL_DMA_IRQHandler+0x1d4>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d022      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a51      	ldr	r2, [pc, #324]	; (8005de8 <HAL_DMA_IRQHandler+0x1d8>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d01d      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a50      	ldr	r2, [pc, #320]	; (8005dec <HAL_DMA_IRQHandler+0x1dc>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d018      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a4e      	ldr	r2, [pc, #312]	; (8005df0 <HAL_DMA_IRQHandler+0x1e0>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d013      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a4d      	ldr	r2, [pc, #308]	; (8005df4 <HAL_DMA_IRQHandler+0x1e4>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d00e      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a4b      	ldr	r2, [pc, #300]	; (8005df8 <HAL_DMA_IRQHandler+0x1e8>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d009      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a4a      	ldr	r2, [pc, #296]	; (8005dfc <HAL_DMA_IRQHandler+0x1ec>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d004      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xd2>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a48      	ldr	r2, [pc, #288]	; (8005e00 <HAL_DMA_IRQHandler+0x1f0>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d101      	bne.n	8005ce6 <HAL_DMA_IRQHandler+0xd6>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e000      	b.n	8005ce8 <HAL_DMA_IRQHandler+0xd8>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	f000 842b 	beq.w	8006544 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf2:	f003 031f 	and.w	r3, r3, #31
 8005cf6:	2208      	movs	r2, #8
 8005cf8:	409a      	lsls	r2, r3
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f000 80a2 	beq.w	8005e48 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a2e      	ldr	r2, [pc, #184]	; (8005dc4 <HAL_DMA_IRQHandler+0x1b4>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d04a      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a2d      	ldr	r2, [pc, #180]	; (8005dc8 <HAL_DMA_IRQHandler+0x1b8>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d045      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a2b      	ldr	r2, [pc, #172]	; (8005dcc <HAL_DMA_IRQHandler+0x1bc>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d040      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a2a      	ldr	r2, [pc, #168]	; (8005dd0 <HAL_DMA_IRQHandler+0x1c0>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d03b      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a28      	ldr	r2, [pc, #160]	; (8005dd4 <HAL_DMA_IRQHandler+0x1c4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d036      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a27      	ldr	r2, [pc, #156]	; (8005dd8 <HAL_DMA_IRQHandler+0x1c8>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d031      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a25      	ldr	r2, [pc, #148]	; (8005ddc <HAL_DMA_IRQHandler+0x1cc>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d02c      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a24      	ldr	r2, [pc, #144]	; (8005de0 <HAL_DMA_IRQHandler+0x1d0>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d027      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a22      	ldr	r2, [pc, #136]	; (8005de4 <HAL_DMA_IRQHandler+0x1d4>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d022      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a21      	ldr	r2, [pc, #132]	; (8005de8 <HAL_DMA_IRQHandler+0x1d8>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d01d      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a1f      	ldr	r2, [pc, #124]	; (8005dec <HAL_DMA_IRQHandler+0x1dc>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d018      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a1e      	ldr	r2, [pc, #120]	; (8005df0 <HAL_DMA_IRQHandler+0x1e0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d013      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a1c      	ldr	r2, [pc, #112]	; (8005df4 <HAL_DMA_IRQHandler+0x1e4>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d00e      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a1b      	ldr	r2, [pc, #108]	; (8005df8 <HAL_DMA_IRQHandler+0x1e8>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d009      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a19      	ldr	r2, [pc, #100]	; (8005dfc <HAL_DMA_IRQHandler+0x1ec>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d004      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x194>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a18      	ldr	r2, [pc, #96]	; (8005e00 <HAL_DMA_IRQHandler+0x1f0>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d12f      	bne.n	8005e04 <HAL_DMA_IRQHandler+0x1f4>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0304 	and.w	r3, r3, #4
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	bf14      	ite	ne
 8005db2:	2301      	movne	r3, #1
 8005db4:	2300      	moveq	r3, #0
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	e02e      	b.n	8005e18 <HAL_DMA_IRQHandler+0x208>
 8005dba:	bf00      	nop
 8005dbc:	24000004 	.word	0x24000004
 8005dc0:	1b4e81b5 	.word	0x1b4e81b5
 8005dc4:	40020010 	.word	0x40020010
 8005dc8:	40020028 	.word	0x40020028
 8005dcc:	40020040 	.word	0x40020040
 8005dd0:	40020058 	.word	0x40020058
 8005dd4:	40020070 	.word	0x40020070
 8005dd8:	40020088 	.word	0x40020088
 8005ddc:	400200a0 	.word	0x400200a0
 8005de0:	400200b8 	.word	0x400200b8
 8005de4:	40020410 	.word	0x40020410
 8005de8:	40020428 	.word	0x40020428
 8005dec:	40020440 	.word	0x40020440
 8005df0:	40020458 	.word	0x40020458
 8005df4:	40020470 	.word	0x40020470
 8005df8:	40020488 	.word	0x40020488
 8005dfc:	400204a0 	.word	0x400204a0
 8005e00:	400204b8 	.word	0x400204b8
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0308 	and.w	r3, r3, #8
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	bf14      	ite	ne
 8005e12:	2301      	movne	r3, #1
 8005e14:	2300      	moveq	r3, #0
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d015      	beq.n	8005e48 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0204 	bic.w	r2, r2, #4
 8005e2a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e30:	f003 031f 	and.w	r3, r3, #31
 8005e34:	2208      	movs	r2, #8
 8005e36:	409a      	lsls	r2, r3
 8005e38:	6a3b      	ldr	r3, [r7, #32]
 8005e3a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e40:	f043 0201 	orr.w	r2, r3, #1
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e4c:	f003 031f 	and.w	r3, r3, #31
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	fa22 f303 	lsr.w	r3, r2, r3
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d06e      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a69      	ldr	r2, [pc, #420]	; (8006008 <HAL_DMA_IRQHandler+0x3f8>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d04a      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a67      	ldr	r2, [pc, #412]	; (800600c <HAL_DMA_IRQHandler+0x3fc>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d045      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a66      	ldr	r2, [pc, #408]	; (8006010 <HAL_DMA_IRQHandler+0x400>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d040      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a64      	ldr	r2, [pc, #400]	; (8006014 <HAL_DMA_IRQHandler+0x404>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d03b      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a63      	ldr	r2, [pc, #396]	; (8006018 <HAL_DMA_IRQHandler+0x408>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d036      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a61      	ldr	r2, [pc, #388]	; (800601c <HAL_DMA_IRQHandler+0x40c>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d031      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a60      	ldr	r2, [pc, #384]	; (8006020 <HAL_DMA_IRQHandler+0x410>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d02c      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a5e      	ldr	r2, [pc, #376]	; (8006024 <HAL_DMA_IRQHandler+0x414>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d027      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a5d      	ldr	r2, [pc, #372]	; (8006028 <HAL_DMA_IRQHandler+0x418>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d022      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a5b      	ldr	r2, [pc, #364]	; (800602c <HAL_DMA_IRQHandler+0x41c>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d01d      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a5a      	ldr	r2, [pc, #360]	; (8006030 <HAL_DMA_IRQHandler+0x420>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d018      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a58      	ldr	r2, [pc, #352]	; (8006034 <HAL_DMA_IRQHandler+0x424>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d013      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a57      	ldr	r2, [pc, #348]	; (8006038 <HAL_DMA_IRQHandler+0x428>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d00e      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a55      	ldr	r2, [pc, #340]	; (800603c <HAL_DMA_IRQHandler+0x42c>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d009      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a54      	ldr	r2, [pc, #336]	; (8006040 <HAL_DMA_IRQHandler+0x430>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d004      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ee>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a52      	ldr	r2, [pc, #328]	; (8006044 <HAL_DMA_IRQHandler+0x434>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d10a      	bne.n	8005f14 <HAL_DMA_IRQHandler+0x304>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	bf14      	ite	ne
 8005f0c:	2301      	movne	r3, #1
 8005f0e:	2300      	moveq	r3, #0
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	e003      	b.n	8005f1c <HAL_DMA_IRQHandler+0x30c>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00d      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f24:	f003 031f 	and.w	r3, r3, #31
 8005f28:	2201      	movs	r2, #1
 8005f2a:	409a      	lsls	r2, r3
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f34:	f043 0202 	orr.w	r2, r3, #2
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f40:	f003 031f 	and.w	r3, r3, #31
 8005f44:	2204      	movs	r2, #4
 8005f46:	409a      	lsls	r2, r3
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 808f 	beq.w	8006070 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a2c      	ldr	r2, [pc, #176]	; (8006008 <HAL_DMA_IRQHandler+0x3f8>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d04a      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a2a      	ldr	r2, [pc, #168]	; (800600c <HAL_DMA_IRQHandler+0x3fc>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d045      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a29      	ldr	r2, [pc, #164]	; (8006010 <HAL_DMA_IRQHandler+0x400>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d040      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a27      	ldr	r2, [pc, #156]	; (8006014 <HAL_DMA_IRQHandler+0x404>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d03b      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a26      	ldr	r2, [pc, #152]	; (8006018 <HAL_DMA_IRQHandler+0x408>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d036      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a24      	ldr	r2, [pc, #144]	; (800601c <HAL_DMA_IRQHandler+0x40c>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d031      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a23      	ldr	r2, [pc, #140]	; (8006020 <HAL_DMA_IRQHandler+0x410>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d02c      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a21      	ldr	r2, [pc, #132]	; (8006024 <HAL_DMA_IRQHandler+0x414>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d027      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a20      	ldr	r2, [pc, #128]	; (8006028 <HAL_DMA_IRQHandler+0x418>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d022      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a1e      	ldr	r2, [pc, #120]	; (800602c <HAL_DMA_IRQHandler+0x41c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d01d      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a1d      	ldr	r2, [pc, #116]	; (8006030 <HAL_DMA_IRQHandler+0x420>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d018      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a1b      	ldr	r2, [pc, #108]	; (8006034 <HAL_DMA_IRQHandler+0x424>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d013      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a1a      	ldr	r2, [pc, #104]	; (8006038 <HAL_DMA_IRQHandler+0x428>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d00e      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a18      	ldr	r2, [pc, #96]	; (800603c <HAL_DMA_IRQHandler+0x42c>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d009      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a17      	ldr	r2, [pc, #92]	; (8006040 <HAL_DMA_IRQHandler+0x430>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d004      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x3e2>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a15      	ldr	r2, [pc, #84]	; (8006044 <HAL_DMA_IRQHandler+0x434>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d12a      	bne.n	8006048 <HAL_DMA_IRQHandler+0x438>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0302 	and.w	r3, r3, #2
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	bf14      	ite	ne
 8006000:	2301      	movne	r3, #1
 8006002:	2300      	moveq	r3, #0
 8006004:	b2db      	uxtb	r3, r3
 8006006:	e023      	b.n	8006050 <HAL_DMA_IRQHandler+0x440>
 8006008:	40020010 	.word	0x40020010
 800600c:	40020028 	.word	0x40020028
 8006010:	40020040 	.word	0x40020040
 8006014:	40020058 	.word	0x40020058
 8006018:	40020070 	.word	0x40020070
 800601c:	40020088 	.word	0x40020088
 8006020:	400200a0 	.word	0x400200a0
 8006024:	400200b8 	.word	0x400200b8
 8006028:	40020410 	.word	0x40020410
 800602c:	40020428 	.word	0x40020428
 8006030:	40020440 	.word	0x40020440
 8006034:	40020458 	.word	0x40020458
 8006038:	40020470 	.word	0x40020470
 800603c:	40020488 	.word	0x40020488
 8006040:	400204a0 	.word	0x400204a0
 8006044:	400204b8 	.word	0x400204b8
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2300      	movs	r3, #0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00d      	beq.n	8006070 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006058:	f003 031f 	and.w	r3, r3, #31
 800605c:	2204      	movs	r2, #4
 800605e:	409a      	lsls	r2, r3
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006068:	f043 0204 	orr.w	r2, r3, #4
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006074:	f003 031f 	and.w	r3, r3, #31
 8006078:	2210      	movs	r2, #16
 800607a:	409a      	lsls	r2, r3
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	4013      	ands	r3, r2
 8006080:	2b00      	cmp	r3, #0
 8006082:	f000 80a6 	beq.w	80061d2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a85      	ldr	r2, [pc, #532]	; (80062a0 <HAL_DMA_IRQHandler+0x690>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d04a      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a83      	ldr	r2, [pc, #524]	; (80062a4 <HAL_DMA_IRQHandler+0x694>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d045      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a82      	ldr	r2, [pc, #520]	; (80062a8 <HAL_DMA_IRQHandler+0x698>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d040      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a80      	ldr	r2, [pc, #512]	; (80062ac <HAL_DMA_IRQHandler+0x69c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d03b      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a7f      	ldr	r2, [pc, #508]	; (80062b0 <HAL_DMA_IRQHandler+0x6a0>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d036      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a7d      	ldr	r2, [pc, #500]	; (80062b4 <HAL_DMA_IRQHandler+0x6a4>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d031      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a7c      	ldr	r2, [pc, #496]	; (80062b8 <HAL_DMA_IRQHandler+0x6a8>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d02c      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a7a      	ldr	r2, [pc, #488]	; (80062bc <HAL_DMA_IRQHandler+0x6ac>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d027      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a79      	ldr	r2, [pc, #484]	; (80062c0 <HAL_DMA_IRQHandler+0x6b0>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d022      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a77      	ldr	r2, [pc, #476]	; (80062c4 <HAL_DMA_IRQHandler+0x6b4>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d01d      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a76      	ldr	r2, [pc, #472]	; (80062c8 <HAL_DMA_IRQHandler+0x6b8>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d018      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a74      	ldr	r2, [pc, #464]	; (80062cc <HAL_DMA_IRQHandler+0x6bc>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d013      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a73      	ldr	r2, [pc, #460]	; (80062d0 <HAL_DMA_IRQHandler+0x6c0>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d00e      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a71      	ldr	r2, [pc, #452]	; (80062d4 <HAL_DMA_IRQHandler+0x6c4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d009      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a70      	ldr	r2, [pc, #448]	; (80062d8 <HAL_DMA_IRQHandler+0x6c8>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d004      	beq.n	8006126 <HAL_DMA_IRQHandler+0x516>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a6e      	ldr	r2, [pc, #440]	; (80062dc <HAL_DMA_IRQHandler+0x6cc>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d10a      	bne.n	800613c <HAL_DMA_IRQHandler+0x52c>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0308 	and.w	r3, r3, #8
 8006130:	2b00      	cmp	r3, #0
 8006132:	bf14      	ite	ne
 8006134:	2301      	movne	r3, #1
 8006136:	2300      	moveq	r3, #0
 8006138:	b2db      	uxtb	r3, r3
 800613a:	e009      	b.n	8006150 <HAL_DMA_IRQHandler+0x540>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0304 	and.w	r3, r3, #4
 8006146:	2b00      	cmp	r3, #0
 8006148:	bf14      	ite	ne
 800614a:	2301      	movne	r3, #1
 800614c:	2300      	moveq	r3, #0
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d03e      	beq.n	80061d2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006158:	f003 031f 	and.w	r3, r3, #31
 800615c:	2210      	movs	r2, #16
 800615e:	409a      	lsls	r2, r3
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d018      	beq.n	80061a4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d108      	bne.n	8006192 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006184:	2b00      	cmp	r3, #0
 8006186:	d024      	beq.n	80061d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	4798      	blx	r3
 8006190:	e01f      	b.n	80061d2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006196:	2b00      	cmp	r3, #0
 8006198:	d01b      	beq.n	80061d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	4798      	blx	r3
 80061a2:	e016      	b.n	80061d2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d107      	bne.n	80061c2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0208 	bic.w	r2, r2, #8
 80061c0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061d6:	f003 031f 	and.w	r3, r3, #31
 80061da:	2220      	movs	r2, #32
 80061dc:	409a      	lsls	r2, r3
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	4013      	ands	r3, r2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 8110 	beq.w	8006408 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a2c      	ldr	r2, [pc, #176]	; (80062a0 <HAL_DMA_IRQHandler+0x690>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d04a      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a2b      	ldr	r2, [pc, #172]	; (80062a4 <HAL_DMA_IRQHandler+0x694>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d045      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a29      	ldr	r2, [pc, #164]	; (80062a8 <HAL_DMA_IRQHandler+0x698>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d040      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a28      	ldr	r2, [pc, #160]	; (80062ac <HAL_DMA_IRQHandler+0x69c>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d03b      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a26      	ldr	r2, [pc, #152]	; (80062b0 <HAL_DMA_IRQHandler+0x6a0>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d036      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a25      	ldr	r2, [pc, #148]	; (80062b4 <HAL_DMA_IRQHandler+0x6a4>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d031      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a23      	ldr	r2, [pc, #140]	; (80062b8 <HAL_DMA_IRQHandler+0x6a8>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d02c      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a22      	ldr	r2, [pc, #136]	; (80062bc <HAL_DMA_IRQHandler+0x6ac>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d027      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a20      	ldr	r2, [pc, #128]	; (80062c0 <HAL_DMA_IRQHandler+0x6b0>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d022      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a1f      	ldr	r2, [pc, #124]	; (80062c4 <HAL_DMA_IRQHandler+0x6b4>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d01d      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a1d      	ldr	r2, [pc, #116]	; (80062c8 <HAL_DMA_IRQHandler+0x6b8>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d018      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a1c      	ldr	r2, [pc, #112]	; (80062cc <HAL_DMA_IRQHandler+0x6bc>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d013      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a1a      	ldr	r2, [pc, #104]	; (80062d0 <HAL_DMA_IRQHandler+0x6c0>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d00e      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a19      	ldr	r2, [pc, #100]	; (80062d4 <HAL_DMA_IRQHandler+0x6c4>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d009      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a17      	ldr	r2, [pc, #92]	; (80062d8 <HAL_DMA_IRQHandler+0x6c8>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d004      	beq.n	8006288 <HAL_DMA_IRQHandler+0x678>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a16      	ldr	r2, [pc, #88]	; (80062dc <HAL_DMA_IRQHandler+0x6cc>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d12b      	bne.n	80062e0 <HAL_DMA_IRQHandler+0x6d0>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0310 	and.w	r3, r3, #16
 8006292:	2b00      	cmp	r3, #0
 8006294:	bf14      	ite	ne
 8006296:	2301      	movne	r3, #1
 8006298:	2300      	moveq	r3, #0
 800629a:	b2db      	uxtb	r3, r3
 800629c:	e02a      	b.n	80062f4 <HAL_DMA_IRQHandler+0x6e4>
 800629e:	bf00      	nop
 80062a0:	40020010 	.word	0x40020010
 80062a4:	40020028 	.word	0x40020028
 80062a8:	40020040 	.word	0x40020040
 80062ac:	40020058 	.word	0x40020058
 80062b0:	40020070 	.word	0x40020070
 80062b4:	40020088 	.word	0x40020088
 80062b8:	400200a0 	.word	0x400200a0
 80062bc:	400200b8 	.word	0x400200b8
 80062c0:	40020410 	.word	0x40020410
 80062c4:	40020428 	.word	0x40020428
 80062c8:	40020440 	.word	0x40020440
 80062cc:	40020458 	.word	0x40020458
 80062d0:	40020470 	.word	0x40020470
 80062d4:	40020488 	.word	0x40020488
 80062d8:	400204a0 	.word	0x400204a0
 80062dc:	400204b8 	.word	0x400204b8
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	bf14      	ite	ne
 80062ee:	2301      	movne	r3, #1
 80062f0:	2300      	moveq	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f000 8087 	beq.w	8006408 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062fe:	f003 031f 	and.w	r3, r3, #31
 8006302:	2220      	movs	r2, #32
 8006304:	409a      	lsls	r2, r3
 8006306:	6a3b      	ldr	r3, [r7, #32]
 8006308:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b04      	cmp	r3, #4
 8006314:	d139      	bne.n	800638a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0216 	bic.w	r2, r2, #22
 8006324:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	695a      	ldr	r2, [r3, #20]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006334:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633a:	2b00      	cmp	r3, #0
 800633c:	d103      	bne.n	8006346 <HAL_DMA_IRQHandler+0x736>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006342:	2b00      	cmp	r3, #0
 8006344:	d007      	beq.n	8006356 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 0208 	bic.w	r2, r2, #8
 8006354:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800635a:	f003 031f 	and.w	r3, r3, #31
 800635e:	223f      	movs	r2, #63	; 0x3f
 8006360:	409a      	lsls	r2, r3
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 834a 	beq.w	8006a14 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	4798      	blx	r3
          }
          return;
 8006388:	e344      	b.n	8006a14 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006394:	2b00      	cmp	r3, #0
 8006396:	d018      	beq.n	80063ca <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d108      	bne.n	80063b8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d02c      	beq.n	8006408 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	4798      	blx	r3
 80063b6:	e027      	b.n	8006408 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d023      	beq.n	8006408 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	4798      	blx	r3
 80063c8:	e01e      	b.n	8006408 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10f      	bne.n	80063f8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f022 0210 	bic.w	r2, r2, #16
 80063e6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d003      	beq.n	8006408 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800640c:	2b00      	cmp	r3, #0
 800640e:	f000 8306 	beq.w	8006a1e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006416:	f003 0301 	and.w	r3, r3, #1
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 8088 	beq.w	8006530 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2204      	movs	r2, #4
 8006424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a7a      	ldr	r2, [pc, #488]	; (8006618 <HAL_DMA_IRQHandler+0xa08>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d04a      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a79      	ldr	r2, [pc, #484]	; (800661c <HAL_DMA_IRQHandler+0xa0c>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d045      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a77      	ldr	r2, [pc, #476]	; (8006620 <HAL_DMA_IRQHandler+0xa10>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d040      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a76      	ldr	r2, [pc, #472]	; (8006624 <HAL_DMA_IRQHandler+0xa14>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d03b      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a74      	ldr	r2, [pc, #464]	; (8006628 <HAL_DMA_IRQHandler+0xa18>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d036      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a73      	ldr	r2, [pc, #460]	; (800662c <HAL_DMA_IRQHandler+0xa1c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d031      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a71      	ldr	r2, [pc, #452]	; (8006630 <HAL_DMA_IRQHandler+0xa20>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d02c      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a70      	ldr	r2, [pc, #448]	; (8006634 <HAL_DMA_IRQHandler+0xa24>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d027      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a6e      	ldr	r2, [pc, #440]	; (8006638 <HAL_DMA_IRQHandler+0xa28>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d022      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a6d      	ldr	r2, [pc, #436]	; (800663c <HAL_DMA_IRQHandler+0xa2c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d01d      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a6b      	ldr	r2, [pc, #428]	; (8006640 <HAL_DMA_IRQHandler+0xa30>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d018      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a6a      	ldr	r2, [pc, #424]	; (8006644 <HAL_DMA_IRQHandler+0xa34>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d013      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a68      	ldr	r2, [pc, #416]	; (8006648 <HAL_DMA_IRQHandler+0xa38>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d00e      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a67      	ldr	r2, [pc, #412]	; (800664c <HAL_DMA_IRQHandler+0xa3c>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d009      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a65      	ldr	r2, [pc, #404]	; (8006650 <HAL_DMA_IRQHandler+0xa40>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d004      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x8b8>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a64      	ldr	r2, [pc, #400]	; (8006654 <HAL_DMA_IRQHandler+0xa44>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d108      	bne.n	80064da <HAL_DMA_IRQHandler+0x8ca>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0201 	bic.w	r2, r2, #1
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	e007      	b.n	80064ea <HAL_DMA_IRQHandler+0x8da>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0201 	bic.w	r2, r2, #1
 80064e8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	3301      	adds	r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d307      	bcc.n	8006506 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0301 	and.w	r3, r3, #1
 8006500:	2b00      	cmp	r3, #0
 8006502:	d1f2      	bne.n	80064ea <HAL_DMA_IRQHandler+0x8da>
 8006504:	e000      	b.n	8006508 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006506:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d004      	beq.n	8006520 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2203      	movs	r2, #3
 800651a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800651e:	e003      	b.n	8006528 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006534:	2b00      	cmp	r3, #0
 8006536:	f000 8272 	beq.w	8006a1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	4798      	blx	r3
 8006542:	e26c      	b.n	8006a1e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a43      	ldr	r2, [pc, #268]	; (8006658 <HAL_DMA_IRQHandler+0xa48>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d022      	beq.n	8006594 <HAL_DMA_IRQHandler+0x984>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a42      	ldr	r2, [pc, #264]	; (800665c <HAL_DMA_IRQHandler+0xa4c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d01d      	beq.n	8006594 <HAL_DMA_IRQHandler+0x984>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a40      	ldr	r2, [pc, #256]	; (8006660 <HAL_DMA_IRQHandler+0xa50>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d018      	beq.n	8006594 <HAL_DMA_IRQHandler+0x984>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a3f      	ldr	r2, [pc, #252]	; (8006664 <HAL_DMA_IRQHandler+0xa54>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d013      	beq.n	8006594 <HAL_DMA_IRQHandler+0x984>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a3d      	ldr	r2, [pc, #244]	; (8006668 <HAL_DMA_IRQHandler+0xa58>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d00e      	beq.n	8006594 <HAL_DMA_IRQHandler+0x984>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a3c      	ldr	r2, [pc, #240]	; (800666c <HAL_DMA_IRQHandler+0xa5c>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d009      	beq.n	8006594 <HAL_DMA_IRQHandler+0x984>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a3a      	ldr	r2, [pc, #232]	; (8006670 <HAL_DMA_IRQHandler+0xa60>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d004      	beq.n	8006594 <HAL_DMA_IRQHandler+0x984>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a39      	ldr	r2, [pc, #228]	; (8006674 <HAL_DMA_IRQHandler+0xa64>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d101      	bne.n	8006598 <HAL_DMA_IRQHandler+0x988>
 8006594:	2301      	movs	r3, #1
 8006596:	e000      	b.n	800659a <HAL_DMA_IRQHandler+0x98a>
 8006598:	2300      	movs	r3, #0
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 823f 	beq.w	8006a1e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065ac:	f003 031f 	and.w	r3, r3, #31
 80065b0:	2204      	movs	r2, #4
 80065b2:	409a      	lsls	r2, r3
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	4013      	ands	r3, r2
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 80cd 	beq.w	8006758 <HAL_DMA_IRQHandler+0xb48>
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	f003 0304 	and.w	r3, r3, #4
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 80c7 	beq.w	8006758 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065ce:	f003 031f 	and.w	r3, r3, #31
 80065d2:	2204      	movs	r2, #4
 80065d4:	409a      	lsls	r2, r3
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d049      	beq.n	8006678 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d109      	bne.n	8006602 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 8210 	beq.w	8006a18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006600:	e20a      	b.n	8006a18 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 8206 	beq.w	8006a18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006614:	e200      	b.n	8006a18 <HAL_DMA_IRQHandler+0xe08>
 8006616:	bf00      	nop
 8006618:	40020010 	.word	0x40020010
 800661c:	40020028 	.word	0x40020028
 8006620:	40020040 	.word	0x40020040
 8006624:	40020058 	.word	0x40020058
 8006628:	40020070 	.word	0x40020070
 800662c:	40020088 	.word	0x40020088
 8006630:	400200a0 	.word	0x400200a0
 8006634:	400200b8 	.word	0x400200b8
 8006638:	40020410 	.word	0x40020410
 800663c:	40020428 	.word	0x40020428
 8006640:	40020440 	.word	0x40020440
 8006644:	40020458 	.word	0x40020458
 8006648:	40020470 	.word	0x40020470
 800664c:	40020488 	.word	0x40020488
 8006650:	400204a0 	.word	0x400204a0
 8006654:	400204b8 	.word	0x400204b8
 8006658:	58025408 	.word	0x58025408
 800665c:	5802541c 	.word	0x5802541c
 8006660:	58025430 	.word	0x58025430
 8006664:	58025444 	.word	0x58025444
 8006668:	58025458 	.word	0x58025458
 800666c:	5802546c 	.word	0x5802546c
 8006670:	58025480 	.word	0x58025480
 8006674:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	f003 0320 	and.w	r3, r3, #32
 800667e:	2b00      	cmp	r3, #0
 8006680:	d160      	bne.n	8006744 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a7f      	ldr	r2, [pc, #508]	; (8006884 <HAL_DMA_IRQHandler+0xc74>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d04a      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a7d      	ldr	r2, [pc, #500]	; (8006888 <HAL_DMA_IRQHandler+0xc78>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d045      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a7c      	ldr	r2, [pc, #496]	; (800688c <HAL_DMA_IRQHandler+0xc7c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d040      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a7a      	ldr	r2, [pc, #488]	; (8006890 <HAL_DMA_IRQHandler+0xc80>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d03b      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a79      	ldr	r2, [pc, #484]	; (8006894 <HAL_DMA_IRQHandler+0xc84>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d036      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a77      	ldr	r2, [pc, #476]	; (8006898 <HAL_DMA_IRQHandler+0xc88>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d031      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a76      	ldr	r2, [pc, #472]	; (800689c <HAL_DMA_IRQHandler+0xc8c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d02c      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a74      	ldr	r2, [pc, #464]	; (80068a0 <HAL_DMA_IRQHandler+0xc90>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d027      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a73      	ldr	r2, [pc, #460]	; (80068a4 <HAL_DMA_IRQHandler+0xc94>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d022      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a71      	ldr	r2, [pc, #452]	; (80068a8 <HAL_DMA_IRQHandler+0xc98>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d01d      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a70      	ldr	r2, [pc, #448]	; (80068ac <HAL_DMA_IRQHandler+0xc9c>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d018      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a6e      	ldr	r2, [pc, #440]	; (80068b0 <HAL_DMA_IRQHandler+0xca0>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d013      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a6d      	ldr	r2, [pc, #436]	; (80068b4 <HAL_DMA_IRQHandler+0xca4>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d00e      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a6b      	ldr	r2, [pc, #428]	; (80068b8 <HAL_DMA_IRQHandler+0xca8>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d009      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a6a      	ldr	r2, [pc, #424]	; (80068bc <HAL_DMA_IRQHandler+0xcac>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d004      	beq.n	8006722 <HAL_DMA_IRQHandler+0xb12>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a68      	ldr	r2, [pc, #416]	; (80068c0 <HAL_DMA_IRQHandler+0xcb0>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d108      	bne.n	8006734 <HAL_DMA_IRQHandler+0xb24>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f022 0208 	bic.w	r2, r2, #8
 8006730:	601a      	str	r2, [r3, #0]
 8006732:	e007      	b.n	8006744 <HAL_DMA_IRQHandler+0xb34>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0204 	bic.w	r2, r2, #4
 8006742:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 8165 	beq.w	8006a18 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006756:	e15f      	b.n	8006a18 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800675c:	f003 031f 	and.w	r3, r3, #31
 8006760:	2202      	movs	r2, #2
 8006762:	409a      	lsls	r2, r3
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	4013      	ands	r3, r2
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 80c5 	beq.w	80068f8 <HAL_DMA_IRQHandler+0xce8>
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f003 0302 	and.w	r3, r3, #2
 8006774:	2b00      	cmp	r3, #0
 8006776:	f000 80bf 	beq.w	80068f8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800677e:	f003 031f 	and.w	r3, r3, #31
 8006782:	2202      	movs	r2, #2
 8006784:	409a      	lsls	r2, r3
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d018      	beq.n	80067c6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d109      	bne.n	80067b2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 813a 	beq.w	8006a1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067b0:	e134      	b.n	8006a1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 8130 	beq.w	8006a1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067c4:	e12a      	b.n	8006a1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f003 0320 	and.w	r3, r3, #32
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f040 8089 	bne.w	80068e4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a2b      	ldr	r2, [pc, #172]	; (8006884 <HAL_DMA_IRQHandler+0xc74>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d04a      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a29      	ldr	r2, [pc, #164]	; (8006888 <HAL_DMA_IRQHandler+0xc78>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d045      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a28      	ldr	r2, [pc, #160]	; (800688c <HAL_DMA_IRQHandler+0xc7c>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d040      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a26      	ldr	r2, [pc, #152]	; (8006890 <HAL_DMA_IRQHandler+0xc80>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d03b      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a25      	ldr	r2, [pc, #148]	; (8006894 <HAL_DMA_IRQHandler+0xc84>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d036      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a23      	ldr	r2, [pc, #140]	; (8006898 <HAL_DMA_IRQHandler+0xc88>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d031      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a22      	ldr	r2, [pc, #136]	; (800689c <HAL_DMA_IRQHandler+0xc8c>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d02c      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a20      	ldr	r2, [pc, #128]	; (80068a0 <HAL_DMA_IRQHandler+0xc90>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d027      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a1f      	ldr	r2, [pc, #124]	; (80068a4 <HAL_DMA_IRQHandler+0xc94>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d022      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a1d      	ldr	r2, [pc, #116]	; (80068a8 <HAL_DMA_IRQHandler+0xc98>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d01d      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a1c      	ldr	r2, [pc, #112]	; (80068ac <HAL_DMA_IRQHandler+0xc9c>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d018      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a1a      	ldr	r2, [pc, #104]	; (80068b0 <HAL_DMA_IRQHandler+0xca0>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d013      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a19      	ldr	r2, [pc, #100]	; (80068b4 <HAL_DMA_IRQHandler+0xca4>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00e      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a17      	ldr	r2, [pc, #92]	; (80068b8 <HAL_DMA_IRQHandler+0xca8>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d009      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a16      	ldr	r2, [pc, #88]	; (80068bc <HAL_DMA_IRQHandler+0xcac>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d004      	beq.n	8006872 <HAL_DMA_IRQHandler+0xc62>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a14      	ldr	r2, [pc, #80]	; (80068c0 <HAL_DMA_IRQHandler+0xcb0>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d128      	bne.n	80068c4 <HAL_DMA_IRQHandler+0xcb4>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 0214 	bic.w	r2, r2, #20
 8006880:	601a      	str	r2, [r3, #0]
 8006882:	e027      	b.n	80068d4 <HAL_DMA_IRQHandler+0xcc4>
 8006884:	40020010 	.word	0x40020010
 8006888:	40020028 	.word	0x40020028
 800688c:	40020040 	.word	0x40020040
 8006890:	40020058 	.word	0x40020058
 8006894:	40020070 	.word	0x40020070
 8006898:	40020088 	.word	0x40020088
 800689c:	400200a0 	.word	0x400200a0
 80068a0:	400200b8 	.word	0x400200b8
 80068a4:	40020410 	.word	0x40020410
 80068a8:	40020428 	.word	0x40020428
 80068ac:	40020440 	.word	0x40020440
 80068b0:	40020458 	.word	0x40020458
 80068b4:	40020470 	.word	0x40020470
 80068b8:	40020488 	.word	0x40020488
 80068bc:	400204a0 	.word	0x400204a0
 80068c0:	400204b8 	.word	0x400204b8
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 020a 	bic.w	r2, r2, #10
 80068d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 8097 	beq.w	8006a1c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80068f6:	e091      	b.n	8006a1c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068fc:	f003 031f 	and.w	r3, r3, #31
 8006900:	2208      	movs	r2, #8
 8006902:	409a      	lsls	r2, r3
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	4013      	ands	r3, r2
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 8088 	beq.w	8006a1e <HAL_DMA_IRQHandler+0xe0e>
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f003 0308 	and.w	r3, r3, #8
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 8082 	beq.w	8006a1e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a41      	ldr	r2, [pc, #260]	; (8006a24 <HAL_DMA_IRQHandler+0xe14>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d04a      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a3f      	ldr	r2, [pc, #252]	; (8006a28 <HAL_DMA_IRQHandler+0xe18>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d045      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a3e      	ldr	r2, [pc, #248]	; (8006a2c <HAL_DMA_IRQHandler+0xe1c>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d040      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a3c      	ldr	r2, [pc, #240]	; (8006a30 <HAL_DMA_IRQHandler+0xe20>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d03b      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a3b      	ldr	r2, [pc, #236]	; (8006a34 <HAL_DMA_IRQHandler+0xe24>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d036      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a39      	ldr	r2, [pc, #228]	; (8006a38 <HAL_DMA_IRQHandler+0xe28>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d031      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a38      	ldr	r2, [pc, #224]	; (8006a3c <HAL_DMA_IRQHandler+0xe2c>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d02c      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a36      	ldr	r2, [pc, #216]	; (8006a40 <HAL_DMA_IRQHandler+0xe30>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d027      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a35      	ldr	r2, [pc, #212]	; (8006a44 <HAL_DMA_IRQHandler+0xe34>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d022      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a33      	ldr	r2, [pc, #204]	; (8006a48 <HAL_DMA_IRQHandler+0xe38>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d01d      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a32      	ldr	r2, [pc, #200]	; (8006a4c <HAL_DMA_IRQHandler+0xe3c>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d018      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a30      	ldr	r2, [pc, #192]	; (8006a50 <HAL_DMA_IRQHandler+0xe40>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d013      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a2f      	ldr	r2, [pc, #188]	; (8006a54 <HAL_DMA_IRQHandler+0xe44>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d00e      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a2d      	ldr	r2, [pc, #180]	; (8006a58 <HAL_DMA_IRQHandler+0xe48>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d009      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a2c      	ldr	r2, [pc, #176]	; (8006a5c <HAL_DMA_IRQHandler+0xe4c>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d004      	beq.n	80069ba <HAL_DMA_IRQHandler+0xdaa>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a2a      	ldr	r2, [pc, #168]	; (8006a60 <HAL_DMA_IRQHandler+0xe50>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d108      	bne.n	80069cc <HAL_DMA_IRQHandler+0xdbc>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f022 021c 	bic.w	r2, r2, #28
 80069c8:	601a      	str	r2, [r3, #0]
 80069ca:	e007      	b.n	80069dc <HAL_DMA_IRQHandler+0xdcc>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 020e 	bic.w	r2, r2, #14
 80069da:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069e0:	f003 031f 	and.w	r3, r3, #31
 80069e4:	2201      	movs	r2, #1
 80069e6:	409a      	lsls	r2, r3
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d009      	beq.n	8006a1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	4798      	blx	r3
 8006a12:	e004      	b.n	8006a1e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006a14:	bf00      	nop
 8006a16:	e002      	b.n	8006a1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a18:	bf00      	nop
 8006a1a:	e000      	b.n	8006a1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a1c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006a1e:	3728      	adds	r7, #40	; 0x28
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	40020010 	.word	0x40020010
 8006a28:	40020028 	.word	0x40020028
 8006a2c:	40020040 	.word	0x40020040
 8006a30:	40020058 	.word	0x40020058
 8006a34:	40020070 	.word	0x40020070
 8006a38:	40020088 	.word	0x40020088
 8006a3c:	400200a0 	.word	0x400200a0
 8006a40:	400200b8 	.word	0x400200b8
 8006a44:	40020410 	.word	0x40020410
 8006a48:	40020428 	.word	0x40020428
 8006a4c:	40020440 	.word	0x40020440
 8006a50:	40020458 	.word	0x40020458
 8006a54:	40020470 	.word	0x40020470
 8006a58:	40020488 	.word	0x40020488
 8006a5c:	400204a0 	.word	0x400204a0
 8006a60:	400204b8 	.word	0x400204b8

08006a64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a42      	ldr	r2, [pc, #264]	; (8006b7c <DMA_CalcBaseAndBitshift+0x118>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d04a      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a41      	ldr	r2, [pc, #260]	; (8006b80 <DMA_CalcBaseAndBitshift+0x11c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d045      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a3f      	ldr	r2, [pc, #252]	; (8006b84 <DMA_CalcBaseAndBitshift+0x120>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d040      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a3e      	ldr	r2, [pc, #248]	; (8006b88 <DMA_CalcBaseAndBitshift+0x124>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d03b      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a3c      	ldr	r2, [pc, #240]	; (8006b8c <DMA_CalcBaseAndBitshift+0x128>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d036      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a3b      	ldr	r2, [pc, #236]	; (8006b90 <DMA_CalcBaseAndBitshift+0x12c>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d031      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a39      	ldr	r2, [pc, #228]	; (8006b94 <DMA_CalcBaseAndBitshift+0x130>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d02c      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a38      	ldr	r2, [pc, #224]	; (8006b98 <DMA_CalcBaseAndBitshift+0x134>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d027      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a36      	ldr	r2, [pc, #216]	; (8006b9c <DMA_CalcBaseAndBitshift+0x138>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d022      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a35      	ldr	r2, [pc, #212]	; (8006ba0 <DMA_CalcBaseAndBitshift+0x13c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d01d      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a33      	ldr	r2, [pc, #204]	; (8006ba4 <DMA_CalcBaseAndBitshift+0x140>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d018      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a32      	ldr	r2, [pc, #200]	; (8006ba8 <DMA_CalcBaseAndBitshift+0x144>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d013      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a30      	ldr	r2, [pc, #192]	; (8006bac <DMA_CalcBaseAndBitshift+0x148>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d00e      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a2f      	ldr	r2, [pc, #188]	; (8006bb0 <DMA_CalcBaseAndBitshift+0x14c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d009      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a2d      	ldr	r2, [pc, #180]	; (8006bb4 <DMA_CalcBaseAndBitshift+0x150>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d004      	beq.n	8006b0c <DMA_CalcBaseAndBitshift+0xa8>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a2c      	ldr	r2, [pc, #176]	; (8006bb8 <DMA_CalcBaseAndBitshift+0x154>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d101      	bne.n	8006b10 <DMA_CalcBaseAndBitshift+0xac>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e000      	b.n	8006b12 <DMA_CalcBaseAndBitshift+0xae>
 8006b10:	2300      	movs	r3, #0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d024      	beq.n	8006b60 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	3b10      	subs	r3, #16
 8006b1e:	4a27      	ldr	r2, [pc, #156]	; (8006bbc <DMA_CalcBaseAndBitshift+0x158>)
 8006b20:	fba2 2303 	umull	r2, r3, r2, r3
 8006b24:	091b      	lsrs	r3, r3, #4
 8006b26:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f003 0307 	and.w	r3, r3, #7
 8006b2e:	4a24      	ldr	r2, [pc, #144]	; (8006bc0 <DMA_CalcBaseAndBitshift+0x15c>)
 8006b30:	5cd3      	ldrb	r3, [r2, r3]
 8006b32:	461a      	mov	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d908      	bls.n	8006b50 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	461a      	mov	r2, r3
 8006b44:	4b1f      	ldr	r3, [pc, #124]	; (8006bc4 <DMA_CalcBaseAndBitshift+0x160>)
 8006b46:	4013      	ands	r3, r2
 8006b48:	1d1a      	adds	r2, r3, #4
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	659a      	str	r2, [r3, #88]	; 0x58
 8006b4e:	e00d      	b.n	8006b6c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	461a      	mov	r2, r3
 8006b56:	4b1b      	ldr	r3, [pc, #108]	; (8006bc4 <DMA_CalcBaseAndBitshift+0x160>)
 8006b58:	4013      	ands	r3, r2
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	6593      	str	r3, [r2, #88]	; 0x58
 8006b5e:	e005      	b.n	8006b6c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	40020010 	.word	0x40020010
 8006b80:	40020028 	.word	0x40020028
 8006b84:	40020040 	.word	0x40020040
 8006b88:	40020058 	.word	0x40020058
 8006b8c:	40020070 	.word	0x40020070
 8006b90:	40020088 	.word	0x40020088
 8006b94:	400200a0 	.word	0x400200a0
 8006b98:	400200b8 	.word	0x400200b8
 8006b9c:	40020410 	.word	0x40020410
 8006ba0:	40020428 	.word	0x40020428
 8006ba4:	40020440 	.word	0x40020440
 8006ba8:	40020458 	.word	0x40020458
 8006bac:	40020470 	.word	0x40020470
 8006bb0:	40020488 	.word	0x40020488
 8006bb4:	400204a0 	.word	0x400204a0
 8006bb8:	400204b8 	.word	0x400204b8
 8006bbc:	aaaaaaab 	.word	0xaaaaaaab
 8006bc0:	0800f4b0 	.word	0x0800f4b0
 8006bc4:	fffffc00 	.word	0xfffffc00

08006bc8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d120      	bne.n	8006c1e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be0:	2b03      	cmp	r3, #3
 8006be2:	d858      	bhi.n	8006c96 <DMA_CheckFifoParam+0xce>
 8006be4:	a201      	add	r2, pc, #4	; (adr r2, 8006bec <DMA_CheckFifoParam+0x24>)
 8006be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bea:	bf00      	nop
 8006bec:	08006bfd 	.word	0x08006bfd
 8006bf0:	08006c0f 	.word	0x08006c0f
 8006bf4:	08006bfd 	.word	0x08006bfd
 8006bf8:	08006c97 	.word	0x08006c97
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d048      	beq.n	8006c9a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c0c:	e045      	b.n	8006c9a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c12:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c16:	d142      	bne.n	8006c9e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c1c:	e03f      	b.n	8006c9e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c26:	d123      	bne.n	8006c70 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c2c:	2b03      	cmp	r3, #3
 8006c2e:	d838      	bhi.n	8006ca2 <DMA_CheckFifoParam+0xda>
 8006c30:	a201      	add	r2, pc, #4	; (adr r2, 8006c38 <DMA_CheckFifoParam+0x70>)
 8006c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c36:	bf00      	nop
 8006c38:	08006c49 	.word	0x08006c49
 8006c3c:	08006c4f 	.word	0x08006c4f
 8006c40:	08006c49 	.word	0x08006c49
 8006c44:	08006c61 	.word	0x08006c61
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	73fb      	strb	r3, [r7, #15]
        break;
 8006c4c:	e030      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d025      	beq.n	8006ca6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c5e:	e022      	b.n	8006ca6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c64:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c68:	d11f      	bne.n	8006caa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c6e:	e01c      	b.n	8006caa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d902      	bls.n	8006c7e <DMA_CheckFifoParam+0xb6>
 8006c78:	2b03      	cmp	r3, #3
 8006c7a:	d003      	beq.n	8006c84 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006c7c:	e018      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	73fb      	strb	r3, [r7, #15]
        break;
 8006c82:	e015      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00e      	beq.n	8006cae <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	73fb      	strb	r3, [r7, #15]
    break;
 8006c94:	e00b      	b.n	8006cae <DMA_CheckFifoParam+0xe6>
        break;
 8006c96:	bf00      	nop
 8006c98:	e00a      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8006c9a:	bf00      	nop
 8006c9c:	e008      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8006c9e:	bf00      	nop
 8006ca0:	e006      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8006ca2:	bf00      	nop
 8006ca4:	e004      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8006ca6:	bf00      	nop
 8006ca8:	e002      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8006caa:	bf00      	nop
 8006cac:	e000      	b.n	8006cb0 <DMA_CheckFifoParam+0xe8>
    break;
 8006cae:	bf00      	nop
    }
  }

  return status;
 8006cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop

08006cc0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a38      	ldr	r2, [pc, #224]	; (8006db4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d022      	beq.n	8006d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a36      	ldr	r2, [pc, #216]	; (8006db8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d01d      	beq.n	8006d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a35      	ldr	r2, [pc, #212]	; (8006dbc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d018      	beq.n	8006d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a33      	ldr	r2, [pc, #204]	; (8006dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d013      	beq.n	8006d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a32      	ldr	r2, [pc, #200]	; (8006dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d00e      	beq.n	8006d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a30      	ldr	r2, [pc, #192]	; (8006dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d009      	beq.n	8006d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a2f      	ldr	r2, [pc, #188]	; (8006dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d004      	beq.n	8006d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a2d      	ldr	r2, [pc, #180]	; (8006dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d101      	bne.n	8006d22 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e000      	b.n	8006d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006d22:	2300      	movs	r3, #0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d01a      	beq.n	8006d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	3b08      	subs	r3, #8
 8006d30:	4a28      	ldr	r2, [pc, #160]	; (8006dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006d32:	fba2 2303 	umull	r2, r3, r2, r3
 8006d36:	091b      	lsrs	r3, r3, #4
 8006d38:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	4b26      	ldr	r3, [pc, #152]	; (8006dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006d3e:	4413      	add	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	461a      	mov	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a24      	ldr	r2, [pc, #144]	; (8006ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006d4c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f003 031f 	and.w	r3, r3, #31
 8006d54:	2201      	movs	r2, #1
 8006d56:	409a      	lsls	r2, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006d5c:	e024      	b.n	8006da8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	3b10      	subs	r3, #16
 8006d66:	4a1e      	ldr	r2, [pc, #120]	; (8006de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006d68:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6c:	091b      	lsrs	r3, r3, #4
 8006d6e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	4a1c      	ldr	r2, [pc, #112]	; (8006de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d806      	bhi.n	8006d86 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	4a1b      	ldr	r2, [pc, #108]	; (8006de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d902      	bls.n	8006d86 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	3308      	adds	r3, #8
 8006d84:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	4b18      	ldr	r3, [pc, #96]	; (8006dec <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006d8a:	4413      	add	r3, r2
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	461a      	mov	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a16      	ldr	r2, [pc, #88]	; (8006df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006d98:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f003 031f 	and.w	r3, r3, #31
 8006da0:	2201      	movs	r2, #1
 8006da2:	409a      	lsls	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006da8:	bf00      	nop
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	58025408 	.word	0x58025408
 8006db8:	5802541c 	.word	0x5802541c
 8006dbc:	58025430 	.word	0x58025430
 8006dc0:	58025444 	.word	0x58025444
 8006dc4:	58025458 	.word	0x58025458
 8006dc8:	5802546c 	.word	0x5802546c
 8006dcc:	58025480 	.word	0x58025480
 8006dd0:	58025494 	.word	0x58025494
 8006dd4:	cccccccd 	.word	0xcccccccd
 8006dd8:	16009600 	.word	0x16009600
 8006ddc:	58025880 	.word	0x58025880
 8006de0:	aaaaaaab 	.word	0xaaaaaaab
 8006de4:	400204b8 	.word	0x400204b8
 8006de8:	4002040f 	.word	0x4002040f
 8006dec:	10008200 	.word	0x10008200
 8006df0:	40020880 	.word	0x40020880

08006df4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b085      	sub	sp, #20
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d04a      	beq.n	8006ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	d847      	bhi.n	8006ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a25      	ldr	r2, [pc, #148]	; (8006eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d022      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a24      	ldr	r2, [pc, #144]	; (8006eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d01d      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a22      	ldr	r2, [pc, #136]	; (8006eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d018      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a21      	ldr	r2, [pc, #132]	; (8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d013      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a1f      	ldr	r2, [pc, #124]	; (8006ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d00e      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a1e      	ldr	r2, [pc, #120]	; (8006ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d009      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a1c      	ldr	r2, [pc, #112]	; (8006ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d004      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a1b      	ldr	r2, [pc, #108]	; (8006ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d101      	bne.n	8006e64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006e60:	2301      	movs	r3, #1
 8006e62:	e000      	b.n	8006e66 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006e64:	2300      	movs	r3, #0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d00a      	beq.n	8006e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	4b17      	ldr	r3, [pc, #92]	; (8006ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006e6e:	4413      	add	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	461a      	mov	r2, r3
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a15      	ldr	r2, [pc, #84]	; (8006ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006e7c:	671a      	str	r2, [r3, #112]	; 0x70
 8006e7e:	e009      	b.n	8006e94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	4b14      	ldr	r3, [pc, #80]	; (8006ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006e84:	4413      	add	r3, r2
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	461a      	mov	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a11      	ldr	r2, [pc, #68]	; (8006ed8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006e92:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	3b01      	subs	r3, #1
 8006e98:	2201      	movs	r2, #1
 8006e9a:	409a      	lsls	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8006ea0:	bf00      	nop
 8006ea2:	3714      	adds	r7, #20
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr
 8006eac:	58025408 	.word	0x58025408
 8006eb0:	5802541c 	.word	0x5802541c
 8006eb4:	58025430 	.word	0x58025430
 8006eb8:	58025444 	.word	0x58025444
 8006ebc:	58025458 	.word	0x58025458
 8006ec0:	5802546c 	.word	0x5802546c
 8006ec4:	58025480 	.word	0x58025480
 8006ec8:	58025494 	.word	0x58025494
 8006ecc:	1600963f 	.word	0x1600963f
 8006ed0:	58025940 	.word	0x58025940
 8006ed4:	1000823f 	.word	0x1000823f
 8006ed8:	40020940 	.word	0x40020940

08006edc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e0cf      	b.n	800708e <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d106      	bne.n	8006f06 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2223      	movs	r2, #35	; 0x23
 8006efc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f7fd f89f 	bl	8004044 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f06:	4b64      	ldr	r3, [pc, #400]	; (8007098 <HAL_ETH_Init+0x1bc>)
 8006f08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006f0c:	4a62      	ldr	r2, [pc, #392]	; (8007098 <HAL_ETH_Init+0x1bc>)
 8006f0e:	f043 0302 	orr.w	r3, r3, #2
 8006f12:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006f16:	4b60      	ldr	r3, [pc, #384]	; (8007098 <HAL_ETH_Init+0x1bc>)
 8006f18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006f1c:	f003 0302 	and.w	r3, r3, #2
 8006f20:	60bb      	str	r3, [r7, #8]
 8006f22:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	7a1b      	ldrb	r3, [r3, #8]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d103      	bne.n	8006f34 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	f7fd fc8b 	bl	8004848 <HAL_SYSCFG_ETHInterfaceSelect>
 8006f32:	e003      	b.n	8006f3c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8006f34:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8006f38:	f7fd fc86 	bl	8004848 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8006f3c:	4b57      	ldr	r3, [pc, #348]	; (800709c <HAL_ETH_Init+0x1c0>)
 8006f3e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	6812      	ldr	r2, [r2, #0]
 8006f4e:	f043 0301 	orr.w	r3, r3, #1
 8006f52:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006f56:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f58:	f7fd fc3a 	bl	80047d0 <HAL_GetTick>
 8006f5c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8006f5e:	e011      	b.n	8006f84 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006f60:	f7fd fc36 	bl	80047d0 <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006f6e:	d909      	bls.n	8006f84 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2204      	movs	r2, #4
 8006f74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	22e0      	movs	r2, #224	; 0xe0
 8006f7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e084      	b.n	800708e <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0301 	and.w	r3, r3, #1
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1e4      	bne.n	8006f60 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 f886 	bl	80070a8 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8006f9c:	f001 fefc 	bl	8008d98 <HAL_RCC_GetHCLKFreq>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	4a3f      	ldr	r2, [pc, #252]	; (80070a0 <HAL_ETH_Init+0x1c4>)
 8006fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa8:	0c9a      	lsrs	r2, r3, #18
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	3a01      	subs	r2, #1
 8006fb0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 fa71 	bl	800749c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fc2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8006fc6:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	6812      	ldr	r2, [r2, #0]
 8006fce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006fd2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006fd6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	f003 0303 	and.w	r3, r3, #3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d009      	beq.n	8006ffa <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	22e0      	movs	r2, #224	; 0xe0
 8006ff2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e049      	b.n	800708e <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007002:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007006:	4b27      	ldr	r3, [pc, #156]	; (80070a4 <HAL_ETH_Init+0x1c8>)
 8007008:	4013      	ands	r3, r2
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	6952      	ldr	r2, [r2, #20]
 800700e:	0051      	lsls	r1, r2, #1
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	6812      	ldr	r2, [r2, #0]
 8007014:	430b      	orrs	r3, r1
 8007016:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800701a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fad9 	bl	80075d6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 fb1f 	bl	8007668 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	3305      	adds	r3, #5
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	021a      	lsls	r2, r3, #8
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	3304      	adds	r3, #4
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	4619      	mov	r1, r3
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	430a      	orrs	r2, r1
 8007044:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	3303      	adds	r3, #3
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	061a      	lsls	r2, r3, #24
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	3302      	adds	r3, #2
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	041b      	lsls	r3, r3, #16
 800705c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	3301      	adds	r3, #1
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007068:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8007076:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007078:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2210      	movs	r2, #16
 8007088:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800708c:	2300      	movs	r3, #0
}
 800708e:	4618      	mov	r0, r3
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	58024400 	.word	0x58024400
 800709c:	58000400 	.word	0x58000400
 80070a0:	431bde83 	.word	0x431bde83
 80070a4:	ffff8001 	.word	0xffff8001

080070a8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80070b8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80070c0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80070c2:	f001 fe69 	bl	8008d98 <HAL_RCC_GetHCLKFreq>
 80070c6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	4a1e      	ldr	r2, [pc, #120]	; (8007144 <HAL_ETH_SetMDIOClockRange+0x9c>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d908      	bls.n	80070e2 <HAL_ETH_SetMDIOClockRange+0x3a>
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	4a1d      	ldr	r2, [pc, #116]	; (8007148 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d804      	bhi.n	80070e2 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80070de:	60fb      	str	r3, [r7, #12]
 80070e0:	e027      	b.n	8007132 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	4a18      	ldr	r2, [pc, #96]	; (8007148 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d908      	bls.n	80070fc <HAL_ETH_SetMDIOClockRange+0x54>
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	4a17      	ldr	r2, [pc, #92]	; (800714c <HAL_ETH_SetMDIOClockRange+0xa4>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d204      	bcs.n	80070fc <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80070f8:	60fb      	str	r3, [r7, #12]
 80070fa:	e01a      	b.n	8007132 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	4a13      	ldr	r2, [pc, #76]	; (800714c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d303      	bcc.n	800710c <HAL_ETH_SetMDIOClockRange+0x64>
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	4a12      	ldr	r2, [pc, #72]	; (8007150 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d911      	bls.n	8007130 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	4a10      	ldr	r2, [pc, #64]	; (8007150 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d908      	bls.n	8007126 <HAL_ETH_SetMDIOClockRange+0x7e>
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	4a0f      	ldr	r2, [pc, #60]	; (8007154 <HAL_ETH_SetMDIOClockRange+0xac>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d804      	bhi.n	8007126 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007122:	60fb      	str	r3, [r7, #12]
 8007124:	e005      	b.n	8007132 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800712c:	60fb      	str	r3, [r7, #12]
 800712e:	e000      	b.n	8007132 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8007130:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68fa      	ldr	r2, [r7, #12]
 8007138:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800713c:	bf00      	nop
 800713e:	3710      	adds	r7, #16
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	01312cff 	.word	0x01312cff
 8007148:	02160ebf 	.word	0x02160ebf
 800714c:	03938700 	.word	0x03938700
 8007150:	05f5e0ff 	.word	0x05f5e0ff
 8007154:	08f0d17f 	.word	0x08f0d17f

08007158 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800716a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	791b      	ldrb	r3, [r3, #4]
 8007170:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8007172:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	7b1b      	ldrb	r3, [r3, #12]
 8007178:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800717a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	7b5b      	ldrb	r3, [r3, #13]
 8007180:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8007182:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	7b9b      	ldrb	r3, [r3, #14]
 8007188:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800718a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	7bdb      	ldrb	r3, [r3, #15]
 8007190:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8007192:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8007194:	683a      	ldr	r2, [r7, #0]
 8007196:	7c12      	ldrb	r2, [r2, #16]
 8007198:	2a00      	cmp	r2, #0
 800719a:	d102      	bne.n	80071a2 <ETH_SetMACConfig+0x4a>
 800719c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80071a0:	e000      	b.n	80071a4 <ETH_SetMACConfig+0x4c>
 80071a2:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80071a4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80071a6:	683a      	ldr	r2, [r7, #0]
 80071a8:	7c52      	ldrb	r2, [r2, #17]
 80071aa:	2a00      	cmp	r2, #0
 80071ac:	d102      	bne.n	80071b4 <ETH_SetMACConfig+0x5c>
 80071ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80071b2:	e000      	b.n	80071b6 <ETH_SetMACConfig+0x5e>
 80071b4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80071b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	7c9b      	ldrb	r3, [r3, #18]
 80071bc:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80071be:	431a      	orrs	r2, r3
               macconf->Speed |
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80071c4:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80071ca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	7f1b      	ldrb	r3, [r3, #28]
 80071d0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80071d2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	7f5b      	ldrb	r3, [r3, #29]
 80071d8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80071da:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80071dc:	683a      	ldr	r2, [r7, #0]
 80071de:	7f92      	ldrb	r2, [r2, #30]
 80071e0:	2a00      	cmp	r2, #0
 80071e2:	d102      	bne.n	80071ea <ETH_SetMACConfig+0x92>
 80071e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80071e8:	e000      	b.n	80071ec <ETH_SetMACConfig+0x94>
 80071ea:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80071ec:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	7fdb      	ldrb	r3, [r3, #31]
 80071f2:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80071f4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80071f6:	683a      	ldr	r2, [r7, #0]
 80071f8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80071fc:	2a00      	cmp	r2, #0
 80071fe:	d102      	bne.n	8007206 <ETH_SetMACConfig+0xae>
 8007200:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007204:	e000      	b.n	8007208 <ETH_SetMACConfig+0xb0>
 8007206:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8007208:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800720e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007216:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8007218:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 800721e:	4313      	orrs	r3, r2
 8007220:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	4b56      	ldr	r3, [pc, #344]	; (8007384 <ETH_SetMACConfig+0x22c>)
 800722a:	4013      	ands	r3, r2
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	6812      	ldr	r2, [r2, #0]
 8007230:	68f9      	ldr	r1, [r7, #12]
 8007232:	430b      	orrs	r3, r1
 8007234:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800723a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007242:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8007244:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800724c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800724e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007256:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8007258:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800725a:	683a      	ldr	r2, [r7, #0]
 800725c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8007260:	2a00      	cmp	r2, #0
 8007262:	d102      	bne.n	800726a <ETH_SetMACConfig+0x112>
 8007264:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007268:	e000      	b.n	800726c <ETH_SetMACConfig+0x114>
 800726a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800726c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8007272:	4313      	orrs	r3, r2
 8007274:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	4b42      	ldr	r3, [pc, #264]	; (8007388 <ETH_SetMACConfig+0x230>)
 800727e:	4013      	ands	r3, r2
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	6812      	ldr	r2, [r2, #0]
 8007284:	68f9      	ldr	r1, [r7, #12]
 8007286:	430b      	orrs	r3, r1
 8007288:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007290:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007296:	4313      	orrs	r3, r2
 8007298:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68da      	ldr	r2, [r3, #12]
 80072a0:	4b3a      	ldr	r3, [pc, #232]	; (800738c <ETH_SetMACConfig+0x234>)
 80072a2:	4013      	ands	r3, r2
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	6812      	ldr	r2, [r2, #0]
 80072a8:	68f9      	ldr	r1, [r7, #12]
 80072aa:	430b      	orrs	r3, r1
 80072ac:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80072b4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80072ba:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80072bc:	683a      	ldr	r2, [r7, #0]
 80072be:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80072c2:	2a00      	cmp	r2, #0
 80072c4:	d101      	bne.n	80072ca <ETH_SetMACConfig+0x172>
 80072c6:	2280      	movs	r2, #128	; 0x80
 80072c8:	e000      	b.n	80072cc <ETH_SetMACConfig+0x174>
 80072ca:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80072cc:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072d2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80072de:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80072e2:	4013      	ands	r3, r2
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	6812      	ldr	r2, [r2, #0]
 80072e8:	68f9      	ldr	r1, [r7, #12]
 80072ea:	430b      	orrs	r3, r1
 80072ec:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80072f4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80072fc:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800730a:	f023 0103 	bic.w	r1, r3, #3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	430a      	orrs	r2, r1
 8007316:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8007322:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	430a      	orrs	r2, r1
 8007330:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007338:	683a      	ldr	r2, [r7, #0]
 800733a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 800733e:	2a00      	cmp	r2, #0
 8007340:	d101      	bne.n	8007346 <ETH_SetMACConfig+0x1ee>
 8007342:	2240      	movs	r2, #64	; 0x40
 8007344:	e000      	b.n	8007348 <ETH_SetMACConfig+0x1f0>
 8007346:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8007348:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8007350:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007352:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800735a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800735c:	4313      	orrs	r3, r2
 800735e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8007368:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	430a      	orrs	r2, r1
 8007374:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8007378:	bf00      	nop
 800737a:	3714      	adds	r7, #20
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr
 8007384:	00048083 	.word	0x00048083
 8007388:	c0f88000 	.word	0xc0f88000
 800738c:	fffffef0 	.word	0xfffffef0

08007390 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8007390:	b480      	push	{r7}
 8007392:	b085      	sub	sp, #20
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	4b38      	ldr	r3, [pc, #224]	; (8007488 <ETH_SetDMAConfig+0xf8>)
 80073a6:	4013      	ands	r3, r2
 80073a8:	683a      	ldr	r2, [r7, #0]
 80073aa:	6811      	ldr	r1, [r2, #0]
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	6812      	ldr	r2, [r2, #0]
 80073b0:	430b      	orrs	r3, r1
 80073b2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80073b6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	791b      	ldrb	r3, [r3, #4]
 80073bc:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80073c2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	7b1b      	ldrb	r3, [r3, #12]
 80073c8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80073ca:	4313      	orrs	r3, r2
 80073cc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073d6:	685a      	ldr	r2, [r3, #4]
 80073d8:	4b2c      	ldr	r3, [pc, #176]	; (800748c <ETH_SetDMAConfig+0xfc>)
 80073da:	4013      	ands	r3, r2
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	6812      	ldr	r2, [r2, #0]
 80073e0:	68f9      	ldr	r1, [r7, #12]
 80073e2:	430b      	orrs	r3, r1
 80073e4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80073e8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	7b5b      	ldrb	r3, [r3, #13]
 80073ee:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80073f4:	4313      	orrs	r3, r2
 80073f6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007400:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8007404:	4b22      	ldr	r3, [pc, #136]	; (8007490 <ETH_SetDMAConfig+0x100>)
 8007406:	4013      	ands	r3, r2
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	6812      	ldr	r2, [r2, #0]
 800740c:	68f9      	ldr	r1, [r7, #12]
 800740e:	430b      	orrs	r3, r1
 8007410:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007414:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	7d1b      	ldrb	r3, [r3, #20]
 8007420:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8007422:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	7f5b      	ldrb	r3, [r3, #29]
 8007428:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800742a:	4313      	orrs	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007436:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800743a:	4b16      	ldr	r3, [pc, #88]	; (8007494 <ETH_SetDMAConfig+0x104>)
 800743c:	4013      	ands	r3, r2
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	6812      	ldr	r2, [r2, #0]
 8007442:	68f9      	ldr	r1, [r7, #12]
 8007444:	430b      	orrs	r3, r1
 8007446:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800744a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	7f1b      	ldrb	r3, [r3, #28]
 8007452:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007458:	4313      	orrs	r3, r2
 800745a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007464:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007468:	4b0b      	ldr	r3, [pc, #44]	; (8007498 <ETH_SetDMAConfig+0x108>)
 800746a:	4013      	ands	r3, r2
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	6812      	ldr	r2, [r2, #0]
 8007470:	68f9      	ldr	r1, [r7, #12]
 8007472:	430b      	orrs	r3, r1
 8007474:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007478:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 800747c:	bf00      	nop
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr
 8007488:	ffff87fd 	.word	0xffff87fd
 800748c:	ffff2ffe 	.word	0xffff2ffe
 8007490:	fffec000 	.word	0xfffec000
 8007494:	ffc0efef 	.word	0xffc0efef
 8007498:	7fc0ffff 	.word	0x7fc0ffff

0800749c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b0a4      	sub	sp, #144	; 0x90
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80074a4:	2301      	movs	r3, #1
 80074a6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80074aa:	2300      	movs	r3, #0
 80074ac:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80074ae:	2300      	movs	r3, #0
 80074b0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80074b4:	2300      	movs	r3, #0
 80074b6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80074ba:	2301      	movs	r3, #1
 80074bc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80074c0:	2301      	movs	r3, #1
 80074c2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80074c6:	2301      	movs	r3, #1
 80074c8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80074cc:	2300      	movs	r3, #0
 80074ce:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80074d2:	2301      	movs	r3, #1
 80074d4:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80074d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80074dc:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80074de:	2300      	movs	r3, #0
 80074e0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80074e4:	2300      	movs	r3, #0
 80074e6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80074e8:	2300      	movs	r3, #0
 80074ea:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80074ee:	2300      	movs	r3, #0
 80074f0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80074f4:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80074f8:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80074fa:	2300      	movs	r3, #0
 80074fc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8007500:	2300      	movs	r3, #0
 8007502:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8007504:	2301      	movs	r3, #1
 8007506:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800750a:	2300      	movs	r3, #0
 800750c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8007510:	2300      	movs	r3, #0
 8007512:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8007516:	2300      	movs	r3, #0
 8007518:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800751a:	2300      	movs	r3, #0
 800751c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800751e:	2300      	movs	r3, #0
 8007520:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8007522:	2300      	movs	r3, #0
 8007524:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007528:	2300      	movs	r3, #0
 800752a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800752e:	2301      	movs	r3, #1
 8007530:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8007534:	2320      	movs	r3, #32
 8007536:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800753a:	2301      	movs	r3, #1
 800753c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8007540:	2300      	movs	r3, #0
 8007542:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8007546:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800754a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800754c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007550:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8007552:	2300      	movs	r3, #0
 8007554:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8007558:	2302      	movs	r3, #2
 800755a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800755e:	2300      	movs	r3, #0
 8007560:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007564:	2300      	movs	r3, #0
 8007566:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800756a:	2300      	movs	r3, #0
 800756c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8007570:	2301      	movs	r3, #1
 8007572:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8007576:	2300      	movs	r3, #0
 8007578:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800757a:	2301      	movs	r3, #1
 800757c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007580:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007584:	4619      	mov	r1, r3
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f7ff fde6 	bl	8007158 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800758c:	2301      	movs	r3, #1
 800758e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007590:	2301      	movs	r3, #1
 8007592:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8007594:	2300      	movs	r3, #0
 8007596:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8007598:	2300      	movs	r3, #0
 800759a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800759e:	2300      	movs	r3, #0
 80075a0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80075a2:	2300      	movs	r3, #0
 80075a4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80075a6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80075aa:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80075ac:	2300      	movs	r3, #0
 80075ae:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80075b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80075b4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80075b6:	2300      	movs	r3, #0
 80075b8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80075bc:	f44f 7306 	mov.w	r3, #536	; 0x218
 80075c0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80075c2:	f107 0308 	add.w	r3, r7, #8
 80075c6:	4619      	mov	r1, r3
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f7ff fee1 	bl	8007390 <ETH_SetDMAConfig>
}
 80075ce:	bf00      	nop
 80075d0:	3790      	adds	r7, #144	; 0x90
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b085      	sub	sp, #20
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80075de:	2300      	movs	r3, #0
 80075e0:	60fb      	str	r3, [r7, #12]
 80075e2:	e01d      	b.n	8007620 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	68d9      	ldr	r1, [r3, #12]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	4613      	mov	r3, r2
 80075ec:	005b      	lsls	r3, r3, #1
 80075ee:	4413      	add	r3, r2
 80075f0:	00db      	lsls	r3, r3, #3
 80075f2:	440b      	add	r3, r1
 80075f4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	2200      	movs	r2, #0
 80075fa:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	2200      	movs	r2, #0
 8007600:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2200      	movs	r2, #0
 8007606:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	2200      	movs	r2, #0
 800760c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800760e:	68b9      	ldr	r1, [r7, #8]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	3206      	adds	r2, #6
 8007616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	3301      	adds	r3, #1
 800761e:	60fb      	str	r3, [r7, #12]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2b03      	cmp	r3, #3
 8007624:	d9de      	bls.n	80075e4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007634:	461a      	mov	r2, r3
 8007636:	2303      	movs	r3, #3
 8007638:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	68da      	ldr	r2, [r3, #12]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007648:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	68da      	ldr	r2, [r3, #12]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007658:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 800765c:	bf00      	nop
 800765e:	3714      	adds	r7, #20
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007670:	2300      	movs	r3, #0
 8007672:	60fb      	str	r3, [r7, #12]
 8007674:	e023      	b.n	80076be <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6919      	ldr	r1, [r3, #16]
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	4613      	mov	r3, r2
 800767e:	005b      	lsls	r3, r3, #1
 8007680:	4413      	add	r3, r2
 8007682:	00db      	lsls	r3, r3, #3
 8007684:	440b      	add	r3, r1
 8007686:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	2200      	movs	r2, #0
 800768c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	2200      	movs	r2, #0
 8007692:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	2200      	movs	r2, #0
 8007698:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2200      	movs	r2, #0
 800769e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	2200      	movs	r2, #0
 80076a4:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	2200      	movs	r2, #0
 80076aa:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80076ac:	68b9      	ldr	r1, [r7, #8]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	3212      	adds	r2, #18
 80076b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	3301      	adds	r3, #1
 80076bc:	60fb      	str	r3, [r7, #12]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2b03      	cmp	r3, #3
 80076c2:	d9d8      	bls.n	8007676 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076ea:	461a      	mov	r2, r3
 80076ec:	2303      	movs	r3, #3
 80076ee:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	691a      	ldr	r2, [r3, #16]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076fe:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007712:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8007716:	bf00      	nop
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr
	...

08007724 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007724:	b480      	push	{r7}
 8007726:	b089      	sub	sp, #36	; 0x24
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800772e:	2300      	movs	r3, #0
 8007730:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007732:	4b89      	ldr	r3, [pc, #548]	; (8007958 <HAL_GPIO_Init+0x234>)
 8007734:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007736:	e194      	b.n	8007a62 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	2101      	movs	r1, #1
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	fa01 f303 	lsl.w	r3, r1, r3
 8007744:	4013      	ands	r3, r2
 8007746:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	2b00      	cmp	r3, #0
 800774c:	f000 8186 	beq.w	8007a5c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f003 0303 	and.w	r3, r3, #3
 8007758:	2b01      	cmp	r3, #1
 800775a:	d005      	beq.n	8007768 <HAL_GPIO_Init+0x44>
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	f003 0303 	and.w	r3, r3, #3
 8007764:	2b02      	cmp	r3, #2
 8007766:	d130      	bne.n	80077ca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	005b      	lsls	r3, r3, #1
 8007772:	2203      	movs	r2, #3
 8007774:	fa02 f303 	lsl.w	r3, r2, r3
 8007778:	43db      	mvns	r3, r3
 800777a:	69ba      	ldr	r2, [r7, #24]
 800777c:	4013      	ands	r3, r2
 800777e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	68da      	ldr	r2, [r3, #12]
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	005b      	lsls	r3, r3, #1
 8007788:	fa02 f303 	lsl.w	r3, r2, r3
 800778c:	69ba      	ldr	r2, [r7, #24]
 800778e:	4313      	orrs	r3, r2
 8007790:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800779e:	2201      	movs	r2, #1
 80077a0:	69fb      	ldr	r3, [r7, #28]
 80077a2:	fa02 f303 	lsl.w	r3, r2, r3
 80077a6:	43db      	mvns	r3, r3
 80077a8:	69ba      	ldr	r2, [r7, #24]
 80077aa:	4013      	ands	r3, r2
 80077ac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	091b      	lsrs	r3, r3, #4
 80077b4:	f003 0201 	and.w	r2, r3, #1
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
 80077be:	69ba      	ldr	r2, [r7, #24]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	f003 0303 	and.w	r3, r3, #3
 80077d2:	2b03      	cmp	r3, #3
 80077d4:	d017      	beq.n	8007806 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	005b      	lsls	r3, r3, #1
 80077e0:	2203      	movs	r2, #3
 80077e2:	fa02 f303 	lsl.w	r3, r2, r3
 80077e6:	43db      	mvns	r3, r3
 80077e8:	69ba      	ldr	r2, [r7, #24]
 80077ea:	4013      	ands	r3, r2
 80077ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	689a      	ldr	r2, [r3, #8]
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	005b      	lsls	r3, r3, #1
 80077f6:	fa02 f303 	lsl.w	r3, r2, r3
 80077fa:	69ba      	ldr	r2, [r7, #24]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	69ba      	ldr	r2, [r7, #24]
 8007804:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f003 0303 	and.w	r3, r3, #3
 800780e:	2b02      	cmp	r3, #2
 8007810:	d123      	bne.n	800785a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	08da      	lsrs	r2, r3, #3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	3208      	adds	r2, #8
 800781a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800781e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	f003 0307 	and.w	r3, r3, #7
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	220f      	movs	r2, #15
 800782a:	fa02 f303 	lsl.w	r3, r2, r3
 800782e:	43db      	mvns	r3, r3
 8007830:	69ba      	ldr	r2, [r7, #24]
 8007832:	4013      	ands	r3, r2
 8007834:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	691a      	ldr	r2, [r3, #16]
 800783a:	69fb      	ldr	r3, [r7, #28]
 800783c:	f003 0307 	and.w	r3, r3, #7
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	fa02 f303 	lsl.w	r3, r2, r3
 8007846:	69ba      	ldr	r2, [r7, #24]
 8007848:	4313      	orrs	r3, r2
 800784a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	08da      	lsrs	r2, r3, #3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3208      	adds	r2, #8
 8007854:	69b9      	ldr	r1, [r7, #24]
 8007856:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	005b      	lsls	r3, r3, #1
 8007864:	2203      	movs	r2, #3
 8007866:	fa02 f303 	lsl.w	r3, r2, r3
 800786a:	43db      	mvns	r3, r3
 800786c:	69ba      	ldr	r2, [r7, #24]
 800786e:	4013      	ands	r3, r2
 8007870:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	f003 0203 	and.w	r2, r3, #3
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	005b      	lsls	r3, r3, #1
 800787e:	fa02 f303 	lsl.w	r3, r2, r3
 8007882:	69ba      	ldr	r2, [r7, #24]
 8007884:	4313      	orrs	r3, r2
 8007886:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	69ba      	ldr	r2, [r7, #24]
 800788c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007896:	2b00      	cmp	r3, #0
 8007898:	f000 80e0 	beq.w	8007a5c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800789c:	4b2f      	ldr	r3, [pc, #188]	; (800795c <HAL_GPIO_Init+0x238>)
 800789e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078a2:	4a2e      	ldr	r2, [pc, #184]	; (800795c <HAL_GPIO_Init+0x238>)
 80078a4:	f043 0302 	orr.w	r3, r3, #2
 80078a8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80078ac:	4b2b      	ldr	r3, [pc, #172]	; (800795c <HAL_GPIO_Init+0x238>)
 80078ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	60fb      	str	r3, [r7, #12]
 80078b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80078ba:	4a29      	ldr	r2, [pc, #164]	; (8007960 <HAL_GPIO_Init+0x23c>)
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	089b      	lsrs	r3, r3, #2
 80078c0:	3302      	adds	r3, #2
 80078c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	f003 0303 	and.w	r3, r3, #3
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	220f      	movs	r2, #15
 80078d2:	fa02 f303 	lsl.w	r3, r2, r3
 80078d6:	43db      	mvns	r3, r3
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	4013      	ands	r3, r2
 80078dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a20      	ldr	r2, [pc, #128]	; (8007964 <HAL_GPIO_Init+0x240>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d052      	beq.n	800798c <HAL_GPIO_Init+0x268>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a1f      	ldr	r2, [pc, #124]	; (8007968 <HAL_GPIO_Init+0x244>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d031      	beq.n	8007952 <HAL_GPIO_Init+0x22e>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a1e      	ldr	r2, [pc, #120]	; (800796c <HAL_GPIO_Init+0x248>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d02b      	beq.n	800794e <HAL_GPIO_Init+0x22a>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a1d      	ldr	r2, [pc, #116]	; (8007970 <HAL_GPIO_Init+0x24c>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d025      	beq.n	800794a <HAL_GPIO_Init+0x226>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a1c      	ldr	r2, [pc, #112]	; (8007974 <HAL_GPIO_Init+0x250>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d01f      	beq.n	8007946 <HAL_GPIO_Init+0x222>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a1b      	ldr	r2, [pc, #108]	; (8007978 <HAL_GPIO_Init+0x254>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d019      	beq.n	8007942 <HAL_GPIO_Init+0x21e>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a1a      	ldr	r2, [pc, #104]	; (800797c <HAL_GPIO_Init+0x258>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d013      	beq.n	800793e <HAL_GPIO_Init+0x21a>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a19      	ldr	r2, [pc, #100]	; (8007980 <HAL_GPIO_Init+0x25c>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d00d      	beq.n	800793a <HAL_GPIO_Init+0x216>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a18      	ldr	r2, [pc, #96]	; (8007984 <HAL_GPIO_Init+0x260>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d007      	beq.n	8007936 <HAL_GPIO_Init+0x212>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a17      	ldr	r2, [pc, #92]	; (8007988 <HAL_GPIO_Init+0x264>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d101      	bne.n	8007932 <HAL_GPIO_Init+0x20e>
 800792e:	2309      	movs	r3, #9
 8007930:	e02d      	b.n	800798e <HAL_GPIO_Init+0x26a>
 8007932:	230a      	movs	r3, #10
 8007934:	e02b      	b.n	800798e <HAL_GPIO_Init+0x26a>
 8007936:	2308      	movs	r3, #8
 8007938:	e029      	b.n	800798e <HAL_GPIO_Init+0x26a>
 800793a:	2307      	movs	r3, #7
 800793c:	e027      	b.n	800798e <HAL_GPIO_Init+0x26a>
 800793e:	2306      	movs	r3, #6
 8007940:	e025      	b.n	800798e <HAL_GPIO_Init+0x26a>
 8007942:	2305      	movs	r3, #5
 8007944:	e023      	b.n	800798e <HAL_GPIO_Init+0x26a>
 8007946:	2304      	movs	r3, #4
 8007948:	e021      	b.n	800798e <HAL_GPIO_Init+0x26a>
 800794a:	2303      	movs	r3, #3
 800794c:	e01f      	b.n	800798e <HAL_GPIO_Init+0x26a>
 800794e:	2302      	movs	r3, #2
 8007950:	e01d      	b.n	800798e <HAL_GPIO_Init+0x26a>
 8007952:	2301      	movs	r3, #1
 8007954:	e01b      	b.n	800798e <HAL_GPIO_Init+0x26a>
 8007956:	bf00      	nop
 8007958:	58000080 	.word	0x58000080
 800795c:	58024400 	.word	0x58024400
 8007960:	58000400 	.word	0x58000400
 8007964:	58020000 	.word	0x58020000
 8007968:	58020400 	.word	0x58020400
 800796c:	58020800 	.word	0x58020800
 8007970:	58020c00 	.word	0x58020c00
 8007974:	58021000 	.word	0x58021000
 8007978:	58021400 	.word	0x58021400
 800797c:	58021800 	.word	0x58021800
 8007980:	58021c00 	.word	0x58021c00
 8007984:	58022000 	.word	0x58022000
 8007988:	58022400 	.word	0x58022400
 800798c:	2300      	movs	r3, #0
 800798e:	69fa      	ldr	r2, [r7, #28]
 8007990:	f002 0203 	and.w	r2, r2, #3
 8007994:	0092      	lsls	r2, r2, #2
 8007996:	4093      	lsls	r3, r2
 8007998:	69ba      	ldr	r2, [r7, #24]
 800799a:	4313      	orrs	r3, r2
 800799c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800799e:	4938      	ldr	r1, [pc, #224]	; (8007a80 <HAL_GPIO_Init+0x35c>)
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	089b      	lsrs	r3, r3, #2
 80079a4:	3302      	adds	r3, #2
 80079a6:	69ba      	ldr	r2, [r7, #24]
 80079a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	43db      	mvns	r3, r3
 80079b8:	69ba      	ldr	r2, [r7, #24]
 80079ba:	4013      	ands	r3, r2
 80079bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d003      	beq.n	80079d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80079ca:	69ba      	ldr	r2, [r7, #24]
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80079d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80079d6:	69bb      	ldr	r3, [r7, #24]
 80079d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80079da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	43db      	mvns	r3, r3
 80079e6:	69ba      	ldr	r2, [r7, #24]
 80079e8:	4013      	ands	r3, r2
 80079ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80079f8:	69ba      	ldr	r2, [r7, #24]
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007a00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	43db      	mvns	r3, r3
 8007a12:	69ba      	ldr	r2, [r7, #24]
 8007a14:	4013      	ands	r3, r2
 8007a16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d003      	beq.n	8007a2c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007a24:	69ba      	ldr	r2, [r7, #24]
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	69ba      	ldr	r2, [r7, #24]
 8007a30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	43db      	mvns	r3, r3
 8007a3c:	69ba      	ldr	r2, [r7, #24]
 8007a3e:	4013      	ands	r3, r2
 8007a40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007a4e:	69ba      	ldr	r2, [r7, #24]
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	69ba      	ldr	r2, [r7, #24]
 8007a5a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	fa22 f303 	lsr.w	r3, r2, r3
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f47f ae63 	bne.w	8007738 <HAL_GPIO_Init+0x14>
  }
}
 8007a72:	bf00      	nop
 8007a74:	bf00      	nop
 8007a76:	3724      	adds	r7, #36	; 0x24
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr
 8007a80:	58000400 	.word	0x58000400

08007a84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	691a      	ldr	r2, [r3, #16]
 8007a94:	887b      	ldrh	r3, [r7, #2]
 8007a96:	4013      	ands	r3, r2
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d002      	beq.n	8007aa2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	73fb      	strb	r3, [r7, #15]
 8007aa0:	e001      	b.n	8007aa6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3714      	adds	r7, #20
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	460b      	mov	r3, r1
 8007abe:	807b      	strh	r3, [r7, #2]
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ac4:	787b      	ldrb	r3, [r7, #1]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007aca:	887a      	ldrh	r2, [r7, #2]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007ad0:	e003      	b.n	8007ada <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007ad2:	887b      	ldrh	r3, [r7, #2]
 8007ad4:	041a      	lsls	r2, r3, #16
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	619a      	str	r2, [r3, #24]
}
 8007ada:	bf00      	nop
 8007adc:	370c      	adds	r7, #12
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr

08007ae6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007ae6:	b480      	push	{r7}
 8007ae8:	b085      	sub	sp, #20
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
 8007aee:	460b      	mov	r3, r1
 8007af0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	695b      	ldr	r3, [r3, #20]
 8007af6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007af8:	887a      	ldrh	r2, [r7, #2]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	4013      	ands	r3, r2
 8007afe:	041a      	lsls	r2, r3, #16
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	43d9      	mvns	r1, r3
 8007b04:	887b      	ldrh	r3, [r7, #2]
 8007b06:	400b      	ands	r3, r1
 8007b08:	431a      	orrs	r2, r3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	619a      	str	r2, [r3, #24]
}
 8007b0e:	bf00      	nop
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
	...

08007b1c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8007b24:	4a08      	ldr	r2, [pc, #32]	; (8007b48 <HAL_HSEM_FastTake+0x2c>)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	3320      	adds	r3, #32
 8007b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b2e:	4a07      	ldr	r2, [pc, #28]	; (8007b4c <HAL_HSEM_FastTake+0x30>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d101      	bne.n	8007b38 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8007b34:	2300      	movs	r3, #0
 8007b36:	e000      	b.n	8007b3a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	370c      	adds	r7, #12
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	58026400 	.word	0x58026400
 8007b4c:	80000300 	.word	0x80000300

08007b50 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8007b5a:	4906      	ldr	r1, [pc, #24]	; (8007b74 <HAL_HSEM_Release+0x24>)
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8007b68:	bf00      	nop
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr
 8007b74:	58026400 	.word	0x58026400

08007b78 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b7a:	b08f      	sub	sp, #60	; 0x3c
 8007b7c:	af0a      	add	r7, sp, #40	; 0x28
 8007b7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d101      	bne.n	8007b8a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e116      	b.n	8007db8 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d106      	bne.n	8007baa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f7fc fc81 	bl	80044ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2203      	movs	r2, #3
 8007bae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d102      	bne.n	8007bc4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f005 f977 	bl	800cebc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	603b      	str	r3, [r7, #0]
 8007bd4:	687e      	ldr	r6, [r7, #4]
 8007bd6:	466d      	mov	r5, sp
 8007bd8:	f106 0410 	add.w	r4, r6, #16
 8007bdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007bde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007be0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007be2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007be4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007be8:	e885 0003 	stmia.w	r5, {r0, r1}
 8007bec:	1d33      	adds	r3, r6, #4
 8007bee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007bf0:	6838      	ldr	r0, [r7, #0]
 8007bf2:	f005 f8f5 	bl	800cde0 <USB_CoreInit>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d005      	beq.n	8007c08 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2202      	movs	r2, #2
 8007c00:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e0d7      	b.n	8007db8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f005 f965 	bl	800cede <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c14:	2300      	movs	r3, #0
 8007c16:	73fb      	strb	r3, [r7, #15]
 8007c18:	e04a      	b.n	8007cb0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007c1a:	7bfa      	ldrb	r2, [r7, #15]
 8007c1c:	6879      	ldr	r1, [r7, #4]
 8007c1e:	4613      	mov	r3, r2
 8007c20:	00db      	lsls	r3, r3, #3
 8007c22:	4413      	add	r3, r2
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	440b      	add	r3, r1
 8007c28:	333d      	adds	r3, #61	; 0x3d
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007c2e:	7bfa      	ldrb	r2, [r7, #15]
 8007c30:	6879      	ldr	r1, [r7, #4]
 8007c32:	4613      	mov	r3, r2
 8007c34:	00db      	lsls	r3, r3, #3
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	440b      	add	r3, r1
 8007c3c:	333c      	adds	r3, #60	; 0x3c
 8007c3e:	7bfa      	ldrb	r2, [r7, #15]
 8007c40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007c42:	7bfa      	ldrb	r2, [r7, #15]
 8007c44:	7bfb      	ldrb	r3, [r7, #15]
 8007c46:	b298      	uxth	r0, r3
 8007c48:	6879      	ldr	r1, [r7, #4]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	00db      	lsls	r3, r3, #3
 8007c4e:	4413      	add	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	440b      	add	r3, r1
 8007c54:	3344      	adds	r3, #68	; 0x44
 8007c56:	4602      	mov	r2, r0
 8007c58:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007c5a:	7bfa      	ldrb	r2, [r7, #15]
 8007c5c:	6879      	ldr	r1, [r7, #4]
 8007c5e:	4613      	mov	r3, r2
 8007c60:	00db      	lsls	r3, r3, #3
 8007c62:	4413      	add	r3, r2
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	440b      	add	r3, r1
 8007c68:	3340      	adds	r3, #64	; 0x40
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007c6e:	7bfa      	ldrb	r2, [r7, #15]
 8007c70:	6879      	ldr	r1, [r7, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	00db      	lsls	r3, r3, #3
 8007c76:	4413      	add	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	440b      	add	r3, r1
 8007c7c:	3348      	adds	r3, #72	; 0x48
 8007c7e:	2200      	movs	r2, #0
 8007c80:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007c82:	7bfa      	ldrb	r2, [r7, #15]
 8007c84:	6879      	ldr	r1, [r7, #4]
 8007c86:	4613      	mov	r3, r2
 8007c88:	00db      	lsls	r3, r3, #3
 8007c8a:	4413      	add	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	440b      	add	r3, r1
 8007c90:	334c      	adds	r3, #76	; 0x4c
 8007c92:	2200      	movs	r2, #0
 8007c94:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007c96:	7bfa      	ldrb	r2, [r7, #15]
 8007c98:	6879      	ldr	r1, [r7, #4]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	00db      	lsls	r3, r3, #3
 8007c9e:	4413      	add	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	440b      	add	r3, r1
 8007ca4:	3354      	adds	r3, #84	; 0x54
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
 8007cac:	3301      	adds	r3, #1
 8007cae:	73fb      	strb	r3, [r7, #15]
 8007cb0:	7bfa      	ldrb	r2, [r7, #15]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d3af      	bcc.n	8007c1a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cba:	2300      	movs	r3, #0
 8007cbc:	73fb      	strb	r3, [r7, #15]
 8007cbe:	e044      	b.n	8007d4a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007cc0:	7bfa      	ldrb	r2, [r7, #15]
 8007cc2:	6879      	ldr	r1, [r7, #4]
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	00db      	lsls	r3, r3, #3
 8007cc8:	4413      	add	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	440b      	add	r3, r1
 8007cce:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007cd6:	7bfa      	ldrb	r2, [r7, #15]
 8007cd8:	6879      	ldr	r1, [r7, #4]
 8007cda:	4613      	mov	r3, r2
 8007cdc:	00db      	lsls	r3, r3, #3
 8007cde:	4413      	add	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	440b      	add	r3, r1
 8007ce4:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8007ce8:	7bfa      	ldrb	r2, [r7, #15]
 8007cea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007cec:	7bfa      	ldrb	r2, [r7, #15]
 8007cee:	6879      	ldr	r1, [r7, #4]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	00db      	lsls	r3, r3, #3
 8007cf4:	4413      	add	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	440b      	add	r3, r1
 8007cfa:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007cfe:	2200      	movs	r2, #0
 8007d00:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007d02:	7bfa      	ldrb	r2, [r7, #15]
 8007d04:	6879      	ldr	r1, [r7, #4]
 8007d06:	4613      	mov	r3, r2
 8007d08:	00db      	lsls	r3, r3, #3
 8007d0a:	4413      	add	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	440b      	add	r3, r1
 8007d10:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007d14:	2200      	movs	r2, #0
 8007d16:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007d18:	7bfa      	ldrb	r2, [r7, #15]
 8007d1a:	6879      	ldr	r1, [r7, #4]
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	00db      	lsls	r3, r3, #3
 8007d20:	4413      	add	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	440b      	add	r3, r1
 8007d26:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007d2e:	7bfa      	ldrb	r2, [r7, #15]
 8007d30:	6879      	ldr	r1, [r7, #4]
 8007d32:	4613      	mov	r3, r2
 8007d34:	00db      	lsls	r3, r3, #3
 8007d36:	4413      	add	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	440b      	add	r3, r1
 8007d3c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007d40:	2200      	movs	r2, #0
 8007d42:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d44:	7bfb      	ldrb	r3, [r7, #15]
 8007d46:	3301      	adds	r3, #1
 8007d48:	73fb      	strb	r3, [r7, #15]
 8007d4a:	7bfa      	ldrb	r2, [r7, #15]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d3b5      	bcc.n	8007cc0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	603b      	str	r3, [r7, #0]
 8007d5a:	687e      	ldr	r6, [r7, #4]
 8007d5c:	466d      	mov	r5, sp
 8007d5e:	f106 0410 	add.w	r4, r6, #16
 8007d62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007d64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007d68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d6a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007d6e:	e885 0003 	stmia.w	r5, {r0, r1}
 8007d72:	1d33      	adds	r3, r6, #4
 8007d74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d76:	6838      	ldr	r0, [r7, #0]
 8007d78:	f005 f8fe 	bl	800cf78 <USB_DevInit>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d005      	beq.n	8007d8e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2202      	movs	r2, #2
 8007d86:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e014      	b.n	8007db8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d102      	bne.n	8007dac <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 f80a 	bl	8007dc0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f005 fabc 	bl	800d32e <USB_DevDisconnect>

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007dc0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	699b      	ldr	r3, [r3, #24]
 8007de2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007dee:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <HAL_PCDEx_ActivateLPM+0x44>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8007df6:	2300      	movs	r3, #0
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3714      	adds	r7, #20
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr
 8007e04:	10000003 	.word	0x10000003

08007e08 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007e10:	4b29      	ldr	r3, [pc, #164]	; (8007eb8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	f003 0307 	and.w	r3, r3, #7
 8007e18:	2b06      	cmp	r3, #6
 8007e1a:	d00a      	beq.n	8007e32 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007e1c:	4b26      	ldr	r3, [pc, #152]	; (8007eb8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e24:	687a      	ldr	r2, [r7, #4]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d001      	beq.n	8007e2e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e040      	b.n	8007eb0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	e03e      	b.n	8007eb0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007e32:	4b21      	ldr	r3, [pc, #132]	; (8007eb8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8007e3a:	491f      	ldr	r1, [pc, #124]	; (8007eb8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007e42:	f7fc fcc5 	bl	80047d0 <HAL_GetTick>
 8007e46:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007e48:	e009      	b.n	8007e5e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007e4a:	f7fc fcc1 	bl	80047d0 <HAL_GetTick>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	1ad3      	subs	r3, r2, r3
 8007e54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007e58:	d901      	bls.n	8007e5e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e028      	b.n	8007eb0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007e5e:	4b16      	ldr	r3, [pc, #88]	; (8007eb8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e6a:	d1ee      	bne.n	8007e4a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b1e      	cmp	r3, #30
 8007e70:	d008      	beq.n	8007e84 <HAL_PWREx_ConfigSupply+0x7c>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b2e      	cmp	r3, #46	; 0x2e
 8007e76:	d005      	beq.n	8007e84 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2b1d      	cmp	r3, #29
 8007e7c:	d002      	beq.n	8007e84 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2b2d      	cmp	r3, #45	; 0x2d
 8007e82:	d114      	bne.n	8007eae <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007e84:	f7fc fca4 	bl	80047d0 <HAL_GetTick>
 8007e88:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007e8a:	e009      	b.n	8007ea0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007e8c:	f7fc fca0 	bl	80047d0 <HAL_GetTick>
 8007e90:	4602      	mov	r2, r0
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007e9a:	d901      	bls.n	8007ea0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e007      	b.n	8007eb0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007ea0:	4b05      	ldr	r3, [pc, #20]	; (8007eb8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007eac:	d1ee      	bne.n	8007e8c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}
 8007eb8:	58024800 	.word	0x58024800

08007ebc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007ec0:	4b05      	ldr	r3, [pc, #20]	; (8007ed8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	4a04      	ldr	r2, [pc, #16]	; (8007ed8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007ec6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007eca:	60d3      	str	r3, [r2, #12]
}
 8007ecc:	bf00      	nop
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	58024800 	.word	0x58024800

08007edc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b08c      	sub	sp, #48	; 0x30
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d102      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	f000 bc1d 	b.w	800872a <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f003 0301 	and.w	r3, r3, #1
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f000 8087 	beq.w	800800c <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007efe:	4b99      	ldr	r3, [pc, #612]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007f06:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f08:	4b96      	ldr	r3, [pc, #600]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f0c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f10:	2b10      	cmp	r3, #16
 8007f12:	d007      	beq.n	8007f24 <HAL_RCC_OscConfig+0x48>
 8007f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f16:	2b18      	cmp	r3, #24
 8007f18:	d110      	bne.n	8007f3c <HAL_RCC_OscConfig+0x60>
 8007f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f1c:	f003 0303 	and.w	r3, r3, #3
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d10b      	bne.n	8007f3c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f24:	4b8f      	ldr	r3, [pc, #572]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d06c      	beq.n	800800a <HAL_RCC_OscConfig+0x12e>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d168      	bne.n	800800a <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e3f6      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f44:	d106      	bne.n	8007f54 <HAL_RCC_OscConfig+0x78>
 8007f46:	4b87      	ldr	r3, [pc, #540]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a86      	ldr	r2, [pc, #536]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f50:	6013      	str	r3, [r2, #0]
 8007f52:	e02e      	b.n	8007fb2 <HAL_RCC_OscConfig+0xd6>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d10c      	bne.n	8007f76 <HAL_RCC_OscConfig+0x9a>
 8007f5c:	4b81      	ldr	r3, [pc, #516]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a80      	ldr	r2, [pc, #512]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f66:	6013      	str	r3, [r2, #0]
 8007f68:	4b7e      	ldr	r3, [pc, #504]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a7d      	ldr	r2, [pc, #500]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007f72:	6013      	str	r3, [r2, #0]
 8007f74:	e01d      	b.n	8007fb2 <HAL_RCC_OscConfig+0xd6>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007f7e:	d10c      	bne.n	8007f9a <HAL_RCC_OscConfig+0xbe>
 8007f80:	4b78      	ldr	r3, [pc, #480]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a77      	ldr	r2, [pc, #476]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007f8a:	6013      	str	r3, [r2, #0]
 8007f8c:	4b75      	ldr	r3, [pc, #468]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a74      	ldr	r2, [pc, #464]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f96:	6013      	str	r3, [r2, #0]
 8007f98:	e00b      	b.n	8007fb2 <HAL_RCC_OscConfig+0xd6>
 8007f9a:	4b72      	ldr	r3, [pc, #456]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a71      	ldr	r2, [pc, #452]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007fa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fa4:	6013      	str	r3, [r2, #0]
 8007fa6:	4b6f      	ldr	r3, [pc, #444]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a6e      	ldr	r2, [pc, #440]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007fac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007fb0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d013      	beq.n	8007fe2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fba:	f7fc fc09 	bl	80047d0 <HAL_GetTick>
 8007fbe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007fc0:	e008      	b.n	8007fd4 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007fc2:	f7fc fc05 	bl	80047d0 <HAL_GetTick>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	2b64      	cmp	r3, #100	; 0x64
 8007fce:	d901      	bls.n	8007fd4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8007fd0:	2303      	movs	r3, #3
 8007fd2:	e3aa      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007fd4:	4b63      	ldr	r3, [pc, #396]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d0f0      	beq.n	8007fc2 <HAL_RCC_OscConfig+0xe6>
 8007fe0:	e014      	b.n	800800c <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fe2:	f7fc fbf5 	bl	80047d0 <HAL_GetTick>
 8007fe6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007fe8:	e008      	b.n	8007ffc <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007fea:	f7fc fbf1 	bl	80047d0 <HAL_GetTick>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff2:	1ad3      	subs	r3, r2, r3
 8007ff4:	2b64      	cmp	r3, #100	; 0x64
 8007ff6:	d901      	bls.n	8007ffc <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	e396      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007ffc:	4b59      	ldr	r3, [pc, #356]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1f0      	bne.n	8007fea <HAL_RCC_OscConfig+0x10e>
 8008008:	e000      	b.n	800800c <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800800a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f003 0302 	and.w	r3, r3, #2
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 80cb 	beq.w	80081b0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800801a:	4b52      	ldr	r3, [pc, #328]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 800801c:	691b      	ldr	r3, [r3, #16]
 800801e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008022:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008024:	4b4f      	ldr	r3, [pc, #316]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8008026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008028:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800802a:	6a3b      	ldr	r3, [r7, #32]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d007      	beq.n	8008040 <HAL_RCC_OscConfig+0x164>
 8008030:	6a3b      	ldr	r3, [r7, #32]
 8008032:	2b18      	cmp	r3, #24
 8008034:	d156      	bne.n	80080e4 <HAL_RCC_OscConfig+0x208>
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	f003 0303 	and.w	r3, r3, #3
 800803c:	2b00      	cmp	r3, #0
 800803e:	d151      	bne.n	80080e4 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008040:	4b48      	ldr	r3, [pc, #288]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 0304 	and.w	r3, r3, #4
 8008048:	2b00      	cmp	r3, #0
 800804a:	d005      	beq.n	8008058 <HAL_RCC_OscConfig+0x17c>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d101      	bne.n	8008058 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8008054:	2301      	movs	r3, #1
 8008056:	e368      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008058:	4b42      	ldr	r3, [pc, #264]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f023 0219 	bic.w	r2, r3, #25
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	493f      	ldr	r1, [pc, #252]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8008066:	4313      	orrs	r3, r2
 8008068:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800806a:	f7fc fbb1 	bl	80047d0 <HAL_GetTick>
 800806e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008070:	e008      	b.n	8008084 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008072:	f7fc fbad 	bl	80047d0 <HAL_GetTick>
 8008076:	4602      	mov	r2, r0
 8008078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807a:	1ad3      	subs	r3, r2, r3
 800807c:	2b02      	cmp	r3, #2
 800807e:	d901      	bls.n	8008084 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8008080:	2303      	movs	r3, #3
 8008082:	e352      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008084:	4b37      	ldr	r3, [pc, #220]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f003 0304 	and.w	r3, r3, #4
 800808c:	2b00      	cmp	r3, #0
 800808e:	d0f0      	beq.n	8008072 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008090:	f7fc fbce 	bl	8004830 <HAL_GetREVID>
 8008094:	4603      	mov	r3, r0
 8008096:	f241 0203 	movw	r2, #4099	; 0x1003
 800809a:	4293      	cmp	r3, r2
 800809c:	d817      	bhi.n	80080ce <HAL_RCC_OscConfig+0x1f2>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	2b40      	cmp	r3, #64	; 0x40
 80080a4:	d108      	bne.n	80080b8 <HAL_RCC_OscConfig+0x1dc>
 80080a6:	4b2f      	ldr	r3, [pc, #188]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80080ae:	4a2d      	ldr	r2, [pc, #180]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80080b4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080b6:	e07b      	b.n	80081b0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080b8:	4b2a      	ldr	r3, [pc, #168]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	031b      	lsls	r3, r3, #12
 80080c6:	4927      	ldr	r1, [pc, #156]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080c8:	4313      	orrs	r3, r2
 80080ca:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080cc:	e070      	b.n	80081b0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080ce:	4b25      	ldr	r3, [pc, #148]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	691b      	ldr	r3, [r3, #16]
 80080da:	061b      	lsls	r3, r3, #24
 80080dc:	4921      	ldr	r1, [pc, #132]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080de:	4313      	orrs	r3, r2
 80080e0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080e2:	e065      	b.n	80081b0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d048      	beq.n	800817e <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80080ec:	4b1d      	ldr	r3, [pc, #116]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f023 0219 	bic.w	r2, r3, #25
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	491a      	ldr	r1, [pc, #104]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 80080fa:	4313      	orrs	r3, r2
 80080fc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080fe:	f7fc fb67 	bl	80047d0 <HAL_GetTick>
 8008102:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008104:	e008      	b.n	8008118 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008106:	f7fc fb63 	bl	80047d0 <HAL_GetTick>
 800810a:	4602      	mov	r2, r0
 800810c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	2b02      	cmp	r3, #2
 8008112:	d901      	bls.n	8008118 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8008114:	2303      	movs	r3, #3
 8008116:	e308      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008118:	4b12      	ldr	r3, [pc, #72]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0304 	and.w	r3, r3, #4
 8008120:	2b00      	cmp	r3, #0
 8008122:	d0f0      	beq.n	8008106 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008124:	f7fc fb84 	bl	8004830 <HAL_GetREVID>
 8008128:	4603      	mov	r3, r0
 800812a:	f241 0203 	movw	r2, #4099	; 0x1003
 800812e:	4293      	cmp	r3, r2
 8008130:	d81a      	bhi.n	8008168 <HAL_RCC_OscConfig+0x28c>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	691b      	ldr	r3, [r3, #16]
 8008136:	2b40      	cmp	r3, #64	; 0x40
 8008138:	d108      	bne.n	800814c <HAL_RCC_OscConfig+0x270>
 800813a:	4b0a      	ldr	r3, [pc, #40]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 800813c:	685b      	ldr	r3, [r3, #4]
 800813e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008142:	4a08      	ldr	r2, [pc, #32]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 8008144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008148:	6053      	str	r3, [r2, #4]
 800814a:	e031      	b.n	80081b0 <HAL_RCC_OscConfig+0x2d4>
 800814c:	4b05      	ldr	r3, [pc, #20]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	691b      	ldr	r3, [r3, #16]
 8008158:	031b      	lsls	r3, r3, #12
 800815a:	4902      	ldr	r1, [pc, #8]	; (8008164 <HAL_RCC_OscConfig+0x288>)
 800815c:	4313      	orrs	r3, r2
 800815e:	604b      	str	r3, [r1, #4]
 8008160:	e026      	b.n	80081b0 <HAL_RCC_OscConfig+0x2d4>
 8008162:	bf00      	nop
 8008164:	58024400 	.word	0x58024400
 8008168:	4b9a      	ldr	r3, [pc, #616]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	061b      	lsls	r3, r3, #24
 8008176:	4997      	ldr	r1, [pc, #604]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008178:	4313      	orrs	r3, r2
 800817a:	604b      	str	r3, [r1, #4]
 800817c:	e018      	b.n	80081b0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800817e:	4b95      	ldr	r3, [pc, #596]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a94      	ldr	r2, [pc, #592]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008184:	f023 0301 	bic.w	r3, r3, #1
 8008188:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800818a:	f7fc fb21 	bl	80047d0 <HAL_GetTick>
 800818e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008190:	e008      	b.n	80081a4 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008192:	f7fc fb1d 	bl	80047d0 <HAL_GetTick>
 8008196:	4602      	mov	r2, r0
 8008198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	2b02      	cmp	r3, #2
 800819e:	d901      	bls.n	80081a4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80081a0:	2303      	movs	r3, #3
 80081a2:	e2c2      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80081a4:	4b8b      	ldr	r3, [pc, #556]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f003 0304 	and.w	r3, r3, #4
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d1f0      	bne.n	8008192 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 0310 	and.w	r3, r3, #16
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	f000 80a9 	beq.w	8008310 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081be:	4b85      	ldr	r3, [pc, #532]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80081c6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80081c8:	4b82      	ldr	r3, [pc, #520]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80081ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081cc:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	2b08      	cmp	r3, #8
 80081d2:	d007      	beq.n	80081e4 <HAL_RCC_OscConfig+0x308>
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	2b18      	cmp	r3, #24
 80081d8:	d13a      	bne.n	8008250 <HAL_RCC_OscConfig+0x374>
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f003 0303 	and.w	r3, r3, #3
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d135      	bne.n	8008250 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80081e4:	4b7b      	ldr	r3, [pc, #492]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d005      	beq.n	80081fc <HAL_RCC_OscConfig+0x320>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	69db      	ldr	r3, [r3, #28]
 80081f4:	2b80      	cmp	r3, #128	; 0x80
 80081f6:	d001      	beq.n	80081fc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	e296      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80081fc:	f7fc fb18 	bl	8004830 <HAL_GetREVID>
 8008200:	4603      	mov	r3, r0
 8008202:	f241 0203 	movw	r2, #4099	; 0x1003
 8008206:	4293      	cmp	r3, r2
 8008208:	d817      	bhi.n	800823a <HAL_RCC_OscConfig+0x35e>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a1b      	ldr	r3, [r3, #32]
 800820e:	2b20      	cmp	r3, #32
 8008210:	d108      	bne.n	8008224 <HAL_RCC_OscConfig+0x348>
 8008212:	4b70      	ldr	r3, [pc, #448]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800821a:	4a6e      	ldr	r2, [pc, #440]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800821c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008220:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008222:	e075      	b.n	8008310 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008224:	4b6b      	ldr	r3, [pc, #428]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6a1b      	ldr	r3, [r3, #32]
 8008230:	069b      	lsls	r3, r3, #26
 8008232:	4968      	ldr	r1, [pc, #416]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008234:	4313      	orrs	r3, r2
 8008236:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008238:	e06a      	b.n	8008310 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800823a:	4b66      	ldr	r3, [pc, #408]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a1b      	ldr	r3, [r3, #32]
 8008246:	061b      	lsls	r3, r3, #24
 8008248:	4962      	ldr	r1, [pc, #392]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800824a:	4313      	orrs	r3, r2
 800824c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800824e:	e05f      	b.n	8008310 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	69db      	ldr	r3, [r3, #28]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d042      	beq.n	80082de <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008258:	4b5e      	ldr	r3, [pc, #376]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a5d      	ldr	r2, [pc, #372]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800825e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008262:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008264:	f7fc fab4 	bl	80047d0 <HAL_GetTick>
 8008268:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800826a:	e008      	b.n	800827e <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800826c:	f7fc fab0 	bl	80047d0 <HAL_GetTick>
 8008270:	4602      	mov	r2, r0
 8008272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	2b02      	cmp	r3, #2
 8008278:	d901      	bls.n	800827e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800827a:	2303      	movs	r3, #3
 800827c:	e255      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800827e:	4b55      	ldr	r3, [pc, #340]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008286:	2b00      	cmp	r3, #0
 8008288:	d0f0      	beq.n	800826c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800828a:	f7fc fad1 	bl	8004830 <HAL_GetREVID>
 800828e:	4603      	mov	r3, r0
 8008290:	f241 0203 	movw	r2, #4099	; 0x1003
 8008294:	4293      	cmp	r3, r2
 8008296:	d817      	bhi.n	80082c8 <HAL_RCC_OscConfig+0x3ec>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a1b      	ldr	r3, [r3, #32]
 800829c:	2b20      	cmp	r3, #32
 800829e:	d108      	bne.n	80082b2 <HAL_RCC_OscConfig+0x3d6>
 80082a0:	4b4c      	ldr	r3, [pc, #304]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80082a8:	4a4a      	ldr	r2, [pc, #296]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80082ae:	6053      	str	r3, [r2, #4]
 80082b0:	e02e      	b.n	8008310 <HAL_RCC_OscConfig+0x434>
 80082b2:	4b48      	ldr	r3, [pc, #288]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6a1b      	ldr	r3, [r3, #32]
 80082be:	069b      	lsls	r3, r3, #26
 80082c0:	4944      	ldr	r1, [pc, #272]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082c2:	4313      	orrs	r3, r2
 80082c4:	604b      	str	r3, [r1, #4]
 80082c6:	e023      	b.n	8008310 <HAL_RCC_OscConfig+0x434>
 80082c8:	4b42      	ldr	r3, [pc, #264]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a1b      	ldr	r3, [r3, #32]
 80082d4:	061b      	lsls	r3, r3, #24
 80082d6:	493f      	ldr	r1, [pc, #252]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082d8:	4313      	orrs	r3, r2
 80082da:	60cb      	str	r3, [r1, #12]
 80082dc:	e018      	b.n	8008310 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80082de:	4b3d      	ldr	r3, [pc, #244]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a3c      	ldr	r2, [pc, #240]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80082e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ea:	f7fc fa71 	bl	80047d0 <HAL_GetTick>
 80082ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80082f0:	e008      	b.n	8008304 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80082f2:	f7fc fa6d 	bl	80047d0 <HAL_GetTick>
 80082f6:	4602      	mov	r2, r0
 80082f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d901      	bls.n	8008304 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e212      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008304:	4b33      	ldr	r3, [pc, #204]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800830c:	2b00      	cmp	r3, #0
 800830e:	d1f0      	bne.n	80082f2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 0308 	and.w	r3, r3, #8
 8008318:	2b00      	cmp	r3, #0
 800831a:	d036      	beq.n	800838a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	695b      	ldr	r3, [r3, #20]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d019      	beq.n	8008358 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008324:	4b2b      	ldr	r3, [pc, #172]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008326:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008328:	4a2a      	ldr	r2, [pc, #168]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800832a:	f043 0301 	orr.w	r3, r3, #1
 800832e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008330:	f7fc fa4e 	bl	80047d0 <HAL_GetTick>
 8008334:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008336:	e008      	b.n	800834a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008338:	f7fc fa4a 	bl	80047d0 <HAL_GetTick>
 800833c:	4602      	mov	r2, r0
 800833e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	2b02      	cmp	r3, #2
 8008344:	d901      	bls.n	800834a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008346:	2303      	movs	r3, #3
 8008348:	e1ef      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800834a:	4b22      	ldr	r3, [pc, #136]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800834c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800834e:	f003 0302 	and.w	r3, r3, #2
 8008352:	2b00      	cmp	r3, #0
 8008354:	d0f0      	beq.n	8008338 <HAL_RCC_OscConfig+0x45c>
 8008356:	e018      	b.n	800838a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008358:	4b1e      	ldr	r3, [pc, #120]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800835a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800835c:	4a1d      	ldr	r2, [pc, #116]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 800835e:	f023 0301 	bic.w	r3, r3, #1
 8008362:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008364:	f7fc fa34 	bl	80047d0 <HAL_GetTick>
 8008368:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800836a:	e008      	b.n	800837e <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800836c:	f7fc fa30 	bl	80047d0 <HAL_GetTick>
 8008370:	4602      	mov	r2, r0
 8008372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	2b02      	cmp	r3, #2
 8008378:	d901      	bls.n	800837e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e1d5      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800837e:	4b15      	ldr	r3, [pc, #84]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 8008380:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008382:	f003 0302 	and.w	r3, r3, #2
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1f0      	bne.n	800836c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f003 0320 	and.w	r3, r3, #32
 8008392:	2b00      	cmp	r3, #0
 8008394:	d039      	beq.n	800840a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	699b      	ldr	r3, [r3, #24]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d01c      	beq.n	80083d8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800839e:	4b0d      	ldr	r3, [pc, #52]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a0c      	ldr	r2, [pc, #48]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80083a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80083a8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80083aa:	f7fc fa11 	bl	80047d0 <HAL_GetTick>
 80083ae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80083b0:	e008      	b.n	80083c4 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80083b2:	f7fc fa0d 	bl	80047d0 <HAL_GetTick>
 80083b6:	4602      	mov	r2, r0
 80083b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ba:	1ad3      	subs	r3, r2, r3
 80083bc:	2b02      	cmp	r3, #2
 80083be:	d901      	bls.n	80083c4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e1b2      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80083c4:	4b03      	ldr	r3, [pc, #12]	; (80083d4 <HAL_RCC_OscConfig+0x4f8>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d0f0      	beq.n	80083b2 <HAL_RCC_OscConfig+0x4d6>
 80083d0:	e01b      	b.n	800840a <HAL_RCC_OscConfig+0x52e>
 80083d2:	bf00      	nop
 80083d4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80083d8:	4b9b      	ldr	r3, [pc, #620]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a9a      	ldr	r2, [pc, #616]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80083de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083e2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80083e4:	f7fc f9f4 	bl	80047d0 <HAL_GetTick>
 80083e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80083ea:	e008      	b.n	80083fe <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80083ec:	f7fc f9f0 	bl	80047d0 <HAL_GetTick>
 80083f0:	4602      	mov	r2, r0
 80083f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d901      	bls.n	80083fe <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80083fa:	2303      	movs	r3, #3
 80083fc:	e195      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80083fe:	4b92      	ldr	r3, [pc, #584]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008406:	2b00      	cmp	r3, #0
 8008408:	d1f0      	bne.n	80083ec <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 0304 	and.w	r3, r3, #4
 8008412:	2b00      	cmp	r3, #0
 8008414:	f000 8081 	beq.w	800851a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008418:	4b8c      	ldr	r3, [pc, #560]	; (800864c <HAL_RCC_OscConfig+0x770>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a8b      	ldr	r2, [pc, #556]	; (800864c <HAL_RCC_OscConfig+0x770>)
 800841e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008422:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008424:	f7fc f9d4 	bl	80047d0 <HAL_GetTick>
 8008428:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800842a:	e008      	b.n	800843e <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800842c:	f7fc f9d0 	bl	80047d0 <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008434:	1ad3      	subs	r3, r2, r3
 8008436:	2b64      	cmp	r3, #100	; 0x64
 8008438:	d901      	bls.n	800843e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e175      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800843e:	4b83      	ldr	r3, [pc, #524]	; (800864c <HAL_RCC_OscConfig+0x770>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0f0      	beq.n	800842c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d106      	bne.n	8008460 <HAL_RCC_OscConfig+0x584>
 8008452:	4b7d      	ldr	r3, [pc, #500]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008456:	4a7c      	ldr	r2, [pc, #496]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008458:	f043 0301 	orr.w	r3, r3, #1
 800845c:	6713      	str	r3, [r2, #112]	; 0x70
 800845e:	e02d      	b.n	80084bc <HAL_RCC_OscConfig+0x5e0>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d10c      	bne.n	8008482 <HAL_RCC_OscConfig+0x5a6>
 8008468:	4b77      	ldr	r3, [pc, #476]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800846a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800846c:	4a76      	ldr	r2, [pc, #472]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800846e:	f023 0301 	bic.w	r3, r3, #1
 8008472:	6713      	str	r3, [r2, #112]	; 0x70
 8008474:	4b74      	ldr	r3, [pc, #464]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008478:	4a73      	ldr	r2, [pc, #460]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800847a:	f023 0304 	bic.w	r3, r3, #4
 800847e:	6713      	str	r3, [r2, #112]	; 0x70
 8008480:	e01c      	b.n	80084bc <HAL_RCC_OscConfig+0x5e0>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	2b05      	cmp	r3, #5
 8008488:	d10c      	bne.n	80084a4 <HAL_RCC_OscConfig+0x5c8>
 800848a:	4b6f      	ldr	r3, [pc, #444]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800848c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800848e:	4a6e      	ldr	r2, [pc, #440]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008490:	f043 0304 	orr.w	r3, r3, #4
 8008494:	6713      	str	r3, [r2, #112]	; 0x70
 8008496:	4b6c      	ldr	r3, [pc, #432]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800849a:	4a6b      	ldr	r2, [pc, #428]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800849c:	f043 0301 	orr.w	r3, r3, #1
 80084a0:	6713      	str	r3, [r2, #112]	; 0x70
 80084a2:	e00b      	b.n	80084bc <HAL_RCC_OscConfig+0x5e0>
 80084a4:	4b68      	ldr	r3, [pc, #416]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80084a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a8:	4a67      	ldr	r2, [pc, #412]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80084aa:	f023 0301 	bic.w	r3, r3, #1
 80084ae:	6713      	str	r3, [r2, #112]	; 0x70
 80084b0:	4b65      	ldr	r3, [pc, #404]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80084b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b4:	4a64      	ldr	r2, [pc, #400]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80084b6:	f023 0304 	bic.w	r3, r3, #4
 80084ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d015      	beq.n	80084f0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084c4:	f7fc f984 	bl	80047d0 <HAL_GetTick>
 80084c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80084ca:	e00a      	b.n	80084e2 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084cc:	f7fc f980 	bl	80047d0 <HAL_GetTick>
 80084d0:	4602      	mov	r2, r0
 80084d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d4:	1ad3      	subs	r3, r2, r3
 80084d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80084da:	4293      	cmp	r3, r2
 80084dc:	d901      	bls.n	80084e2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	e123      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80084e2:	4b59      	ldr	r3, [pc, #356]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80084e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084e6:	f003 0302 	and.w	r3, r3, #2
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d0ee      	beq.n	80084cc <HAL_RCC_OscConfig+0x5f0>
 80084ee:	e014      	b.n	800851a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084f0:	f7fc f96e 	bl	80047d0 <HAL_GetTick>
 80084f4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80084f6:	e00a      	b.n	800850e <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084f8:	f7fc f96a 	bl	80047d0 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	f241 3288 	movw	r2, #5000	; 0x1388
 8008506:	4293      	cmp	r3, r2
 8008508:	d901      	bls.n	800850e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e10d      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800850e:	4b4e      	ldr	r3, [pc, #312]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008512:	f003 0302 	and.w	r3, r3, #2
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1ee      	bne.n	80084f8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851e:	2b00      	cmp	r3, #0
 8008520:	f000 8102 	beq.w	8008728 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008524:	4b48      	ldr	r3, [pc, #288]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008526:	691b      	ldr	r3, [r3, #16]
 8008528:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800852c:	2b18      	cmp	r3, #24
 800852e:	f000 80bd 	beq.w	80086ac <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008536:	2b02      	cmp	r3, #2
 8008538:	f040 809e 	bne.w	8008678 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800853c:	4b42      	ldr	r3, [pc, #264]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a41      	ldr	r2, [pc, #260]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008542:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008548:	f7fc f942 	bl	80047d0 <HAL_GetTick>
 800854c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800854e:	e008      	b.n	8008562 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008550:	f7fc f93e 	bl	80047d0 <HAL_GetTick>
 8008554:	4602      	mov	r2, r0
 8008556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	2b02      	cmp	r3, #2
 800855c:	d901      	bls.n	8008562 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e0e3      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008562:	4b39      	ldr	r3, [pc, #228]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1f0      	bne.n	8008550 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800856e:	4b36      	ldr	r3, [pc, #216]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008570:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008572:	4b37      	ldr	r3, [pc, #220]	; (8008650 <HAL_RCC_OscConfig+0x774>)
 8008574:	4013      	ands	r3, r2
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800857e:	0112      	lsls	r2, r2, #4
 8008580:	430a      	orrs	r2, r1
 8008582:	4931      	ldr	r1, [pc, #196]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008584:	4313      	orrs	r3, r2
 8008586:	628b      	str	r3, [r1, #40]	; 0x28
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800858c:	3b01      	subs	r3, #1
 800858e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008596:	3b01      	subs	r3, #1
 8008598:	025b      	lsls	r3, r3, #9
 800859a:	b29b      	uxth	r3, r3
 800859c:	431a      	orrs	r2, r3
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a2:	3b01      	subs	r3, #1
 80085a4:	041b      	lsls	r3, r3, #16
 80085a6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80085aa:	431a      	orrs	r2, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085b0:	3b01      	subs	r3, #1
 80085b2:	061b      	lsls	r3, r3, #24
 80085b4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80085b8:	4923      	ldr	r1, [pc, #140]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085ba:	4313      	orrs	r3, r2
 80085bc:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80085be:	4b22      	ldr	r3, [pc, #136]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c2:	4a21      	ldr	r2, [pc, #132]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085c4:	f023 0301 	bic.w	r3, r3, #1
 80085c8:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80085ca:	4b1f      	ldr	r3, [pc, #124]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085ce:	4b21      	ldr	r3, [pc, #132]	; (8008654 <HAL_RCC_OscConfig+0x778>)
 80085d0:	4013      	ands	r3, r2
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80085d6:	00d2      	lsls	r2, r2, #3
 80085d8:	491b      	ldr	r1, [pc, #108]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80085de:	4b1a      	ldr	r3, [pc, #104]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e2:	f023 020c 	bic.w	r2, r3, #12
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ea:	4917      	ldr	r1, [pc, #92]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085ec:	4313      	orrs	r3, r2
 80085ee:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80085f0:	4b15      	ldr	r3, [pc, #84]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085f4:	f023 0202 	bic.w	r2, r3, #2
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085fc:	4912      	ldr	r1, [pc, #72]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 80085fe:	4313      	orrs	r3, r2
 8008600:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008602:	4b11      	ldr	r3, [pc, #68]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008606:	4a10      	ldr	r2, [pc, #64]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800860c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800860e:	4b0e      	ldr	r3, [pc, #56]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008612:	4a0d      	ldr	r2, [pc, #52]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008618:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800861a:	4b0b      	ldr	r3, [pc, #44]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800861c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861e:	4a0a      	ldr	r2, [pc, #40]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008620:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008624:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8008626:	4b08      	ldr	r3, [pc, #32]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800862a:	4a07      	ldr	r2, [pc, #28]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 800862c:	f043 0301 	orr.w	r3, r3, #1
 8008630:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008632:	4b05      	ldr	r3, [pc, #20]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a04      	ldr	r2, [pc, #16]	; (8008648 <HAL_RCC_OscConfig+0x76c>)
 8008638:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800863c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800863e:	f7fc f8c7 	bl	80047d0 <HAL_GetTick>
 8008642:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008644:	e011      	b.n	800866a <HAL_RCC_OscConfig+0x78e>
 8008646:	bf00      	nop
 8008648:	58024400 	.word	0x58024400
 800864c:	58024800 	.word	0x58024800
 8008650:	fffffc0c 	.word	0xfffffc0c
 8008654:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008658:	f7fc f8ba 	bl	80047d0 <HAL_GetTick>
 800865c:	4602      	mov	r2, r0
 800865e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008660:	1ad3      	subs	r3, r2, r3
 8008662:	2b02      	cmp	r3, #2
 8008664:	d901      	bls.n	800866a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	e05f      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800866a:	4b32      	ldr	r3, [pc, #200]	; (8008734 <HAL_RCC_OscConfig+0x858>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008672:	2b00      	cmp	r3, #0
 8008674:	d0f0      	beq.n	8008658 <HAL_RCC_OscConfig+0x77c>
 8008676:	e057      	b.n	8008728 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008678:	4b2e      	ldr	r3, [pc, #184]	; (8008734 <HAL_RCC_OscConfig+0x858>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a2d      	ldr	r2, [pc, #180]	; (8008734 <HAL_RCC_OscConfig+0x858>)
 800867e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008682:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008684:	f7fc f8a4 	bl	80047d0 <HAL_GetTick>
 8008688:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800868a:	e008      	b.n	800869e <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800868c:	f7fc f8a0 	bl	80047d0 <HAL_GetTick>
 8008690:	4602      	mov	r2, r0
 8008692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008694:	1ad3      	subs	r3, r2, r3
 8008696:	2b02      	cmp	r3, #2
 8008698:	d901      	bls.n	800869e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800869a:	2303      	movs	r3, #3
 800869c:	e045      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800869e:	4b25      	ldr	r3, [pc, #148]	; (8008734 <HAL_RCC_OscConfig+0x858>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1f0      	bne.n	800868c <HAL_RCC_OscConfig+0x7b0>
 80086aa:	e03d      	b.n	8008728 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80086ac:	4b21      	ldr	r3, [pc, #132]	; (8008734 <HAL_RCC_OscConfig+0x858>)
 80086ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086b0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80086b2:	4b20      	ldr	r3, [pc, #128]	; (8008734 <HAL_RCC_OscConfig+0x858>)
 80086b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086b6:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d031      	beq.n	8008724 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	f003 0203 	and.w	r2, r3, #3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d12a      	bne.n	8008724 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	091b      	lsrs	r3, r3, #4
 80086d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086da:	429a      	cmp	r2, r3
 80086dc:	d122      	bne.n	8008724 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086e8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d11a      	bne.n	8008724 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	0a5b      	lsrs	r3, r3, #9
 80086f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086fa:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d111      	bne.n	8008724 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	0c1b      	lsrs	r3, r3, #16
 8008704:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800870e:	429a      	cmp	r2, r3
 8008710:	d108      	bne.n	8008724 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	0e1b      	lsrs	r3, r3, #24
 8008716:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800871e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008720:	429a      	cmp	r2, r3
 8008722:	d001      	beq.n	8008728 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	e000      	b.n	800872a <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3730      	adds	r7, #48	; 0x30
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	58024400 	.word	0x58024400

08008738 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b086      	sub	sp, #24
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d101      	bne.n	800874c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e19c      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800874c:	4b8a      	ldr	r3, [pc, #552]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f003 030f 	and.w	r3, r3, #15
 8008754:	683a      	ldr	r2, [r7, #0]
 8008756:	429a      	cmp	r2, r3
 8008758:	d910      	bls.n	800877c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800875a:	4b87      	ldr	r3, [pc, #540]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f023 020f 	bic.w	r2, r3, #15
 8008762:	4985      	ldr	r1, [pc, #532]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	4313      	orrs	r3, r2
 8008768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800876a:	4b83      	ldr	r3, [pc, #524]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f003 030f 	and.w	r3, r3, #15
 8008772:	683a      	ldr	r2, [r7, #0]
 8008774:	429a      	cmp	r2, r3
 8008776:	d001      	beq.n	800877c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008778:	2301      	movs	r3, #1
 800877a:	e184      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f003 0304 	and.w	r3, r3, #4
 8008784:	2b00      	cmp	r3, #0
 8008786:	d010      	beq.n	80087aa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	691a      	ldr	r2, [r3, #16]
 800878c:	4b7b      	ldr	r3, [pc, #492]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008794:	429a      	cmp	r2, r3
 8008796:	d908      	bls.n	80087aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008798:	4b78      	ldr	r3, [pc, #480]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	691b      	ldr	r3, [r3, #16]
 80087a4:	4975      	ldr	r1, [pc, #468]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80087a6:	4313      	orrs	r3, r2
 80087a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 0308 	and.w	r3, r3, #8
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d010      	beq.n	80087d8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	695a      	ldr	r2, [r3, #20]
 80087ba:	4b70      	ldr	r3, [pc, #448]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80087bc:	69db      	ldr	r3, [r3, #28]
 80087be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d908      	bls.n	80087d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80087c6:	4b6d      	ldr	r3, [pc, #436]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	695b      	ldr	r3, [r3, #20]
 80087d2:	496a      	ldr	r1, [pc, #424]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80087d4:	4313      	orrs	r3, r2
 80087d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f003 0310 	and.w	r3, r3, #16
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d010      	beq.n	8008806 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	699a      	ldr	r2, [r3, #24]
 80087e8:	4b64      	ldr	r3, [pc, #400]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80087ea:	69db      	ldr	r3, [r3, #28]
 80087ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d908      	bls.n	8008806 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80087f4:	4b61      	ldr	r3, [pc, #388]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80087f6:	69db      	ldr	r3, [r3, #28]
 80087f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	495e      	ldr	r1, [pc, #376]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008802:	4313      	orrs	r3, r2
 8008804:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0320 	and.w	r3, r3, #32
 800880e:	2b00      	cmp	r3, #0
 8008810:	d010      	beq.n	8008834 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	69da      	ldr	r2, [r3, #28]
 8008816:	4b59      	ldr	r3, [pc, #356]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008818:	6a1b      	ldr	r3, [r3, #32]
 800881a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800881e:	429a      	cmp	r2, r3
 8008820:	d908      	bls.n	8008834 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008822:	4b56      	ldr	r3, [pc, #344]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	69db      	ldr	r3, [r3, #28]
 800882e:	4953      	ldr	r1, [pc, #332]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008830:	4313      	orrs	r3, r2
 8008832:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 0302 	and.w	r3, r3, #2
 800883c:	2b00      	cmp	r3, #0
 800883e:	d010      	beq.n	8008862 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	68da      	ldr	r2, [r3, #12]
 8008844:	4b4d      	ldr	r3, [pc, #308]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008846:	699b      	ldr	r3, [r3, #24]
 8008848:	f003 030f 	and.w	r3, r3, #15
 800884c:	429a      	cmp	r2, r3
 800884e:	d908      	bls.n	8008862 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008850:	4b4a      	ldr	r3, [pc, #296]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008852:	699b      	ldr	r3, [r3, #24]
 8008854:	f023 020f 	bic.w	r2, r3, #15
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	4947      	ldr	r1, [pc, #284]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 800885e:	4313      	orrs	r3, r2
 8008860:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f003 0301 	and.w	r3, r3, #1
 800886a:	2b00      	cmp	r3, #0
 800886c:	d055      	beq.n	800891a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800886e:	4b43      	ldr	r3, [pc, #268]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	4940      	ldr	r1, [pc, #256]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 800887c:	4313      	orrs	r3, r2
 800887e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	2b02      	cmp	r3, #2
 8008886:	d107      	bne.n	8008898 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008888:	4b3c      	ldr	r3, [pc, #240]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d121      	bne.n	80088d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	e0f6      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	2b03      	cmp	r3, #3
 800889e:	d107      	bne.n	80088b0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80088a0:	4b36      	ldr	r3, [pc, #216]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d115      	bne.n	80088d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e0ea      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d107      	bne.n	80088c8 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80088b8:	4b30      	ldr	r3, [pc, #192]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d109      	bne.n	80088d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80088c4:	2301      	movs	r3, #1
 80088c6:	e0de      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088c8:	4b2c      	ldr	r3, [pc, #176]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f003 0304 	and.w	r3, r3, #4
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e0d6      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80088d8:	4b28      	ldr	r3, [pc, #160]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	f023 0207 	bic.w	r2, r3, #7
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	4925      	ldr	r1, [pc, #148]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 80088e6:	4313      	orrs	r3, r2
 80088e8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088ea:	f7fb ff71 	bl	80047d0 <HAL_GetTick>
 80088ee:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088f0:	e00a      	b.n	8008908 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088f2:	f7fb ff6d 	bl	80047d0 <HAL_GetTick>
 80088f6:	4602      	mov	r2, r0
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	1ad3      	subs	r3, r2, r3
 80088fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008900:	4293      	cmp	r3, r2
 8008902:	d901      	bls.n	8008908 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8008904:	2303      	movs	r3, #3
 8008906:	e0be      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008908:	4b1c      	ldr	r3, [pc, #112]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 800890a:	691b      	ldr	r3, [r3, #16]
 800890c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	00db      	lsls	r3, r3, #3
 8008916:	429a      	cmp	r2, r3
 8008918:	d1eb      	bne.n	80088f2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f003 0302 	and.w	r3, r3, #2
 8008922:	2b00      	cmp	r3, #0
 8008924:	d010      	beq.n	8008948 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	68da      	ldr	r2, [r3, #12]
 800892a:	4b14      	ldr	r3, [pc, #80]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	f003 030f 	and.w	r3, r3, #15
 8008932:	429a      	cmp	r2, r3
 8008934:	d208      	bcs.n	8008948 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008936:	4b11      	ldr	r3, [pc, #68]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008938:	699b      	ldr	r3, [r3, #24]
 800893a:	f023 020f 	bic.w	r2, r3, #15
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	490e      	ldr	r1, [pc, #56]	; (800897c <HAL_RCC_ClockConfig+0x244>)
 8008944:	4313      	orrs	r3, r2
 8008946:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008948:	4b0b      	ldr	r3, [pc, #44]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f003 030f 	and.w	r3, r3, #15
 8008950:	683a      	ldr	r2, [r7, #0]
 8008952:	429a      	cmp	r2, r3
 8008954:	d214      	bcs.n	8008980 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008956:	4b08      	ldr	r3, [pc, #32]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f023 020f 	bic.w	r2, r3, #15
 800895e:	4906      	ldr	r1, [pc, #24]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	4313      	orrs	r3, r2
 8008964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008966:	4b04      	ldr	r3, [pc, #16]	; (8008978 <HAL_RCC_ClockConfig+0x240>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 030f 	and.w	r3, r3, #15
 800896e:	683a      	ldr	r2, [r7, #0]
 8008970:	429a      	cmp	r2, r3
 8008972:	d005      	beq.n	8008980 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	e086      	b.n	8008a86 <HAL_RCC_ClockConfig+0x34e>
 8008978:	52002000 	.word	0x52002000
 800897c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 0304 	and.w	r3, r3, #4
 8008988:	2b00      	cmp	r3, #0
 800898a:	d010      	beq.n	80089ae <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	691a      	ldr	r2, [r3, #16]
 8008990:	4b3f      	ldr	r3, [pc, #252]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 8008992:	699b      	ldr	r3, [r3, #24]
 8008994:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008998:	429a      	cmp	r2, r3
 800899a:	d208      	bcs.n	80089ae <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800899c:	4b3c      	ldr	r3, [pc, #240]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 800899e:	699b      	ldr	r3, [r3, #24]
 80089a0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	4939      	ldr	r1, [pc, #228]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 80089aa:	4313      	orrs	r3, r2
 80089ac:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f003 0308 	and.w	r3, r3, #8
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d010      	beq.n	80089dc <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	695a      	ldr	r2, [r3, #20]
 80089be:	4b34      	ldr	r3, [pc, #208]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d208      	bcs.n	80089dc <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80089ca:	4b31      	ldr	r3, [pc, #196]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 80089cc:	69db      	ldr	r3, [r3, #28]
 80089ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	695b      	ldr	r3, [r3, #20]
 80089d6:	492e      	ldr	r1, [pc, #184]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 80089d8:	4313      	orrs	r3, r2
 80089da:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f003 0310 	and.w	r3, r3, #16
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d010      	beq.n	8008a0a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	699a      	ldr	r2, [r3, #24]
 80089ec:	4b28      	ldr	r3, [pc, #160]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 80089ee:	69db      	ldr	r3, [r3, #28]
 80089f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d208      	bcs.n	8008a0a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80089f8:	4b25      	ldr	r3, [pc, #148]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 80089fa:	69db      	ldr	r3, [r3, #28]
 80089fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	699b      	ldr	r3, [r3, #24]
 8008a04:	4922      	ldr	r1, [pc, #136]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 8008a06:	4313      	orrs	r3, r2
 8008a08:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f003 0320 	and.w	r3, r3, #32
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d010      	beq.n	8008a38 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	69da      	ldr	r2, [r3, #28]
 8008a1a:	4b1d      	ldr	r3, [pc, #116]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 8008a1c:	6a1b      	ldr	r3, [r3, #32]
 8008a1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d208      	bcs.n	8008a38 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008a26:	4b1a      	ldr	r3, [pc, #104]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 8008a28:	6a1b      	ldr	r3, [r3, #32]
 8008a2a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	69db      	ldr	r3, [r3, #28]
 8008a32:	4917      	ldr	r1, [pc, #92]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 8008a34:	4313      	orrs	r3, r2
 8008a36:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008a38:	f000 f834 	bl	8008aa4 <HAL_RCC_GetSysClockFreq>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	4b14      	ldr	r3, [pc, #80]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 8008a40:	699b      	ldr	r3, [r3, #24]
 8008a42:	0a1b      	lsrs	r3, r3, #8
 8008a44:	f003 030f 	and.w	r3, r3, #15
 8008a48:	4912      	ldr	r1, [pc, #72]	; (8008a94 <HAL_RCC_ClockConfig+0x35c>)
 8008a4a:	5ccb      	ldrb	r3, [r1, r3]
 8008a4c:	f003 031f 	and.w	r3, r3, #31
 8008a50:	fa22 f303 	lsr.w	r3, r2, r3
 8008a54:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a56:	4b0e      	ldr	r3, [pc, #56]	; (8008a90 <HAL_RCC_ClockConfig+0x358>)
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	f003 030f 	and.w	r3, r3, #15
 8008a5e:	4a0d      	ldr	r2, [pc, #52]	; (8008a94 <HAL_RCC_ClockConfig+0x35c>)
 8008a60:	5cd3      	ldrb	r3, [r2, r3]
 8008a62:	f003 031f 	and.w	r3, r3, #31
 8008a66:	693a      	ldr	r2, [r7, #16]
 8008a68:	fa22 f303 	lsr.w	r3, r2, r3
 8008a6c:	4a0a      	ldr	r2, [pc, #40]	; (8008a98 <HAL_RCC_ClockConfig+0x360>)
 8008a6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008a70:	4a0a      	ldr	r2, [pc, #40]	; (8008a9c <HAL_RCC_ClockConfig+0x364>)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8008a76:	4b0a      	ldr	r3, [pc, #40]	; (8008aa0 <HAL_RCC_ClockConfig+0x368>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7fb fe5e 	bl	800473c <HAL_InitTick>
 8008a80:	4603      	mov	r3, r0
 8008a82:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3718      	adds	r7, #24
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	58024400 	.word	0x58024400
 8008a94:	0800df60 	.word	0x0800df60
 8008a98:	24000008 	.word	0x24000008
 8008a9c:	24000004 	.word	0x24000004
 8008aa0:	2400001c 	.word	0x2400001c

08008aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b089      	sub	sp, #36	; 0x24
 8008aa8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008aaa:	4bb3      	ldr	r3, [pc, #716]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008aac:	691b      	ldr	r3, [r3, #16]
 8008aae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008ab2:	2b18      	cmp	r3, #24
 8008ab4:	f200 8155 	bhi.w	8008d62 <HAL_RCC_GetSysClockFreq+0x2be>
 8008ab8:	a201      	add	r2, pc, #4	; (adr r2, 8008ac0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008abe:	bf00      	nop
 8008ac0:	08008b25 	.word	0x08008b25
 8008ac4:	08008d63 	.word	0x08008d63
 8008ac8:	08008d63 	.word	0x08008d63
 8008acc:	08008d63 	.word	0x08008d63
 8008ad0:	08008d63 	.word	0x08008d63
 8008ad4:	08008d63 	.word	0x08008d63
 8008ad8:	08008d63 	.word	0x08008d63
 8008adc:	08008d63 	.word	0x08008d63
 8008ae0:	08008b4b 	.word	0x08008b4b
 8008ae4:	08008d63 	.word	0x08008d63
 8008ae8:	08008d63 	.word	0x08008d63
 8008aec:	08008d63 	.word	0x08008d63
 8008af0:	08008d63 	.word	0x08008d63
 8008af4:	08008d63 	.word	0x08008d63
 8008af8:	08008d63 	.word	0x08008d63
 8008afc:	08008d63 	.word	0x08008d63
 8008b00:	08008b51 	.word	0x08008b51
 8008b04:	08008d63 	.word	0x08008d63
 8008b08:	08008d63 	.word	0x08008d63
 8008b0c:	08008d63 	.word	0x08008d63
 8008b10:	08008d63 	.word	0x08008d63
 8008b14:	08008d63 	.word	0x08008d63
 8008b18:	08008d63 	.word	0x08008d63
 8008b1c:	08008d63 	.word	0x08008d63
 8008b20:	08008b57 	.word	0x08008b57
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b24:	4b94      	ldr	r3, [pc, #592]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0320 	and.w	r3, r3, #32
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d009      	beq.n	8008b44 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b30:	4b91      	ldr	r3, [pc, #580]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	08db      	lsrs	r3, r3, #3
 8008b36:	f003 0303 	and.w	r3, r3, #3
 8008b3a:	4a90      	ldr	r2, [pc, #576]	; (8008d7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b40:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8008b42:	e111      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008b44:	4b8d      	ldr	r3, [pc, #564]	; (8008d7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008b46:	61bb      	str	r3, [r7, #24]
    break;
 8008b48:	e10e      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8008b4a:	4b8d      	ldr	r3, [pc, #564]	; (8008d80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008b4c:	61bb      	str	r3, [r7, #24]
    break;
 8008b4e:	e10b      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8008b50:	4b8c      	ldr	r3, [pc, #560]	; (8008d84 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008b52:	61bb      	str	r3, [r7, #24]
    break;
 8008b54:	e108      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b56:	4b88      	ldr	r3, [pc, #544]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b5a:	f003 0303 	and.w	r3, r3, #3
 8008b5e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8008b60:	4b85      	ldr	r3, [pc, #532]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b64:	091b      	lsrs	r3, r3, #4
 8008b66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b6a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008b6c:	4b82      	ldr	r3, [pc, #520]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b70:	f003 0301 	and.w	r3, r3, #1
 8008b74:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008b76:	4b80      	ldr	r3, [pc, #512]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b7a:	08db      	lsrs	r3, r3, #3
 8008b7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b80:	68fa      	ldr	r2, [r7, #12]
 8008b82:	fb02 f303 	mul.w	r3, r2, r3
 8008b86:	ee07 3a90 	vmov	s15, r3
 8008b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b8e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f000 80e1 	beq.w	8008d5c <HAL_RCC_GetSysClockFreq+0x2b8>
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	2b02      	cmp	r3, #2
 8008b9e:	f000 8083 	beq.w	8008ca8 <HAL_RCC_GetSysClockFreq+0x204>
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	2b02      	cmp	r3, #2
 8008ba6:	f200 80a1 	bhi.w	8008cec <HAL_RCC_GetSysClockFreq+0x248>
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d003      	beq.n	8008bb8 <HAL_RCC_GetSysClockFreq+0x114>
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d056      	beq.n	8008c64 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008bb6:	e099      	b.n	8008cec <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008bb8:	4b6f      	ldr	r3, [pc, #444]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f003 0320 	and.w	r3, r3, #32
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d02d      	beq.n	8008c20 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008bc4:	4b6c      	ldr	r3, [pc, #432]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	08db      	lsrs	r3, r3, #3
 8008bca:	f003 0303 	and.w	r3, r3, #3
 8008bce:	4a6b      	ldr	r2, [pc, #428]	; (8008d7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	ee07 3a90 	vmov	s15, r3
 8008bdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	ee07 3a90 	vmov	s15, r3
 8008be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bee:	4b62      	ldr	r3, [pc, #392]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bf6:	ee07 3a90 	vmov	s15, r3
 8008bfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bfe:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c02:	eddf 5a61 	vldr	s11, [pc, #388]	; 8008d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c1a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8008c1e:	e087      	b.n	8008d30 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	ee07 3a90 	vmov	s15, r3
 8008c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c2a:	eddf 6a58 	vldr	s13, [pc, #352]	; 8008d8c <HAL_RCC_GetSysClockFreq+0x2e8>
 8008c2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c32:	4b51      	ldr	r3, [pc, #324]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c3a:	ee07 3a90 	vmov	s15, r3
 8008c3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c42:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c46:	eddf 5a50 	vldr	s11, [pc, #320]	; 8008d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c62:	e065      	b.n	8008d30 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	ee07 3a90 	vmov	s15, r3
 8008c6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c6e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8008d90 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008c72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c76:	4b40      	ldr	r3, [pc, #256]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c7e:	ee07 3a90 	vmov	s15, r3
 8008c82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c86:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c8a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8008d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ca2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ca6:	e043      	b.n	8008d30 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	ee07 3a90 	vmov	s15, r3
 8008cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cb2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8008d94 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008cb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cba:	4b2f      	ldr	r3, [pc, #188]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cc2:	ee07 3a90 	vmov	s15, r3
 8008cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cca:	ed97 6a02 	vldr	s12, [r7, #8]
 8008cce:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8008d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ce6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cea:	e021      	b.n	8008d30 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	ee07 3a90 	vmov	s15, r3
 8008cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cf6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8008d90 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cfe:	4b1e      	ldr	r3, [pc, #120]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d06:	ee07 3a90 	vmov	s15, r3
 8008d0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d12:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d2e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008d30:	4b11      	ldr	r3, [pc, #68]	; (8008d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d34:	0a5b      	lsrs	r3, r3, #9
 8008d36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	ee07 3a90 	vmov	s15, r3
 8008d44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008d48:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d54:	ee17 3a90 	vmov	r3, s15
 8008d58:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8008d5a:	e005      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	61bb      	str	r3, [r7, #24]
    break;
 8008d60:	e002      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8008d62:	4b07      	ldr	r3, [pc, #28]	; (8008d80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008d64:	61bb      	str	r3, [r7, #24]
    break;
 8008d66:	bf00      	nop
  }

  return sysclockfreq;
 8008d68:	69bb      	ldr	r3, [r7, #24]
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3724      	adds	r7, #36	; 0x24
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr
 8008d76:	bf00      	nop
 8008d78:	58024400 	.word	0x58024400
 8008d7c:	03d09000 	.word	0x03d09000
 8008d80:	003d0900 	.word	0x003d0900
 8008d84:	007a1200 	.word	0x007a1200
 8008d88:	46000000 	.word	0x46000000
 8008d8c:	4c742400 	.word	0x4c742400
 8008d90:	4a742400 	.word	0x4a742400
 8008d94:	4af42400 	.word	0x4af42400

08008d98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008d9e:	f7ff fe81 	bl	8008aa4 <HAL_RCC_GetSysClockFreq>
 8008da2:	4602      	mov	r2, r0
 8008da4:	4b10      	ldr	r3, [pc, #64]	; (8008de8 <HAL_RCC_GetHCLKFreq+0x50>)
 8008da6:	699b      	ldr	r3, [r3, #24]
 8008da8:	0a1b      	lsrs	r3, r3, #8
 8008daa:	f003 030f 	and.w	r3, r3, #15
 8008dae:	490f      	ldr	r1, [pc, #60]	; (8008dec <HAL_RCC_GetHCLKFreq+0x54>)
 8008db0:	5ccb      	ldrb	r3, [r1, r3]
 8008db2:	f003 031f 	and.w	r3, r3, #31
 8008db6:	fa22 f303 	lsr.w	r3, r2, r3
 8008dba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008dbc:	4b0a      	ldr	r3, [pc, #40]	; (8008de8 <HAL_RCC_GetHCLKFreq+0x50>)
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	f003 030f 	and.w	r3, r3, #15
 8008dc4:	4a09      	ldr	r2, [pc, #36]	; (8008dec <HAL_RCC_GetHCLKFreq+0x54>)
 8008dc6:	5cd3      	ldrb	r3, [r2, r3]
 8008dc8:	f003 031f 	and.w	r3, r3, #31
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	fa22 f303 	lsr.w	r3, r2, r3
 8008dd2:	4a07      	ldr	r2, [pc, #28]	; (8008df0 <HAL_RCC_GetHCLKFreq+0x58>)
 8008dd4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008dd6:	4a07      	ldr	r2, [pc, #28]	; (8008df4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008ddc:	4b04      	ldr	r3, [pc, #16]	; (8008df0 <HAL_RCC_GetHCLKFreq+0x58>)
 8008dde:	681b      	ldr	r3, [r3, #0]
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3708      	adds	r7, #8
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	58024400 	.word	0x58024400
 8008dec:	0800df60 	.word	0x0800df60
 8008df0:	24000008 	.word	0x24000008
 8008df4:	24000004 	.word	0x24000004

08008df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008dfc:	f7ff ffcc 	bl	8008d98 <HAL_RCC_GetHCLKFreq>
 8008e00:	4602      	mov	r2, r0
 8008e02:	4b06      	ldr	r3, [pc, #24]	; (8008e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	091b      	lsrs	r3, r3, #4
 8008e08:	f003 0307 	and.w	r3, r3, #7
 8008e0c:	4904      	ldr	r1, [pc, #16]	; (8008e20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008e0e:	5ccb      	ldrb	r3, [r1, r3]
 8008e10:	f003 031f 	and.w	r3, r3, #31
 8008e14:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	58024400 	.word	0x58024400
 8008e20:	0800df60 	.word	0x0800df60

08008e24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008e28:	f7ff ffb6 	bl	8008d98 <HAL_RCC_GetHCLKFreq>
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	4b06      	ldr	r3, [pc, #24]	; (8008e48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e30:	69db      	ldr	r3, [r3, #28]
 8008e32:	0a1b      	lsrs	r3, r3, #8
 8008e34:	f003 0307 	and.w	r3, r3, #7
 8008e38:	4904      	ldr	r1, [pc, #16]	; (8008e4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8008e3a:	5ccb      	ldrb	r3, [r1, r3]
 8008e3c:	f003 031f 	and.w	r3, r3, #31
 8008e40:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	58024400 	.word	0x58024400
 8008e4c:	0800df60 	.word	0x0800df60

08008e50 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b086      	sub	sp, #24
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008e58:	2300      	movs	r3, #0
 8008e5a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d03f      	beq.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e70:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008e74:	d02a      	beq.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008e76:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008e7a:	d824      	bhi.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008e7c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008e80:	d018      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008e82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008e86:	d81e      	bhi.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d003      	beq.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008e8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e90:	d007      	beq.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008e92:	e018      	b.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e94:	4ba3      	ldr	r3, [pc, #652]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e98:	4aa2      	ldr	r2, [pc, #648]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008e9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e9e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008ea0:	e015      	b.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	3304      	adds	r3, #4
 8008ea6:	2102      	movs	r1, #2
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f001 f9d5 	bl	800a258 <RCCEx_PLL2_Config>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008eb2:	e00c      	b.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	3324      	adds	r3, #36	; 0x24
 8008eb8:	2102      	movs	r1, #2
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f001 fa7e 	bl	800a3bc <RCCEx_PLL3_Config>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008ec4:	e003      	b.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	75fb      	strb	r3, [r7, #23]
      break;
 8008eca:	e000      	b.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8008ecc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ece:	7dfb      	ldrb	r3, [r7, #23]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d109      	bne.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008ed4:	4b93      	ldr	r3, [pc, #588]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ed8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ee0:	4990      	ldr	r1, [pc, #576]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	650b      	str	r3, [r1, #80]	; 0x50
 8008ee6:	e001      	b.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ee8:	7dfb      	ldrb	r3, [r7, #23]
 8008eea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d03d      	beq.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008efc:	2b04      	cmp	r3, #4
 8008efe:	d826      	bhi.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8008f00:	a201      	add	r2, pc, #4	; (adr r2, 8008f08 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8008f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f06:	bf00      	nop
 8008f08:	08008f1d 	.word	0x08008f1d
 8008f0c:	08008f2b 	.word	0x08008f2b
 8008f10:	08008f3d 	.word	0x08008f3d
 8008f14:	08008f55 	.word	0x08008f55
 8008f18:	08008f55 	.word	0x08008f55
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f1c:	4b81      	ldr	r3, [pc, #516]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f20:	4a80      	ldr	r2, [pc, #512]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008f22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f26:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008f28:	e015      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	3304      	adds	r3, #4
 8008f2e:	2100      	movs	r1, #0
 8008f30:	4618      	mov	r0, r3
 8008f32:	f001 f991 	bl	800a258 <RCCEx_PLL2_Config>
 8008f36:	4603      	mov	r3, r0
 8008f38:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008f3a:	e00c      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	3324      	adds	r3, #36	; 0x24
 8008f40:	2100      	movs	r1, #0
 8008f42:	4618      	mov	r0, r3
 8008f44:	f001 fa3a 	bl	800a3bc <RCCEx_PLL3_Config>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008f4c:	e003      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	75fb      	strb	r3, [r7, #23]
      break;
 8008f52:	e000      	b.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8008f54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008f56:	7dfb      	ldrb	r3, [r7, #23]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d109      	bne.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008f5c:	4b71      	ldr	r3, [pc, #452]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f60:	f023 0207 	bic.w	r2, r3, #7
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f68:	496e      	ldr	r1, [pc, #440]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	650b      	str	r3, [r1, #80]	; 0x50
 8008f6e:	e001      	b.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f70:	7dfb      	ldrb	r3, [r7, #23]
 8008f72:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d042      	beq.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f88:	d02b      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8008f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f8e:	d825      	bhi.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008f90:	2bc0      	cmp	r3, #192	; 0xc0
 8008f92:	d028      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008f94:	2bc0      	cmp	r3, #192	; 0xc0
 8008f96:	d821      	bhi.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008f98:	2b80      	cmp	r3, #128	; 0x80
 8008f9a:	d016      	beq.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8008f9c:	2b80      	cmp	r3, #128	; 0x80
 8008f9e:	d81d      	bhi.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d002      	beq.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8008fa4:	2b40      	cmp	r3, #64	; 0x40
 8008fa6:	d007      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8008fa8:	e018      	b.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008faa:	4b5e      	ldr	r3, [pc, #376]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fae:	4a5d      	ldr	r2, [pc, #372]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008fb4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008fb6:	e017      	b.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	3304      	adds	r3, #4
 8008fbc:	2100      	movs	r1, #0
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f001 f94a 	bl	800a258 <RCCEx_PLL2_Config>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008fc8:	e00e      	b.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	3324      	adds	r3, #36	; 0x24
 8008fce:	2100      	movs	r1, #0
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f001 f9f3 	bl	800a3bc <RCCEx_PLL3_Config>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008fda:	e005      	b.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	75fb      	strb	r3, [r7, #23]
      break;
 8008fe0:	e002      	b.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8008fe2:	bf00      	nop
 8008fe4:	e000      	b.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8008fe6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008fe8:	7dfb      	ldrb	r3, [r7, #23]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d109      	bne.n	8009002 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008fee:	4b4d      	ldr	r3, [pc, #308]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ff2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ffa:	494a      	ldr	r1, [pc, #296]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	650b      	str	r3, [r1, #80]	; 0x50
 8009000:	e001      	b.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009002:	7dfb      	ldrb	r3, [r7, #23]
 8009004:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800900e:	2b00      	cmp	r3, #0
 8009010:	d049      	beq.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009018:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800901c:	d030      	beq.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800901e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009022:	d82a      	bhi.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009024:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009028:	d02c      	beq.n	8009084 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800902a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800902e:	d824      	bhi.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009030:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009034:	d018      	beq.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8009036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800903a:	d81e      	bhi.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800903c:	2b00      	cmp	r3, #0
 800903e:	d003      	beq.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8009040:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009044:	d007      	beq.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8009046:	e018      	b.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009048:	4b36      	ldr	r3, [pc, #216]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800904a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800904c:	4a35      	ldr	r2, [pc, #212]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800904e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009052:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009054:	e017      	b.n	8009086 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	3304      	adds	r3, #4
 800905a:	2100      	movs	r1, #0
 800905c:	4618      	mov	r0, r3
 800905e:	f001 f8fb 	bl	800a258 <RCCEx_PLL2_Config>
 8009062:	4603      	mov	r3, r0
 8009064:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009066:	e00e      	b.n	8009086 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	3324      	adds	r3, #36	; 0x24
 800906c:	2100      	movs	r1, #0
 800906e:	4618      	mov	r0, r3
 8009070:	f001 f9a4 	bl	800a3bc <RCCEx_PLL3_Config>
 8009074:	4603      	mov	r3, r0
 8009076:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009078:	e005      	b.n	8009086 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	75fb      	strb	r3, [r7, #23]
      break;
 800907e:	e002      	b.n	8009086 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8009080:	bf00      	nop
 8009082:	e000      	b.n	8009086 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8009084:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009086:	7dfb      	ldrb	r3, [r7, #23]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d10a      	bne.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800908c:	4b25      	ldr	r3, [pc, #148]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800908e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009090:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800909a:	4922      	ldr	r1, [pc, #136]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800909c:	4313      	orrs	r3, r2
 800909e:	658b      	str	r3, [r1, #88]	; 0x58
 80090a0:	e001      	b.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090a2:	7dfb      	ldrb	r3, [r7, #23]
 80090a4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d04b      	beq.n	800914a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80090b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80090bc:	d030      	beq.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80090be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80090c2:	d82a      	bhi.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80090c4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80090c8:	d02e      	beq.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80090ca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80090ce:	d824      	bhi.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80090d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80090d4:	d018      	beq.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80090d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80090da:	d81e      	bhi.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d003      	beq.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80090e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80090e4:	d007      	beq.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80090e6:	e018      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090e8:	4b0e      	ldr	r3, [pc, #56]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80090ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ec:	4a0d      	ldr	r2, [pc, #52]	; (8009124 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80090ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80090f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80090f4:	e019      	b.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	3304      	adds	r3, #4
 80090fa:	2100      	movs	r1, #0
 80090fc:	4618      	mov	r0, r3
 80090fe:	f001 f8ab 	bl	800a258 <RCCEx_PLL2_Config>
 8009102:	4603      	mov	r3, r0
 8009104:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009106:	e010      	b.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	3324      	adds	r3, #36	; 0x24
 800910c:	2100      	movs	r1, #0
 800910e:	4618      	mov	r0, r3
 8009110:	f001 f954 	bl	800a3bc <RCCEx_PLL3_Config>
 8009114:	4603      	mov	r3, r0
 8009116:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009118:	e007      	b.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	75fb      	strb	r3, [r7, #23]
      break;
 800911e:	e004      	b.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8009120:	bf00      	nop
 8009122:	e002      	b.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8009124:	58024400 	.word	0x58024400
      break;
 8009128:	bf00      	nop
    }

    if(ret == HAL_OK)
 800912a:	7dfb      	ldrb	r3, [r7, #23]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d10a      	bne.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009130:	4b99      	ldr	r3, [pc, #612]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009134:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800913e:	4996      	ldr	r1, [pc, #600]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009140:	4313      	orrs	r3, r2
 8009142:	658b      	str	r3, [r1, #88]	; 0x58
 8009144:	e001      	b.n	800914a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009146:	7dfb      	ldrb	r3, [r7, #23]
 8009148:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009152:	2b00      	cmp	r3, #0
 8009154:	d032      	beq.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800915a:	2b30      	cmp	r3, #48	; 0x30
 800915c:	d01c      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800915e:	2b30      	cmp	r3, #48	; 0x30
 8009160:	d817      	bhi.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8009162:	2b20      	cmp	r3, #32
 8009164:	d00c      	beq.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8009166:	2b20      	cmp	r3, #32
 8009168:	d813      	bhi.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800916a:	2b00      	cmp	r3, #0
 800916c:	d016      	beq.n	800919c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800916e:	2b10      	cmp	r3, #16
 8009170:	d10f      	bne.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009172:	4b89      	ldr	r3, [pc, #548]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009176:	4a88      	ldr	r2, [pc, #544]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800917c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800917e:	e00e      	b.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	3304      	adds	r3, #4
 8009184:	2102      	movs	r1, #2
 8009186:	4618      	mov	r0, r3
 8009188:	f001 f866 	bl	800a258 <RCCEx_PLL2_Config>
 800918c:	4603      	mov	r3, r0
 800918e:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8009190:	e005      	b.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	75fb      	strb	r3, [r7, #23]
      break;
 8009196:	e002      	b.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8009198:	bf00      	nop
 800919a:	e000      	b.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800919c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800919e:	7dfb      	ldrb	r3, [r7, #23]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d109      	bne.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80091a4:	4b7c      	ldr	r3, [pc, #496]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80091a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091a8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091b0:	4979      	ldr	r1, [pc, #484]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80091b2:	4313      	orrs	r3, r2
 80091b4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80091b6:	e001      	b.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091b8:	7dfb      	ldrb	r3, [r7, #23]
 80091ba:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d047      	beq.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80091d0:	d030      	beq.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80091d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80091d6:	d82a      	bhi.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80091d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80091dc:	d02c      	beq.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80091de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80091e2:	d824      	bhi.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80091e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091e8:	d018      	beq.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80091ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091ee:	d81e      	bhi.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d003      	beq.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80091f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091f8:	d007      	beq.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80091fa:	e018      	b.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091fc:	4b66      	ldr	r3, [pc, #408]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80091fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009200:	4a65      	ldr	r2, [pc, #404]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009202:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009206:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009208:	e017      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	3304      	adds	r3, #4
 800920e:	2100      	movs	r1, #0
 8009210:	4618      	mov	r0, r3
 8009212:	f001 f821 	bl	800a258 <RCCEx_PLL2_Config>
 8009216:	4603      	mov	r3, r0
 8009218:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800921a:	e00e      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	3324      	adds	r3, #36	; 0x24
 8009220:	2100      	movs	r1, #0
 8009222:	4618      	mov	r0, r3
 8009224:	f001 f8ca 	bl	800a3bc <RCCEx_PLL3_Config>
 8009228:	4603      	mov	r3, r0
 800922a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800922c:	e005      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800922e:	2301      	movs	r3, #1
 8009230:	75fb      	strb	r3, [r7, #23]
      break;
 8009232:	e002      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8009234:	bf00      	nop
 8009236:	e000      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8009238:	bf00      	nop
    }

    if(ret == HAL_OK)
 800923a:	7dfb      	ldrb	r3, [r7, #23]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d109      	bne.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009240:	4b55      	ldr	r3, [pc, #340]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009244:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800924c:	4952      	ldr	r1, [pc, #328]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800924e:	4313      	orrs	r3, r2
 8009250:	650b      	str	r3, [r1, #80]	; 0x50
 8009252:	e001      	b.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009254:	7dfb      	ldrb	r3, [r7, #23]
 8009256:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d049      	beq.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009268:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800926c:	d02e      	beq.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800926e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009272:	d828      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8009274:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009278:	d02a      	beq.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800927a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800927e:	d822      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8009280:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009284:	d026      	beq.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8009286:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800928a:	d81c      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 800928c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009290:	d010      	beq.n	80092b4 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8009292:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009296:	d816      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8009298:	2b00      	cmp	r3, #0
 800929a:	d01d      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x488>
 800929c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092a0:	d111      	bne.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	3304      	adds	r3, #4
 80092a6:	2101      	movs	r1, #1
 80092a8:	4618      	mov	r0, r3
 80092aa:	f000 ffd5 	bl	800a258 <RCCEx_PLL2_Config>
 80092ae:	4603      	mov	r3, r0
 80092b0:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80092b2:	e012      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	3324      	adds	r3, #36	; 0x24
 80092b8:	2101      	movs	r1, #1
 80092ba:	4618      	mov	r0, r3
 80092bc:	f001 f87e 	bl	800a3bc <RCCEx_PLL3_Config>
 80092c0:	4603      	mov	r3, r0
 80092c2:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80092c4:	e009      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	75fb      	strb	r3, [r7, #23]
      break;
 80092ca:	e006      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80092cc:	bf00      	nop
 80092ce:	e004      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80092d0:	bf00      	nop
 80092d2:	e002      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80092d4:	bf00      	nop
 80092d6:	e000      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80092d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80092da:	7dfb      	ldrb	r3, [r7, #23]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d109      	bne.n	80092f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80092e0:	4b2d      	ldr	r3, [pc, #180]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80092e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092e4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092ec:	492a      	ldr	r1, [pc, #168]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80092ee:	4313      	orrs	r3, r2
 80092f0:	650b      	str	r3, [r1, #80]	; 0x50
 80092f2:	e001      	b.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092f4:	7dfb      	ldrb	r3, [r7, #23]
 80092f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009300:	2b00      	cmp	r3, #0
 8009302:	d04d      	beq.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800930a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800930e:	d02e      	beq.n	800936e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8009310:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009314:	d828      	bhi.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8009316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800931a:	d02a      	beq.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800931c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009320:	d822      	bhi.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8009322:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009326:	d026      	beq.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8009328:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800932c:	d81c      	bhi.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800932e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009332:	d010      	beq.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009334:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009338:	d816      	bhi.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800933a:	2b00      	cmp	r3, #0
 800933c:	d01d      	beq.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800933e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009342:	d111      	bne.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	3304      	adds	r3, #4
 8009348:	2101      	movs	r1, #1
 800934a:	4618      	mov	r0, r3
 800934c:	f000 ff84 	bl	800a258 <RCCEx_PLL2_Config>
 8009350:	4603      	mov	r3, r0
 8009352:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009354:	e012      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	3324      	adds	r3, #36	; 0x24
 800935a:	2101      	movs	r1, #1
 800935c:	4618      	mov	r0, r3
 800935e:	f001 f82d 	bl	800a3bc <RCCEx_PLL3_Config>
 8009362:	4603      	mov	r3, r0
 8009364:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009366:	e009      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8009368:	2301      	movs	r3, #1
 800936a:	75fb      	strb	r3, [r7, #23]
      break;
 800936c:	e006      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800936e:	bf00      	nop
 8009370:	e004      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8009372:	bf00      	nop
 8009374:	e002      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8009376:	bf00      	nop
 8009378:	e000      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800937a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800937c:	7dfb      	ldrb	r3, [r7, #23]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d10c      	bne.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009382:	4b05      	ldr	r3, [pc, #20]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009386:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009390:	4901      	ldr	r1, [pc, #4]	; (8009398 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009392:	4313      	orrs	r3, r2
 8009394:	658b      	str	r3, [r1, #88]	; 0x58
 8009396:	e003      	b.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8009398:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800939c:	7dfb      	ldrb	r3, [r7, #23]
 800939e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d02f      	beq.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093b4:	d00e      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80093b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093ba:	d814      	bhi.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x596>
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d015      	beq.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80093c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093c4:	d10f      	bne.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093c6:	4baf      	ldr	r3, [pc, #700]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80093c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ca:	4aae      	ldr	r2, [pc, #696]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80093cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80093d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80093d2:	e00c      	b.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	3304      	adds	r3, #4
 80093d8:	2101      	movs	r1, #1
 80093da:	4618      	mov	r0, r3
 80093dc:	f000 ff3c 	bl	800a258 <RCCEx_PLL2_Config>
 80093e0:	4603      	mov	r3, r0
 80093e2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80093e4:	e003      	b.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80093e6:	2301      	movs	r3, #1
 80093e8:	75fb      	strb	r3, [r7, #23]
      break;
 80093ea:	e000      	b.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80093ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d109      	bne.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80093f4:	4ba3      	ldr	r3, [pc, #652]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80093f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093f8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009400:	49a0      	ldr	r1, [pc, #640]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009402:	4313      	orrs	r3, r2
 8009404:	650b      	str	r3, [r1, #80]	; 0x50
 8009406:	e001      	b.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009408:	7dfb      	ldrb	r3, [r7, #23]
 800940a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009414:	2b00      	cmp	r3, #0
 8009416:	d032      	beq.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800941c:	2b03      	cmp	r3, #3
 800941e:	d81b      	bhi.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009420:	a201      	add	r2, pc, #4	; (adr r2, 8009428 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8009422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009426:	bf00      	nop
 8009428:	0800945f 	.word	0x0800945f
 800942c:	08009439 	.word	0x08009439
 8009430:	08009447 	.word	0x08009447
 8009434:	0800945f 	.word	0x0800945f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009438:	4b92      	ldr	r3, [pc, #584]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800943a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943c:	4a91      	ldr	r2, [pc, #580]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800943e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009442:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009444:	e00c      	b.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	3304      	adds	r3, #4
 800944a:	2102      	movs	r1, #2
 800944c:	4618      	mov	r0, r3
 800944e:	f000 ff03 	bl	800a258 <RCCEx_PLL2_Config>
 8009452:	4603      	mov	r3, r0
 8009454:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009456:	e003      	b.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	75fb      	strb	r3, [r7, #23]
      break;
 800945c:	e000      	b.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800945e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009460:	7dfb      	ldrb	r3, [r7, #23]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d109      	bne.n	800947a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009466:	4b87      	ldr	r3, [pc, #540]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800946a:	f023 0203 	bic.w	r2, r3, #3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009472:	4984      	ldr	r1, [pc, #528]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009474:	4313      	orrs	r3, r2
 8009476:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009478:	e001      	b.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800947a:	7dfb      	ldrb	r3, [r7, #23]
 800947c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009486:	2b00      	cmp	r3, #0
 8009488:	f000 8086 	beq.w	8009598 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800948c:	4b7e      	ldr	r3, [pc, #504]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a7d      	ldr	r2, [pc, #500]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8009492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009496:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009498:	f7fb f99a 	bl	80047d0 <HAL_GetTick>
 800949c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800949e:	e009      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094a0:	f7fb f996 	bl	80047d0 <HAL_GetTick>
 80094a4:	4602      	mov	r2, r0
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	1ad3      	subs	r3, r2, r3
 80094aa:	2b64      	cmp	r3, #100	; 0x64
 80094ac:	d902      	bls.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80094ae:	2303      	movs	r3, #3
 80094b0:	75fb      	strb	r3, [r7, #23]
        break;
 80094b2:	e005      	b.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094b4:	4b74      	ldr	r3, [pc, #464]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d0ef      	beq.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80094c0:	7dfb      	ldrb	r3, [r7, #23]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d166      	bne.n	8009594 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80094c6:	4b6f      	ldr	r3, [pc, #444]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80094c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80094d0:	4053      	eors	r3, r2
 80094d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d013      	beq.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094da:	4b6a      	ldr	r3, [pc, #424]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80094dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094e2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80094e4:	4b67      	ldr	r3, [pc, #412]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80094e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094e8:	4a66      	ldr	r2, [pc, #408]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80094ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094ee:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80094f0:	4b64      	ldr	r3, [pc, #400]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80094f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094f4:	4a63      	ldr	r2, [pc, #396]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80094f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094fa:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80094fc:	4a61      	ldr	r2, [pc, #388]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800950c:	d115      	bne.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800950e:	f7fb f95f 	bl	80047d0 <HAL_GetTick>
 8009512:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009514:	e00b      	b.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009516:	f7fb f95b 	bl	80047d0 <HAL_GetTick>
 800951a:	4602      	mov	r2, r0
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	1ad3      	subs	r3, r2, r3
 8009520:	f241 3288 	movw	r2, #5000	; 0x1388
 8009524:	4293      	cmp	r3, r2
 8009526:	d902      	bls.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8009528:	2303      	movs	r3, #3
 800952a:	75fb      	strb	r3, [r7, #23]
            break;
 800952c:	e005      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800952e:	4b55      	ldr	r3, [pc, #340]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009532:	f003 0302 	and.w	r3, r3, #2
 8009536:	2b00      	cmp	r3, #0
 8009538:	d0ed      	beq.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800953a:	7dfb      	ldrb	r3, [r7, #23]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d126      	bne.n	800958e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800954a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800954e:	d10d      	bne.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8009550:	4b4c      	ldr	r3, [pc, #304]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009552:	691b      	ldr	r3, [r3, #16]
 8009554:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800955e:	0919      	lsrs	r1, r3, #4
 8009560:	4b4a      	ldr	r3, [pc, #296]	; (800968c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8009562:	400b      	ands	r3, r1
 8009564:	4947      	ldr	r1, [pc, #284]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009566:	4313      	orrs	r3, r2
 8009568:	610b      	str	r3, [r1, #16]
 800956a:	e005      	b.n	8009578 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800956c:	4b45      	ldr	r3, [pc, #276]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	4a44      	ldr	r2, [pc, #272]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009572:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009576:	6113      	str	r3, [r2, #16]
 8009578:	4b42      	ldr	r3, [pc, #264]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800957a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009582:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009586:	493f      	ldr	r1, [pc, #252]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009588:	4313      	orrs	r3, r2
 800958a:	670b      	str	r3, [r1, #112]	; 0x70
 800958c:	e004      	b.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800958e:	7dfb      	ldrb	r3, [r7, #23]
 8009590:	75bb      	strb	r3, [r7, #22]
 8009592:	e001      	b.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009594:	7dfb      	ldrb	r3, [r7, #23]
 8009596:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f003 0301 	and.w	r3, r3, #1
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	f000 8085 	beq.w	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095aa:	2b28      	cmp	r3, #40	; 0x28
 80095ac:	d866      	bhi.n	800967c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80095ae:	a201      	add	r2, pc, #4	; (adr r2, 80095b4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80095b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b4:	08009691 	.word	0x08009691
 80095b8:	0800967d 	.word	0x0800967d
 80095bc:	0800967d 	.word	0x0800967d
 80095c0:	0800967d 	.word	0x0800967d
 80095c4:	0800967d 	.word	0x0800967d
 80095c8:	0800967d 	.word	0x0800967d
 80095cc:	0800967d 	.word	0x0800967d
 80095d0:	0800967d 	.word	0x0800967d
 80095d4:	08009659 	.word	0x08009659
 80095d8:	0800967d 	.word	0x0800967d
 80095dc:	0800967d 	.word	0x0800967d
 80095e0:	0800967d 	.word	0x0800967d
 80095e4:	0800967d 	.word	0x0800967d
 80095e8:	0800967d 	.word	0x0800967d
 80095ec:	0800967d 	.word	0x0800967d
 80095f0:	0800967d 	.word	0x0800967d
 80095f4:	0800966b 	.word	0x0800966b
 80095f8:	0800967d 	.word	0x0800967d
 80095fc:	0800967d 	.word	0x0800967d
 8009600:	0800967d 	.word	0x0800967d
 8009604:	0800967d 	.word	0x0800967d
 8009608:	0800967d 	.word	0x0800967d
 800960c:	0800967d 	.word	0x0800967d
 8009610:	0800967d 	.word	0x0800967d
 8009614:	08009691 	.word	0x08009691
 8009618:	0800967d 	.word	0x0800967d
 800961c:	0800967d 	.word	0x0800967d
 8009620:	0800967d 	.word	0x0800967d
 8009624:	0800967d 	.word	0x0800967d
 8009628:	0800967d 	.word	0x0800967d
 800962c:	0800967d 	.word	0x0800967d
 8009630:	0800967d 	.word	0x0800967d
 8009634:	08009691 	.word	0x08009691
 8009638:	0800967d 	.word	0x0800967d
 800963c:	0800967d 	.word	0x0800967d
 8009640:	0800967d 	.word	0x0800967d
 8009644:	0800967d 	.word	0x0800967d
 8009648:	0800967d 	.word	0x0800967d
 800964c:	0800967d 	.word	0x0800967d
 8009650:	0800967d 	.word	0x0800967d
 8009654:	08009691 	.word	0x08009691
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	3304      	adds	r3, #4
 800965c:	2101      	movs	r1, #1
 800965e:	4618      	mov	r0, r3
 8009660:	f000 fdfa 	bl	800a258 <RCCEx_PLL2_Config>
 8009664:	4603      	mov	r3, r0
 8009666:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009668:	e013      	b.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	3324      	adds	r3, #36	; 0x24
 800966e:	2101      	movs	r1, #1
 8009670:	4618      	mov	r0, r3
 8009672:	f000 fea3 	bl	800a3bc <RCCEx_PLL3_Config>
 8009676:	4603      	mov	r3, r0
 8009678:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800967a:	e00a      	b.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	75fb      	strb	r3, [r7, #23]
      break;
 8009680:	e007      	b.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8009682:	bf00      	nop
 8009684:	58024400 	.word	0x58024400
 8009688:	58024800 	.word	0x58024800
 800968c:	00ffffcf 	.word	0x00ffffcf
      break;
 8009690:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009692:	7dfb      	ldrb	r3, [r7, #23]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d109      	bne.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009698:	4b96      	ldr	r3, [pc, #600]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800969a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800969c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80096a4:	4993      	ldr	r1, [pc, #588]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80096a6:	4313      	orrs	r3, r2
 80096a8:	654b      	str	r3, [r1, #84]	; 0x54
 80096aa:	e001      	b.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096ac:	7dfb      	ldrb	r3, [r7, #23]
 80096ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f003 0302 	and.w	r3, r3, #2
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d038      	beq.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096c0:	2b05      	cmp	r3, #5
 80096c2:	d821      	bhi.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80096c4:	a201      	add	r2, pc, #4	; (adr r2, 80096cc <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80096c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ca:	bf00      	nop
 80096cc:	0800970f 	.word	0x0800970f
 80096d0:	080096e5 	.word	0x080096e5
 80096d4:	080096f7 	.word	0x080096f7
 80096d8:	0800970f 	.word	0x0800970f
 80096dc:	0800970f 	.word	0x0800970f
 80096e0:	0800970f 	.word	0x0800970f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	3304      	adds	r3, #4
 80096e8:	2101      	movs	r1, #1
 80096ea:	4618      	mov	r0, r3
 80096ec:	f000 fdb4 	bl	800a258 <RCCEx_PLL2_Config>
 80096f0:	4603      	mov	r3, r0
 80096f2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80096f4:	e00c      	b.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	3324      	adds	r3, #36	; 0x24
 80096fa:	2101      	movs	r1, #1
 80096fc:	4618      	mov	r0, r3
 80096fe:	f000 fe5d 	bl	800a3bc <RCCEx_PLL3_Config>
 8009702:	4603      	mov	r3, r0
 8009704:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009706:	e003      	b.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009708:	2301      	movs	r3, #1
 800970a:	75fb      	strb	r3, [r7, #23]
      break;
 800970c:	e000      	b.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800970e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009710:	7dfb      	ldrb	r3, [r7, #23]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d109      	bne.n	800972a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009716:	4b77      	ldr	r3, [pc, #476]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800971a:	f023 0207 	bic.w	r2, r3, #7
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009722:	4974      	ldr	r1, [pc, #464]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009724:	4313      	orrs	r3, r2
 8009726:	654b      	str	r3, [r1, #84]	; 0x54
 8009728:	e001      	b.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800972a:	7dfb      	ldrb	r3, [r7, #23]
 800972c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f003 0304 	and.w	r3, r3, #4
 8009736:	2b00      	cmp	r3, #0
 8009738:	d03a      	beq.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009740:	2b05      	cmp	r3, #5
 8009742:	d821      	bhi.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8009744:	a201      	add	r2, pc, #4	; (adr r2, 800974c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8009746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974a:	bf00      	nop
 800974c:	0800978f 	.word	0x0800978f
 8009750:	08009765 	.word	0x08009765
 8009754:	08009777 	.word	0x08009777
 8009758:	0800978f 	.word	0x0800978f
 800975c:	0800978f 	.word	0x0800978f
 8009760:	0800978f 	.word	0x0800978f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	3304      	adds	r3, #4
 8009768:	2101      	movs	r1, #1
 800976a:	4618      	mov	r0, r3
 800976c:	f000 fd74 	bl	800a258 <RCCEx_PLL2_Config>
 8009770:	4603      	mov	r3, r0
 8009772:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009774:	e00c      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	3324      	adds	r3, #36	; 0x24
 800977a:	2101      	movs	r1, #1
 800977c:	4618      	mov	r0, r3
 800977e:	f000 fe1d 	bl	800a3bc <RCCEx_PLL3_Config>
 8009782:	4603      	mov	r3, r0
 8009784:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009786:	e003      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009788:	2301      	movs	r3, #1
 800978a:	75fb      	strb	r3, [r7, #23]
      break;
 800978c:	e000      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800978e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009790:	7dfb      	ldrb	r3, [r7, #23]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d10a      	bne.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009796:	4b57      	ldr	r3, [pc, #348]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800979a:	f023 0207 	bic.w	r2, r3, #7
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097a4:	4953      	ldr	r1, [pc, #332]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80097a6:	4313      	orrs	r3, r2
 80097a8:	658b      	str	r3, [r1, #88]	; 0x58
 80097aa:	e001      	b.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097ac:	7dfb      	ldrb	r3, [r7, #23]
 80097ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 0320 	and.w	r3, r3, #32
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d04b      	beq.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80097c6:	d02e      	beq.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80097c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80097cc:	d828      	bhi.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80097ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097d2:	d02a      	beq.n	800982a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80097d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097d8:	d822      	bhi.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80097da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80097de:	d026      	beq.n	800982e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80097e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80097e4:	d81c      	bhi.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80097e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097ea:	d010      	beq.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80097ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097f0:	d816      	bhi.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d01d      	beq.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80097f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097fa:	d111      	bne.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	3304      	adds	r3, #4
 8009800:	2100      	movs	r1, #0
 8009802:	4618      	mov	r0, r3
 8009804:	f000 fd28 	bl	800a258 <RCCEx_PLL2_Config>
 8009808:	4603      	mov	r3, r0
 800980a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800980c:	e012      	b.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	3324      	adds	r3, #36	; 0x24
 8009812:	2102      	movs	r1, #2
 8009814:	4618      	mov	r0, r3
 8009816:	f000 fdd1 	bl	800a3bc <RCCEx_PLL3_Config>
 800981a:	4603      	mov	r3, r0
 800981c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800981e:	e009      	b.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	75fb      	strb	r3, [r7, #23]
      break;
 8009824:	e006      	b.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8009826:	bf00      	nop
 8009828:	e004      	b.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800982a:	bf00      	nop
 800982c:	e002      	b.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800982e:	bf00      	nop
 8009830:	e000      	b.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8009832:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009834:	7dfb      	ldrb	r3, [r7, #23]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d10a      	bne.n	8009850 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800983a:	4b2e      	ldr	r3, [pc, #184]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800983c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800983e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009848:	492a      	ldr	r1, [pc, #168]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800984a:	4313      	orrs	r3, r2
 800984c:	654b      	str	r3, [r1, #84]	; 0x54
 800984e:	e001      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009850:	7dfb      	ldrb	r3, [r7, #23]
 8009852:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800985c:	2b00      	cmp	r3, #0
 800985e:	d04d      	beq.n	80098fc <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009866:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800986a:	d02e      	beq.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800986c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009870:	d828      	bhi.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8009872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009876:	d02a      	beq.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8009878:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800987c:	d822      	bhi.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800987e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009882:	d026      	beq.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8009884:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009888:	d81c      	bhi.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800988a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800988e:	d010      	beq.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8009890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009894:	d816      	bhi.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8009896:	2b00      	cmp	r3, #0
 8009898:	d01d      	beq.n	80098d6 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800989a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800989e:	d111      	bne.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	3304      	adds	r3, #4
 80098a4:	2100      	movs	r1, #0
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 fcd6 	bl	800a258 <RCCEx_PLL2_Config>
 80098ac:	4603      	mov	r3, r0
 80098ae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80098b0:	e012      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	3324      	adds	r3, #36	; 0x24
 80098b6:	2102      	movs	r1, #2
 80098b8:	4618      	mov	r0, r3
 80098ba:	f000 fd7f 	bl	800a3bc <RCCEx_PLL3_Config>
 80098be:	4603      	mov	r3, r0
 80098c0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80098c2:	e009      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80098c4:	2301      	movs	r3, #1
 80098c6:	75fb      	strb	r3, [r7, #23]
      break;
 80098c8:	e006      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80098ca:	bf00      	nop
 80098cc:	e004      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80098ce:	bf00      	nop
 80098d0:	e002      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80098d2:	bf00      	nop
 80098d4:	e000      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80098d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80098d8:	7dfb      	ldrb	r3, [r7, #23]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d10c      	bne.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80098de:	4b05      	ldr	r3, [pc, #20]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80098e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098e2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80098ec:	4901      	ldr	r1, [pc, #4]	; (80098f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80098ee:	4313      	orrs	r3, r2
 80098f0:	658b      	str	r3, [r1, #88]	; 0x58
 80098f2:	e003      	b.n	80098fc <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80098f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098f8:	7dfb      	ldrb	r3, [r7, #23]
 80098fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009904:	2b00      	cmp	r3, #0
 8009906:	d04b      	beq.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800990e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009912:	d02e      	beq.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8009914:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009918:	d828      	bhi.n	800996c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800991a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800991e:	d02a      	beq.n	8009976 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8009920:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009924:	d822      	bhi.n	800996c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8009926:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800992a:	d026      	beq.n	800997a <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 800992c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009930:	d81c      	bhi.n	800996c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8009932:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009936:	d010      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8009938:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800993c:	d816      	bhi.n	800996c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800993e:	2b00      	cmp	r3, #0
 8009940:	d01d      	beq.n	800997e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8009942:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009946:	d111      	bne.n	800996c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	3304      	adds	r3, #4
 800994c:	2100      	movs	r1, #0
 800994e:	4618      	mov	r0, r3
 8009950:	f000 fc82 	bl	800a258 <RCCEx_PLL2_Config>
 8009954:	4603      	mov	r3, r0
 8009956:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8009958:	e012      	b.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	3324      	adds	r3, #36	; 0x24
 800995e:	2102      	movs	r1, #2
 8009960:	4618      	mov	r0, r3
 8009962:	f000 fd2b 	bl	800a3bc <RCCEx_PLL3_Config>
 8009966:	4603      	mov	r3, r0
 8009968:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800996a:	e009      	b.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800996c:	2301      	movs	r3, #1
 800996e:	75fb      	strb	r3, [r7, #23]
      break;
 8009970:	e006      	b.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8009972:	bf00      	nop
 8009974:	e004      	b.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8009976:	bf00      	nop
 8009978:	e002      	b.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800997a:	bf00      	nop
 800997c:	e000      	b.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800997e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009980:	7dfb      	ldrb	r3, [r7, #23]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d10a      	bne.n	800999c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009986:	4b9d      	ldr	r3, [pc, #628]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800998a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009994:	4999      	ldr	r1, [pc, #612]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009996:	4313      	orrs	r3, r2
 8009998:	658b      	str	r3, [r1, #88]	; 0x58
 800999a:	e001      	b.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800999c:	7dfb      	ldrb	r3, [r7, #23]
 800999e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 0308 	and.w	r3, r3, #8
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d01a      	beq.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099b6:	d10a      	bne.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	3324      	adds	r3, #36	; 0x24
 80099bc:	2102      	movs	r1, #2
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 fcfc 	bl	800a3bc <RCCEx_PLL3_Config>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d001      	beq.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 80099ca:	2301      	movs	r3, #1
 80099cc:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80099ce:	4b8b      	ldr	r3, [pc, #556]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80099d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099d2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099dc:	4987      	ldr	r1, [pc, #540]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80099de:	4313      	orrs	r3, r2
 80099e0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f003 0310 	and.w	r3, r3, #16
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d01a      	beq.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80099f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099f8:	d10a      	bne.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	3324      	adds	r3, #36	; 0x24
 80099fe:	2102      	movs	r1, #2
 8009a00:	4618      	mov	r0, r3
 8009a02:	f000 fcdb 	bl	800a3bc <RCCEx_PLL3_Config>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d001      	beq.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009a10:	4b7a      	ldr	r3, [pc, #488]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009a1e:	4977      	ldr	r1, [pc, #476]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009a20:	4313      	orrs	r3, r2
 8009a22:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d034      	beq.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009a36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a3a:	d01d      	beq.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8009a3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a40:	d817      	bhi.n	8009a72 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d003      	beq.n	8009a4e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8009a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a4a:	d009      	beq.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8009a4c:	e011      	b.n	8009a72 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	3304      	adds	r3, #4
 8009a52:	2100      	movs	r1, #0
 8009a54:	4618      	mov	r0, r3
 8009a56:	f000 fbff 	bl	800a258 <RCCEx_PLL2_Config>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8009a5e:	e00c      	b.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	3324      	adds	r3, #36	; 0x24
 8009a64:	2102      	movs	r1, #2
 8009a66:	4618      	mov	r0, r3
 8009a68:	f000 fca8 	bl	800a3bc <RCCEx_PLL3_Config>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8009a70:	e003      	b.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	75fb      	strb	r3, [r7, #23]
      break;
 8009a76:	e000      	b.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8009a78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a7a:	7dfb      	ldrb	r3, [r7, #23]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d10a      	bne.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009a80:	4b5e      	ldr	r3, [pc, #376]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009a8e:	495b      	ldr	r1, [pc, #364]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009a90:	4313      	orrs	r3, r2
 8009a92:	658b      	str	r3, [r1, #88]	; 0x58
 8009a94:	e001      	b.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a96:	7dfb      	ldrb	r3, [r7, #23]
 8009a98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d033      	beq.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009aac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009ab0:	d01c      	beq.n	8009aec <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8009ab2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009ab6:	d816      	bhi.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8009ab8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009abc:	d003      	beq.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8009abe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009ac2:	d007      	beq.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8009ac4:	e00f      	b.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ac6:	4b4d      	ldr	r3, [pc, #308]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aca:	4a4c      	ldr	r2, [pc, #304]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ad0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8009ad2:	e00c      	b.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	3324      	adds	r3, #36	; 0x24
 8009ad8:	2101      	movs	r1, #1
 8009ada:	4618      	mov	r0, r3
 8009adc:	f000 fc6e 	bl	800a3bc <RCCEx_PLL3_Config>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8009ae4:	e003      	b.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	75fb      	strb	r3, [r7, #23]
      break;
 8009aea:	e000      	b.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8009aec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d10a      	bne.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009af4:	4b41      	ldr	r3, [pc, #260]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009af8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b02:	493e      	ldr	r1, [pc, #248]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009b04:	4313      	orrs	r3, r2
 8009b06:	654b      	str	r3, [r1, #84]	; 0x54
 8009b08:	e001      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b0a:	7dfb      	ldrb	r3, [r7, #23]
 8009b0c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d029      	beq.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d003      	beq.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8009b22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b26:	d007      	beq.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8009b28:	e00f      	b.n	8009b4a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b2a:	4b34      	ldr	r3, [pc, #208]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b2e:	4a33      	ldr	r2, [pc, #204]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009b30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b34:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8009b36:	e00b      	b.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	3304      	adds	r3, #4
 8009b3c:	2102      	movs	r1, #2
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f000 fb8a 	bl	800a258 <RCCEx_PLL2_Config>
 8009b44:	4603      	mov	r3, r0
 8009b46:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8009b48:	e002      	b.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	75fb      	strb	r3, [r7, #23]
      break;
 8009b4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009b50:	7dfb      	ldrb	r3, [r7, #23]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d109      	bne.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009b56:	4b29      	ldr	r3, [pc, #164]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b62:	4926      	ldr	r1, [pc, #152]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009b64:	4313      	orrs	r3, r2
 8009b66:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009b68:	e001      	b.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b6a:	7dfb      	ldrb	r3, [r7, #23]
 8009b6c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00a      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	3324      	adds	r3, #36	; 0x24
 8009b7e:	2102      	movs	r1, #2
 8009b80:	4618      	mov	r0, r3
 8009b82:	f000 fc1b 	bl	800a3bc <RCCEx_PLL3_Config>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d001      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d033      	beq.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ba0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ba4:	d017      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8009ba6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009baa:	d811      	bhi.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8009bac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bb0:	d013      	beq.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8009bb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bb6:	d80b      	bhi.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d010      	beq.n	8009bde <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8009bbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009bc0:	d106      	bne.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bc2:	4b0e      	ldr	r3, [pc, #56]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc6:	4a0d      	ldr	r2, [pc, #52]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009bc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009bcc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8009bce:	e007      	b.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	75fb      	strb	r3, [r7, #23]
      break;
 8009bd4:	e004      	b.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8009bd6:	bf00      	nop
 8009bd8:	e002      	b.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8009bda:	bf00      	nop
 8009bdc:	e000      	b.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8009bde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009be0:	7dfb      	ldrb	r3, [r7, #23]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10c      	bne.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009be6:	4b05      	ldr	r3, [pc, #20]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009bf2:	4902      	ldr	r1, [pc, #8]	; (8009bfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	654b      	str	r3, [r1, #84]	; 0x54
 8009bf8:	e004      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8009bfa:	bf00      	nop
 8009bfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c00:	7dfb      	ldrb	r3, [r7, #23]
 8009c02:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d008      	beq.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009c10:	4b31      	ldr	r3, [pc, #196]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c14:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c1c:	492e      	ldr	r1, [pc, #184]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d009      	beq.n	8009c42 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009c2e:	4b2a      	ldr	r3, [pc, #168]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c30:	691b      	ldr	r3, [r3, #16]
 8009c32:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009c3c:	4926      	ldr	r1, [pc, #152]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d008      	beq.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009c4e:	4b22      	ldr	r3, [pc, #136]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c52:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009c5a:	491f      	ldr	r1, [pc, #124]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d00d      	beq.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009c6c:	4b1a      	ldr	r3, [pc, #104]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	4a19      	ldr	r2, [pc, #100]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c72:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009c76:	6113      	str	r3, [r2, #16]
 8009c78:	4b17      	ldr	r3, [pc, #92]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c7a:	691a      	ldr	r2, [r3, #16]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8009c82:	4915      	ldr	r1, [pc, #84]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c84:	4313      	orrs	r3, r2
 8009c86:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	da08      	bge.n	8009ca2 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009c90:	4b11      	ldr	r3, [pc, #68]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c94:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c9c:	490e      	ldr	r1, [pc, #56]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d009      	beq.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009cae:	4b0a      	ldr	r3, [pc, #40]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cb2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cbc:	4906      	ldr	r1, [pc, #24]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8009cc2:	7dbb      	ldrb	r3, [r7, #22]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d101      	bne.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	e000      	b.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3718      	adds	r7, #24
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	58024400 	.word	0x58024400

08009cdc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009ce0:	f7ff f85a 	bl	8008d98 <HAL_RCC_GetHCLKFreq>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	4b06      	ldr	r3, [pc, #24]	; (8009d00 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009ce8:	6a1b      	ldr	r3, [r3, #32]
 8009cea:	091b      	lsrs	r3, r3, #4
 8009cec:	f003 0307 	and.w	r3, r3, #7
 8009cf0:	4904      	ldr	r1, [pc, #16]	; (8009d04 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009cf2:	5ccb      	ldrb	r3, [r1, r3]
 8009cf4:	f003 031f 	and.w	r3, r3, #31
 8009cf8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	bd80      	pop	{r7, pc}
 8009d00:	58024400 	.word	0x58024400
 8009d04:	0800df60 	.word	0x0800df60

08009d08 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b089      	sub	sp, #36	; 0x24
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009d10:	4ba1      	ldr	r3, [pc, #644]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d14:	f003 0303 	and.w	r3, r3, #3
 8009d18:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009d1a:	4b9f      	ldr	r3, [pc, #636]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d1e:	0b1b      	lsrs	r3, r3, #12
 8009d20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009d24:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009d26:	4b9c      	ldr	r3, [pc, #624]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d2a:	091b      	lsrs	r3, r3, #4
 8009d2c:	f003 0301 	and.w	r3, r3, #1
 8009d30:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009d32:	4b99      	ldr	r3, [pc, #612]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d36:	08db      	lsrs	r3, r3, #3
 8009d38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d3c:	693a      	ldr	r2, [r7, #16]
 8009d3e:	fb02 f303 	mul.w	r3, r2, r3
 8009d42:	ee07 3a90 	vmov	s15, r3
 8009d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	f000 8111 	beq.w	8009f78 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009d56:	69bb      	ldr	r3, [r7, #24]
 8009d58:	2b02      	cmp	r3, #2
 8009d5a:	f000 8083 	beq.w	8009e64 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009d5e:	69bb      	ldr	r3, [r7, #24]
 8009d60:	2b02      	cmp	r3, #2
 8009d62:	f200 80a1 	bhi.w	8009ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d003      	beq.n	8009d74 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009d6c:	69bb      	ldr	r3, [r7, #24]
 8009d6e:	2b01      	cmp	r3, #1
 8009d70:	d056      	beq.n	8009e20 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009d72:	e099      	b.n	8009ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d74:	4b88      	ldr	r3, [pc, #544]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f003 0320 	and.w	r3, r3, #32
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d02d      	beq.n	8009ddc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009d80:	4b85      	ldr	r3, [pc, #532]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	08db      	lsrs	r3, r3, #3
 8009d86:	f003 0303 	and.w	r3, r3, #3
 8009d8a:	4a84      	ldr	r2, [pc, #528]	; (8009f9c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8009d90:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	ee07 3a90 	vmov	s15, r3
 8009d98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	ee07 3a90 	vmov	s15, r3
 8009da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009daa:	4b7b      	ldr	r3, [pc, #492]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009db2:	ee07 3a90 	vmov	s15, r3
 8009db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dba:	ed97 6a03 	vldr	s12, [r7, #12]
 8009dbe:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009dca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dd6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009dda:	e087      	b.n	8009eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	ee07 3a90 	vmov	s15, r3
 8009de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009de6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009dea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dee:	4b6a      	ldr	r3, [pc, #424]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009df6:	ee07 3a90 	vmov	s15, r3
 8009dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e02:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009e1e:	e065      	b.n	8009eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	ee07 3a90 	vmov	s15, r3
 8009e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e2a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e32:	4b59      	ldr	r3, [pc, #356]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e3a:	ee07 3a90 	vmov	s15, r3
 8009e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e42:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e46:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009e62:	e043      	b.n	8009eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	ee07 3a90 	vmov	s15, r3
 8009e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e6e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009fac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e76:	4b48      	ldr	r3, [pc, #288]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e7e:	ee07 3a90 	vmov	s15, r3
 8009e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e86:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e8a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ea2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009ea6:	e021      	b.n	8009eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	ee07 3a90 	vmov	s15, r3
 8009eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eb2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009eba:	4b37      	ldr	r3, [pc, #220]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ec2:	ee07 3a90 	vmov	s15, r3
 8009ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009eca:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ece:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009eda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ee6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009eea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009eec:	4b2a      	ldr	r3, [pc, #168]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ef0:	0a5b      	lsrs	r3, r3, #9
 8009ef2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ef6:	ee07 3a90 	vmov	s15, r3
 8009efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009efe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009f02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f06:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f12:	ee17 2a90 	vmov	r2, s15
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009f1a:	4b1f      	ldr	r3, [pc, #124]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f1e:	0c1b      	lsrs	r3, r3, #16
 8009f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f24:	ee07 3a90 	vmov	s15, r3
 8009f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009f30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f34:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f40:	ee17 2a90 	vmov	r2, s15
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009f48:	4b13      	ldr	r3, [pc, #76]	; (8009f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f4c:	0e1b      	lsrs	r3, r3, #24
 8009f4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f52:	ee07 3a90 	vmov	s15, r3
 8009f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009f5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f62:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f6e:	ee17 2a90 	vmov	r2, s15
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009f76:	e008      	b.n	8009f8a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2200      	movs	r2, #0
 8009f88:	609a      	str	r2, [r3, #8]
}
 8009f8a:	bf00      	nop
 8009f8c:	3724      	adds	r7, #36	; 0x24
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr
 8009f96:	bf00      	nop
 8009f98:	58024400 	.word	0x58024400
 8009f9c:	03d09000 	.word	0x03d09000
 8009fa0:	46000000 	.word	0x46000000
 8009fa4:	4c742400 	.word	0x4c742400
 8009fa8:	4a742400 	.word	0x4a742400
 8009fac:	4af42400 	.word	0x4af42400

08009fb0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b089      	sub	sp, #36	; 0x24
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009fb8:	4ba1      	ldr	r3, [pc, #644]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fbc:	f003 0303 	and.w	r3, r3, #3
 8009fc0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009fc2:	4b9f      	ldr	r3, [pc, #636]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fc6:	0d1b      	lsrs	r3, r3, #20
 8009fc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009fcc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009fce:	4b9c      	ldr	r3, [pc, #624]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd2:	0a1b      	lsrs	r3, r3, #8
 8009fd4:	f003 0301 	and.w	r3, r3, #1
 8009fd8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009fda:	4b99      	ldr	r3, [pc, #612]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fde:	08db      	lsrs	r3, r3, #3
 8009fe0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fe4:	693a      	ldr	r2, [r7, #16]
 8009fe6:	fb02 f303 	mul.w	r3, r2, r3
 8009fea:	ee07 3a90 	vmov	s15, r3
 8009fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ff2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009ff6:	697b      	ldr	r3, [r7, #20]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f000 8111 	beq.w	800a220 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	2b02      	cmp	r3, #2
 800a002:	f000 8083 	beq.w	800a10c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a006:	69bb      	ldr	r3, [r7, #24]
 800a008:	2b02      	cmp	r3, #2
 800a00a:	f200 80a1 	bhi.w	800a150 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a00e:	69bb      	ldr	r3, [r7, #24]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d003      	beq.n	800a01c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	2b01      	cmp	r3, #1
 800a018:	d056      	beq.n	800a0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a01a:	e099      	b.n	800a150 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a01c:	4b88      	ldr	r3, [pc, #544]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f003 0320 	and.w	r3, r3, #32
 800a024:	2b00      	cmp	r3, #0
 800a026:	d02d      	beq.n	800a084 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a028:	4b85      	ldr	r3, [pc, #532]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	08db      	lsrs	r3, r3, #3
 800a02e:	f003 0303 	and.w	r3, r3, #3
 800a032:	4a84      	ldr	r2, [pc, #528]	; (800a244 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a034:	fa22 f303 	lsr.w	r3, r2, r3
 800a038:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	ee07 3a90 	vmov	s15, r3
 800a040:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	ee07 3a90 	vmov	s15, r3
 800a04a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a04e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a052:	4b7b      	ldr	r3, [pc, #492]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a05a:	ee07 3a90 	vmov	s15, r3
 800a05e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a062:	ed97 6a03 	vldr	s12, [r7, #12]
 800a066:	eddf 5a78 	vldr	s11, [pc, #480]	; 800a248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a06a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a06e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a072:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a07a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a07e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800a082:	e087      	b.n	800a194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	ee07 3a90 	vmov	s15, r3
 800a08a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a08e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800a24c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a096:	4b6a      	ldr	r3, [pc, #424]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a09a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a09e:	ee07 3a90 	vmov	s15, r3
 800a0a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0aa:	eddf 5a67 	vldr	s11, [pc, #412]	; 800a248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a0ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a0ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a0c6:	e065      	b.n	800a194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	ee07 3a90 	vmov	s15, r3
 800a0ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a250 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a0d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0da:	4b59      	ldr	r3, [pc, #356]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0e2:	ee07 3a90 	vmov	s15, r3
 800a0e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0ee:	eddf 5a56 	vldr	s11, [pc, #344]	; 800a248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a0f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a0fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a102:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a106:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a10a:	e043      	b.n	800a194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	ee07 3a90 	vmov	s15, r3
 800a112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a116:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800a254 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a11a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a11e:	4b48      	ldr	r3, [pc, #288]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a126:	ee07 3a90 	vmov	s15, r3
 800a12a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a12e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a132:	eddf 5a45 	vldr	s11, [pc, #276]	; 800a248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a13a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a13e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a14a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a14e:	e021      	b.n	800a194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	ee07 3a90 	vmov	s15, r3
 800a156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a15a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a250 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a15e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a162:	4b37      	ldr	r3, [pc, #220]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a16a:	ee07 3a90 	vmov	s15, r3
 800a16e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a172:	ed97 6a03 	vldr	s12, [r7, #12]
 800a176:	eddf 5a34 	vldr	s11, [pc, #208]	; 800a248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a17a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a17e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a182:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a18a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a18e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a192:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800a194:	4b2a      	ldr	r3, [pc, #168]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a198:	0a5b      	lsrs	r3, r3, #9
 800a19a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a19e:	ee07 3a90 	vmov	s15, r3
 800a1a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a1aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1ba:	ee17 2a90 	vmov	r2, s15
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800a1c2:	4b1f      	ldr	r3, [pc, #124]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c6:	0c1b      	lsrs	r3, r3, #16
 800a1c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1cc:	ee07 3a90 	vmov	s15, r3
 800a1d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a1d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1dc:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1e8:	ee17 2a90 	vmov	r2, s15
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800a1f0:	4b13      	ldr	r3, [pc, #76]	; (800a240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f4:	0e1b      	lsrs	r3, r3, #24
 800a1f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1fa:	ee07 3a90 	vmov	s15, r3
 800a1fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a202:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a206:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a20a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a20e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a212:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a216:	ee17 2a90 	vmov	r2, s15
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a21e:	e008      	b.n	800a232 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2200      	movs	r2, #0
 800a224:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2200      	movs	r2, #0
 800a22a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2200      	movs	r2, #0
 800a230:	609a      	str	r2, [r3, #8]
}
 800a232:	bf00      	nop
 800a234:	3724      	adds	r7, #36	; 0x24
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	58024400 	.word	0x58024400
 800a244:	03d09000 	.word	0x03d09000
 800a248:	46000000 	.word	0x46000000
 800a24c:	4c742400 	.word	0x4c742400
 800a250:	4a742400 	.word	0x4a742400
 800a254:	4af42400 	.word	0x4af42400

0800a258 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
 800a260:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a262:	2300      	movs	r3, #0
 800a264:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a266:	4b53      	ldr	r3, [pc, #332]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a26a:	f003 0303 	and.w	r3, r3, #3
 800a26e:	2b03      	cmp	r3, #3
 800a270:	d101      	bne.n	800a276 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e099      	b.n	800a3aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a276:	4b4f      	ldr	r3, [pc, #316]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4a4e      	ldr	r2, [pc, #312]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a27c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a280:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a282:	f7fa faa5 	bl	80047d0 <HAL_GetTick>
 800a286:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a288:	e008      	b.n	800a29c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a28a:	f7fa faa1 	bl	80047d0 <HAL_GetTick>
 800a28e:	4602      	mov	r2, r0
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	1ad3      	subs	r3, r2, r3
 800a294:	2b02      	cmp	r3, #2
 800a296:	d901      	bls.n	800a29c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a298:	2303      	movs	r3, #3
 800a29a:	e086      	b.n	800a3aa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a29c:	4b45      	ldr	r3, [pc, #276]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d1f0      	bne.n	800a28a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a2a8:	4b42      	ldr	r3, [pc, #264]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a2aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2ac:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	031b      	lsls	r3, r3, #12
 800a2b6:	493f      	ldr	r1, [pc, #252]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	628b      	str	r3, [r1, #40]	; 0x28
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	689b      	ldr	r3, [r3, #8]
 800a2ca:	3b01      	subs	r3, #1
 800a2cc:	025b      	lsls	r3, r3, #9
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	431a      	orrs	r2, r3
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	68db      	ldr	r3, [r3, #12]
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	041b      	lsls	r3, r3, #16
 800a2da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a2de:	431a      	orrs	r2, r3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	061b      	lsls	r3, r3, #24
 800a2e8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a2ec:	4931      	ldr	r1, [pc, #196]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a2f2:	4b30      	ldr	r3, [pc, #192]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a2f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	695b      	ldr	r3, [r3, #20]
 800a2fe:	492d      	ldr	r1, [pc, #180]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a300:	4313      	orrs	r3, r2
 800a302:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a304:	4b2b      	ldr	r3, [pc, #172]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a308:	f023 0220 	bic.w	r2, r3, #32
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	699b      	ldr	r3, [r3, #24]
 800a310:	4928      	ldr	r1, [pc, #160]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a312:	4313      	orrs	r3, r2
 800a314:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a316:	4b27      	ldr	r3, [pc, #156]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a31a:	4a26      	ldr	r2, [pc, #152]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a31c:	f023 0310 	bic.w	r3, r3, #16
 800a320:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a322:	4b24      	ldr	r3, [pc, #144]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a324:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a326:	4b24      	ldr	r3, [pc, #144]	; (800a3b8 <RCCEx_PLL2_Config+0x160>)
 800a328:	4013      	ands	r3, r2
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	69d2      	ldr	r2, [r2, #28]
 800a32e:	00d2      	lsls	r2, r2, #3
 800a330:	4920      	ldr	r1, [pc, #128]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a332:	4313      	orrs	r3, r2
 800a334:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a336:	4b1f      	ldr	r3, [pc, #124]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a33a:	4a1e      	ldr	r2, [pc, #120]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a33c:	f043 0310 	orr.w	r3, r3, #16
 800a340:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d106      	bne.n	800a356 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a348:	4b1a      	ldr	r3, [pc, #104]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a34a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a34c:	4a19      	ldr	r2, [pc, #100]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a34e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a352:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a354:	e00f      	b.n	800a376 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d106      	bne.n	800a36a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a35c:	4b15      	ldr	r3, [pc, #84]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a360:	4a14      	ldr	r2, [pc, #80]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a362:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a366:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a368:	e005      	b.n	800a376 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a36a:	4b12      	ldr	r3, [pc, #72]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a36c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a36e:	4a11      	ldr	r2, [pc, #68]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a370:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a374:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a376:	4b0f      	ldr	r3, [pc, #60]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a0e      	ldr	r2, [pc, #56]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a37c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a380:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a382:	f7fa fa25 	bl	80047d0 <HAL_GetTick>
 800a386:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a388:	e008      	b.n	800a39c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a38a:	f7fa fa21 	bl	80047d0 <HAL_GetTick>
 800a38e:	4602      	mov	r2, r0
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	1ad3      	subs	r3, r2, r3
 800a394:	2b02      	cmp	r3, #2
 800a396:	d901      	bls.n	800a39c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a398:	2303      	movs	r3, #3
 800a39a:	e006      	b.n	800a3aa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a39c:	4b05      	ldr	r3, [pc, #20]	; (800a3b4 <RCCEx_PLL2_Config+0x15c>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d0f0      	beq.n	800a38a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a3a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3710      	adds	r7, #16
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	58024400 	.word	0x58024400
 800a3b8:	ffff0007 	.word	0xffff0007

0800a3bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b084      	sub	sp, #16
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
 800a3c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a3ca:	4b53      	ldr	r3, [pc, #332]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a3cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ce:	f003 0303 	and.w	r3, r3, #3
 800a3d2:	2b03      	cmp	r3, #3
 800a3d4:	d101      	bne.n	800a3da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	e099      	b.n	800a50e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a3da:	4b4f      	ldr	r3, [pc, #316]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	4a4e      	ldr	r2, [pc, #312]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a3e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a3e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3e6:	f7fa f9f3 	bl	80047d0 <HAL_GetTick>
 800a3ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a3ec:	e008      	b.n	800a400 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a3ee:	f7fa f9ef 	bl	80047d0 <HAL_GetTick>
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	1ad3      	subs	r3, r2, r3
 800a3f8:	2b02      	cmp	r3, #2
 800a3fa:	d901      	bls.n	800a400 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a3fc:	2303      	movs	r3, #3
 800a3fe:	e086      	b.n	800a50e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a400:	4b45      	ldr	r3, [pc, #276]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d1f0      	bne.n	800a3ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a40c:	4b42      	ldr	r3, [pc, #264]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a410:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	051b      	lsls	r3, r3, #20
 800a41a:	493f      	ldr	r1, [pc, #252]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a41c:	4313      	orrs	r3, r2
 800a41e:	628b      	str	r3, [r1, #40]	; 0x28
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	3b01      	subs	r3, #1
 800a426:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	3b01      	subs	r3, #1
 800a430:	025b      	lsls	r3, r3, #9
 800a432:	b29b      	uxth	r3, r3
 800a434:	431a      	orrs	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	3b01      	subs	r3, #1
 800a43c:	041b      	lsls	r3, r3, #16
 800a43e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a442:	431a      	orrs	r2, r3
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	691b      	ldr	r3, [r3, #16]
 800a448:	3b01      	subs	r3, #1
 800a44a:	061b      	lsls	r3, r3, #24
 800a44c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a450:	4931      	ldr	r1, [pc, #196]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a452:	4313      	orrs	r3, r2
 800a454:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a456:	4b30      	ldr	r3, [pc, #192]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a45a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	695b      	ldr	r3, [r3, #20]
 800a462:	492d      	ldr	r1, [pc, #180]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a464:	4313      	orrs	r3, r2
 800a466:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a468:	4b2b      	ldr	r3, [pc, #172]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a46a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a46c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	699b      	ldr	r3, [r3, #24]
 800a474:	4928      	ldr	r1, [pc, #160]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a476:	4313      	orrs	r3, r2
 800a478:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a47a:	4b27      	ldr	r3, [pc, #156]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a47c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a47e:	4a26      	ldr	r2, [pc, #152]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a484:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a486:	4b24      	ldr	r3, [pc, #144]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a488:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a48a:	4b24      	ldr	r3, [pc, #144]	; (800a51c <RCCEx_PLL3_Config+0x160>)
 800a48c:	4013      	ands	r3, r2
 800a48e:	687a      	ldr	r2, [r7, #4]
 800a490:	69d2      	ldr	r2, [r2, #28]
 800a492:	00d2      	lsls	r2, r2, #3
 800a494:	4920      	ldr	r1, [pc, #128]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a496:	4313      	orrs	r3, r2
 800a498:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a49a:	4b1f      	ldr	r3, [pc, #124]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a49c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a49e:	4a1e      	ldr	r2, [pc, #120]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d106      	bne.n	800a4ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a4ac:	4b1a      	ldr	r3, [pc, #104]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b0:	4a19      	ldr	r2, [pc, #100]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a4b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a4b8:	e00f      	b.n	800a4da <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d106      	bne.n	800a4ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a4c0:	4b15      	ldr	r3, [pc, #84]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c4:	4a14      	ldr	r2, [pc, #80]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a4ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a4cc:	e005      	b.n	800a4da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a4ce:	4b12      	ldr	r3, [pc, #72]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4d2:	4a11      	ldr	r2, [pc, #68]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a4d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a4da:	4b0f      	ldr	r3, [pc, #60]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a0e      	ldr	r2, [pc, #56]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a4e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a4e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4e6:	f7fa f973 	bl	80047d0 <HAL_GetTick>
 800a4ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a4ec:	e008      	b.n	800a500 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a4ee:	f7fa f96f 	bl	80047d0 <HAL_GetTick>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	1ad3      	subs	r3, r2, r3
 800a4f8:	2b02      	cmp	r3, #2
 800a4fa:	d901      	bls.n	800a500 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	e006      	b.n	800a50e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a500:	4b05      	ldr	r3, [pc, #20]	; (800a518 <RCCEx_PLL3_Config+0x15c>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d0f0      	beq.n	800a4ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a50c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3710      	adds	r7, #16
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	58024400 	.word	0x58024400
 800a51c:	ffff0007 	.word	0xffff0007

0800a520 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b084      	sub	sp, #16
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d101      	bne.n	800a532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a52e:	2301      	movs	r3, #1
 800a530:	e0f1      	b.n	800a716 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a78      	ldr	r2, [pc, #480]	; (800a720 <HAL_SPI_Init+0x200>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d00f      	beq.n	800a562 <HAL_SPI_Init+0x42>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a77      	ldr	r2, [pc, #476]	; (800a724 <HAL_SPI_Init+0x204>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d00a      	beq.n	800a562 <HAL_SPI_Init+0x42>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	4a75      	ldr	r2, [pc, #468]	; (800a728 <HAL_SPI_Init+0x208>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d005      	beq.n	800a562 <HAL_SPI_Init+0x42>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	2b0f      	cmp	r3, #15
 800a55c:	d901      	bls.n	800a562 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a55e:	2301      	movs	r3, #1
 800a560:	e0d9      	b.n	800a716 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fba2 	bl	800acac <SPI_GetPacketSize>
 800a568:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a6c      	ldr	r2, [pc, #432]	; (800a720 <HAL_SPI_Init+0x200>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d00c      	beq.n	800a58e <HAL_SPI_Init+0x6e>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a6a      	ldr	r2, [pc, #424]	; (800a724 <HAL_SPI_Init+0x204>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d007      	beq.n	800a58e <HAL_SPI_Init+0x6e>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4a69      	ldr	r2, [pc, #420]	; (800a728 <HAL_SPI_Init+0x208>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d002      	beq.n	800a58e <HAL_SPI_Init+0x6e>
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2b08      	cmp	r3, #8
 800a58c:	d811      	bhi.n	800a5b2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a592:	4a63      	ldr	r2, [pc, #396]	; (800a720 <HAL_SPI_Init+0x200>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d009      	beq.n	800a5ac <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	4a61      	ldr	r2, [pc, #388]	; (800a724 <HAL_SPI_Init+0x204>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d004      	beq.n	800a5ac <HAL_SPI_Init+0x8c>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a60      	ldr	r2, [pc, #384]	; (800a728 <HAL_SPI_Init+0x208>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d104      	bne.n	800a5b6 <HAL_SPI_Init+0x96>
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2b10      	cmp	r3, #16
 800a5b0:	d901      	bls.n	800a5b6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	e0af      	b.n	800a716 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d106      	bne.n	800a5d0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f7f9 fe08 	bl	80041e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2202      	movs	r2, #2
 800a5d4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f022 0201 	bic.w	r2, r2, #1
 800a5e6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	689b      	ldr	r3, [r3, #8]
 800a5ee:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800a5f2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	699b      	ldr	r3, [r3, #24]
 800a5f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a5fc:	d119      	bne.n	800a632 <HAL_SPI_Init+0x112>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a606:	d103      	bne.n	800a610 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d008      	beq.n	800a622 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a614:	2b00      	cmp	r3, #0
 800a616:	d10c      	bne.n	800a632 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a61c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a620:	d107      	bne.n	800a632 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a630:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	69da      	ldr	r2, [r3, #28]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a63a:	431a      	orrs	r2, r3
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	431a      	orrs	r2, r3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a644:	ea42 0103 	orr.w	r1, r2, r3
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	68da      	ldr	r2, [r3, #12]
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	430a      	orrs	r2, r1
 800a652:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a65c:	431a      	orrs	r2, r3
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a662:	431a      	orrs	r2, r3
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	699b      	ldr	r3, [r3, #24]
 800a668:	431a      	orrs	r2, r3
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	691b      	ldr	r3, [r3, #16]
 800a66e:	431a      	orrs	r2, r3
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	695b      	ldr	r3, [r3, #20]
 800a674:	431a      	orrs	r2, r3
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6a1b      	ldr	r3, [r3, #32]
 800a67a:	431a      	orrs	r2, r3
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	431a      	orrs	r2, r3
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a686:	431a      	orrs	r2, r3
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	689b      	ldr	r3, [r3, #8]
 800a68c:	431a      	orrs	r2, r3
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a692:	ea42 0103 	orr.w	r1, r2, r3
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	430a      	orrs	r2, r1
 800a6a0:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d113      	bne.n	800a6d2 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a6bc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a6d0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f022 0201 	bic.w	r2, r2, #1
 800a6e0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	685b      	ldr	r3, [r3, #4]
 800a6e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d00a      	beq.n	800a704 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68db      	ldr	r3, [r3, #12]
 800a6f4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	430a      	orrs	r2, r1
 800a702:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2201      	movs	r2, #1
 800a710:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800a714:	2300      	movs	r3, #0
}
 800a716:	4618      	mov	r0, r3
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	40013000 	.word	0x40013000
 800a724:	40003800 	.word	0x40003800
 800a728:	40003c00 	.word	0x40003c00

0800a72c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b08a      	sub	sp, #40	; 0x28
 800a730:	af02      	add	r7, sp, #8
 800a732:	60f8      	str	r0, [r7, #12]
 800a734:	60b9      	str	r1, [r7, #8]
 800a736:	603b      	str	r3, [r7, #0]
 800a738:	4613      	mov	r3, r2
 800a73a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	3320      	adds	r3, #32
 800a742:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a744:	2300      	movs	r3, #0
 800a746:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d101      	bne.n	800a756 <HAL_SPI_Transmit+0x2a>
 800a752:	2302      	movs	r3, #2
 800a754:	e1d7      	b.n	800ab06 <HAL_SPI_Transmit+0x3da>
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	2201      	movs	r2, #1
 800a75a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a75e:	f7fa f837 	bl	80047d0 <HAL_GetTick>
 800a762:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	d007      	beq.n	800a780 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800a770:	2302      	movs	r3, #2
 800a772:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2200      	movs	r2, #0
 800a778:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a77c:	7efb      	ldrb	r3, [r7, #27]
 800a77e:	e1c2      	b.n	800ab06 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d002      	beq.n	800a78c <HAL_SPI_Transmit+0x60>
 800a786:	88fb      	ldrh	r3, [r7, #6]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d107      	bne.n	800a79c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800a78c:	2301      	movs	r3, #1
 800a78e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2200      	movs	r2, #0
 800a794:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a798:	7efb      	ldrb	r3, [r7, #27]
 800a79a:	e1b4      	b.n	800ab06 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	2203      	movs	r2, #3
 800a7a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	68ba      	ldr	r2, [r7, #8]
 800a7b0:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	88fa      	ldrh	r2, [r7, #6]
 800a7b6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	88fa      	ldrh	r2, [r7, #6]
 800a7be:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	689b      	ldr	r3, [r3, #8]
 800a7e8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800a7ec:	d107      	bne.n	800a7fe <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a7fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	685a      	ldr	r2, [r3, #4]
 800a804:	4b96      	ldr	r3, [pc, #600]	; (800aa60 <HAL_SPI_Transmit+0x334>)
 800a806:	4013      	ands	r3, r2
 800a808:	88f9      	ldrh	r1, [r7, #6]
 800a80a:	68fa      	ldr	r2, [r7, #12]
 800a80c:	6812      	ldr	r2, [r2, #0]
 800a80e:	430b      	orrs	r3, r1
 800a810:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f042 0201 	orr.w	r2, r2, #1
 800a820:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	685b      	ldr	r3, [r3, #4]
 800a826:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a82a:	d107      	bne.n	800a83c <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a83a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	2b0f      	cmp	r3, #15
 800a842:	d947      	bls.n	800a8d4 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a844:	e03f      	b.n	800a8c6 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	695b      	ldr	r3, [r3, #20]
 800a84c:	f003 0302 	and.w	r3, r3, #2
 800a850:	2b02      	cmp	r3, #2
 800a852:	d114      	bne.n	800a87e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	6812      	ldr	r2, [r2, #0]
 800a85e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a864:	1d1a      	adds	r2, r3, #4
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a870:	b29b      	uxth	r3, r3
 800a872:	3b01      	subs	r3, #1
 800a874:	b29a      	uxth	r2, r3
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800a87c:	e023      	b.n	800a8c6 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a87e:	f7f9 ffa7 	bl	80047d0 <HAL_GetTick>
 800a882:	4602      	mov	r2, r0
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	1ad3      	subs	r3, r2, r3
 800a888:	683a      	ldr	r2, [r7, #0]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d803      	bhi.n	800a896 <HAL_SPI_Transmit+0x16a>
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a894:	d102      	bne.n	800a89c <HAL_SPI_Transmit+0x170>
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d114      	bne.n	800a8c6 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f000 f937 	bl	800ab10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a8b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800a8c2:	2303      	movs	r3, #3
 800a8c4:	e11f      	b.n	800ab06 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a8cc:	b29b      	uxth	r3, r3
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d1b9      	bne.n	800a846 <HAL_SPI_Transmit+0x11a>
 800a8d2:	e0f2      	b.n	800aaba <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	68db      	ldr	r3, [r3, #12]
 800a8d8:	2b07      	cmp	r3, #7
 800a8da:	f240 80e7 	bls.w	800aaac <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a8de:	e05d      	b.n	800a99c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	f003 0302 	and.w	r3, r3, #2
 800a8ea:	2b02      	cmp	r3, #2
 800a8ec:	d132      	bne.n	800a954 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d918      	bls.n	800a92c <HAL_SPI_Transmit+0x200>
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d014      	beq.n	800a92c <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	6812      	ldr	r2, [r2, #0]
 800a90c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a912:	1d1a      	adds	r2, r3, #4
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a91e:	b29b      	uxth	r3, r3
 800a920:	3b02      	subs	r3, #2
 800a922:	b29a      	uxth	r2, r3
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800a92a:	e037      	b.n	800a99c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a930:	881a      	ldrh	r2, [r3, #0]
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a93a:	1c9a      	adds	r2, r3, #2
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a946:	b29b      	uxth	r3, r3
 800a948:	3b01      	subs	r3, #1
 800a94a:	b29a      	uxth	r2, r3
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800a952:	e023      	b.n	800a99c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a954:	f7f9 ff3c 	bl	80047d0 <HAL_GetTick>
 800a958:	4602      	mov	r2, r0
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	1ad3      	subs	r3, r2, r3
 800a95e:	683a      	ldr	r2, [r7, #0]
 800a960:	429a      	cmp	r2, r3
 800a962:	d803      	bhi.n	800a96c <HAL_SPI_Transmit+0x240>
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96a:	d102      	bne.n	800a972 <HAL_SPI_Transmit+0x246>
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d114      	bne.n	800a99c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a972:	68f8      	ldr	r0, [r7, #12]
 800a974:	f000 f8cc 	bl	800ab10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2200      	movs	r2, #0
 800a97c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a986:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2201      	movs	r2, #1
 800a994:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800a998:	2303      	movs	r3, #3
 800a99a:	e0b4      	b.n	800ab06 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d19b      	bne.n	800a8e0 <HAL_SPI_Transmit+0x1b4>
 800a9a8:	e087      	b.n	800aaba <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	695b      	ldr	r3, [r3, #20]
 800a9b0:	f003 0302 	and.w	r3, r3, #2
 800a9b4:	2b02      	cmp	r3, #2
 800a9b6:	d155      	bne.n	800aa64 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9be:	b29b      	uxth	r3, r3
 800a9c0:	2b03      	cmp	r3, #3
 800a9c2:	d918      	bls.n	800a9f6 <HAL_SPI_Transmit+0x2ca>
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9c8:	2b40      	cmp	r3, #64	; 0x40
 800a9ca:	d914      	bls.n	800a9f6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	6812      	ldr	r2, [r2, #0]
 800a9d6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9dc:	1d1a      	adds	r2, r3, #4
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	3b04      	subs	r3, #4
 800a9ec:	b29a      	uxth	r2, r3
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800a9f4:	e05a      	b.n	800aaac <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d917      	bls.n	800aa32 <HAL_SPI_Transmit+0x306>
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d013      	beq.n	800aa32 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa0e:	881a      	ldrh	r2, [r3, #0]
 800aa10:	69fb      	ldr	r3, [r7, #28]
 800aa12:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa18:	1c9a      	adds	r2, r3, #2
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	3b02      	subs	r3, #2
 800aa28:	b29a      	uxth	r2, r3
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800aa30:	e03c      	b.n	800aaac <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	3320      	adds	r3, #32
 800aa3c:	7812      	ldrb	r2, [r2, #0]
 800aa3e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa44:	1c5a      	adds	r2, r3, #1
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	3b01      	subs	r3, #1
 800aa54:	b29a      	uxth	r2, r3
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800aa5c:	e026      	b.n	800aaac <HAL_SPI_Transmit+0x380>
 800aa5e:	bf00      	nop
 800aa60:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa64:	f7f9 feb4 	bl	80047d0 <HAL_GetTick>
 800aa68:	4602      	mov	r2, r0
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	1ad3      	subs	r3, r2, r3
 800aa6e:	683a      	ldr	r2, [r7, #0]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d803      	bhi.n	800aa7c <HAL_SPI_Transmit+0x350>
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7a:	d102      	bne.n	800aa82 <HAL_SPI_Transmit+0x356>
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d114      	bne.n	800aaac <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	f000 f844 	bl	800ab10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800aaa8:	2303      	movs	r3, #3
 800aaaa:	e02c      	b.n	800ab06 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aab2:	b29b      	uxth	r3, r3
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	f47f af78 	bne.w	800a9aa <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	9300      	str	r3, [sp, #0]
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	2200      	movs	r2, #0
 800aac2:	2108      	movs	r1, #8
 800aac4:	68f8      	ldr	r0, [r7, #12]
 800aac6:	f000 f8c3 	bl	800ac50 <SPI_WaitOnFlagUntilTimeout>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d007      	beq.n	800aae0 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aad6:	f043 0220 	orr.w	r2, r3, #32
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f000 f815 	bl	800ab10 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2200      	movs	r2, #0
 800aaea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d001      	beq.n	800ab04 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800ab00:	2301      	movs	r3, #1
 800ab02:	e000      	b.n	800ab06 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800ab04:	7efb      	ldrb	r3, [r7, #27]
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3720      	adds	r7, #32
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}
 800ab0e:	bf00      	nop

0800ab10 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b085      	sub	sp, #20
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	695b      	ldr	r3, [r3, #20]
 800ab1e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	699a      	ldr	r2, [r3, #24]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f042 0208 	orr.w	r2, r2, #8
 800ab2e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	699a      	ldr	r2, [r3, #24]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f042 0210 	orr.w	r2, r2, #16
 800ab3e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f022 0201 	bic.w	r2, r2, #1
 800ab4e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	6919      	ldr	r1, [r3, #16]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	4b3c      	ldr	r3, [pc, #240]	; (800ac4c <SPI_CloseTransfer+0x13c>)
 800ab5c:	400b      	ands	r3, r1
 800ab5e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	689a      	ldr	r2, [r3, #8]
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ab6e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	2b04      	cmp	r3, #4
 800ab7a:	d014      	beq.n	800aba6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f003 0320 	and.w	r3, r3, #32
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d00f      	beq.n	800aba6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab8c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	699a      	ldr	r2, [r3, #24]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f042 0220 	orr.w	r2, r2, #32
 800aba4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800abac:	b2db      	uxtb	r3, r3
 800abae:	2b03      	cmp	r3, #3
 800abb0:	d014      	beq.n	800abdc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d00f      	beq.n	800abdc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800abc2:	f043 0204 	orr.w	r2, r3, #4
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	699a      	ldr	r2, [r3, #24]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abda:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00f      	beq.n	800ac06 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800abec:	f043 0201 	orr.w	r2, r3, #1
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	699a      	ldr	r2, [r3, #24]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac04:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d00f      	beq.n	800ac30 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac16:	f043 0208 	orr.w	r2, r3, #8
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	699a      	ldr	r2, [r3, #24]
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ac2e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800ac40:	bf00      	nop
 800ac42:	3714      	adds	r7, #20
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr
 800ac4c:	fffffc90 	.word	0xfffffc90

0800ac50 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	60f8      	str	r0, [r7, #12]
 800ac58:	60b9      	str	r1, [r7, #8]
 800ac5a:	603b      	str	r3, [r7, #0]
 800ac5c:	4613      	mov	r3, r2
 800ac5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ac60:	e010      	b.n	800ac84 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac62:	f7f9 fdb5 	bl	80047d0 <HAL_GetTick>
 800ac66:	4602      	mov	r2, r0
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	1ad3      	subs	r3, r2, r3
 800ac6c:	69ba      	ldr	r2, [r7, #24]
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d803      	bhi.n	800ac7a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ac72:	69bb      	ldr	r3, [r7, #24]
 800ac74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac78:	d102      	bne.n	800ac80 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ac7a:	69bb      	ldr	r3, [r7, #24]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d101      	bne.n	800ac84 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ac80:	2303      	movs	r3, #3
 800ac82:	e00f      	b.n	800aca4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	695a      	ldr	r2, [r3, #20]
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	68ba      	ldr	r2, [r7, #8]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	bf0c      	ite	eq
 800ac94:	2301      	moveq	r3, #1
 800ac96:	2300      	movne	r3, #0
 800ac98:	b2db      	uxtb	r3, r3
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	79fb      	ldrb	r3, [r7, #7]
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d0df      	beq.n	800ac62 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800aca2:	2300      	movs	r3, #0
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3710      	adds	r7, #16
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800acac:	b480      	push	{r7}
 800acae:	b085      	sub	sp, #20
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acb8:	095b      	lsrs	r3, r3, #5
 800acba:	3301      	adds	r3, #1
 800acbc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	68db      	ldr	r3, [r3, #12]
 800acc2:	3301      	adds	r3, #1
 800acc4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	3307      	adds	r3, #7
 800acca:	08db      	lsrs	r3, r3, #3
 800accc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	fb02 f303 	mul.w	r3, r2, r3
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	3714      	adds	r7, #20
 800acda:	46bd      	mov	sp, r7
 800acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace0:	4770      	bx	lr

0800ace2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ace2:	b580      	push	{r7, lr}
 800ace4:	b082      	sub	sp, #8
 800ace6:	af00      	add	r7, sp, #0
 800ace8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d101      	bne.n	800acf4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	e049      	b.n	800ad88 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d106      	bne.n	800ad0e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f7f9 fad5 	bl	80042b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2202      	movs	r2, #2
 800ad12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681a      	ldr	r2, [r3, #0]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	3304      	adds	r3, #4
 800ad1e:	4619      	mov	r1, r3
 800ad20:	4610      	mov	r0, r2
 800ad22:	f000 fa23 	bl	800b16c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2201      	movs	r2, #1
 800ad2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2201      	movs	r2, #1
 800ad32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2201      	movs	r2, #1
 800ad3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2201      	movs	r2, #1
 800ad42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2201      	movs	r2, #1
 800ad52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2201      	movs	r2, #1
 800ad5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2201      	movs	r2, #1
 800ad62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2201      	movs	r2, #1
 800ad6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2201      	movs	r2, #1
 800ad72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2201      	movs	r2, #1
 800ad82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ad86:	2300      	movs	r3, #0
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3708      	adds	r7, #8
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b085      	sub	sp, #20
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	d001      	beq.n	800ada8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	e054      	b.n	800ae52 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2202      	movs	r2, #2
 800adac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	68da      	ldr	r2, [r3, #12]
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f042 0201 	orr.w	r2, r2, #1
 800adbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a26      	ldr	r2, [pc, #152]	; (800ae60 <HAL_TIM_Base_Start_IT+0xd0>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d022      	beq.n	800ae10 <HAL_TIM_Base_Start_IT+0x80>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800add2:	d01d      	beq.n	800ae10 <HAL_TIM_Base_Start_IT+0x80>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a22      	ldr	r2, [pc, #136]	; (800ae64 <HAL_TIM_Base_Start_IT+0xd4>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d018      	beq.n	800ae10 <HAL_TIM_Base_Start_IT+0x80>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	4a21      	ldr	r2, [pc, #132]	; (800ae68 <HAL_TIM_Base_Start_IT+0xd8>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d013      	beq.n	800ae10 <HAL_TIM_Base_Start_IT+0x80>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	4a1f      	ldr	r2, [pc, #124]	; (800ae6c <HAL_TIM_Base_Start_IT+0xdc>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d00e      	beq.n	800ae10 <HAL_TIM_Base_Start_IT+0x80>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	4a1e      	ldr	r2, [pc, #120]	; (800ae70 <HAL_TIM_Base_Start_IT+0xe0>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d009      	beq.n	800ae10 <HAL_TIM_Base_Start_IT+0x80>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	4a1c      	ldr	r2, [pc, #112]	; (800ae74 <HAL_TIM_Base_Start_IT+0xe4>)
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d004      	beq.n	800ae10 <HAL_TIM_Base_Start_IT+0x80>
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	4a1b      	ldr	r2, [pc, #108]	; (800ae78 <HAL_TIM_Base_Start_IT+0xe8>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d115      	bne.n	800ae3c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	689a      	ldr	r2, [r3, #8]
 800ae16:	4b19      	ldr	r3, [pc, #100]	; (800ae7c <HAL_TIM_Base_Start_IT+0xec>)
 800ae18:	4013      	ands	r3, r2
 800ae1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	2b06      	cmp	r3, #6
 800ae20:	d015      	beq.n	800ae4e <HAL_TIM_Base_Start_IT+0xbe>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ae28:	d011      	beq.n	800ae4e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	681a      	ldr	r2, [r3, #0]
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f042 0201 	orr.w	r2, r2, #1
 800ae38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ae3a:	e008      	b.n	800ae4e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	681a      	ldr	r2, [r3, #0]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f042 0201 	orr.w	r2, r2, #1
 800ae4a:	601a      	str	r2, [r3, #0]
 800ae4c:	e000      	b.n	800ae50 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ae4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3714      	adds	r7, #20
 800ae56:	46bd      	mov	sp, r7
 800ae58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5c:	4770      	bx	lr
 800ae5e:	bf00      	nop
 800ae60:	40010000 	.word	0x40010000
 800ae64:	40000400 	.word	0x40000400
 800ae68:	40000800 	.word	0x40000800
 800ae6c:	40000c00 	.word	0x40000c00
 800ae70:	40010400 	.word	0x40010400
 800ae74:	40001800 	.word	0x40001800
 800ae78:	40014000 	.word	0x40014000
 800ae7c:	00010007 	.word	0x00010007

0800ae80 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b083      	sub	sp, #12
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	68da      	ldr	r2, [r3, #12]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f022 0201 	bic.w	r2, r2, #1
 800ae96:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	6a1a      	ldr	r2, [r3, #32]
 800ae9e:	f241 1311 	movw	r3, #4369	; 0x1111
 800aea2:	4013      	ands	r3, r2
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d10f      	bne.n	800aec8 <HAL_TIM_Base_Stop_IT+0x48>
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	6a1a      	ldr	r2, [r3, #32]
 800aeae:	f240 4344 	movw	r3, #1092	; 0x444
 800aeb2:	4013      	ands	r3, r2
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d107      	bne.n	800aec8 <HAL_TIM_Base_Stop_IT+0x48>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	681a      	ldr	r2, [r3, #0]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f022 0201 	bic.w	r2, r2, #1
 800aec6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2201      	movs	r2, #1
 800aecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800aed0:	2300      	movs	r3, #0
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	370c      	adds	r7, #12
 800aed6:	46bd      	mov	sp, r7
 800aed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aedc:	4770      	bx	lr

0800aede <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aede:	b580      	push	{r7, lr}
 800aee0:	b082      	sub	sp, #8
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	691b      	ldr	r3, [r3, #16]
 800aeec:	f003 0302 	and.w	r3, r3, #2
 800aef0:	2b02      	cmp	r3, #2
 800aef2:	d122      	bne.n	800af3a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	68db      	ldr	r3, [r3, #12]
 800aefa:	f003 0302 	and.w	r3, r3, #2
 800aefe:	2b02      	cmp	r3, #2
 800af00:	d11b      	bne.n	800af3a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f06f 0202 	mvn.w	r2, #2
 800af0a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2201      	movs	r2, #1
 800af10:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	699b      	ldr	r3, [r3, #24]
 800af18:	f003 0303 	and.w	r3, r3, #3
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d003      	beq.n	800af28 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f000 f905 	bl	800b130 <HAL_TIM_IC_CaptureCallback>
 800af26:	e005      	b.n	800af34 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f000 f8f7 	bl	800b11c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 f908 	bl	800b144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2200      	movs	r2, #0
 800af38:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	691b      	ldr	r3, [r3, #16]
 800af40:	f003 0304 	and.w	r3, r3, #4
 800af44:	2b04      	cmp	r3, #4
 800af46:	d122      	bne.n	800af8e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	68db      	ldr	r3, [r3, #12]
 800af4e:	f003 0304 	and.w	r3, r3, #4
 800af52:	2b04      	cmp	r3, #4
 800af54:	d11b      	bne.n	800af8e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f06f 0204 	mvn.w	r2, #4
 800af5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2202      	movs	r2, #2
 800af64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	699b      	ldr	r3, [r3, #24]
 800af6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af70:	2b00      	cmp	r3, #0
 800af72:	d003      	beq.n	800af7c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f8db 	bl	800b130 <HAL_TIM_IC_CaptureCallback>
 800af7a:	e005      	b.n	800af88 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 f8cd 	bl	800b11c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 f8de 	bl	800b144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2200      	movs	r2, #0
 800af8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	691b      	ldr	r3, [r3, #16]
 800af94:	f003 0308 	and.w	r3, r3, #8
 800af98:	2b08      	cmp	r3, #8
 800af9a:	d122      	bne.n	800afe2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	f003 0308 	and.w	r3, r3, #8
 800afa6:	2b08      	cmp	r3, #8
 800afa8:	d11b      	bne.n	800afe2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f06f 0208 	mvn.w	r2, #8
 800afb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2204      	movs	r2, #4
 800afb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	f003 0303 	and.w	r3, r3, #3
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d003      	beq.n	800afd0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 f8b1 	bl	800b130 <HAL_TIM_IC_CaptureCallback>
 800afce:	e005      	b.n	800afdc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f000 f8a3 	bl	800b11c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	f000 f8b4 	bl	800b144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2200      	movs	r2, #0
 800afe0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	691b      	ldr	r3, [r3, #16]
 800afe8:	f003 0310 	and.w	r3, r3, #16
 800afec:	2b10      	cmp	r3, #16
 800afee:	d122      	bne.n	800b036 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	68db      	ldr	r3, [r3, #12]
 800aff6:	f003 0310 	and.w	r3, r3, #16
 800affa:	2b10      	cmp	r3, #16
 800affc:	d11b      	bne.n	800b036 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f06f 0210 	mvn.w	r2, #16
 800b006:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2208      	movs	r2, #8
 800b00c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	69db      	ldr	r3, [r3, #28]
 800b014:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d003      	beq.n	800b024 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 f887 	bl	800b130 <HAL_TIM_IC_CaptureCallback>
 800b022:	e005      	b.n	800b030 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 f879 	bl	800b11c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f000 f88a 	bl	800b144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2200      	movs	r2, #0
 800b034:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	691b      	ldr	r3, [r3, #16]
 800b03c:	f003 0301 	and.w	r3, r3, #1
 800b040:	2b01      	cmp	r3, #1
 800b042:	d10e      	bne.n	800b062 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	f003 0301 	and.w	r3, r3, #1
 800b04e:	2b01      	cmp	r3, #1
 800b050:	d107      	bne.n	800b062 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f06f 0201 	mvn.w	r2, #1
 800b05a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f7f8 fb95 	bl	800378c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	691b      	ldr	r3, [r3, #16]
 800b068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b06c:	2b80      	cmp	r3, #128	; 0x80
 800b06e:	d10e      	bne.n	800b08e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	68db      	ldr	r3, [r3, #12]
 800b076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b07a:	2b80      	cmp	r3, #128	; 0x80
 800b07c:	d107      	bne.n	800b08e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f000 f9a1 	bl	800b3d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	691b      	ldr	r3, [r3, #16]
 800b094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b098:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b09c:	d10e      	bne.n	800b0bc <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	68db      	ldr	r3, [r3, #12]
 800b0a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0a8:	2b80      	cmp	r3, #128	; 0x80
 800b0aa:	d107      	bne.n	800b0bc <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b0b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f000 f994 	bl	800b3e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	691b      	ldr	r3, [r3, #16]
 800b0c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0c6:	2b40      	cmp	r3, #64	; 0x40
 800b0c8:	d10e      	bne.n	800b0e8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0d4:	2b40      	cmp	r3, #64	; 0x40
 800b0d6:	d107      	bne.n	800b0e8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b0e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f000 f838 	bl	800b158 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	691b      	ldr	r3, [r3, #16]
 800b0ee:	f003 0320 	and.w	r3, r3, #32
 800b0f2:	2b20      	cmp	r3, #32
 800b0f4:	d10e      	bne.n	800b114 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	68db      	ldr	r3, [r3, #12]
 800b0fc:	f003 0320 	and.w	r3, r3, #32
 800b100:	2b20      	cmp	r3, #32
 800b102:	d107      	bne.n	800b114 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f06f 0220 	mvn.w	r2, #32
 800b10c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f000 f954 	bl	800b3bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b114:	bf00      	nop
 800b116:	3708      	adds	r7, #8
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b11c:	b480      	push	{r7}
 800b11e:	b083      	sub	sp, #12
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b124:	bf00      	nop
 800b126:	370c      	adds	r7, #12
 800b128:	46bd      	mov	sp, r7
 800b12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12e:	4770      	bx	lr

0800b130 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b130:	b480      	push	{r7}
 800b132:	b083      	sub	sp, #12
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b138:	bf00      	nop
 800b13a:	370c      	adds	r7, #12
 800b13c:	46bd      	mov	sp, r7
 800b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b142:	4770      	bx	lr

0800b144 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b144:	b480      	push	{r7}
 800b146:	b083      	sub	sp, #12
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b14c:	bf00      	nop
 800b14e:	370c      	adds	r7, #12
 800b150:	46bd      	mov	sp, r7
 800b152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b156:	4770      	bx	lr

0800b158 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b158:	b480      	push	{r7}
 800b15a:	b083      	sub	sp, #12
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b160:	bf00      	nop
 800b162:	370c      	adds	r7, #12
 800b164:	46bd      	mov	sp, r7
 800b166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16a:	4770      	bx	lr

0800b16c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	4a40      	ldr	r2, [pc, #256]	; (800b280 <TIM_Base_SetConfig+0x114>)
 800b180:	4293      	cmp	r3, r2
 800b182:	d013      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b18a:	d00f      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	4a3d      	ldr	r2, [pc, #244]	; (800b284 <TIM_Base_SetConfig+0x118>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d00b      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	4a3c      	ldr	r2, [pc, #240]	; (800b288 <TIM_Base_SetConfig+0x11c>)
 800b198:	4293      	cmp	r3, r2
 800b19a:	d007      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4a3b      	ldr	r2, [pc, #236]	; (800b28c <TIM_Base_SetConfig+0x120>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d003      	beq.n	800b1ac <TIM_Base_SetConfig+0x40>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4a3a      	ldr	r2, [pc, #232]	; (800b290 <TIM_Base_SetConfig+0x124>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d108      	bne.n	800b1be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	68fa      	ldr	r2, [r7, #12]
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	4a2f      	ldr	r2, [pc, #188]	; (800b280 <TIM_Base_SetConfig+0x114>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d01f      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1cc:	d01b      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	4a2c      	ldr	r2, [pc, #176]	; (800b284 <TIM_Base_SetConfig+0x118>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d017      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4a2b      	ldr	r2, [pc, #172]	; (800b288 <TIM_Base_SetConfig+0x11c>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d013      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	4a2a      	ldr	r2, [pc, #168]	; (800b28c <TIM_Base_SetConfig+0x120>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d00f      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a29      	ldr	r2, [pc, #164]	; (800b290 <TIM_Base_SetConfig+0x124>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d00b      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	4a28      	ldr	r2, [pc, #160]	; (800b294 <TIM_Base_SetConfig+0x128>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d007      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	4a27      	ldr	r2, [pc, #156]	; (800b298 <TIM_Base_SetConfig+0x12c>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d003      	beq.n	800b206 <TIM_Base_SetConfig+0x9a>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4a26      	ldr	r2, [pc, #152]	; (800b29c <TIM_Base_SetConfig+0x130>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d108      	bne.n	800b218 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b20c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	68fa      	ldr	r2, [r7, #12]
 800b214:	4313      	orrs	r3, r2
 800b216:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	695b      	ldr	r3, [r3, #20]
 800b222:	4313      	orrs	r3, r2
 800b224:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	68fa      	ldr	r2, [r7, #12]
 800b22a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	689a      	ldr	r2, [r3, #8]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	681a      	ldr	r2, [r3, #0]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4a10      	ldr	r2, [pc, #64]	; (800b280 <TIM_Base_SetConfig+0x114>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d00f      	beq.n	800b264 <TIM_Base_SetConfig+0xf8>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	4a12      	ldr	r2, [pc, #72]	; (800b290 <TIM_Base_SetConfig+0x124>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d00b      	beq.n	800b264 <TIM_Base_SetConfig+0xf8>
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4a11      	ldr	r2, [pc, #68]	; (800b294 <TIM_Base_SetConfig+0x128>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d007      	beq.n	800b264 <TIM_Base_SetConfig+0xf8>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	4a10      	ldr	r2, [pc, #64]	; (800b298 <TIM_Base_SetConfig+0x12c>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d003      	beq.n	800b264 <TIM_Base_SetConfig+0xf8>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a0f      	ldr	r2, [pc, #60]	; (800b29c <TIM_Base_SetConfig+0x130>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d103      	bne.n	800b26c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	691a      	ldr	r2, [r3, #16]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2201      	movs	r2, #1
 800b270:	615a      	str	r2, [r3, #20]
}
 800b272:	bf00      	nop
 800b274:	3714      	adds	r7, #20
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	40010000 	.word	0x40010000
 800b284:	40000400 	.word	0x40000400
 800b288:	40000800 	.word	0x40000800
 800b28c:	40000c00 	.word	0x40000c00
 800b290:	40010400 	.word	0x40010400
 800b294:	40014000 	.word	0x40014000
 800b298:	40014400 	.word	0x40014400
 800b29c:	40014800 	.word	0x40014800

0800b2a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	b085      	sub	sp, #20
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d101      	bne.n	800b2b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	e06d      	b.n	800b394 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2202      	movs	r2, #2
 800b2c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	685b      	ldr	r3, [r3, #4]
 800b2ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	689b      	ldr	r3, [r3, #8]
 800b2d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a30      	ldr	r2, [pc, #192]	; (800b3a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d004      	beq.n	800b2ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	4a2f      	ldr	r2, [pc, #188]	; (800b3a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d108      	bne.n	800b2fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b2f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	685b      	ldr	r3, [r3, #4]
 800b2f8:	68fa      	ldr	r2, [r7, #12]
 800b2fa:	4313      	orrs	r3, r2
 800b2fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b304:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	68fa      	ldr	r2, [r7, #12]
 800b30c:	4313      	orrs	r3, r2
 800b30e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	68fa      	ldr	r2, [r7, #12]
 800b316:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	4a20      	ldr	r2, [pc, #128]	; (800b3a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b31e:	4293      	cmp	r3, r2
 800b320:	d022      	beq.n	800b368 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b32a:	d01d      	beq.n	800b368 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	4a1d      	ldr	r2, [pc, #116]	; (800b3a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d018      	beq.n	800b368 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4a1c      	ldr	r2, [pc, #112]	; (800b3ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d013      	beq.n	800b368 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	4a1a      	ldr	r2, [pc, #104]	; (800b3b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b346:	4293      	cmp	r3, r2
 800b348:	d00e      	beq.n	800b368 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4a15      	ldr	r2, [pc, #84]	; (800b3a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b350:	4293      	cmp	r3, r2
 800b352:	d009      	beq.n	800b368 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4a16      	ldr	r2, [pc, #88]	; (800b3b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d004      	beq.n	800b368 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	4a15      	ldr	r2, [pc, #84]	; (800b3b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d10c      	bne.n	800b382 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b36e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	68ba      	ldr	r2, [r7, #8]
 800b376:	4313      	orrs	r3, r2
 800b378:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	68ba      	ldr	r2, [r7, #8]
 800b380:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2201      	movs	r2, #1
 800b386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b392:	2300      	movs	r3, #0
}
 800b394:	4618      	mov	r0, r3
 800b396:	3714      	adds	r7, #20
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	40010000 	.word	0x40010000
 800b3a4:	40010400 	.word	0x40010400
 800b3a8:	40000400 	.word	0x40000400
 800b3ac:	40000800 	.word	0x40000800
 800b3b0:	40000c00 	.word	0x40000c00
 800b3b4:	40001800 	.word	0x40001800
 800b3b8:	40014000 	.word	0x40014000

0800b3bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b3c4:	bf00      	nop
 800b3c6:	370c      	adds	r7, #12
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b3d8:	bf00      	nop
 800b3da:	370c      	adds	r7, #12
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr

0800b3e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b3ec:	bf00      	nop
 800b3ee:	370c      	adds	r7, #12
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f6:	4770      	bx	lr

0800b3f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d101      	bne.n	800b40a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b406:	2301      	movs	r3, #1
 800b408:	e042      	b.n	800b490 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b410:	2b00      	cmp	r3, #0
 800b412:	d106      	bne.n	800b422 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2200      	movs	r2, #0
 800b418:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f7f8 ff73 	bl	8004308 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2224      	movs	r2, #36	; 0x24
 800b426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	681a      	ldr	r2, [r3, #0]
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f022 0201 	bic.w	r2, r2, #1
 800b438:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 fbea 	bl	800bc14 <UART_SetConfig>
 800b440:	4603      	mov	r3, r0
 800b442:	2b01      	cmp	r3, #1
 800b444:	d101      	bne.n	800b44a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b446:	2301      	movs	r3, #1
 800b448:	e022      	b.n	800b490 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d002      	beq.n	800b458 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f001 f946 	bl	800c6e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	685a      	ldr	r2, [r3, #4]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b466:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	689a      	ldr	r2, [r3, #8]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b476:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f042 0201 	orr.w	r2, r2, #1
 800b486:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f001 f9cd 	bl	800c828 <UART_CheckIdleState>
 800b48e:	4603      	mov	r3, r0
}
 800b490:	4618      	mov	r0, r3
 800b492:	3708      	adds	r7, #8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b0ba      	sub	sp, #232	; 0xe8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	69db      	ldr	r3, [r3, #28]
 800b4a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	689b      	ldr	r3, [r3, #8]
 800b4ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b4be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b4c2:	f640 030f 	movw	r3, #2063	; 0x80f
 800b4c6:	4013      	ands	r3, r2
 800b4c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800b4cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d11b      	bne.n	800b50c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b4d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4d8:	f003 0320 	and.w	r3, r3, #32
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d015      	beq.n	800b50c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b4e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b4e4:	f003 0320 	and.w	r3, r3, #32
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d105      	bne.n	800b4f8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b4ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b4f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d009      	beq.n	800b50c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	f000 835a 	beq.w	800bbb6 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	4798      	blx	r3
      }
      return;
 800b50a:	e354      	b.n	800bbb6 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b50c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b510:	2b00      	cmp	r3, #0
 800b512:	f000 811f 	beq.w	800b754 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b516:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800b51a:	4b8b      	ldr	r3, [pc, #556]	; (800b748 <HAL_UART_IRQHandler+0x2b0>)
 800b51c:	4013      	ands	r3, r2
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d106      	bne.n	800b530 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b522:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b526:	4b89      	ldr	r3, [pc, #548]	; (800b74c <HAL_UART_IRQHandler+0x2b4>)
 800b528:	4013      	ands	r3, r2
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f000 8112 	beq.w	800b754 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b534:	f003 0301 	and.w	r3, r3, #1
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d011      	beq.n	800b560 <HAL_UART_IRQHandler+0xc8>
 800b53c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b544:	2b00      	cmp	r3, #0
 800b546:	d00b      	beq.n	800b560 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2201      	movs	r2, #1
 800b54e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b556:	f043 0201 	orr.w	r2, r3, #1
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b564:	f003 0302 	and.w	r3, r3, #2
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d011      	beq.n	800b590 <HAL_UART_IRQHandler+0xf8>
 800b56c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b570:	f003 0301 	and.w	r3, r3, #1
 800b574:	2b00      	cmp	r3, #0
 800b576:	d00b      	beq.n	800b590 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2202      	movs	r2, #2
 800b57e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b586:	f043 0204 	orr.w	r2, r3, #4
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b594:	f003 0304 	and.w	r3, r3, #4
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d011      	beq.n	800b5c0 <HAL_UART_IRQHandler+0x128>
 800b59c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b5a0:	f003 0301 	and.w	r3, r3, #1
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d00b      	beq.n	800b5c0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	2204      	movs	r2, #4
 800b5ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b5b6:	f043 0202 	orr.w	r2, r3, #2
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b5c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5c4:	f003 0308 	and.w	r3, r3, #8
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d017      	beq.n	800b5fc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b5cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b5d0:	f003 0320 	and.w	r3, r3, #32
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d105      	bne.n	800b5e4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b5d8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800b5dc:	4b5a      	ldr	r3, [pc, #360]	; (800b748 <HAL_UART_IRQHandler+0x2b0>)
 800b5de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d00b      	beq.n	800b5fc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	2208      	movs	r2, #8
 800b5ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b5f2:	f043 0208 	orr.w	r2, r3, #8
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b5fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b600:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b604:	2b00      	cmp	r3, #0
 800b606:	d012      	beq.n	800b62e <HAL_UART_IRQHandler+0x196>
 800b608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b60c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00c      	beq.n	800b62e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b61c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b624:	f043 0220 	orr.w	r2, r3, #32
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b634:	2b00      	cmp	r3, #0
 800b636:	f000 82c0 	beq.w	800bbba <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b63a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b63e:	f003 0320 	and.w	r3, r3, #32
 800b642:	2b00      	cmp	r3, #0
 800b644:	d013      	beq.n	800b66e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b64a:	f003 0320 	and.w	r3, r3, #32
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d105      	bne.n	800b65e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b652:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d007      	beq.n	800b66e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b662:	2b00      	cmp	r3, #0
 800b664:	d003      	beq.n	800b66e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b674:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	689b      	ldr	r3, [r3, #8]
 800b67e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b682:	2b40      	cmp	r3, #64	; 0x40
 800b684:	d005      	beq.n	800b692 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b686:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b68a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d04f      	beq.n	800b732 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f001 f9dc 	bl	800ca50 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	689b      	ldr	r3, [r3, #8]
 800b69e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6a2:	2b40      	cmp	r3, #64	; 0x40
 800b6a4:	d141      	bne.n	800b72a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	3308      	adds	r3, #8
 800b6ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b6b4:	e853 3f00 	ldrex	r3, [r3]
 800b6b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b6bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b6c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b6c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	3308      	adds	r3, #8
 800b6ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b6d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b6d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b6de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b6e2:	e841 2300 	strex	r3, r2, [r1]
 800b6e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b6ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d1d9      	bne.n	800b6a6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d013      	beq.n	800b722 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6fe:	4a14      	ldr	r2, [pc, #80]	; (800b750 <HAL_UART_IRQHandler+0x2b8>)
 800b700:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b706:	4618      	mov	r0, r3
 800b708:	f7fa f83c 	bl	8005784 <HAL_DMA_Abort_IT>
 800b70c:	4603      	mov	r3, r0
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d017      	beq.n	800b742 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800b71c:	4610      	mov	r0, r2
 800b71e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b720:	e00f      	b.n	800b742 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f000 fa60 	bl	800bbe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b728:	e00b      	b.n	800b742 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	f000 fa5c 	bl	800bbe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b730:	e007      	b.n	800b742 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f000 fa58 	bl	800bbe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2200      	movs	r2, #0
 800b73c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800b740:	e23b      	b.n	800bbba <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b742:	bf00      	nop
    return;
 800b744:	e239      	b.n	800bbba <HAL_UART_IRQHandler+0x722>
 800b746:	bf00      	nop
 800b748:	10000001 	.word	0x10000001
 800b74c:	04000120 	.word	0x04000120
 800b750:	0800cb1d 	.word	0x0800cb1d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b758:	2b01      	cmp	r3, #1
 800b75a:	f040 81ce 	bne.w	800bafa <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b75e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b762:	f003 0310 	and.w	r3, r3, #16
 800b766:	2b00      	cmp	r3, #0
 800b768:	f000 81c7 	beq.w	800bafa <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b76c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b770:	f003 0310 	and.w	r3, r3, #16
 800b774:	2b00      	cmp	r3, #0
 800b776:	f000 81c0 	beq.w	800bafa <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	2210      	movs	r2, #16
 800b780:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	689b      	ldr	r3, [r3, #8]
 800b788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b78c:	2b40      	cmp	r3, #64	; 0x40
 800b78e:	f040 813b 	bne.w	800ba08 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a8b      	ldr	r2, [pc, #556]	; (800b9c8 <HAL_UART_IRQHandler+0x530>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d059      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a89      	ldr	r2, [pc, #548]	; (800b9cc <HAL_UART_IRQHandler+0x534>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d053      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	4a87      	ldr	r2, [pc, #540]	; (800b9d0 <HAL_UART_IRQHandler+0x538>)
 800b7b2:	4293      	cmp	r3, r2
 800b7b4:	d04d      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	4a85      	ldr	r2, [pc, #532]	; (800b9d4 <HAL_UART_IRQHandler+0x53c>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d047      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	4a83      	ldr	r2, [pc, #524]	; (800b9d8 <HAL_UART_IRQHandler+0x540>)
 800b7ca:	4293      	cmp	r3, r2
 800b7cc:	d041      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	4a81      	ldr	r2, [pc, #516]	; (800b9dc <HAL_UART_IRQHandler+0x544>)
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d03b      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4a7f      	ldr	r2, [pc, #508]	; (800b9e0 <HAL_UART_IRQHandler+0x548>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d035      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	4a7d      	ldr	r2, [pc, #500]	; (800b9e4 <HAL_UART_IRQHandler+0x54c>)
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	d02f      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	4a7b      	ldr	r2, [pc, #492]	; (800b9e8 <HAL_UART_IRQHandler+0x550>)
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d029      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4a79      	ldr	r2, [pc, #484]	; (800b9ec <HAL_UART_IRQHandler+0x554>)
 800b806:	4293      	cmp	r3, r2
 800b808:	d023      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4a77      	ldr	r2, [pc, #476]	; (800b9f0 <HAL_UART_IRQHandler+0x558>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d01d      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	4a75      	ldr	r2, [pc, #468]	; (800b9f4 <HAL_UART_IRQHandler+0x55c>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d017      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	4a73      	ldr	r2, [pc, #460]	; (800b9f8 <HAL_UART_IRQHandler+0x560>)
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d011      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	4a71      	ldr	r2, [pc, #452]	; (800b9fc <HAL_UART_IRQHandler+0x564>)
 800b836:	4293      	cmp	r3, r2
 800b838:	d00b      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	4a6f      	ldr	r2, [pc, #444]	; (800ba00 <HAL_UART_IRQHandler+0x568>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d005      	beq.n	800b852 <HAL_UART_IRQHandler+0x3ba>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	4a6d      	ldr	r2, [pc, #436]	; (800ba04 <HAL_UART_IRQHandler+0x56c>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d105      	bne.n	800b85e <HAL_UART_IRQHandler+0x3c6>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	b29b      	uxth	r3, r3
 800b85c:	e004      	b.n	800b868 <HAL_UART_IRQHandler+0x3d0>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	b29b      	uxth	r3, r3
 800b868:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b86c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b870:	2b00      	cmp	r3, #0
 800b872:	f000 81a4 	beq.w	800bbbe <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b87c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b880:	429a      	cmp	r2, r3
 800b882:	f080 819c 	bcs.w	800bbbe <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b88c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b894:	69db      	ldr	r3, [r3, #28]
 800b896:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b89a:	f000 8086 	beq.w	800b9aa <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b8aa:	e853 3f00 	ldrex	r3, [r3]
 800b8ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b8b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b8b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b8ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b8c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b8cc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b8d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b8d8:	e841 2300 	strex	r3, r2, [r1]
 800b8dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b8e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d1da      	bne.n	800b89e <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	3308      	adds	r3, #8
 800b8ee:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b8f2:	e853 3f00 	ldrex	r3, [r3]
 800b8f6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b8f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b8fa:	f023 0301 	bic.w	r3, r3, #1
 800b8fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	3308      	adds	r3, #8
 800b908:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b90c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b910:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b912:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b914:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b918:	e841 2300 	strex	r3, r2, [r1]
 800b91c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b91e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b920:	2b00      	cmp	r3, #0
 800b922:	d1e1      	bne.n	800b8e8 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	3308      	adds	r3, #8
 800b92a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b92c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b92e:	e853 3f00 	ldrex	r3, [r3]
 800b932:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b936:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b93a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	3308      	adds	r3, #8
 800b944:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b948:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b94a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b94c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b94e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b950:	e841 2300 	strex	r3, r2, [r1]
 800b954:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b956:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d1e3      	bne.n	800b924 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2220      	movs	r2, #32
 800b960:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b972:	e853 3f00 	ldrex	r3, [r3]
 800b976:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b978:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b97a:	f023 0310 	bic.w	r3, r3, #16
 800b97e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	461a      	mov	r2, r3
 800b988:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b98c:	65bb      	str	r3, [r7, #88]	; 0x58
 800b98e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b990:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b992:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b994:	e841 2300 	strex	r3, r2, [r1]
 800b998:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b99a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d1e4      	bne.n	800b96a <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7f9 fbcf 	bl	8005148 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b9b6:	b29b      	uxth	r3, r3
 800b9b8:	1ad3      	subs	r3, r2, r3
 800b9ba:	b29b      	uxth	r3, r3
 800b9bc:	4619      	mov	r1, r3
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f000 f91c 	bl	800bbfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b9c4:	e0fb      	b.n	800bbbe <HAL_UART_IRQHandler+0x726>
 800b9c6:	bf00      	nop
 800b9c8:	40020010 	.word	0x40020010
 800b9cc:	40020028 	.word	0x40020028
 800b9d0:	40020040 	.word	0x40020040
 800b9d4:	40020058 	.word	0x40020058
 800b9d8:	40020070 	.word	0x40020070
 800b9dc:	40020088 	.word	0x40020088
 800b9e0:	400200a0 	.word	0x400200a0
 800b9e4:	400200b8 	.word	0x400200b8
 800b9e8:	40020410 	.word	0x40020410
 800b9ec:	40020428 	.word	0x40020428
 800b9f0:	40020440 	.word	0x40020440
 800b9f4:	40020458 	.word	0x40020458
 800b9f8:	40020470 	.word	0x40020470
 800b9fc:	40020488 	.word	0x40020488
 800ba00:	400204a0 	.word	0x400204a0
 800ba04:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ba14:	b29b      	uxth	r3, r3
 800ba16:	1ad3      	subs	r3, r2, r3
 800ba18:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ba22:	b29b      	uxth	r3, r3
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	f000 80cc 	beq.w	800bbc2 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800ba2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	f000 80c7 	beq.w	800bbc2 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba3c:	e853 3f00 	ldrex	r3, [r3]
 800ba40:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ba42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ba48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	461a      	mov	r2, r3
 800ba52:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ba56:	647b      	str	r3, [r7, #68]	; 0x44
 800ba58:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba5a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ba5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ba5e:	e841 2300 	strex	r3, r2, [r1]
 800ba62:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ba64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d1e4      	bne.n	800ba34 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	3308      	adds	r3, #8
 800ba70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba74:	e853 3f00 	ldrex	r3, [r3]
 800ba78:	623b      	str	r3, [r7, #32]
   return(result);
 800ba7a:	6a3a      	ldr	r2, [r7, #32]
 800ba7c:	4b54      	ldr	r3, [pc, #336]	; (800bbd0 <HAL_UART_IRQHandler+0x738>)
 800ba7e:	4013      	ands	r3, r2
 800ba80:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	3308      	adds	r3, #8
 800ba8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ba8e:	633a      	str	r2, [r7, #48]	; 0x30
 800ba90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba96:	e841 2300 	strex	r3, r2, [r1]
 800ba9a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ba9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d1e3      	bne.n	800ba6a <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2220      	movs	r2, #32
 800baa6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2200      	movs	r2, #0
 800baae:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2200      	movs	r2, #0
 800bab4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	e853 3f00 	ldrex	r3, [r3]
 800bac2:	60fb      	str	r3, [r7, #12]
   return(result);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	f023 0310 	bic.w	r3, r3, #16
 800baca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	461a      	mov	r2, r3
 800bad4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800bad8:	61fb      	str	r3, [r7, #28]
 800bada:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800badc:	69b9      	ldr	r1, [r7, #24]
 800bade:	69fa      	ldr	r2, [r7, #28]
 800bae0:	e841 2300 	strex	r3, r2, [r1]
 800bae4:	617b      	str	r3, [r7, #20]
   return(result);
 800bae6:	697b      	ldr	r3, [r7, #20]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d1e4      	bne.n	800bab6 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800baec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800baf0:	4619      	mov	r1, r3
 800baf2:	6878      	ldr	r0, [r7, #4]
 800baf4:	f000 f882 	bl	800bbfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800baf8:	e063      	b.n	800bbc2 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bafa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bafe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d00e      	beq.n	800bb24 <HAL_UART_IRQHandler+0x68c>
 800bb06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bb0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d008      	beq.n	800bb24 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800bb1a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f001 f83e 	bl	800cb9e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bb22:	e051      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800bb24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d014      	beq.n	800bb5a <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800bb30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d105      	bne.n	800bb48 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800bb3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bb40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d008      	beq.n	800bb5a <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d03a      	beq.n	800bbc6 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	4798      	blx	r3
    }
    return;
 800bb58:	e035      	b.n	800bbc6 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bb5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d009      	beq.n	800bb7a <HAL_UART_IRQHandler+0x6e2>
 800bb66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d003      	beq.n	800bb7a <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 ffe8 	bl	800cb48 <UART_EndTransmit_IT>
    return;
 800bb78:	e026      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800bb7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d009      	beq.n	800bb9a <HAL_UART_IRQHandler+0x702>
 800bb86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb8a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d003      	beq.n	800bb9a <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f001 f817 	bl	800cbc6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bb98:	e016      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bb9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d010      	beq.n	800bbc8 <HAL_UART_IRQHandler+0x730>
 800bba6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	da0c      	bge.n	800bbc8 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f000 ffff 	bl	800cbb2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bbb4:	e008      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
      return;
 800bbb6:	bf00      	nop
 800bbb8:	e006      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
    return;
 800bbba:	bf00      	nop
 800bbbc:	e004      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
      return;
 800bbbe:	bf00      	nop
 800bbc0:	e002      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
      return;
 800bbc2:	bf00      	nop
 800bbc4:	e000      	b.n	800bbc8 <HAL_UART_IRQHandler+0x730>
    return;
 800bbc6:	bf00      	nop
  }
}
 800bbc8:	37e8      	adds	r7, #232	; 0xe8
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}
 800bbce:	bf00      	nop
 800bbd0:	effffffe 	.word	0xeffffffe

0800bbd4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bbd4:	b480      	push	{r7}
 800bbd6:	b083      	sub	sp, #12
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bbdc:	bf00      	nop
 800bbde:	370c      	adds	r7, #12
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe6:	4770      	bx	lr

0800bbe8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bbe8:	b480      	push	{r7}
 800bbea:	b083      	sub	sp, #12
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bbf0:	bf00      	nop
 800bbf2:	370c      	adds	r7, #12
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr

0800bbfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	460b      	mov	r3, r1
 800bc06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bc08:	bf00      	nop
 800bc0a:	370c      	adds	r7, #12
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr

0800bc14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bc14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc18:	b092      	sub	sp, #72	; 0x48
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	689a      	ldr	r2, [r3, #8]
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	691b      	ldr	r3, [r3, #16]
 800bc2c:	431a      	orrs	r2, r3
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	695b      	ldr	r3, [r3, #20]
 800bc32:	431a      	orrs	r2, r3
 800bc34:	697b      	ldr	r3, [r7, #20]
 800bc36:	69db      	ldr	r3, [r3, #28]
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	681a      	ldr	r2, [r3, #0]
 800bc42:	4bbe      	ldr	r3, [pc, #760]	; (800bf3c <UART_SetConfig+0x328>)
 800bc44:	4013      	ands	r3, r2
 800bc46:	697a      	ldr	r2, [r7, #20]
 800bc48:	6812      	ldr	r2, [r2, #0]
 800bc4a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bc4c:	430b      	orrs	r3, r1
 800bc4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc50:	697b      	ldr	r3, [r7, #20]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	68da      	ldr	r2, [r3, #12]
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	430a      	orrs	r2, r1
 800bc64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	699b      	ldr	r3, [r3, #24]
 800bc6a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4ab3      	ldr	r2, [pc, #716]	; (800bf40 <UART_SetConfig+0x32c>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d004      	beq.n	800bc80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	6a1b      	ldr	r3, [r3, #32]
 800bc7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bc7c:	4313      	orrs	r3, r2
 800bc7e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	689a      	ldr	r2, [r3, #8]
 800bc86:	4baf      	ldr	r3, [pc, #700]	; (800bf44 <UART_SetConfig+0x330>)
 800bc88:	4013      	ands	r3, r2
 800bc8a:	697a      	ldr	r2, [r7, #20]
 800bc8c:	6812      	ldr	r2, [r2, #0]
 800bc8e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bc90:	430b      	orrs	r3, r1
 800bc92:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc9a:	f023 010f 	bic.w	r1, r3, #15
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bca2:	697b      	ldr	r3, [r7, #20]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	430a      	orrs	r2, r1
 800bca8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4aa6      	ldr	r2, [pc, #664]	; (800bf48 <UART_SetConfig+0x334>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d177      	bne.n	800bda4 <UART_SetConfig+0x190>
 800bcb4:	4ba5      	ldr	r3, [pc, #660]	; (800bf4c <UART_SetConfig+0x338>)
 800bcb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bcbc:	2b28      	cmp	r3, #40	; 0x28
 800bcbe:	d86d      	bhi.n	800bd9c <UART_SetConfig+0x188>
 800bcc0:	a201      	add	r2, pc, #4	; (adr r2, 800bcc8 <UART_SetConfig+0xb4>)
 800bcc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcc6:	bf00      	nop
 800bcc8:	0800bd6d 	.word	0x0800bd6d
 800bccc:	0800bd9d 	.word	0x0800bd9d
 800bcd0:	0800bd9d 	.word	0x0800bd9d
 800bcd4:	0800bd9d 	.word	0x0800bd9d
 800bcd8:	0800bd9d 	.word	0x0800bd9d
 800bcdc:	0800bd9d 	.word	0x0800bd9d
 800bce0:	0800bd9d 	.word	0x0800bd9d
 800bce4:	0800bd9d 	.word	0x0800bd9d
 800bce8:	0800bd75 	.word	0x0800bd75
 800bcec:	0800bd9d 	.word	0x0800bd9d
 800bcf0:	0800bd9d 	.word	0x0800bd9d
 800bcf4:	0800bd9d 	.word	0x0800bd9d
 800bcf8:	0800bd9d 	.word	0x0800bd9d
 800bcfc:	0800bd9d 	.word	0x0800bd9d
 800bd00:	0800bd9d 	.word	0x0800bd9d
 800bd04:	0800bd9d 	.word	0x0800bd9d
 800bd08:	0800bd7d 	.word	0x0800bd7d
 800bd0c:	0800bd9d 	.word	0x0800bd9d
 800bd10:	0800bd9d 	.word	0x0800bd9d
 800bd14:	0800bd9d 	.word	0x0800bd9d
 800bd18:	0800bd9d 	.word	0x0800bd9d
 800bd1c:	0800bd9d 	.word	0x0800bd9d
 800bd20:	0800bd9d 	.word	0x0800bd9d
 800bd24:	0800bd9d 	.word	0x0800bd9d
 800bd28:	0800bd85 	.word	0x0800bd85
 800bd2c:	0800bd9d 	.word	0x0800bd9d
 800bd30:	0800bd9d 	.word	0x0800bd9d
 800bd34:	0800bd9d 	.word	0x0800bd9d
 800bd38:	0800bd9d 	.word	0x0800bd9d
 800bd3c:	0800bd9d 	.word	0x0800bd9d
 800bd40:	0800bd9d 	.word	0x0800bd9d
 800bd44:	0800bd9d 	.word	0x0800bd9d
 800bd48:	0800bd8d 	.word	0x0800bd8d
 800bd4c:	0800bd9d 	.word	0x0800bd9d
 800bd50:	0800bd9d 	.word	0x0800bd9d
 800bd54:	0800bd9d 	.word	0x0800bd9d
 800bd58:	0800bd9d 	.word	0x0800bd9d
 800bd5c:	0800bd9d 	.word	0x0800bd9d
 800bd60:	0800bd9d 	.word	0x0800bd9d
 800bd64:	0800bd9d 	.word	0x0800bd9d
 800bd68:	0800bd95 	.word	0x0800bd95
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd72:	e222      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bd74:	2304      	movs	r3, #4
 800bd76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd7a:	e21e      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bd7c:	2308      	movs	r3, #8
 800bd7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd82:	e21a      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bd84:	2310      	movs	r3, #16
 800bd86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd8a:	e216      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bd8c:	2320      	movs	r3, #32
 800bd8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd92:	e212      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bd94:	2340      	movs	r3, #64	; 0x40
 800bd96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd9a:	e20e      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bd9c:	2380      	movs	r3, #128	; 0x80
 800bd9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bda2:	e20a      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a69      	ldr	r2, [pc, #420]	; (800bf50 <UART_SetConfig+0x33c>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d130      	bne.n	800be10 <UART_SetConfig+0x1fc>
 800bdae:	4b67      	ldr	r3, [pc, #412]	; (800bf4c <UART_SetConfig+0x338>)
 800bdb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdb2:	f003 0307 	and.w	r3, r3, #7
 800bdb6:	2b05      	cmp	r3, #5
 800bdb8:	d826      	bhi.n	800be08 <UART_SetConfig+0x1f4>
 800bdba:	a201      	add	r2, pc, #4	; (adr r2, 800bdc0 <UART_SetConfig+0x1ac>)
 800bdbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc0:	0800bdd9 	.word	0x0800bdd9
 800bdc4:	0800bde1 	.word	0x0800bde1
 800bdc8:	0800bde9 	.word	0x0800bde9
 800bdcc:	0800bdf1 	.word	0x0800bdf1
 800bdd0:	0800bdf9 	.word	0x0800bdf9
 800bdd4:	0800be01 	.word	0x0800be01
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bdde:	e1ec      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bde0:	2304      	movs	r3, #4
 800bde2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bde6:	e1e8      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bde8:	2308      	movs	r3, #8
 800bdea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bdee:	e1e4      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bdf0:	2310      	movs	r3, #16
 800bdf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bdf6:	e1e0      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bdf8:	2320      	movs	r3, #32
 800bdfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bdfe:	e1dc      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be00:	2340      	movs	r3, #64	; 0x40
 800be02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be06:	e1d8      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be08:	2380      	movs	r3, #128	; 0x80
 800be0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be0e:	e1d4      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be10:	697b      	ldr	r3, [r7, #20]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	4a4f      	ldr	r2, [pc, #316]	; (800bf54 <UART_SetConfig+0x340>)
 800be16:	4293      	cmp	r3, r2
 800be18:	d130      	bne.n	800be7c <UART_SetConfig+0x268>
 800be1a:	4b4c      	ldr	r3, [pc, #304]	; (800bf4c <UART_SetConfig+0x338>)
 800be1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be1e:	f003 0307 	and.w	r3, r3, #7
 800be22:	2b05      	cmp	r3, #5
 800be24:	d826      	bhi.n	800be74 <UART_SetConfig+0x260>
 800be26:	a201      	add	r2, pc, #4	; (adr r2, 800be2c <UART_SetConfig+0x218>)
 800be28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be2c:	0800be45 	.word	0x0800be45
 800be30:	0800be4d 	.word	0x0800be4d
 800be34:	0800be55 	.word	0x0800be55
 800be38:	0800be5d 	.word	0x0800be5d
 800be3c:	0800be65 	.word	0x0800be65
 800be40:	0800be6d 	.word	0x0800be6d
 800be44:	2300      	movs	r3, #0
 800be46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be4a:	e1b6      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be4c:	2304      	movs	r3, #4
 800be4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be52:	e1b2      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be54:	2308      	movs	r3, #8
 800be56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be5a:	e1ae      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be5c:	2310      	movs	r3, #16
 800be5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be62:	e1aa      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be64:	2320      	movs	r3, #32
 800be66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be6a:	e1a6      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be6c:	2340      	movs	r3, #64	; 0x40
 800be6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be72:	e1a2      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be74:	2380      	movs	r3, #128	; 0x80
 800be76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be7a:	e19e      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800be7c:	697b      	ldr	r3, [r7, #20]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4a35      	ldr	r2, [pc, #212]	; (800bf58 <UART_SetConfig+0x344>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d130      	bne.n	800bee8 <UART_SetConfig+0x2d4>
 800be86:	4b31      	ldr	r3, [pc, #196]	; (800bf4c <UART_SetConfig+0x338>)
 800be88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be8a:	f003 0307 	and.w	r3, r3, #7
 800be8e:	2b05      	cmp	r3, #5
 800be90:	d826      	bhi.n	800bee0 <UART_SetConfig+0x2cc>
 800be92:	a201      	add	r2, pc, #4	; (adr r2, 800be98 <UART_SetConfig+0x284>)
 800be94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be98:	0800beb1 	.word	0x0800beb1
 800be9c:	0800beb9 	.word	0x0800beb9
 800bea0:	0800bec1 	.word	0x0800bec1
 800bea4:	0800bec9 	.word	0x0800bec9
 800bea8:	0800bed1 	.word	0x0800bed1
 800beac:	0800bed9 	.word	0x0800bed9
 800beb0:	2300      	movs	r3, #0
 800beb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800beb6:	e180      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800beb8:	2304      	movs	r3, #4
 800beba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bebe:	e17c      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bec0:	2308      	movs	r3, #8
 800bec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bec6:	e178      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bec8:	2310      	movs	r3, #16
 800beca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bece:	e174      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bed0:	2320      	movs	r3, #32
 800bed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bed6:	e170      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bed8:	2340      	movs	r3, #64	; 0x40
 800beda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bede:	e16c      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bee0:	2380      	movs	r3, #128	; 0x80
 800bee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bee6:	e168      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	4a1b      	ldr	r2, [pc, #108]	; (800bf5c <UART_SetConfig+0x348>)
 800beee:	4293      	cmp	r3, r2
 800bef0:	d142      	bne.n	800bf78 <UART_SetConfig+0x364>
 800bef2:	4b16      	ldr	r3, [pc, #88]	; (800bf4c <UART_SetConfig+0x338>)
 800bef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bef6:	f003 0307 	and.w	r3, r3, #7
 800befa:	2b05      	cmp	r3, #5
 800befc:	d838      	bhi.n	800bf70 <UART_SetConfig+0x35c>
 800befe:	a201      	add	r2, pc, #4	; (adr r2, 800bf04 <UART_SetConfig+0x2f0>)
 800bf00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf04:	0800bf1d 	.word	0x0800bf1d
 800bf08:	0800bf25 	.word	0x0800bf25
 800bf0c:	0800bf2d 	.word	0x0800bf2d
 800bf10:	0800bf35 	.word	0x0800bf35
 800bf14:	0800bf61 	.word	0x0800bf61
 800bf18:	0800bf69 	.word	0x0800bf69
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf22:	e14a      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bf24:	2304      	movs	r3, #4
 800bf26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf2a:	e146      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bf2c:	2308      	movs	r3, #8
 800bf2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf32:	e142      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bf34:	2310      	movs	r3, #16
 800bf36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf3a:	e13e      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bf3c:	cfff69f3 	.word	0xcfff69f3
 800bf40:	58000c00 	.word	0x58000c00
 800bf44:	11fff4ff 	.word	0x11fff4ff
 800bf48:	40011000 	.word	0x40011000
 800bf4c:	58024400 	.word	0x58024400
 800bf50:	40004400 	.word	0x40004400
 800bf54:	40004800 	.word	0x40004800
 800bf58:	40004c00 	.word	0x40004c00
 800bf5c:	40005000 	.word	0x40005000
 800bf60:	2320      	movs	r3, #32
 800bf62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf66:	e128      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bf68:	2340      	movs	r3, #64	; 0x40
 800bf6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf6e:	e124      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bf70:	2380      	movs	r3, #128	; 0x80
 800bf72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf76:	e120      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4acb      	ldr	r2, [pc, #812]	; (800c2ac <UART_SetConfig+0x698>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d176      	bne.n	800c070 <UART_SetConfig+0x45c>
 800bf82:	4bcb      	ldr	r3, [pc, #812]	; (800c2b0 <UART_SetConfig+0x69c>)
 800bf84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bf8a:	2b28      	cmp	r3, #40	; 0x28
 800bf8c:	d86c      	bhi.n	800c068 <UART_SetConfig+0x454>
 800bf8e:	a201      	add	r2, pc, #4	; (adr r2, 800bf94 <UART_SetConfig+0x380>)
 800bf90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf94:	0800c039 	.word	0x0800c039
 800bf98:	0800c069 	.word	0x0800c069
 800bf9c:	0800c069 	.word	0x0800c069
 800bfa0:	0800c069 	.word	0x0800c069
 800bfa4:	0800c069 	.word	0x0800c069
 800bfa8:	0800c069 	.word	0x0800c069
 800bfac:	0800c069 	.word	0x0800c069
 800bfb0:	0800c069 	.word	0x0800c069
 800bfb4:	0800c041 	.word	0x0800c041
 800bfb8:	0800c069 	.word	0x0800c069
 800bfbc:	0800c069 	.word	0x0800c069
 800bfc0:	0800c069 	.word	0x0800c069
 800bfc4:	0800c069 	.word	0x0800c069
 800bfc8:	0800c069 	.word	0x0800c069
 800bfcc:	0800c069 	.word	0x0800c069
 800bfd0:	0800c069 	.word	0x0800c069
 800bfd4:	0800c049 	.word	0x0800c049
 800bfd8:	0800c069 	.word	0x0800c069
 800bfdc:	0800c069 	.word	0x0800c069
 800bfe0:	0800c069 	.word	0x0800c069
 800bfe4:	0800c069 	.word	0x0800c069
 800bfe8:	0800c069 	.word	0x0800c069
 800bfec:	0800c069 	.word	0x0800c069
 800bff0:	0800c069 	.word	0x0800c069
 800bff4:	0800c051 	.word	0x0800c051
 800bff8:	0800c069 	.word	0x0800c069
 800bffc:	0800c069 	.word	0x0800c069
 800c000:	0800c069 	.word	0x0800c069
 800c004:	0800c069 	.word	0x0800c069
 800c008:	0800c069 	.word	0x0800c069
 800c00c:	0800c069 	.word	0x0800c069
 800c010:	0800c069 	.word	0x0800c069
 800c014:	0800c059 	.word	0x0800c059
 800c018:	0800c069 	.word	0x0800c069
 800c01c:	0800c069 	.word	0x0800c069
 800c020:	0800c069 	.word	0x0800c069
 800c024:	0800c069 	.word	0x0800c069
 800c028:	0800c069 	.word	0x0800c069
 800c02c:	0800c069 	.word	0x0800c069
 800c030:	0800c069 	.word	0x0800c069
 800c034:	0800c061 	.word	0x0800c061
 800c038:	2301      	movs	r3, #1
 800c03a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c03e:	e0bc      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c040:	2304      	movs	r3, #4
 800c042:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c046:	e0b8      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c048:	2308      	movs	r3, #8
 800c04a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c04e:	e0b4      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c050:	2310      	movs	r3, #16
 800c052:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c056:	e0b0      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c058:	2320      	movs	r3, #32
 800c05a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c05e:	e0ac      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c060:	2340      	movs	r3, #64	; 0x40
 800c062:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c066:	e0a8      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c068:	2380      	movs	r3, #128	; 0x80
 800c06a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c06e:	e0a4      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c070:	697b      	ldr	r3, [r7, #20]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4a8f      	ldr	r2, [pc, #572]	; (800c2b4 <UART_SetConfig+0x6a0>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d130      	bne.n	800c0dc <UART_SetConfig+0x4c8>
 800c07a:	4b8d      	ldr	r3, [pc, #564]	; (800c2b0 <UART_SetConfig+0x69c>)
 800c07c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c07e:	f003 0307 	and.w	r3, r3, #7
 800c082:	2b05      	cmp	r3, #5
 800c084:	d826      	bhi.n	800c0d4 <UART_SetConfig+0x4c0>
 800c086:	a201      	add	r2, pc, #4	; (adr r2, 800c08c <UART_SetConfig+0x478>)
 800c088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c08c:	0800c0a5 	.word	0x0800c0a5
 800c090:	0800c0ad 	.word	0x0800c0ad
 800c094:	0800c0b5 	.word	0x0800c0b5
 800c098:	0800c0bd 	.word	0x0800c0bd
 800c09c:	0800c0c5 	.word	0x0800c0c5
 800c0a0:	0800c0cd 	.word	0x0800c0cd
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0aa:	e086      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c0ac:	2304      	movs	r3, #4
 800c0ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0b2:	e082      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c0b4:	2308      	movs	r3, #8
 800c0b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0ba:	e07e      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c0bc:	2310      	movs	r3, #16
 800c0be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0c2:	e07a      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c0c4:	2320      	movs	r3, #32
 800c0c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0ca:	e076      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c0cc:	2340      	movs	r3, #64	; 0x40
 800c0ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0d2:	e072      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c0d4:	2380      	movs	r3, #128	; 0x80
 800c0d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0da:	e06e      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a75      	ldr	r2, [pc, #468]	; (800c2b8 <UART_SetConfig+0x6a4>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d130      	bne.n	800c148 <UART_SetConfig+0x534>
 800c0e6:	4b72      	ldr	r3, [pc, #456]	; (800c2b0 <UART_SetConfig+0x69c>)
 800c0e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0ea:	f003 0307 	and.w	r3, r3, #7
 800c0ee:	2b05      	cmp	r3, #5
 800c0f0:	d826      	bhi.n	800c140 <UART_SetConfig+0x52c>
 800c0f2:	a201      	add	r2, pc, #4	; (adr r2, 800c0f8 <UART_SetConfig+0x4e4>)
 800c0f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0f8:	0800c111 	.word	0x0800c111
 800c0fc:	0800c119 	.word	0x0800c119
 800c100:	0800c121 	.word	0x0800c121
 800c104:	0800c129 	.word	0x0800c129
 800c108:	0800c131 	.word	0x0800c131
 800c10c:	0800c139 	.word	0x0800c139
 800c110:	2300      	movs	r3, #0
 800c112:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c116:	e050      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c118:	2304      	movs	r3, #4
 800c11a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c11e:	e04c      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c120:	2308      	movs	r3, #8
 800c122:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c126:	e048      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c128:	2310      	movs	r3, #16
 800c12a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c12e:	e044      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c130:	2320      	movs	r3, #32
 800c132:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c136:	e040      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c138:	2340      	movs	r3, #64	; 0x40
 800c13a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c13e:	e03c      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c140:	2380      	movs	r3, #128	; 0x80
 800c142:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c146:	e038      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a5b      	ldr	r2, [pc, #364]	; (800c2bc <UART_SetConfig+0x6a8>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d130      	bne.n	800c1b4 <UART_SetConfig+0x5a0>
 800c152:	4b57      	ldr	r3, [pc, #348]	; (800c2b0 <UART_SetConfig+0x69c>)
 800c154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c156:	f003 0307 	and.w	r3, r3, #7
 800c15a:	2b05      	cmp	r3, #5
 800c15c:	d826      	bhi.n	800c1ac <UART_SetConfig+0x598>
 800c15e:	a201      	add	r2, pc, #4	; (adr r2, 800c164 <UART_SetConfig+0x550>)
 800c160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c164:	0800c17d 	.word	0x0800c17d
 800c168:	0800c185 	.word	0x0800c185
 800c16c:	0800c18d 	.word	0x0800c18d
 800c170:	0800c195 	.word	0x0800c195
 800c174:	0800c19d 	.word	0x0800c19d
 800c178:	0800c1a5 	.word	0x0800c1a5
 800c17c:	2302      	movs	r3, #2
 800c17e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c182:	e01a      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c184:	2304      	movs	r3, #4
 800c186:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c18a:	e016      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c18c:	2308      	movs	r3, #8
 800c18e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c192:	e012      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c194:	2310      	movs	r3, #16
 800c196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c19a:	e00e      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c19c:	2320      	movs	r3, #32
 800c19e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1a2:	e00a      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c1a4:	2340      	movs	r3, #64	; 0x40
 800c1a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1aa:	e006      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c1ac:	2380      	movs	r3, #128	; 0x80
 800c1ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1b2:	e002      	b.n	800c1ba <UART_SetConfig+0x5a6>
 800c1b4:	2380      	movs	r3, #128	; 0x80
 800c1b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c1ba:	697b      	ldr	r3, [r7, #20]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	4a3f      	ldr	r2, [pc, #252]	; (800c2bc <UART_SetConfig+0x6a8>)
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	f040 80f8 	bne.w	800c3b6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c1c6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c1ca:	2b20      	cmp	r3, #32
 800c1cc:	dc46      	bgt.n	800c25c <UART_SetConfig+0x648>
 800c1ce:	2b02      	cmp	r3, #2
 800c1d0:	f2c0 8082 	blt.w	800c2d8 <UART_SetConfig+0x6c4>
 800c1d4:	3b02      	subs	r3, #2
 800c1d6:	2b1e      	cmp	r3, #30
 800c1d8:	d87e      	bhi.n	800c2d8 <UART_SetConfig+0x6c4>
 800c1da:	a201      	add	r2, pc, #4	; (adr r2, 800c1e0 <UART_SetConfig+0x5cc>)
 800c1dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1e0:	0800c263 	.word	0x0800c263
 800c1e4:	0800c2d9 	.word	0x0800c2d9
 800c1e8:	0800c26b 	.word	0x0800c26b
 800c1ec:	0800c2d9 	.word	0x0800c2d9
 800c1f0:	0800c2d9 	.word	0x0800c2d9
 800c1f4:	0800c2d9 	.word	0x0800c2d9
 800c1f8:	0800c27b 	.word	0x0800c27b
 800c1fc:	0800c2d9 	.word	0x0800c2d9
 800c200:	0800c2d9 	.word	0x0800c2d9
 800c204:	0800c2d9 	.word	0x0800c2d9
 800c208:	0800c2d9 	.word	0x0800c2d9
 800c20c:	0800c2d9 	.word	0x0800c2d9
 800c210:	0800c2d9 	.word	0x0800c2d9
 800c214:	0800c2d9 	.word	0x0800c2d9
 800c218:	0800c28b 	.word	0x0800c28b
 800c21c:	0800c2d9 	.word	0x0800c2d9
 800c220:	0800c2d9 	.word	0x0800c2d9
 800c224:	0800c2d9 	.word	0x0800c2d9
 800c228:	0800c2d9 	.word	0x0800c2d9
 800c22c:	0800c2d9 	.word	0x0800c2d9
 800c230:	0800c2d9 	.word	0x0800c2d9
 800c234:	0800c2d9 	.word	0x0800c2d9
 800c238:	0800c2d9 	.word	0x0800c2d9
 800c23c:	0800c2d9 	.word	0x0800c2d9
 800c240:	0800c2d9 	.word	0x0800c2d9
 800c244:	0800c2d9 	.word	0x0800c2d9
 800c248:	0800c2d9 	.word	0x0800c2d9
 800c24c:	0800c2d9 	.word	0x0800c2d9
 800c250:	0800c2d9 	.word	0x0800c2d9
 800c254:	0800c2d9 	.word	0x0800c2d9
 800c258:	0800c2cb 	.word	0x0800c2cb
 800c25c:	2b40      	cmp	r3, #64	; 0x40
 800c25e:	d037      	beq.n	800c2d0 <UART_SetConfig+0x6bc>
 800c260:	e03a      	b.n	800c2d8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c262:	f7fd fd3b 	bl	8009cdc <HAL_RCCEx_GetD3PCLK1Freq>
 800c266:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c268:	e03c      	b.n	800c2e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c26a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c26e:	4618      	mov	r0, r3
 800c270:	f7fd fd4a 	bl	8009d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c276:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c278:	e034      	b.n	800c2e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c27a:	f107 0318 	add.w	r3, r7, #24
 800c27e:	4618      	mov	r0, r3
 800c280:	f7fd fe96 	bl	8009fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c284:	69fb      	ldr	r3, [r7, #28]
 800c286:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c288:	e02c      	b.n	800c2e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c28a:	4b09      	ldr	r3, [pc, #36]	; (800c2b0 <UART_SetConfig+0x69c>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f003 0320 	and.w	r3, r3, #32
 800c292:	2b00      	cmp	r3, #0
 800c294:	d016      	beq.n	800c2c4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c296:	4b06      	ldr	r3, [pc, #24]	; (800c2b0 <UART_SetConfig+0x69c>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	08db      	lsrs	r3, r3, #3
 800c29c:	f003 0303 	and.w	r3, r3, #3
 800c2a0:	4a07      	ldr	r2, [pc, #28]	; (800c2c0 <UART_SetConfig+0x6ac>)
 800c2a2:	fa22 f303 	lsr.w	r3, r2, r3
 800c2a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c2a8:	e01c      	b.n	800c2e4 <UART_SetConfig+0x6d0>
 800c2aa:	bf00      	nop
 800c2ac:	40011400 	.word	0x40011400
 800c2b0:	58024400 	.word	0x58024400
 800c2b4:	40007800 	.word	0x40007800
 800c2b8:	40007c00 	.word	0x40007c00
 800c2bc:	58000c00 	.word	0x58000c00
 800c2c0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800c2c4:	4b9d      	ldr	r3, [pc, #628]	; (800c53c <UART_SetConfig+0x928>)
 800c2c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2c8:	e00c      	b.n	800c2e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c2ca:	4b9d      	ldr	r3, [pc, #628]	; (800c540 <UART_SetConfig+0x92c>)
 800c2cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2ce:	e009      	b.n	800c2e4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c2d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2d6:	e005      	b.n	800c2e4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c2dc:	2301      	movs	r3, #1
 800c2de:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c2e2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c2e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	f000 81de 	beq.w	800c6a8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f0:	4a94      	ldr	r2, [pc, #592]	; (800c544 <UART_SetConfig+0x930>)
 800c2f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2f6:	461a      	mov	r2, r3
 800c2f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2fa:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2fe:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	685a      	ldr	r2, [r3, #4]
 800c304:	4613      	mov	r3, r2
 800c306:	005b      	lsls	r3, r3, #1
 800c308:	4413      	add	r3, r2
 800c30a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d305      	bcc.n	800c31c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	685b      	ldr	r3, [r3, #4]
 800c314:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c316:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c318:	429a      	cmp	r2, r3
 800c31a:	d903      	bls.n	800c324 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800c31c:	2301      	movs	r3, #1
 800c31e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c322:	e1c1      	b.n	800c6a8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c326:	2200      	movs	r2, #0
 800c328:	60bb      	str	r3, [r7, #8]
 800c32a:	60fa      	str	r2, [r7, #12]
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c330:	4a84      	ldr	r2, [pc, #528]	; (800c544 <UART_SetConfig+0x930>)
 800c332:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c336:	b29b      	uxth	r3, r3
 800c338:	2200      	movs	r2, #0
 800c33a:	603b      	str	r3, [r7, #0]
 800c33c:	607a      	str	r2, [r7, #4]
 800c33e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c342:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c346:	f7f4 f81b 	bl	8000380 <__aeabi_uldivmod>
 800c34a:	4602      	mov	r2, r0
 800c34c:	460b      	mov	r3, r1
 800c34e:	4610      	mov	r0, r2
 800c350:	4619      	mov	r1, r3
 800c352:	f04f 0200 	mov.w	r2, #0
 800c356:	f04f 0300 	mov.w	r3, #0
 800c35a:	020b      	lsls	r3, r1, #8
 800c35c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c360:	0202      	lsls	r2, r0, #8
 800c362:	6979      	ldr	r1, [r7, #20]
 800c364:	6849      	ldr	r1, [r1, #4]
 800c366:	0849      	lsrs	r1, r1, #1
 800c368:	2000      	movs	r0, #0
 800c36a:	460c      	mov	r4, r1
 800c36c:	4605      	mov	r5, r0
 800c36e:	eb12 0804 	adds.w	r8, r2, r4
 800c372:	eb43 0905 	adc.w	r9, r3, r5
 800c376:	697b      	ldr	r3, [r7, #20]
 800c378:	685b      	ldr	r3, [r3, #4]
 800c37a:	2200      	movs	r2, #0
 800c37c:	469a      	mov	sl, r3
 800c37e:	4693      	mov	fp, r2
 800c380:	4652      	mov	r2, sl
 800c382:	465b      	mov	r3, fp
 800c384:	4640      	mov	r0, r8
 800c386:	4649      	mov	r1, r9
 800c388:	f7f3 fffa 	bl	8000380 <__aeabi_uldivmod>
 800c38c:	4602      	mov	r2, r0
 800c38e:	460b      	mov	r3, r1
 800c390:	4613      	mov	r3, r2
 800c392:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c396:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c39a:	d308      	bcc.n	800c3ae <UART_SetConfig+0x79a>
 800c39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c39e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c3a2:	d204      	bcs.n	800c3ae <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800c3a4:	697b      	ldr	r3, [r7, #20]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c3aa:	60da      	str	r2, [r3, #12]
 800c3ac:	e17c      	b.n	800c6a8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c3b4:	e178      	b.n	800c6a8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	69db      	ldr	r3, [r3, #28]
 800c3ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c3be:	f040 80c5 	bne.w	800c54c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800c3c2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c3c6:	2b20      	cmp	r3, #32
 800c3c8:	dc48      	bgt.n	800c45c <UART_SetConfig+0x848>
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	db7b      	blt.n	800c4c6 <UART_SetConfig+0x8b2>
 800c3ce:	2b20      	cmp	r3, #32
 800c3d0:	d879      	bhi.n	800c4c6 <UART_SetConfig+0x8b2>
 800c3d2:	a201      	add	r2, pc, #4	; (adr r2, 800c3d8 <UART_SetConfig+0x7c4>)
 800c3d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3d8:	0800c463 	.word	0x0800c463
 800c3dc:	0800c46b 	.word	0x0800c46b
 800c3e0:	0800c4c7 	.word	0x0800c4c7
 800c3e4:	0800c4c7 	.word	0x0800c4c7
 800c3e8:	0800c473 	.word	0x0800c473
 800c3ec:	0800c4c7 	.word	0x0800c4c7
 800c3f0:	0800c4c7 	.word	0x0800c4c7
 800c3f4:	0800c4c7 	.word	0x0800c4c7
 800c3f8:	0800c483 	.word	0x0800c483
 800c3fc:	0800c4c7 	.word	0x0800c4c7
 800c400:	0800c4c7 	.word	0x0800c4c7
 800c404:	0800c4c7 	.word	0x0800c4c7
 800c408:	0800c4c7 	.word	0x0800c4c7
 800c40c:	0800c4c7 	.word	0x0800c4c7
 800c410:	0800c4c7 	.word	0x0800c4c7
 800c414:	0800c4c7 	.word	0x0800c4c7
 800c418:	0800c493 	.word	0x0800c493
 800c41c:	0800c4c7 	.word	0x0800c4c7
 800c420:	0800c4c7 	.word	0x0800c4c7
 800c424:	0800c4c7 	.word	0x0800c4c7
 800c428:	0800c4c7 	.word	0x0800c4c7
 800c42c:	0800c4c7 	.word	0x0800c4c7
 800c430:	0800c4c7 	.word	0x0800c4c7
 800c434:	0800c4c7 	.word	0x0800c4c7
 800c438:	0800c4c7 	.word	0x0800c4c7
 800c43c:	0800c4c7 	.word	0x0800c4c7
 800c440:	0800c4c7 	.word	0x0800c4c7
 800c444:	0800c4c7 	.word	0x0800c4c7
 800c448:	0800c4c7 	.word	0x0800c4c7
 800c44c:	0800c4c7 	.word	0x0800c4c7
 800c450:	0800c4c7 	.word	0x0800c4c7
 800c454:	0800c4c7 	.word	0x0800c4c7
 800c458:	0800c4b9 	.word	0x0800c4b9
 800c45c:	2b40      	cmp	r3, #64	; 0x40
 800c45e:	d02e      	beq.n	800c4be <UART_SetConfig+0x8aa>
 800c460:	e031      	b.n	800c4c6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c462:	f7fc fcc9 	bl	8008df8 <HAL_RCC_GetPCLK1Freq>
 800c466:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c468:	e033      	b.n	800c4d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c46a:	f7fc fcdb 	bl	8008e24 <HAL_RCC_GetPCLK2Freq>
 800c46e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c470:	e02f      	b.n	800c4d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c472:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c476:	4618      	mov	r0, r3
 800c478:	f7fd fc46 	bl	8009d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c47c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c47e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c480:	e027      	b.n	800c4d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c482:	f107 0318 	add.w	r3, r7, #24
 800c486:	4618      	mov	r0, r3
 800c488:	f7fd fd92 	bl	8009fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c48c:	69fb      	ldr	r3, [r7, #28]
 800c48e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c490:	e01f      	b.n	800c4d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c492:	4b2d      	ldr	r3, [pc, #180]	; (800c548 <UART_SetConfig+0x934>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f003 0320 	and.w	r3, r3, #32
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d009      	beq.n	800c4b2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c49e:	4b2a      	ldr	r3, [pc, #168]	; (800c548 <UART_SetConfig+0x934>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	08db      	lsrs	r3, r3, #3
 800c4a4:	f003 0303 	and.w	r3, r3, #3
 800c4a8:	4a24      	ldr	r2, [pc, #144]	; (800c53c <UART_SetConfig+0x928>)
 800c4aa:	fa22 f303 	lsr.w	r3, r2, r3
 800c4ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c4b0:	e00f      	b.n	800c4d2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c4b2:	4b22      	ldr	r3, [pc, #136]	; (800c53c <UART_SetConfig+0x928>)
 800c4b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4b6:	e00c      	b.n	800c4d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c4b8:	4b21      	ldr	r3, [pc, #132]	; (800c540 <UART_SetConfig+0x92c>)
 800c4ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4bc:	e009      	b.n	800c4d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c4be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c4c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4c4:	e005      	b.n	800c4d2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c4d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c4d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	f000 80e7 	beq.w	800c6a8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c4da:	697b      	ldr	r3, [r7, #20]
 800c4dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4de:	4a19      	ldr	r2, [pc, #100]	; (800c544 <UART_SetConfig+0x930>)
 800c4e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4e4:	461a      	mov	r2, r3
 800c4e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800c4ec:	005a      	lsls	r2, r3, #1
 800c4ee:	697b      	ldr	r3, [r7, #20]
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	085b      	lsrs	r3, r3, #1
 800c4f4:	441a      	add	r2, r3
 800c4f6:	697b      	ldr	r3, [r7, #20]
 800c4f8:	685b      	ldr	r3, [r3, #4]
 800c4fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4fe:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c502:	2b0f      	cmp	r3, #15
 800c504:	d916      	bls.n	800c534 <UART_SetConfig+0x920>
 800c506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c50c:	d212      	bcs.n	800c534 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c50e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c510:	b29b      	uxth	r3, r3
 800c512:	f023 030f 	bic.w	r3, r3, #15
 800c516:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c51a:	085b      	lsrs	r3, r3, #1
 800c51c:	b29b      	uxth	r3, r3
 800c51e:	f003 0307 	and.w	r3, r3, #7
 800c522:	b29a      	uxth	r2, r3
 800c524:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c526:	4313      	orrs	r3, r2
 800c528:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800c530:	60da      	str	r2, [r3, #12]
 800c532:	e0b9      	b.n	800c6a8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c534:	2301      	movs	r3, #1
 800c536:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c53a:	e0b5      	b.n	800c6a8 <UART_SetConfig+0xa94>
 800c53c:	03d09000 	.word	0x03d09000
 800c540:	003d0900 	.word	0x003d0900
 800c544:	0800f4b8 	.word	0x0800f4b8
 800c548:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c54c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c550:	2b20      	cmp	r3, #32
 800c552:	dc49      	bgt.n	800c5e8 <UART_SetConfig+0x9d4>
 800c554:	2b00      	cmp	r3, #0
 800c556:	db7c      	blt.n	800c652 <UART_SetConfig+0xa3e>
 800c558:	2b20      	cmp	r3, #32
 800c55a:	d87a      	bhi.n	800c652 <UART_SetConfig+0xa3e>
 800c55c:	a201      	add	r2, pc, #4	; (adr r2, 800c564 <UART_SetConfig+0x950>)
 800c55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c562:	bf00      	nop
 800c564:	0800c5ef 	.word	0x0800c5ef
 800c568:	0800c5f7 	.word	0x0800c5f7
 800c56c:	0800c653 	.word	0x0800c653
 800c570:	0800c653 	.word	0x0800c653
 800c574:	0800c5ff 	.word	0x0800c5ff
 800c578:	0800c653 	.word	0x0800c653
 800c57c:	0800c653 	.word	0x0800c653
 800c580:	0800c653 	.word	0x0800c653
 800c584:	0800c60f 	.word	0x0800c60f
 800c588:	0800c653 	.word	0x0800c653
 800c58c:	0800c653 	.word	0x0800c653
 800c590:	0800c653 	.word	0x0800c653
 800c594:	0800c653 	.word	0x0800c653
 800c598:	0800c653 	.word	0x0800c653
 800c59c:	0800c653 	.word	0x0800c653
 800c5a0:	0800c653 	.word	0x0800c653
 800c5a4:	0800c61f 	.word	0x0800c61f
 800c5a8:	0800c653 	.word	0x0800c653
 800c5ac:	0800c653 	.word	0x0800c653
 800c5b0:	0800c653 	.word	0x0800c653
 800c5b4:	0800c653 	.word	0x0800c653
 800c5b8:	0800c653 	.word	0x0800c653
 800c5bc:	0800c653 	.word	0x0800c653
 800c5c0:	0800c653 	.word	0x0800c653
 800c5c4:	0800c653 	.word	0x0800c653
 800c5c8:	0800c653 	.word	0x0800c653
 800c5cc:	0800c653 	.word	0x0800c653
 800c5d0:	0800c653 	.word	0x0800c653
 800c5d4:	0800c653 	.word	0x0800c653
 800c5d8:	0800c653 	.word	0x0800c653
 800c5dc:	0800c653 	.word	0x0800c653
 800c5e0:	0800c653 	.word	0x0800c653
 800c5e4:	0800c645 	.word	0x0800c645
 800c5e8:	2b40      	cmp	r3, #64	; 0x40
 800c5ea:	d02e      	beq.n	800c64a <UART_SetConfig+0xa36>
 800c5ec:	e031      	b.n	800c652 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c5ee:	f7fc fc03 	bl	8008df8 <HAL_RCC_GetPCLK1Freq>
 800c5f2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c5f4:	e033      	b.n	800c65e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c5f6:	f7fc fc15 	bl	8008e24 <HAL_RCC_GetPCLK2Freq>
 800c5fa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c5fc:	e02f      	b.n	800c65e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c5fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c602:	4618      	mov	r0, r3
 800c604:	f7fd fb80 	bl	8009d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c60a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c60c:	e027      	b.n	800c65e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c60e:	f107 0318 	add.w	r3, r7, #24
 800c612:	4618      	mov	r0, r3
 800c614:	f7fd fccc 	bl	8009fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c618:	69fb      	ldr	r3, [r7, #28]
 800c61a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c61c:	e01f      	b.n	800c65e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c61e:	4b2d      	ldr	r3, [pc, #180]	; (800c6d4 <UART_SetConfig+0xac0>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f003 0320 	and.w	r3, r3, #32
 800c626:	2b00      	cmp	r3, #0
 800c628:	d009      	beq.n	800c63e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c62a:	4b2a      	ldr	r3, [pc, #168]	; (800c6d4 <UART_SetConfig+0xac0>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	08db      	lsrs	r3, r3, #3
 800c630:	f003 0303 	and.w	r3, r3, #3
 800c634:	4a28      	ldr	r2, [pc, #160]	; (800c6d8 <UART_SetConfig+0xac4>)
 800c636:	fa22 f303 	lsr.w	r3, r2, r3
 800c63a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c63c:	e00f      	b.n	800c65e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c63e:	4b26      	ldr	r3, [pc, #152]	; (800c6d8 <UART_SetConfig+0xac4>)
 800c640:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c642:	e00c      	b.n	800c65e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c644:	4b25      	ldr	r3, [pc, #148]	; (800c6dc <UART_SetConfig+0xac8>)
 800c646:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c648:	e009      	b.n	800c65e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c64a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c64e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c650:	e005      	b.n	800c65e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c652:	2300      	movs	r3, #0
 800c654:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c656:	2301      	movs	r3, #1
 800c658:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c65c:	bf00      	nop
    }

    if (pclk != 0U)
 800c65e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c660:	2b00      	cmp	r3, #0
 800c662:	d021      	beq.n	800c6a8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c668:	4a1d      	ldr	r2, [pc, #116]	; (800c6e0 <UART_SetConfig+0xacc>)
 800c66a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c66e:	461a      	mov	r2, r3
 800c670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c672:	fbb3 f2f2 	udiv	r2, r3, r2
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	685b      	ldr	r3, [r3, #4]
 800c67a:	085b      	lsrs	r3, r3, #1
 800c67c:	441a      	add	r2, r3
 800c67e:	697b      	ldr	r3, [r7, #20]
 800c680:	685b      	ldr	r3, [r3, #4]
 800c682:	fbb2 f3f3 	udiv	r3, r2, r3
 800c686:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c68a:	2b0f      	cmp	r3, #15
 800c68c:	d909      	bls.n	800c6a2 <UART_SetConfig+0xa8e>
 800c68e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c694:	d205      	bcs.n	800c6a2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c698:	b29a      	uxth	r2, r3
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	60da      	str	r2, [r3, #12]
 800c6a0:	e002      	b.n	800c6a8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c6b8:	697b      	ldr	r3, [r7, #20]
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c6c4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	3748      	adds	r7, #72	; 0x48
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c6d2:	bf00      	nop
 800c6d4:	58024400 	.word	0x58024400
 800c6d8:	03d09000 	.word	0x03d09000
 800c6dc:	003d0900 	.word	0x003d0900
 800c6e0:	0800f4b8 	.word	0x0800f4b8

0800c6e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c6e4:	b480      	push	{r7}
 800c6e6:	b083      	sub	sp, #12
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6f0:	f003 0301 	and.w	r3, r3, #1
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00a      	beq.n	800c70e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	685b      	ldr	r3, [r3, #4]
 800c6fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	430a      	orrs	r2, r1
 800c70c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c712:	f003 0302 	and.w	r3, r3, #2
 800c716:	2b00      	cmp	r3, #0
 800c718:	d00a      	beq.n	800c730 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	685b      	ldr	r3, [r3, #4]
 800c720:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	430a      	orrs	r2, r1
 800c72e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c734:	f003 0304 	and.w	r3, r3, #4
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d00a      	beq.n	800c752 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	685b      	ldr	r3, [r3, #4]
 800c742:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	430a      	orrs	r2, r1
 800c750:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c756:	f003 0308 	and.w	r3, r3, #8
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d00a      	beq.n	800c774 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	685b      	ldr	r3, [r3, #4]
 800c764:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	430a      	orrs	r2, r1
 800c772:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c778:	f003 0310 	and.w	r3, r3, #16
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d00a      	beq.n	800c796 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	689b      	ldr	r3, [r3, #8]
 800c786:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	430a      	orrs	r2, r1
 800c794:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c79a:	f003 0320 	and.w	r3, r3, #32
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d00a      	beq.n	800c7b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	689b      	ldr	r3, [r3, #8]
 800c7a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	430a      	orrs	r2, r1
 800c7b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d01a      	beq.n	800c7fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	685b      	ldr	r3, [r3, #4]
 800c7ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	430a      	orrs	r2, r1
 800c7d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c7e2:	d10a      	bne.n	800c7fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	430a      	orrs	r2, r1
 800c7f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c802:	2b00      	cmp	r3, #0
 800c804:	d00a      	beq.n	800c81c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	685b      	ldr	r3, [r3, #4]
 800c80c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	430a      	orrs	r2, r1
 800c81a:	605a      	str	r2, [r3, #4]
  }
}
 800c81c:	bf00      	nop
 800c81e:	370c      	adds	r7, #12
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr

0800c828 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b086      	sub	sp, #24
 800c82c:	af02      	add	r7, sp, #8
 800c82e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2200      	movs	r2, #0
 800c834:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c838:	f7f7 ffca 	bl	80047d0 <HAL_GetTick>
 800c83c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f003 0308 	and.w	r3, r3, #8
 800c848:	2b08      	cmp	r3, #8
 800c84a:	d10e      	bne.n	800c86a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c84c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c850:	9300      	str	r3, [sp, #0]
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	2200      	movs	r2, #0
 800c856:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f000 f82f 	bl	800c8be <UART_WaitOnFlagUntilTimeout>
 800c860:	4603      	mov	r3, r0
 800c862:	2b00      	cmp	r3, #0
 800c864:	d001      	beq.n	800c86a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c866:	2303      	movs	r3, #3
 800c868:	e025      	b.n	800c8b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f003 0304 	and.w	r3, r3, #4
 800c874:	2b04      	cmp	r3, #4
 800c876:	d10e      	bne.n	800c896 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c878:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c87c:	9300      	str	r3, [sp, #0]
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	2200      	movs	r2, #0
 800c882:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f000 f819 	bl	800c8be <UART_WaitOnFlagUntilTimeout>
 800c88c:	4603      	mov	r3, r0
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d001      	beq.n	800c896 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c892:	2303      	movs	r3, #3
 800c894:	e00f      	b.n	800c8b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2220      	movs	r2, #32
 800c89a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2220      	movs	r2, #32
 800c8a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c8b4:	2300      	movs	r3, #0
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3710      	adds	r7, #16
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}

0800c8be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c8be:	b580      	push	{r7, lr}
 800c8c0:	b09c      	sub	sp, #112	; 0x70
 800c8c2:	af00      	add	r7, sp, #0
 800c8c4:	60f8      	str	r0, [r7, #12]
 800c8c6:	60b9      	str	r1, [r7, #8]
 800c8c8:	603b      	str	r3, [r7, #0]
 800c8ca:	4613      	mov	r3, r2
 800c8cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c8ce:	e0a9      	b.n	800ca24 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c8d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c8d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8d6:	f000 80a5 	beq.w	800ca24 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c8da:	f7f7 ff79 	bl	80047d0 <HAL_GetTick>
 800c8de:	4602      	mov	r2, r0
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	1ad3      	subs	r3, r2, r3
 800c8e4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d302      	bcc.n	800c8f0 <UART_WaitOnFlagUntilTimeout+0x32>
 800c8ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d140      	bne.n	800c972 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c8f8:	e853 3f00 	ldrex	r3, [r3]
 800c8fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c8fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c900:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c904:	667b      	str	r3, [r7, #100]	; 0x64
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	461a      	mov	r2, r3
 800c90c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c90e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c910:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c912:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c914:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c916:	e841 2300 	strex	r3, r2, [r1]
 800c91a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c91c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d1e6      	bne.n	800c8f0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	3308      	adds	r3, #8
 800c928:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c92a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c92c:	e853 3f00 	ldrex	r3, [r3]
 800c930:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c934:	f023 0301 	bic.w	r3, r3, #1
 800c938:	663b      	str	r3, [r7, #96]	; 0x60
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	3308      	adds	r3, #8
 800c940:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c942:	64ba      	str	r2, [r7, #72]	; 0x48
 800c944:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c946:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c948:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c94a:	e841 2300 	strex	r3, r2, [r1]
 800c94e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c950:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c952:	2b00      	cmp	r3, #0
 800c954:	d1e5      	bne.n	800c922 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	2220      	movs	r2, #32
 800c95a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	2220      	movs	r2, #32
 800c962:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	2200      	movs	r2, #0
 800c96a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c96e:	2303      	movs	r3, #3
 800c970:	e069      	b.n	800ca46 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	f003 0304 	and.w	r3, r3, #4
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d051      	beq.n	800ca24 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	69db      	ldr	r3, [r3, #28]
 800c986:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c98a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c98e:	d149      	bne.n	800ca24 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c998:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a2:	e853 3f00 	ldrex	r3, [r3]
 800c9a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c9ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	461a      	mov	r2, r3
 800c9b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c9b8:	637b      	str	r3, [r7, #52]	; 0x34
 800c9ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c9be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c9c0:	e841 2300 	strex	r3, r2, [r1]
 800c9c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c9c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d1e6      	bne.n	800c99a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	3308      	adds	r3, #8
 800c9d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9d4:	697b      	ldr	r3, [r7, #20]
 800c9d6:	e853 3f00 	ldrex	r3, [r3]
 800c9da:	613b      	str	r3, [r7, #16]
   return(result);
 800c9dc:	693b      	ldr	r3, [r7, #16]
 800c9de:	f023 0301 	bic.w	r3, r3, #1
 800c9e2:	66bb      	str	r3, [r7, #104]	; 0x68
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	3308      	adds	r3, #8
 800c9ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c9ec:	623a      	str	r2, [r7, #32]
 800c9ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9f0:	69f9      	ldr	r1, [r7, #28]
 800c9f2:	6a3a      	ldr	r2, [r7, #32]
 800c9f4:	e841 2300 	strex	r3, r2, [r1]
 800c9f8:	61bb      	str	r3, [r7, #24]
   return(result);
 800c9fa:	69bb      	ldr	r3, [r7, #24]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d1e5      	bne.n	800c9cc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2220      	movs	r2, #32
 800ca04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	2220      	movs	r2, #32
 800ca0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2220      	movs	r2, #32
 800ca14:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ca20:	2303      	movs	r3, #3
 800ca22:	e010      	b.n	800ca46 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	69da      	ldr	r2, [r3, #28]
 800ca2a:	68bb      	ldr	r3, [r7, #8]
 800ca2c:	4013      	ands	r3, r2
 800ca2e:	68ba      	ldr	r2, [r7, #8]
 800ca30:	429a      	cmp	r2, r3
 800ca32:	bf0c      	ite	eq
 800ca34:	2301      	moveq	r3, #1
 800ca36:	2300      	movne	r3, #0
 800ca38:	b2db      	uxtb	r3, r3
 800ca3a:	461a      	mov	r2, r3
 800ca3c:	79fb      	ldrb	r3, [r7, #7]
 800ca3e:	429a      	cmp	r2, r3
 800ca40:	f43f af46 	beq.w	800c8d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ca44:	2300      	movs	r3, #0
}
 800ca46:	4618      	mov	r0, r3
 800ca48:	3770      	adds	r7, #112	; 0x70
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	bd80      	pop	{r7, pc}
	...

0800ca50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ca50:	b480      	push	{r7}
 800ca52:	b095      	sub	sp, #84	; 0x54
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca60:	e853 3f00 	ldrex	r3, [r3]
 800ca64:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ca66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ca6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	461a      	mov	r2, r3
 800ca74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca76:	643b      	str	r3, [r7, #64]	; 0x40
 800ca78:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca7a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ca7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ca7e:	e841 2300 	strex	r3, r2, [r1]
 800ca82:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ca84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d1e6      	bne.n	800ca58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	3308      	adds	r3, #8
 800ca90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca92:	6a3b      	ldr	r3, [r7, #32]
 800ca94:	e853 3f00 	ldrex	r3, [r3]
 800ca98:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca9a:	69fa      	ldr	r2, [r7, #28]
 800ca9c:	4b1e      	ldr	r3, [pc, #120]	; (800cb18 <UART_EndRxTransfer+0xc8>)
 800ca9e:	4013      	ands	r3, r2
 800caa0:	64bb      	str	r3, [r7, #72]	; 0x48
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	3308      	adds	r3, #8
 800caa8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800caaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800caac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cab0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cab2:	e841 2300 	strex	r3, r2, [r1]
 800cab6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d1e5      	bne.n	800ca8a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d118      	bne.n	800caf8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	e853 3f00 	ldrex	r3, [r3]
 800cad2:	60bb      	str	r3, [r7, #8]
   return(result);
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	f023 0310 	bic.w	r3, r3, #16
 800cada:	647b      	str	r3, [r7, #68]	; 0x44
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	461a      	mov	r2, r3
 800cae2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cae4:	61bb      	str	r3, [r7, #24]
 800cae6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cae8:	6979      	ldr	r1, [r7, #20]
 800caea:	69ba      	ldr	r2, [r7, #24]
 800caec:	e841 2300 	strex	r3, r2, [r1]
 800caf0:	613b      	str	r3, [r7, #16]
   return(result);
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d1e6      	bne.n	800cac6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	2220      	movs	r2, #32
 800cafc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2200      	movs	r2, #0
 800cb04:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2200      	movs	r2, #0
 800cb0a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800cb0c:	bf00      	nop
 800cb0e:	3754      	adds	r7, #84	; 0x54
 800cb10:	46bd      	mov	sp, r7
 800cb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb16:	4770      	bx	lr
 800cb18:	effffffe 	.word	0xeffffffe

0800cb1c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cb1c:	b580      	push	{r7, lr}
 800cb1e:	b084      	sub	sp, #16
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2200      	movs	r2, #0
 800cb36:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb3a:	68f8      	ldr	r0, [r7, #12]
 800cb3c:	f7ff f854 	bl	800bbe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb40:	bf00      	nop
 800cb42:	3710      	adds	r7, #16
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}

0800cb48 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b088      	sub	sp, #32
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	e853 3f00 	ldrex	r3, [r3]
 800cb5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb64:	61fb      	str	r3, [r7, #28]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	461a      	mov	r2, r3
 800cb6c:	69fb      	ldr	r3, [r7, #28]
 800cb6e:	61bb      	str	r3, [r7, #24]
 800cb70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb72:	6979      	ldr	r1, [r7, #20]
 800cb74:	69ba      	ldr	r2, [r7, #24]
 800cb76:	e841 2300 	strex	r3, r2, [r1]
 800cb7a:	613b      	str	r3, [r7, #16]
   return(result);
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d1e6      	bne.n	800cb50 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	2220      	movs	r2, #32
 800cb86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f7ff f81f 	bl	800bbd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb96:	bf00      	nop
 800cb98:	3720      	adds	r7, #32
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}

0800cb9e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cb9e:	b480      	push	{r7}
 800cba0:	b083      	sub	sp, #12
 800cba2:	af00      	add	r7, sp, #0
 800cba4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cba6:	bf00      	nop
 800cba8:	370c      	adds	r7, #12
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb0:	4770      	bx	lr

0800cbb2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800cbb2:	b480      	push	{r7}
 800cbb4:	b083      	sub	sp, #12
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800cbba:	bf00      	nop
 800cbbc:	370c      	adds	r7, #12
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc4:	4770      	bx	lr

0800cbc6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800cbc6:	b480      	push	{r7}
 800cbc8:	b083      	sub	sp, #12
 800cbca:	af00      	add	r7, sp, #0
 800cbcc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800cbce:	bf00      	nop
 800cbd0:	370c      	adds	r7, #12
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd8:	4770      	bx	lr

0800cbda <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cbda:	b480      	push	{r7}
 800cbdc:	b085      	sub	sp, #20
 800cbde:	af00      	add	r7, sp, #0
 800cbe0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cbe8:	2b01      	cmp	r3, #1
 800cbea:	d101      	bne.n	800cbf0 <HAL_UARTEx_DisableFifoMode+0x16>
 800cbec:	2302      	movs	r3, #2
 800cbee:	e027      	b.n	800cc40 <HAL_UARTEx_DisableFifoMode+0x66>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	2224      	movs	r2, #36	; 0x24
 800cbfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	681a      	ldr	r2, [r3, #0]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	f022 0201 	bic.w	r2, r2, #1
 800cc16:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800cc1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2200      	movs	r2, #0
 800cc24:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	68fa      	ldr	r2, [r7, #12]
 800cc2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2220      	movs	r2, #32
 800cc32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2200      	movs	r2, #0
 800cc3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cc3e:	2300      	movs	r3, #0
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3714      	adds	r7, #20
 800cc44:	46bd      	mov	sp, r7
 800cc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4a:	4770      	bx	lr

0800cc4c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cc5c:	2b01      	cmp	r3, #1
 800cc5e:	d101      	bne.n	800cc64 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cc60:	2302      	movs	r3, #2
 800cc62:	e02d      	b.n	800ccc0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2201      	movs	r2, #1
 800cc68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2224      	movs	r2, #36	; 0x24
 800cc70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	681a      	ldr	r2, [r3, #0]
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f022 0201 	bic.w	r2, r2, #1
 800cc8a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	683a      	ldr	r2, [r7, #0]
 800cc9c:	430a      	orrs	r2, r1
 800cc9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cca0:	6878      	ldr	r0, [r7, #4]
 800cca2:	f000 f84f 	bl	800cd44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	68fa      	ldr	r2, [r7, #12]
 800ccac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2220      	movs	r2, #32
 800ccb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ccbe:	2300      	movs	r3, #0
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b084      	sub	sp, #16
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ccd8:	2b01      	cmp	r3, #1
 800ccda:	d101      	bne.n	800cce0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ccdc:	2302      	movs	r3, #2
 800ccde:	e02d      	b.n	800cd3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2201      	movs	r2, #1
 800cce4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2224      	movs	r2, #36	; 0x24
 800ccec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	681a      	ldr	r2, [r3, #0]
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	f022 0201 	bic.w	r2, r2, #1
 800cd06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	683a      	ldr	r2, [r7, #0]
 800cd18:	430a      	orrs	r2, r1
 800cd1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f000 f811 	bl	800cd44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2220      	movs	r2, #32
 800cd2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2200      	movs	r2, #0
 800cd36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cd3a:	2300      	movs	r3, #0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3710      	adds	r7, #16
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cd44:	b480      	push	{r7}
 800cd46:	b085      	sub	sp, #20
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d108      	bne.n	800cd66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2201      	movs	r2, #1
 800cd58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2201      	movs	r2, #1
 800cd60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cd64:	e031      	b.n	800cdca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cd66:	2310      	movs	r3, #16
 800cd68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cd6a:	2310      	movs	r3, #16
 800cd6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	689b      	ldr	r3, [r3, #8]
 800cd74:	0e5b      	lsrs	r3, r3, #25
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	f003 0307 	and.w	r3, r3, #7
 800cd7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	689b      	ldr	r3, [r3, #8]
 800cd84:	0f5b      	lsrs	r3, r3, #29
 800cd86:	b2db      	uxtb	r3, r3
 800cd88:	f003 0307 	and.w	r3, r3, #7
 800cd8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cd8e:	7bbb      	ldrb	r3, [r7, #14]
 800cd90:	7b3a      	ldrb	r2, [r7, #12]
 800cd92:	4911      	ldr	r1, [pc, #68]	; (800cdd8 <UARTEx_SetNbDataToProcess+0x94>)
 800cd94:	5c8a      	ldrb	r2, [r1, r2]
 800cd96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cd9a:	7b3a      	ldrb	r2, [r7, #12]
 800cd9c:	490f      	ldr	r1, [pc, #60]	; (800cddc <UARTEx_SetNbDataToProcess+0x98>)
 800cd9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cda0:	fb93 f3f2 	sdiv	r3, r3, r2
 800cda4:	b29a      	uxth	r2, r3
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cdac:	7bfb      	ldrb	r3, [r7, #15]
 800cdae:	7b7a      	ldrb	r2, [r7, #13]
 800cdb0:	4909      	ldr	r1, [pc, #36]	; (800cdd8 <UARTEx_SetNbDataToProcess+0x94>)
 800cdb2:	5c8a      	ldrb	r2, [r1, r2]
 800cdb4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cdb8:	7b7a      	ldrb	r2, [r7, #13]
 800cdba:	4908      	ldr	r1, [pc, #32]	; (800cddc <UARTEx_SetNbDataToProcess+0x98>)
 800cdbc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cdbe:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdc2:	b29a      	uxth	r2, r3
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800cdca:	bf00      	nop
 800cdcc:	3714      	adds	r7, #20
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd4:	4770      	bx	lr
 800cdd6:	bf00      	nop
 800cdd8:	0800f4d0 	.word	0x0800f4d0
 800cddc:	0800f4d8 	.word	0x0800f4d8

0800cde0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cde0:	b084      	sub	sp, #16
 800cde2:	b580      	push	{r7, lr}
 800cde4:	b084      	sub	sp, #16
 800cde6:	af00      	add	r7, sp, #0
 800cde8:	6078      	str	r0, [r7, #4]
 800cdea:	f107 001c 	add.w	r0, r7, #28
 800cdee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cdf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdf4:	2b01      	cmp	r3, #1
 800cdf6:	d120      	bne.n	800ce3a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdfc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	68da      	ldr	r2, [r3, #12]
 800ce08:	4b2a      	ldr	r3, [pc, #168]	; (800ceb4 <USB_CoreInit+0xd4>)
 800ce0a:	4013      	ands	r3, r2
 800ce0c:	687a      	ldr	r2, [r7, #4]
 800ce0e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	68db      	ldr	r3, [r3, #12]
 800ce14:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ce1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce1e:	2b01      	cmp	r3, #1
 800ce20:	d105      	bne.n	800ce2e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	68db      	ldr	r3, [r3, #12]
 800ce26:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ce2e:	6878      	ldr	r0, [r7, #4]
 800ce30:	f000 faac 	bl	800d38c <USB_CoreReset>
 800ce34:	4603      	mov	r3, r0
 800ce36:	73fb      	strb	r3, [r7, #15]
 800ce38:	e01a      	b.n	800ce70 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	68db      	ldr	r3, [r3, #12]
 800ce3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f000 faa0 	bl	800d38c <USB_CoreReset>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ce50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d106      	bne.n	800ce64 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce5a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	639a      	str	r2, [r3, #56]	; 0x38
 800ce62:	e005      	b.n	800ce70 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ce70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	d116      	bne.n	800cea4 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce7a:	b29a      	uxth	r2, r3
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ce84:	4b0c      	ldr	r3, [pc, #48]	; (800ceb8 <USB_CoreInit+0xd8>)
 800ce86:	4313      	orrs	r3, r2
 800ce88:	687a      	ldr	r2, [r7, #4]
 800ce8a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	689b      	ldr	r3, [r3, #8]
 800ce90:	f043 0206 	orr.w	r2, r3, #6
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	689b      	ldr	r3, [r3, #8]
 800ce9c:	f043 0220 	orr.w	r2, r3, #32
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800cea4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3710      	adds	r7, #16
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ceb0:	b004      	add	sp, #16
 800ceb2:	4770      	bx	lr
 800ceb4:	ffbdffbf 	.word	0xffbdffbf
 800ceb8:	03ee0000 	.word	0x03ee0000

0800cebc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cebc:	b480      	push	{r7}
 800cebe:	b083      	sub	sp, #12
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	f023 0201 	bic.w	r2, r3, #1
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ced0:	2300      	movs	r3, #0
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	370c      	adds	r7, #12
 800ced6:	46bd      	mov	sp, r7
 800ced8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cedc:	4770      	bx	lr

0800cede <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800cede:	b580      	push	{r7, lr}
 800cee0:	b084      	sub	sp, #16
 800cee2:	af00      	add	r7, sp, #0
 800cee4:	6078      	str	r0, [r7, #4]
 800cee6:	460b      	mov	r3, r1
 800cee8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ceea:	2300      	movs	r3, #0
 800ceec:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	68db      	ldr	r3, [r3, #12]
 800cef2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cefa:	78fb      	ldrb	r3, [r7, #3]
 800cefc:	2b01      	cmp	r3, #1
 800cefe:	d115      	bne.n	800cf2c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	68db      	ldr	r3, [r3, #12]
 800cf04:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cf0c:	2001      	movs	r0, #1
 800cf0e:	f7f7 fc6b 	bl	80047e8 <HAL_Delay>
      ms++;
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	3301      	adds	r3, #1
 800cf16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f000 fa29 	bl	800d370 <USB_GetMode>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d01e      	beq.n	800cf62 <USB_SetCurrentMode+0x84>
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	2b31      	cmp	r3, #49	; 0x31
 800cf28:	d9f0      	bls.n	800cf0c <USB_SetCurrentMode+0x2e>
 800cf2a:	e01a      	b.n	800cf62 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800cf2c:	78fb      	ldrb	r3, [r7, #3]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d115      	bne.n	800cf5e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	68db      	ldr	r3, [r3, #12]
 800cf36:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cf3e:	2001      	movs	r0, #1
 800cf40:	f7f7 fc52 	bl	80047e8 <HAL_Delay>
      ms++;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	3301      	adds	r3, #1
 800cf48:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 fa10 	bl	800d370 <USB_GetMode>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d005      	beq.n	800cf62 <USB_SetCurrentMode+0x84>
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	2b31      	cmp	r3, #49	; 0x31
 800cf5a:	d9f0      	bls.n	800cf3e <USB_SetCurrentMode+0x60>
 800cf5c:	e001      	b.n	800cf62 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800cf5e:	2301      	movs	r3, #1
 800cf60:	e005      	b.n	800cf6e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	2b32      	cmp	r3, #50	; 0x32
 800cf66:	d101      	bne.n	800cf6c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	e000      	b.n	800cf6e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800cf6c:	2300      	movs	r3, #0
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3710      	adds	r7, #16
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}
	...

0800cf78 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cf78:	b084      	sub	sp, #16
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b086      	sub	sp, #24
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
 800cf82:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800cf86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800cf92:	2300      	movs	r3, #0
 800cf94:	613b      	str	r3, [r7, #16]
 800cf96:	e009      	b.n	800cfac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800cf98:	687a      	ldr	r2, [r7, #4]
 800cf9a:	693b      	ldr	r3, [r7, #16]
 800cf9c:	3340      	adds	r3, #64	; 0x40
 800cf9e:	009b      	lsls	r3, r3, #2
 800cfa0:	4413      	add	r3, r2
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	3301      	adds	r3, #1
 800cfaa:	613b      	str	r3, [r7, #16]
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	2b0e      	cmp	r3, #14
 800cfb0:	d9f2      	bls.n	800cf98 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cfb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d11c      	bne.n	800cff2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfbe:	685b      	ldr	r3, [r3, #4]
 800cfc0:	68fa      	ldr	r2, [r7, #12]
 800cfc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cfc6:	f043 0302 	orr.w	r3, r3, #2
 800cfca:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfd0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	601a      	str	r2, [r3, #0]
 800cff0:	e005      	b.n	800cffe <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cff6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d004:	461a      	mov	r2, r3
 800d006:	2300      	movs	r3, #0
 800d008:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d010:	4619      	mov	r1, r3
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d018:	461a      	mov	r2, r3
 800d01a:	680b      	ldr	r3, [r1, #0]
 800d01c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d01e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d020:	2b01      	cmp	r3, #1
 800d022:	d10c      	bne.n	800d03e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800d024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d026:	2b00      	cmp	r3, #0
 800d028:	d104      	bne.n	800d034 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800d02a:	2100      	movs	r1, #0
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f000 f965 	bl	800d2fc <USB_SetDevSpeed>
 800d032:	e008      	b.n	800d046 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800d034:	2101      	movs	r1, #1
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f000 f960 	bl	800d2fc <USB_SetDevSpeed>
 800d03c:	e003      	b.n	800d046 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d03e:	2103      	movs	r1, #3
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f000 f95b 	bl	800d2fc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d046:	2110      	movs	r1, #16
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f000 f8f3 	bl	800d234 <USB_FlushTxFifo>
 800d04e:	4603      	mov	r3, r0
 800d050:	2b00      	cmp	r3, #0
 800d052:	d001      	beq.n	800d058 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800d054:	2301      	movs	r3, #1
 800d056:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f000 f91f 	bl	800d29c <USB_FlushRxFifo>
 800d05e:	4603      	mov	r3, r0
 800d060:	2b00      	cmp	r3, #0
 800d062:	d001      	beq.n	800d068 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800d064:	2301      	movs	r3, #1
 800d066:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d06e:	461a      	mov	r2, r3
 800d070:	2300      	movs	r3, #0
 800d072:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d07a:	461a      	mov	r2, r3
 800d07c:	2300      	movs	r3, #0
 800d07e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d086:	461a      	mov	r2, r3
 800d088:	2300      	movs	r3, #0
 800d08a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d08c:	2300      	movs	r3, #0
 800d08e:	613b      	str	r3, [r7, #16]
 800d090:	e043      	b.n	800d11a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	015a      	lsls	r2, r3, #5
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	4413      	add	r3, r2
 800d09a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d0a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d0a8:	d118      	bne.n	800d0dc <USB_DevInit+0x164>
    {
      if (i == 0U)
 800d0aa:	693b      	ldr	r3, [r7, #16]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d10a      	bne.n	800d0c6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d0b0:	693b      	ldr	r3, [r7, #16]
 800d0b2:	015a      	lsls	r2, r3, #5
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	4413      	add	r3, r2
 800d0b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0bc:	461a      	mov	r2, r3
 800d0be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d0c2:	6013      	str	r3, [r2, #0]
 800d0c4:	e013      	b.n	800d0ee <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d0c6:	693b      	ldr	r3, [r7, #16]
 800d0c8:	015a      	lsls	r2, r3, #5
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	4413      	add	r3, r2
 800d0ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0d2:	461a      	mov	r2, r3
 800d0d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d0d8:	6013      	str	r3, [r2, #0]
 800d0da:	e008      	b.n	800d0ee <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	015a      	lsls	r2, r3, #5
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	4413      	add	r3, r2
 800d0e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d0ee:	693b      	ldr	r3, [r7, #16]
 800d0f0:	015a      	lsls	r2, r3, #5
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	4413      	add	r3, r2
 800d0f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0fa:	461a      	mov	r2, r3
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	015a      	lsls	r2, r3, #5
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	4413      	add	r3, r2
 800d108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d10c:	461a      	mov	r2, r3
 800d10e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d112:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d114:	693b      	ldr	r3, [r7, #16]
 800d116:	3301      	adds	r3, #1
 800d118:	613b      	str	r3, [r7, #16]
 800d11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11c:	693a      	ldr	r2, [r7, #16]
 800d11e:	429a      	cmp	r2, r3
 800d120:	d3b7      	bcc.n	800d092 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d122:	2300      	movs	r3, #0
 800d124:	613b      	str	r3, [r7, #16]
 800d126:	e043      	b.n	800d1b0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d128:	693b      	ldr	r3, [r7, #16]
 800d12a:	015a      	lsls	r2, r3, #5
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	4413      	add	r3, r2
 800d130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d13a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d13e:	d118      	bne.n	800d172 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800d140:	693b      	ldr	r3, [r7, #16]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d10a      	bne.n	800d15c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d146:	693b      	ldr	r3, [r7, #16]
 800d148:	015a      	lsls	r2, r3, #5
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	4413      	add	r3, r2
 800d14e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d152:	461a      	mov	r2, r3
 800d154:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d158:	6013      	str	r3, [r2, #0]
 800d15a:	e013      	b.n	800d184 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	015a      	lsls	r2, r3, #5
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	4413      	add	r3, r2
 800d164:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d168:	461a      	mov	r2, r3
 800d16a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d16e:	6013      	str	r3, [r2, #0]
 800d170:	e008      	b.n	800d184 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	015a      	lsls	r2, r3, #5
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	4413      	add	r3, r2
 800d17a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d17e:	461a      	mov	r2, r3
 800d180:	2300      	movs	r3, #0
 800d182:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d184:	693b      	ldr	r3, [r7, #16]
 800d186:	015a      	lsls	r2, r3, #5
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	4413      	add	r3, r2
 800d18c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d190:	461a      	mov	r2, r3
 800d192:	2300      	movs	r3, #0
 800d194:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d196:	693b      	ldr	r3, [r7, #16]
 800d198:	015a      	lsls	r2, r3, #5
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	4413      	add	r3, r2
 800d19e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1a2:	461a      	mov	r2, r3
 800d1a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d1a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	3301      	adds	r3, #1
 800d1ae:	613b      	str	r3, [r7, #16]
 800d1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b2:	693a      	ldr	r2, [r7, #16]
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d3b7      	bcc.n	800d128 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1be:	691b      	ldr	r3, [r3, #16]
 800d1c0:	68fa      	ldr	r2, [r7, #12]
 800d1c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1ca:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d1d8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d105      	bne.n	800d1ec <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	699b      	ldr	r3, [r3, #24]
 800d1e4:	f043 0210 	orr.w	r2, r3, #16
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	699a      	ldr	r2, [r3, #24]
 800d1f0:	4b0e      	ldr	r3, [pc, #56]	; (800d22c <USB_DevInit+0x2b4>)
 800d1f2:	4313      	orrs	r3, r2
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d1f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d005      	beq.n	800d20a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	699b      	ldr	r3, [r3, #24]
 800d202:	f043 0208 	orr.w	r2, r3, #8
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d20a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d105      	bne.n	800d21c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	699a      	ldr	r2, [r3, #24]
 800d214:	4b06      	ldr	r3, [pc, #24]	; (800d230 <USB_DevInit+0x2b8>)
 800d216:	4313      	orrs	r3, r2
 800d218:	687a      	ldr	r2, [r7, #4]
 800d21a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d21c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3718      	adds	r7, #24
 800d222:	46bd      	mov	sp, r7
 800d224:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d228:	b004      	add	sp, #16
 800d22a:	4770      	bx	lr
 800d22c:	803c3800 	.word	0x803c3800
 800d230:	40000004 	.word	0x40000004

0800d234 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d234:	b480      	push	{r7}
 800d236:	b085      	sub	sp, #20
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
 800d23c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d23e:	2300      	movs	r3, #0
 800d240:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	3301      	adds	r3, #1
 800d246:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	4a13      	ldr	r2, [pc, #76]	; (800d298 <USB_FlushTxFifo+0x64>)
 800d24c:	4293      	cmp	r3, r2
 800d24e:	d901      	bls.n	800d254 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d250:	2303      	movs	r3, #3
 800d252:	e01b      	b.n	800d28c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	691b      	ldr	r3, [r3, #16]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	daf2      	bge.n	800d242 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d25c:	2300      	movs	r3, #0
 800d25e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	019b      	lsls	r3, r3, #6
 800d264:	f043 0220 	orr.w	r2, r3, #32
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	3301      	adds	r3, #1
 800d270:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	4a08      	ldr	r2, [pc, #32]	; (800d298 <USB_FlushTxFifo+0x64>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d901      	bls.n	800d27e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d27a:	2303      	movs	r3, #3
 800d27c:	e006      	b.n	800d28c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	691b      	ldr	r3, [r3, #16]
 800d282:	f003 0320 	and.w	r3, r3, #32
 800d286:	2b20      	cmp	r3, #32
 800d288:	d0f0      	beq.n	800d26c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d28a:	2300      	movs	r3, #0
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	3714      	adds	r7, #20
 800d290:	46bd      	mov	sp, r7
 800d292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d296:	4770      	bx	lr
 800d298:	00030d40 	.word	0x00030d40

0800d29c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b085      	sub	sp, #20
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	4a11      	ldr	r2, [pc, #68]	; (800d2f8 <USB_FlushRxFifo+0x5c>)
 800d2b2:	4293      	cmp	r3, r2
 800d2b4:	d901      	bls.n	800d2ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d2b6:	2303      	movs	r3, #3
 800d2b8:	e018      	b.n	800d2ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	691b      	ldr	r3, [r3, #16]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	daf2      	bge.n	800d2a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2210      	movs	r2, #16
 800d2ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	3301      	adds	r3, #1
 800d2d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	4a08      	ldr	r2, [pc, #32]	; (800d2f8 <USB_FlushRxFifo+0x5c>)
 800d2d6:	4293      	cmp	r3, r2
 800d2d8:	d901      	bls.n	800d2de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d2da:	2303      	movs	r3, #3
 800d2dc:	e006      	b.n	800d2ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	691b      	ldr	r3, [r3, #16]
 800d2e2:	f003 0310 	and.w	r3, r3, #16
 800d2e6:	2b10      	cmp	r3, #16
 800d2e8:	d0f0      	beq.n	800d2cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d2ea:	2300      	movs	r3, #0
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	3714      	adds	r7, #20
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f6:	4770      	bx	lr
 800d2f8:	00030d40 	.word	0x00030d40

0800d2fc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b085      	sub	sp, #20
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
 800d304:	460b      	mov	r3, r1
 800d306:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d312:	681a      	ldr	r2, [r3, #0]
 800d314:	78fb      	ldrb	r3, [r7, #3]
 800d316:	68f9      	ldr	r1, [r7, #12]
 800d318:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d31c:	4313      	orrs	r3, r2
 800d31e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d320:	2300      	movs	r3, #0
}
 800d322:	4618      	mov	r0, r3
 800d324:	3714      	adds	r7, #20
 800d326:	46bd      	mov	sp, r7
 800d328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32c:	4770      	bx	lr

0800d32e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d32e:	b480      	push	{r7}
 800d330:	b085      	sub	sp, #20
 800d332:	af00      	add	r7, sp, #0
 800d334:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	68fa      	ldr	r2, [r7, #12]
 800d344:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d348:	f023 0303 	bic.w	r3, r3, #3
 800d34c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d354:	685b      	ldr	r3, [r3, #4]
 800d356:	68fa      	ldr	r2, [r7, #12]
 800d358:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d35c:	f043 0302 	orr.w	r3, r3, #2
 800d360:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d362:	2300      	movs	r3, #0
}
 800d364:	4618      	mov	r0, r3
 800d366:	3714      	adds	r7, #20
 800d368:	46bd      	mov	sp, r7
 800d36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36e:	4770      	bx	lr

0800d370 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d370:	b480      	push	{r7}
 800d372:	b083      	sub	sp, #12
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	695b      	ldr	r3, [r3, #20]
 800d37c:	f003 0301 	and.w	r3, r3, #1
}
 800d380:	4618      	mov	r0, r3
 800d382:	370c      	adds	r7, #12
 800d384:	46bd      	mov	sp, r7
 800d386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38a:	4770      	bx	lr

0800d38c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d38c:	b480      	push	{r7}
 800d38e:	b085      	sub	sp, #20
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d394:	2300      	movs	r3, #0
 800d396:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	3301      	adds	r3, #1
 800d39c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	4a13      	ldr	r2, [pc, #76]	; (800d3f0 <USB_CoreReset+0x64>)
 800d3a2:	4293      	cmp	r3, r2
 800d3a4:	d901      	bls.n	800d3aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d3a6:	2303      	movs	r3, #3
 800d3a8:	e01b      	b.n	800d3e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	691b      	ldr	r3, [r3, #16]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	daf2      	bge.n	800d398 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	691b      	ldr	r3, [r3, #16]
 800d3ba:	f043 0201 	orr.w	r2, r3, #1
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	3301      	adds	r3, #1
 800d3c6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	4a09      	ldr	r2, [pc, #36]	; (800d3f0 <USB_CoreReset+0x64>)
 800d3cc:	4293      	cmp	r3, r2
 800d3ce:	d901      	bls.n	800d3d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d3d0:	2303      	movs	r3, #3
 800d3d2:	e006      	b.n	800d3e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	691b      	ldr	r3, [r3, #16]
 800d3d8:	f003 0301 	and.w	r3, r3, #1
 800d3dc:	2b01      	cmp	r3, #1
 800d3de:	d0f0      	beq.n	800d3c2 <USB_CoreReset+0x36>

  return HAL_OK;
 800d3e0:	2300      	movs	r3, #0
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3714      	adds	r7, #20
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ec:	4770      	bx	lr
 800d3ee:	bf00      	nop
 800d3f0:	00030d40 	.word	0x00030d40

0800d3f4 <__errno>:
 800d3f4:	4b01      	ldr	r3, [pc, #4]	; (800d3fc <__errno+0x8>)
 800d3f6:	6818      	ldr	r0, [r3, #0]
 800d3f8:	4770      	bx	lr
 800d3fa:	bf00      	nop
 800d3fc:	24000024 	.word	0x24000024

0800d400 <__libc_init_array>:
 800d400:	b570      	push	{r4, r5, r6, lr}
 800d402:	4d0d      	ldr	r5, [pc, #52]	; (800d438 <__libc_init_array+0x38>)
 800d404:	4c0d      	ldr	r4, [pc, #52]	; (800d43c <__libc_init_array+0x3c>)
 800d406:	1b64      	subs	r4, r4, r5
 800d408:	10a4      	asrs	r4, r4, #2
 800d40a:	2600      	movs	r6, #0
 800d40c:	42a6      	cmp	r6, r4
 800d40e:	d109      	bne.n	800d424 <__libc_init_array+0x24>
 800d410:	4d0b      	ldr	r5, [pc, #44]	; (800d440 <__libc_init_array+0x40>)
 800d412:	4c0c      	ldr	r4, [pc, #48]	; (800d444 <__libc_init_array+0x44>)
 800d414:	f000 fc8e 	bl	800dd34 <_init>
 800d418:	1b64      	subs	r4, r4, r5
 800d41a:	10a4      	asrs	r4, r4, #2
 800d41c:	2600      	movs	r6, #0
 800d41e:	42a6      	cmp	r6, r4
 800d420:	d105      	bne.n	800d42e <__libc_init_array+0x2e>
 800d422:	bd70      	pop	{r4, r5, r6, pc}
 800d424:	f855 3b04 	ldr.w	r3, [r5], #4
 800d428:	4798      	blx	r3
 800d42a:	3601      	adds	r6, #1
 800d42c:	e7ee      	b.n	800d40c <__libc_init_array+0xc>
 800d42e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d432:	4798      	blx	r3
 800d434:	3601      	adds	r6, #1
 800d436:	e7f2      	b.n	800d41e <__libc_init_array+0x1e>
 800d438:	0800f51c 	.word	0x0800f51c
 800d43c:	0800f51c 	.word	0x0800f51c
 800d440:	0800f51c 	.word	0x0800f51c
 800d444:	0800f520 	.word	0x0800f520

0800d448 <memset>:
 800d448:	4402      	add	r2, r0
 800d44a:	4603      	mov	r3, r0
 800d44c:	4293      	cmp	r3, r2
 800d44e:	d100      	bne.n	800d452 <memset+0xa>
 800d450:	4770      	bx	lr
 800d452:	f803 1b01 	strb.w	r1, [r3], #1
 800d456:	e7f9      	b.n	800d44c <memset+0x4>

0800d458 <_free_r>:
 800d458:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d45a:	2900      	cmp	r1, #0
 800d45c:	d044      	beq.n	800d4e8 <_free_r+0x90>
 800d45e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d462:	9001      	str	r0, [sp, #4]
 800d464:	2b00      	cmp	r3, #0
 800d466:	f1a1 0404 	sub.w	r4, r1, #4
 800d46a:	bfb8      	it	lt
 800d46c:	18e4      	addlt	r4, r4, r3
 800d46e:	f000 f903 	bl	800d678 <__malloc_lock>
 800d472:	4a1e      	ldr	r2, [pc, #120]	; (800d4ec <_free_r+0x94>)
 800d474:	9801      	ldr	r0, [sp, #4]
 800d476:	6813      	ldr	r3, [r2, #0]
 800d478:	b933      	cbnz	r3, 800d488 <_free_r+0x30>
 800d47a:	6063      	str	r3, [r4, #4]
 800d47c:	6014      	str	r4, [r2, #0]
 800d47e:	b003      	add	sp, #12
 800d480:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d484:	f000 b8fe 	b.w	800d684 <__malloc_unlock>
 800d488:	42a3      	cmp	r3, r4
 800d48a:	d908      	bls.n	800d49e <_free_r+0x46>
 800d48c:	6825      	ldr	r5, [r4, #0]
 800d48e:	1961      	adds	r1, r4, r5
 800d490:	428b      	cmp	r3, r1
 800d492:	bf01      	itttt	eq
 800d494:	6819      	ldreq	r1, [r3, #0]
 800d496:	685b      	ldreq	r3, [r3, #4]
 800d498:	1949      	addeq	r1, r1, r5
 800d49a:	6021      	streq	r1, [r4, #0]
 800d49c:	e7ed      	b.n	800d47a <_free_r+0x22>
 800d49e:	461a      	mov	r2, r3
 800d4a0:	685b      	ldr	r3, [r3, #4]
 800d4a2:	b10b      	cbz	r3, 800d4a8 <_free_r+0x50>
 800d4a4:	42a3      	cmp	r3, r4
 800d4a6:	d9fa      	bls.n	800d49e <_free_r+0x46>
 800d4a8:	6811      	ldr	r1, [r2, #0]
 800d4aa:	1855      	adds	r5, r2, r1
 800d4ac:	42a5      	cmp	r5, r4
 800d4ae:	d10b      	bne.n	800d4c8 <_free_r+0x70>
 800d4b0:	6824      	ldr	r4, [r4, #0]
 800d4b2:	4421      	add	r1, r4
 800d4b4:	1854      	adds	r4, r2, r1
 800d4b6:	42a3      	cmp	r3, r4
 800d4b8:	6011      	str	r1, [r2, #0]
 800d4ba:	d1e0      	bne.n	800d47e <_free_r+0x26>
 800d4bc:	681c      	ldr	r4, [r3, #0]
 800d4be:	685b      	ldr	r3, [r3, #4]
 800d4c0:	6053      	str	r3, [r2, #4]
 800d4c2:	4421      	add	r1, r4
 800d4c4:	6011      	str	r1, [r2, #0]
 800d4c6:	e7da      	b.n	800d47e <_free_r+0x26>
 800d4c8:	d902      	bls.n	800d4d0 <_free_r+0x78>
 800d4ca:	230c      	movs	r3, #12
 800d4cc:	6003      	str	r3, [r0, #0]
 800d4ce:	e7d6      	b.n	800d47e <_free_r+0x26>
 800d4d0:	6825      	ldr	r5, [r4, #0]
 800d4d2:	1961      	adds	r1, r4, r5
 800d4d4:	428b      	cmp	r3, r1
 800d4d6:	bf04      	itt	eq
 800d4d8:	6819      	ldreq	r1, [r3, #0]
 800d4da:	685b      	ldreq	r3, [r3, #4]
 800d4dc:	6063      	str	r3, [r4, #4]
 800d4de:	bf04      	itt	eq
 800d4e0:	1949      	addeq	r1, r1, r5
 800d4e2:	6021      	streq	r1, [r4, #0]
 800d4e4:	6054      	str	r4, [r2, #4]
 800d4e6:	e7ca      	b.n	800d47e <_free_r+0x26>
 800d4e8:	b003      	add	sp, #12
 800d4ea:	bd30      	pop	{r4, r5, pc}
 800d4ec:	24000eb8 	.word	0x24000eb8

0800d4f0 <sbrk_aligned>:
 800d4f0:	b570      	push	{r4, r5, r6, lr}
 800d4f2:	4e0e      	ldr	r6, [pc, #56]	; (800d52c <sbrk_aligned+0x3c>)
 800d4f4:	460c      	mov	r4, r1
 800d4f6:	6831      	ldr	r1, [r6, #0]
 800d4f8:	4605      	mov	r5, r0
 800d4fa:	b911      	cbnz	r1, 800d502 <sbrk_aligned+0x12>
 800d4fc:	f000 f88c 	bl	800d618 <_sbrk_r>
 800d500:	6030      	str	r0, [r6, #0]
 800d502:	4621      	mov	r1, r4
 800d504:	4628      	mov	r0, r5
 800d506:	f000 f887 	bl	800d618 <_sbrk_r>
 800d50a:	1c43      	adds	r3, r0, #1
 800d50c:	d00a      	beq.n	800d524 <sbrk_aligned+0x34>
 800d50e:	1cc4      	adds	r4, r0, #3
 800d510:	f024 0403 	bic.w	r4, r4, #3
 800d514:	42a0      	cmp	r0, r4
 800d516:	d007      	beq.n	800d528 <sbrk_aligned+0x38>
 800d518:	1a21      	subs	r1, r4, r0
 800d51a:	4628      	mov	r0, r5
 800d51c:	f000 f87c 	bl	800d618 <_sbrk_r>
 800d520:	3001      	adds	r0, #1
 800d522:	d101      	bne.n	800d528 <sbrk_aligned+0x38>
 800d524:	f04f 34ff 	mov.w	r4, #4294967295
 800d528:	4620      	mov	r0, r4
 800d52a:	bd70      	pop	{r4, r5, r6, pc}
 800d52c:	24000ebc 	.word	0x24000ebc

0800d530 <_malloc_r>:
 800d530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d534:	1ccd      	adds	r5, r1, #3
 800d536:	f025 0503 	bic.w	r5, r5, #3
 800d53a:	3508      	adds	r5, #8
 800d53c:	2d0c      	cmp	r5, #12
 800d53e:	bf38      	it	cc
 800d540:	250c      	movcc	r5, #12
 800d542:	2d00      	cmp	r5, #0
 800d544:	4607      	mov	r7, r0
 800d546:	db01      	blt.n	800d54c <_malloc_r+0x1c>
 800d548:	42a9      	cmp	r1, r5
 800d54a:	d905      	bls.n	800d558 <_malloc_r+0x28>
 800d54c:	230c      	movs	r3, #12
 800d54e:	603b      	str	r3, [r7, #0]
 800d550:	2600      	movs	r6, #0
 800d552:	4630      	mov	r0, r6
 800d554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d558:	4e2e      	ldr	r6, [pc, #184]	; (800d614 <_malloc_r+0xe4>)
 800d55a:	f000 f88d 	bl	800d678 <__malloc_lock>
 800d55e:	6833      	ldr	r3, [r6, #0]
 800d560:	461c      	mov	r4, r3
 800d562:	bb34      	cbnz	r4, 800d5b2 <_malloc_r+0x82>
 800d564:	4629      	mov	r1, r5
 800d566:	4638      	mov	r0, r7
 800d568:	f7ff ffc2 	bl	800d4f0 <sbrk_aligned>
 800d56c:	1c43      	adds	r3, r0, #1
 800d56e:	4604      	mov	r4, r0
 800d570:	d14d      	bne.n	800d60e <_malloc_r+0xde>
 800d572:	6834      	ldr	r4, [r6, #0]
 800d574:	4626      	mov	r6, r4
 800d576:	2e00      	cmp	r6, #0
 800d578:	d140      	bne.n	800d5fc <_malloc_r+0xcc>
 800d57a:	6823      	ldr	r3, [r4, #0]
 800d57c:	4631      	mov	r1, r6
 800d57e:	4638      	mov	r0, r7
 800d580:	eb04 0803 	add.w	r8, r4, r3
 800d584:	f000 f848 	bl	800d618 <_sbrk_r>
 800d588:	4580      	cmp	r8, r0
 800d58a:	d13a      	bne.n	800d602 <_malloc_r+0xd2>
 800d58c:	6821      	ldr	r1, [r4, #0]
 800d58e:	3503      	adds	r5, #3
 800d590:	1a6d      	subs	r5, r5, r1
 800d592:	f025 0503 	bic.w	r5, r5, #3
 800d596:	3508      	adds	r5, #8
 800d598:	2d0c      	cmp	r5, #12
 800d59a:	bf38      	it	cc
 800d59c:	250c      	movcc	r5, #12
 800d59e:	4629      	mov	r1, r5
 800d5a0:	4638      	mov	r0, r7
 800d5a2:	f7ff ffa5 	bl	800d4f0 <sbrk_aligned>
 800d5a6:	3001      	adds	r0, #1
 800d5a8:	d02b      	beq.n	800d602 <_malloc_r+0xd2>
 800d5aa:	6823      	ldr	r3, [r4, #0]
 800d5ac:	442b      	add	r3, r5
 800d5ae:	6023      	str	r3, [r4, #0]
 800d5b0:	e00e      	b.n	800d5d0 <_malloc_r+0xa0>
 800d5b2:	6822      	ldr	r2, [r4, #0]
 800d5b4:	1b52      	subs	r2, r2, r5
 800d5b6:	d41e      	bmi.n	800d5f6 <_malloc_r+0xc6>
 800d5b8:	2a0b      	cmp	r2, #11
 800d5ba:	d916      	bls.n	800d5ea <_malloc_r+0xba>
 800d5bc:	1961      	adds	r1, r4, r5
 800d5be:	42a3      	cmp	r3, r4
 800d5c0:	6025      	str	r5, [r4, #0]
 800d5c2:	bf18      	it	ne
 800d5c4:	6059      	strne	r1, [r3, #4]
 800d5c6:	6863      	ldr	r3, [r4, #4]
 800d5c8:	bf08      	it	eq
 800d5ca:	6031      	streq	r1, [r6, #0]
 800d5cc:	5162      	str	r2, [r4, r5]
 800d5ce:	604b      	str	r3, [r1, #4]
 800d5d0:	4638      	mov	r0, r7
 800d5d2:	f104 060b 	add.w	r6, r4, #11
 800d5d6:	f000 f855 	bl	800d684 <__malloc_unlock>
 800d5da:	f026 0607 	bic.w	r6, r6, #7
 800d5de:	1d23      	adds	r3, r4, #4
 800d5e0:	1af2      	subs	r2, r6, r3
 800d5e2:	d0b6      	beq.n	800d552 <_malloc_r+0x22>
 800d5e4:	1b9b      	subs	r3, r3, r6
 800d5e6:	50a3      	str	r3, [r4, r2]
 800d5e8:	e7b3      	b.n	800d552 <_malloc_r+0x22>
 800d5ea:	6862      	ldr	r2, [r4, #4]
 800d5ec:	42a3      	cmp	r3, r4
 800d5ee:	bf0c      	ite	eq
 800d5f0:	6032      	streq	r2, [r6, #0]
 800d5f2:	605a      	strne	r2, [r3, #4]
 800d5f4:	e7ec      	b.n	800d5d0 <_malloc_r+0xa0>
 800d5f6:	4623      	mov	r3, r4
 800d5f8:	6864      	ldr	r4, [r4, #4]
 800d5fa:	e7b2      	b.n	800d562 <_malloc_r+0x32>
 800d5fc:	4634      	mov	r4, r6
 800d5fe:	6876      	ldr	r6, [r6, #4]
 800d600:	e7b9      	b.n	800d576 <_malloc_r+0x46>
 800d602:	230c      	movs	r3, #12
 800d604:	603b      	str	r3, [r7, #0]
 800d606:	4638      	mov	r0, r7
 800d608:	f000 f83c 	bl	800d684 <__malloc_unlock>
 800d60c:	e7a1      	b.n	800d552 <_malloc_r+0x22>
 800d60e:	6025      	str	r5, [r4, #0]
 800d610:	e7de      	b.n	800d5d0 <_malloc_r+0xa0>
 800d612:	bf00      	nop
 800d614:	24000eb8 	.word	0x24000eb8

0800d618 <_sbrk_r>:
 800d618:	b538      	push	{r3, r4, r5, lr}
 800d61a:	4d06      	ldr	r5, [pc, #24]	; (800d634 <_sbrk_r+0x1c>)
 800d61c:	2300      	movs	r3, #0
 800d61e:	4604      	mov	r4, r0
 800d620:	4608      	mov	r0, r1
 800d622:	602b      	str	r3, [r5, #0]
 800d624:	f7f6 ffee 	bl	8004604 <_sbrk>
 800d628:	1c43      	adds	r3, r0, #1
 800d62a:	d102      	bne.n	800d632 <_sbrk_r+0x1a>
 800d62c:	682b      	ldr	r3, [r5, #0]
 800d62e:	b103      	cbz	r3, 800d632 <_sbrk_r+0x1a>
 800d630:	6023      	str	r3, [r4, #0]
 800d632:	bd38      	pop	{r3, r4, r5, pc}
 800d634:	24000ec0 	.word	0x24000ec0

0800d638 <siprintf>:
 800d638:	b40e      	push	{r1, r2, r3}
 800d63a:	b500      	push	{lr}
 800d63c:	b09c      	sub	sp, #112	; 0x70
 800d63e:	ab1d      	add	r3, sp, #116	; 0x74
 800d640:	9002      	str	r0, [sp, #8]
 800d642:	9006      	str	r0, [sp, #24]
 800d644:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d648:	4809      	ldr	r0, [pc, #36]	; (800d670 <siprintf+0x38>)
 800d64a:	9107      	str	r1, [sp, #28]
 800d64c:	9104      	str	r1, [sp, #16]
 800d64e:	4909      	ldr	r1, [pc, #36]	; (800d674 <siprintf+0x3c>)
 800d650:	f853 2b04 	ldr.w	r2, [r3], #4
 800d654:	9105      	str	r1, [sp, #20]
 800d656:	6800      	ldr	r0, [r0, #0]
 800d658:	9301      	str	r3, [sp, #4]
 800d65a:	a902      	add	r1, sp, #8
 800d65c:	f000 f874 	bl	800d748 <_svfiprintf_r>
 800d660:	9b02      	ldr	r3, [sp, #8]
 800d662:	2200      	movs	r2, #0
 800d664:	701a      	strb	r2, [r3, #0]
 800d666:	b01c      	add	sp, #112	; 0x70
 800d668:	f85d eb04 	ldr.w	lr, [sp], #4
 800d66c:	b003      	add	sp, #12
 800d66e:	4770      	bx	lr
 800d670:	24000024 	.word	0x24000024
 800d674:	ffff0208 	.word	0xffff0208

0800d678 <__malloc_lock>:
 800d678:	4801      	ldr	r0, [pc, #4]	; (800d680 <__malloc_lock+0x8>)
 800d67a:	f000 baf9 	b.w	800dc70 <__retarget_lock_acquire_recursive>
 800d67e:	bf00      	nop
 800d680:	24000ec4 	.word	0x24000ec4

0800d684 <__malloc_unlock>:
 800d684:	4801      	ldr	r0, [pc, #4]	; (800d68c <__malloc_unlock+0x8>)
 800d686:	f000 baf4 	b.w	800dc72 <__retarget_lock_release_recursive>
 800d68a:	bf00      	nop
 800d68c:	24000ec4 	.word	0x24000ec4

0800d690 <__ssputs_r>:
 800d690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d694:	688e      	ldr	r6, [r1, #8]
 800d696:	429e      	cmp	r6, r3
 800d698:	4682      	mov	sl, r0
 800d69a:	460c      	mov	r4, r1
 800d69c:	4690      	mov	r8, r2
 800d69e:	461f      	mov	r7, r3
 800d6a0:	d838      	bhi.n	800d714 <__ssputs_r+0x84>
 800d6a2:	898a      	ldrh	r2, [r1, #12]
 800d6a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d6a8:	d032      	beq.n	800d710 <__ssputs_r+0x80>
 800d6aa:	6825      	ldr	r5, [r4, #0]
 800d6ac:	6909      	ldr	r1, [r1, #16]
 800d6ae:	eba5 0901 	sub.w	r9, r5, r1
 800d6b2:	6965      	ldr	r5, [r4, #20]
 800d6b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d6b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d6bc:	3301      	adds	r3, #1
 800d6be:	444b      	add	r3, r9
 800d6c0:	106d      	asrs	r5, r5, #1
 800d6c2:	429d      	cmp	r5, r3
 800d6c4:	bf38      	it	cc
 800d6c6:	461d      	movcc	r5, r3
 800d6c8:	0553      	lsls	r3, r2, #21
 800d6ca:	d531      	bpl.n	800d730 <__ssputs_r+0xa0>
 800d6cc:	4629      	mov	r1, r5
 800d6ce:	f7ff ff2f 	bl	800d530 <_malloc_r>
 800d6d2:	4606      	mov	r6, r0
 800d6d4:	b950      	cbnz	r0, 800d6ec <__ssputs_r+0x5c>
 800d6d6:	230c      	movs	r3, #12
 800d6d8:	f8ca 3000 	str.w	r3, [sl]
 800d6dc:	89a3      	ldrh	r3, [r4, #12]
 800d6de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6e2:	81a3      	strh	r3, [r4, #12]
 800d6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6ec:	6921      	ldr	r1, [r4, #16]
 800d6ee:	464a      	mov	r2, r9
 800d6f0:	f000 fac0 	bl	800dc74 <memcpy>
 800d6f4:	89a3      	ldrh	r3, [r4, #12]
 800d6f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d6fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6fe:	81a3      	strh	r3, [r4, #12]
 800d700:	6126      	str	r6, [r4, #16]
 800d702:	6165      	str	r5, [r4, #20]
 800d704:	444e      	add	r6, r9
 800d706:	eba5 0509 	sub.w	r5, r5, r9
 800d70a:	6026      	str	r6, [r4, #0]
 800d70c:	60a5      	str	r5, [r4, #8]
 800d70e:	463e      	mov	r6, r7
 800d710:	42be      	cmp	r6, r7
 800d712:	d900      	bls.n	800d716 <__ssputs_r+0x86>
 800d714:	463e      	mov	r6, r7
 800d716:	6820      	ldr	r0, [r4, #0]
 800d718:	4632      	mov	r2, r6
 800d71a:	4641      	mov	r1, r8
 800d71c:	f000 fab8 	bl	800dc90 <memmove>
 800d720:	68a3      	ldr	r3, [r4, #8]
 800d722:	1b9b      	subs	r3, r3, r6
 800d724:	60a3      	str	r3, [r4, #8]
 800d726:	6823      	ldr	r3, [r4, #0]
 800d728:	4433      	add	r3, r6
 800d72a:	6023      	str	r3, [r4, #0]
 800d72c:	2000      	movs	r0, #0
 800d72e:	e7db      	b.n	800d6e8 <__ssputs_r+0x58>
 800d730:	462a      	mov	r2, r5
 800d732:	f000 fac7 	bl	800dcc4 <_realloc_r>
 800d736:	4606      	mov	r6, r0
 800d738:	2800      	cmp	r0, #0
 800d73a:	d1e1      	bne.n	800d700 <__ssputs_r+0x70>
 800d73c:	6921      	ldr	r1, [r4, #16]
 800d73e:	4650      	mov	r0, sl
 800d740:	f7ff fe8a 	bl	800d458 <_free_r>
 800d744:	e7c7      	b.n	800d6d6 <__ssputs_r+0x46>
	...

0800d748 <_svfiprintf_r>:
 800d748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d74c:	4698      	mov	r8, r3
 800d74e:	898b      	ldrh	r3, [r1, #12]
 800d750:	061b      	lsls	r3, r3, #24
 800d752:	b09d      	sub	sp, #116	; 0x74
 800d754:	4607      	mov	r7, r0
 800d756:	460d      	mov	r5, r1
 800d758:	4614      	mov	r4, r2
 800d75a:	d50e      	bpl.n	800d77a <_svfiprintf_r+0x32>
 800d75c:	690b      	ldr	r3, [r1, #16]
 800d75e:	b963      	cbnz	r3, 800d77a <_svfiprintf_r+0x32>
 800d760:	2140      	movs	r1, #64	; 0x40
 800d762:	f7ff fee5 	bl	800d530 <_malloc_r>
 800d766:	6028      	str	r0, [r5, #0]
 800d768:	6128      	str	r0, [r5, #16]
 800d76a:	b920      	cbnz	r0, 800d776 <_svfiprintf_r+0x2e>
 800d76c:	230c      	movs	r3, #12
 800d76e:	603b      	str	r3, [r7, #0]
 800d770:	f04f 30ff 	mov.w	r0, #4294967295
 800d774:	e0d1      	b.n	800d91a <_svfiprintf_r+0x1d2>
 800d776:	2340      	movs	r3, #64	; 0x40
 800d778:	616b      	str	r3, [r5, #20]
 800d77a:	2300      	movs	r3, #0
 800d77c:	9309      	str	r3, [sp, #36]	; 0x24
 800d77e:	2320      	movs	r3, #32
 800d780:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d784:	f8cd 800c 	str.w	r8, [sp, #12]
 800d788:	2330      	movs	r3, #48	; 0x30
 800d78a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d934 <_svfiprintf_r+0x1ec>
 800d78e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d792:	f04f 0901 	mov.w	r9, #1
 800d796:	4623      	mov	r3, r4
 800d798:	469a      	mov	sl, r3
 800d79a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d79e:	b10a      	cbz	r2, 800d7a4 <_svfiprintf_r+0x5c>
 800d7a0:	2a25      	cmp	r2, #37	; 0x25
 800d7a2:	d1f9      	bne.n	800d798 <_svfiprintf_r+0x50>
 800d7a4:	ebba 0b04 	subs.w	fp, sl, r4
 800d7a8:	d00b      	beq.n	800d7c2 <_svfiprintf_r+0x7a>
 800d7aa:	465b      	mov	r3, fp
 800d7ac:	4622      	mov	r2, r4
 800d7ae:	4629      	mov	r1, r5
 800d7b0:	4638      	mov	r0, r7
 800d7b2:	f7ff ff6d 	bl	800d690 <__ssputs_r>
 800d7b6:	3001      	adds	r0, #1
 800d7b8:	f000 80aa 	beq.w	800d910 <_svfiprintf_r+0x1c8>
 800d7bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7be:	445a      	add	r2, fp
 800d7c0:	9209      	str	r2, [sp, #36]	; 0x24
 800d7c2:	f89a 3000 	ldrb.w	r3, [sl]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	f000 80a2 	beq.w	800d910 <_svfiprintf_r+0x1c8>
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	f04f 32ff 	mov.w	r2, #4294967295
 800d7d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7d6:	f10a 0a01 	add.w	sl, sl, #1
 800d7da:	9304      	str	r3, [sp, #16]
 800d7dc:	9307      	str	r3, [sp, #28]
 800d7de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d7e2:	931a      	str	r3, [sp, #104]	; 0x68
 800d7e4:	4654      	mov	r4, sl
 800d7e6:	2205      	movs	r2, #5
 800d7e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ec:	4851      	ldr	r0, [pc, #324]	; (800d934 <_svfiprintf_r+0x1ec>)
 800d7ee:	f7f2 fd77 	bl	80002e0 <memchr>
 800d7f2:	9a04      	ldr	r2, [sp, #16]
 800d7f4:	b9d8      	cbnz	r0, 800d82e <_svfiprintf_r+0xe6>
 800d7f6:	06d0      	lsls	r0, r2, #27
 800d7f8:	bf44      	itt	mi
 800d7fa:	2320      	movmi	r3, #32
 800d7fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d800:	0711      	lsls	r1, r2, #28
 800d802:	bf44      	itt	mi
 800d804:	232b      	movmi	r3, #43	; 0x2b
 800d806:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d80a:	f89a 3000 	ldrb.w	r3, [sl]
 800d80e:	2b2a      	cmp	r3, #42	; 0x2a
 800d810:	d015      	beq.n	800d83e <_svfiprintf_r+0xf6>
 800d812:	9a07      	ldr	r2, [sp, #28]
 800d814:	4654      	mov	r4, sl
 800d816:	2000      	movs	r0, #0
 800d818:	f04f 0c0a 	mov.w	ip, #10
 800d81c:	4621      	mov	r1, r4
 800d81e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d822:	3b30      	subs	r3, #48	; 0x30
 800d824:	2b09      	cmp	r3, #9
 800d826:	d94e      	bls.n	800d8c6 <_svfiprintf_r+0x17e>
 800d828:	b1b0      	cbz	r0, 800d858 <_svfiprintf_r+0x110>
 800d82a:	9207      	str	r2, [sp, #28]
 800d82c:	e014      	b.n	800d858 <_svfiprintf_r+0x110>
 800d82e:	eba0 0308 	sub.w	r3, r0, r8
 800d832:	fa09 f303 	lsl.w	r3, r9, r3
 800d836:	4313      	orrs	r3, r2
 800d838:	9304      	str	r3, [sp, #16]
 800d83a:	46a2      	mov	sl, r4
 800d83c:	e7d2      	b.n	800d7e4 <_svfiprintf_r+0x9c>
 800d83e:	9b03      	ldr	r3, [sp, #12]
 800d840:	1d19      	adds	r1, r3, #4
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	9103      	str	r1, [sp, #12]
 800d846:	2b00      	cmp	r3, #0
 800d848:	bfbb      	ittet	lt
 800d84a:	425b      	neglt	r3, r3
 800d84c:	f042 0202 	orrlt.w	r2, r2, #2
 800d850:	9307      	strge	r3, [sp, #28]
 800d852:	9307      	strlt	r3, [sp, #28]
 800d854:	bfb8      	it	lt
 800d856:	9204      	strlt	r2, [sp, #16]
 800d858:	7823      	ldrb	r3, [r4, #0]
 800d85a:	2b2e      	cmp	r3, #46	; 0x2e
 800d85c:	d10c      	bne.n	800d878 <_svfiprintf_r+0x130>
 800d85e:	7863      	ldrb	r3, [r4, #1]
 800d860:	2b2a      	cmp	r3, #42	; 0x2a
 800d862:	d135      	bne.n	800d8d0 <_svfiprintf_r+0x188>
 800d864:	9b03      	ldr	r3, [sp, #12]
 800d866:	1d1a      	adds	r2, r3, #4
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	9203      	str	r2, [sp, #12]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	bfb8      	it	lt
 800d870:	f04f 33ff 	movlt.w	r3, #4294967295
 800d874:	3402      	adds	r4, #2
 800d876:	9305      	str	r3, [sp, #20]
 800d878:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d944 <_svfiprintf_r+0x1fc>
 800d87c:	7821      	ldrb	r1, [r4, #0]
 800d87e:	2203      	movs	r2, #3
 800d880:	4650      	mov	r0, sl
 800d882:	f7f2 fd2d 	bl	80002e0 <memchr>
 800d886:	b140      	cbz	r0, 800d89a <_svfiprintf_r+0x152>
 800d888:	2340      	movs	r3, #64	; 0x40
 800d88a:	eba0 000a 	sub.w	r0, r0, sl
 800d88e:	fa03 f000 	lsl.w	r0, r3, r0
 800d892:	9b04      	ldr	r3, [sp, #16]
 800d894:	4303      	orrs	r3, r0
 800d896:	3401      	adds	r4, #1
 800d898:	9304      	str	r3, [sp, #16]
 800d89a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d89e:	4826      	ldr	r0, [pc, #152]	; (800d938 <_svfiprintf_r+0x1f0>)
 800d8a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d8a4:	2206      	movs	r2, #6
 800d8a6:	f7f2 fd1b 	bl	80002e0 <memchr>
 800d8aa:	2800      	cmp	r0, #0
 800d8ac:	d038      	beq.n	800d920 <_svfiprintf_r+0x1d8>
 800d8ae:	4b23      	ldr	r3, [pc, #140]	; (800d93c <_svfiprintf_r+0x1f4>)
 800d8b0:	bb1b      	cbnz	r3, 800d8fa <_svfiprintf_r+0x1b2>
 800d8b2:	9b03      	ldr	r3, [sp, #12]
 800d8b4:	3307      	adds	r3, #7
 800d8b6:	f023 0307 	bic.w	r3, r3, #7
 800d8ba:	3308      	adds	r3, #8
 800d8bc:	9303      	str	r3, [sp, #12]
 800d8be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8c0:	4433      	add	r3, r6
 800d8c2:	9309      	str	r3, [sp, #36]	; 0x24
 800d8c4:	e767      	b.n	800d796 <_svfiprintf_r+0x4e>
 800d8c6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8ca:	460c      	mov	r4, r1
 800d8cc:	2001      	movs	r0, #1
 800d8ce:	e7a5      	b.n	800d81c <_svfiprintf_r+0xd4>
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	3401      	adds	r4, #1
 800d8d4:	9305      	str	r3, [sp, #20]
 800d8d6:	4619      	mov	r1, r3
 800d8d8:	f04f 0c0a 	mov.w	ip, #10
 800d8dc:	4620      	mov	r0, r4
 800d8de:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8e2:	3a30      	subs	r2, #48	; 0x30
 800d8e4:	2a09      	cmp	r2, #9
 800d8e6:	d903      	bls.n	800d8f0 <_svfiprintf_r+0x1a8>
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d0c5      	beq.n	800d878 <_svfiprintf_r+0x130>
 800d8ec:	9105      	str	r1, [sp, #20]
 800d8ee:	e7c3      	b.n	800d878 <_svfiprintf_r+0x130>
 800d8f0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8f4:	4604      	mov	r4, r0
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	e7f0      	b.n	800d8dc <_svfiprintf_r+0x194>
 800d8fa:	ab03      	add	r3, sp, #12
 800d8fc:	9300      	str	r3, [sp, #0]
 800d8fe:	462a      	mov	r2, r5
 800d900:	4b0f      	ldr	r3, [pc, #60]	; (800d940 <_svfiprintf_r+0x1f8>)
 800d902:	a904      	add	r1, sp, #16
 800d904:	4638      	mov	r0, r7
 800d906:	f3af 8000 	nop.w
 800d90a:	1c42      	adds	r2, r0, #1
 800d90c:	4606      	mov	r6, r0
 800d90e:	d1d6      	bne.n	800d8be <_svfiprintf_r+0x176>
 800d910:	89ab      	ldrh	r3, [r5, #12]
 800d912:	065b      	lsls	r3, r3, #25
 800d914:	f53f af2c 	bmi.w	800d770 <_svfiprintf_r+0x28>
 800d918:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d91a:	b01d      	add	sp, #116	; 0x74
 800d91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d920:	ab03      	add	r3, sp, #12
 800d922:	9300      	str	r3, [sp, #0]
 800d924:	462a      	mov	r2, r5
 800d926:	4b06      	ldr	r3, [pc, #24]	; (800d940 <_svfiprintf_r+0x1f8>)
 800d928:	a904      	add	r1, sp, #16
 800d92a:	4638      	mov	r0, r7
 800d92c:	f000 f87a 	bl	800da24 <_printf_i>
 800d930:	e7eb      	b.n	800d90a <_svfiprintf_r+0x1c2>
 800d932:	bf00      	nop
 800d934:	0800f4e0 	.word	0x0800f4e0
 800d938:	0800f4ea 	.word	0x0800f4ea
 800d93c:	00000000 	.word	0x00000000
 800d940:	0800d691 	.word	0x0800d691
 800d944:	0800f4e6 	.word	0x0800f4e6

0800d948 <_printf_common>:
 800d948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d94c:	4616      	mov	r6, r2
 800d94e:	4699      	mov	r9, r3
 800d950:	688a      	ldr	r2, [r1, #8]
 800d952:	690b      	ldr	r3, [r1, #16]
 800d954:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d958:	4293      	cmp	r3, r2
 800d95a:	bfb8      	it	lt
 800d95c:	4613      	movlt	r3, r2
 800d95e:	6033      	str	r3, [r6, #0]
 800d960:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d964:	4607      	mov	r7, r0
 800d966:	460c      	mov	r4, r1
 800d968:	b10a      	cbz	r2, 800d96e <_printf_common+0x26>
 800d96a:	3301      	adds	r3, #1
 800d96c:	6033      	str	r3, [r6, #0]
 800d96e:	6823      	ldr	r3, [r4, #0]
 800d970:	0699      	lsls	r1, r3, #26
 800d972:	bf42      	ittt	mi
 800d974:	6833      	ldrmi	r3, [r6, #0]
 800d976:	3302      	addmi	r3, #2
 800d978:	6033      	strmi	r3, [r6, #0]
 800d97a:	6825      	ldr	r5, [r4, #0]
 800d97c:	f015 0506 	ands.w	r5, r5, #6
 800d980:	d106      	bne.n	800d990 <_printf_common+0x48>
 800d982:	f104 0a19 	add.w	sl, r4, #25
 800d986:	68e3      	ldr	r3, [r4, #12]
 800d988:	6832      	ldr	r2, [r6, #0]
 800d98a:	1a9b      	subs	r3, r3, r2
 800d98c:	42ab      	cmp	r3, r5
 800d98e:	dc26      	bgt.n	800d9de <_printf_common+0x96>
 800d990:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d994:	1e13      	subs	r3, r2, #0
 800d996:	6822      	ldr	r2, [r4, #0]
 800d998:	bf18      	it	ne
 800d99a:	2301      	movne	r3, #1
 800d99c:	0692      	lsls	r2, r2, #26
 800d99e:	d42b      	bmi.n	800d9f8 <_printf_common+0xb0>
 800d9a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d9a4:	4649      	mov	r1, r9
 800d9a6:	4638      	mov	r0, r7
 800d9a8:	47c0      	blx	r8
 800d9aa:	3001      	adds	r0, #1
 800d9ac:	d01e      	beq.n	800d9ec <_printf_common+0xa4>
 800d9ae:	6823      	ldr	r3, [r4, #0]
 800d9b0:	68e5      	ldr	r5, [r4, #12]
 800d9b2:	6832      	ldr	r2, [r6, #0]
 800d9b4:	f003 0306 	and.w	r3, r3, #6
 800d9b8:	2b04      	cmp	r3, #4
 800d9ba:	bf08      	it	eq
 800d9bc:	1aad      	subeq	r5, r5, r2
 800d9be:	68a3      	ldr	r3, [r4, #8]
 800d9c0:	6922      	ldr	r2, [r4, #16]
 800d9c2:	bf0c      	ite	eq
 800d9c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d9c8:	2500      	movne	r5, #0
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	bfc4      	itt	gt
 800d9ce:	1a9b      	subgt	r3, r3, r2
 800d9d0:	18ed      	addgt	r5, r5, r3
 800d9d2:	2600      	movs	r6, #0
 800d9d4:	341a      	adds	r4, #26
 800d9d6:	42b5      	cmp	r5, r6
 800d9d8:	d11a      	bne.n	800da10 <_printf_common+0xc8>
 800d9da:	2000      	movs	r0, #0
 800d9dc:	e008      	b.n	800d9f0 <_printf_common+0xa8>
 800d9de:	2301      	movs	r3, #1
 800d9e0:	4652      	mov	r2, sl
 800d9e2:	4649      	mov	r1, r9
 800d9e4:	4638      	mov	r0, r7
 800d9e6:	47c0      	blx	r8
 800d9e8:	3001      	adds	r0, #1
 800d9ea:	d103      	bne.n	800d9f4 <_printf_common+0xac>
 800d9ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9f4:	3501      	adds	r5, #1
 800d9f6:	e7c6      	b.n	800d986 <_printf_common+0x3e>
 800d9f8:	18e1      	adds	r1, r4, r3
 800d9fa:	1c5a      	adds	r2, r3, #1
 800d9fc:	2030      	movs	r0, #48	; 0x30
 800d9fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800da02:	4422      	add	r2, r4
 800da04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800da08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800da0c:	3302      	adds	r3, #2
 800da0e:	e7c7      	b.n	800d9a0 <_printf_common+0x58>
 800da10:	2301      	movs	r3, #1
 800da12:	4622      	mov	r2, r4
 800da14:	4649      	mov	r1, r9
 800da16:	4638      	mov	r0, r7
 800da18:	47c0      	blx	r8
 800da1a:	3001      	adds	r0, #1
 800da1c:	d0e6      	beq.n	800d9ec <_printf_common+0xa4>
 800da1e:	3601      	adds	r6, #1
 800da20:	e7d9      	b.n	800d9d6 <_printf_common+0x8e>
	...

0800da24 <_printf_i>:
 800da24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800da28:	7e0f      	ldrb	r7, [r1, #24]
 800da2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800da2c:	2f78      	cmp	r7, #120	; 0x78
 800da2e:	4691      	mov	r9, r2
 800da30:	4680      	mov	r8, r0
 800da32:	460c      	mov	r4, r1
 800da34:	469a      	mov	sl, r3
 800da36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800da3a:	d807      	bhi.n	800da4c <_printf_i+0x28>
 800da3c:	2f62      	cmp	r7, #98	; 0x62
 800da3e:	d80a      	bhi.n	800da56 <_printf_i+0x32>
 800da40:	2f00      	cmp	r7, #0
 800da42:	f000 80d8 	beq.w	800dbf6 <_printf_i+0x1d2>
 800da46:	2f58      	cmp	r7, #88	; 0x58
 800da48:	f000 80a3 	beq.w	800db92 <_printf_i+0x16e>
 800da4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800da50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800da54:	e03a      	b.n	800dacc <_printf_i+0xa8>
 800da56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800da5a:	2b15      	cmp	r3, #21
 800da5c:	d8f6      	bhi.n	800da4c <_printf_i+0x28>
 800da5e:	a101      	add	r1, pc, #4	; (adr r1, 800da64 <_printf_i+0x40>)
 800da60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800da64:	0800dabd 	.word	0x0800dabd
 800da68:	0800dad1 	.word	0x0800dad1
 800da6c:	0800da4d 	.word	0x0800da4d
 800da70:	0800da4d 	.word	0x0800da4d
 800da74:	0800da4d 	.word	0x0800da4d
 800da78:	0800da4d 	.word	0x0800da4d
 800da7c:	0800dad1 	.word	0x0800dad1
 800da80:	0800da4d 	.word	0x0800da4d
 800da84:	0800da4d 	.word	0x0800da4d
 800da88:	0800da4d 	.word	0x0800da4d
 800da8c:	0800da4d 	.word	0x0800da4d
 800da90:	0800dbdd 	.word	0x0800dbdd
 800da94:	0800db01 	.word	0x0800db01
 800da98:	0800dbbf 	.word	0x0800dbbf
 800da9c:	0800da4d 	.word	0x0800da4d
 800daa0:	0800da4d 	.word	0x0800da4d
 800daa4:	0800dbff 	.word	0x0800dbff
 800daa8:	0800da4d 	.word	0x0800da4d
 800daac:	0800db01 	.word	0x0800db01
 800dab0:	0800da4d 	.word	0x0800da4d
 800dab4:	0800da4d 	.word	0x0800da4d
 800dab8:	0800dbc7 	.word	0x0800dbc7
 800dabc:	682b      	ldr	r3, [r5, #0]
 800dabe:	1d1a      	adds	r2, r3, #4
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	602a      	str	r2, [r5, #0]
 800dac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dac8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dacc:	2301      	movs	r3, #1
 800dace:	e0a3      	b.n	800dc18 <_printf_i+0x1f4>
 800dad0:	6820      	ldr	r0, [r4, #0]
 800dad2:	6829      	ldr	r1, [r5, #0]
 800dad4:	0606      	lsls	r6, r0, #24
 800dad6:	f101 0304 	add.w	r3, r1, #4
 800dada:	d50a      	bpl.n	800daf2 <_printf_i+0xce>
 800dadc:	680e      	ldr	r6, [r1, #0]
 800dade:	602b      	str	r3, [r5, #0]
 800dae0:	2e00      	cmp	r6, #0
 800dae2:	da03      	bge.n	800daec <_printf_i+0xc8>
 800dae4:	232d      	movs	r3, #45	; 0x2d
 800dae6:	4276      	negs	r6, r6
 800dae8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800daec:	485e      	ldr	r0, [pc, #376]	; (800dc68 <_printf_i+0x244>)
 800daee:	230a      	movs	r3, #10
 800daf0:	e019      	b.n	800db26 <_printf_i+0x102>
 800daf2:	680e      	ldr	r6, [r1, #0]
 800daf4:	602b      	str	r3, [r5, #0]
 800daf6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dafa:	bf18      	it	ne
 800dafc:	b236      	sxthne	r6, r6
 800dafe:	e7ef      	b.n	800dae0 <_printf_i+0xbc>
 800db00:	682b      	ldr	r3, [r5, #0]
 800db02:	6820      	ldr	r0, [r4, #0]
 800db04:	1d19      	adds	r1, r3, #4
 800db06:	6029      	str	r1, [r5, #0]
 800db08:	0601      	lsls	r1, r0, #24
 800db0a:	d501      	bpl.n	800db10 <_printf_i+0xec>
 800db0c:	681e      	ldr	r6, [r3, #0]
 800db0e:	e002      	b.n	800db16 <_printf_i+0xf2>
 800db10:	0646      	lsls	r6, r0, #25
 800db12:	d5fb      	bpl.n	800db0c <_printf_i+0xe8>
 800db14:	881e      	ldrh	r6, [r3, #0]
 800db16:	4854      	ldr	r0, [pc, #336]	; (800dc68 <_printf_i+0x244>)
 800db18:	2f6f      	cmp	r7, #111	; 0x6f
 800db1a:	bf0c      	ite	eq
 800db1c:	2308      	moveq	r3, #8
 800db1e:	230a      	movne	r3, #10
 800db20:	2100      	movs	r1, #0
 800db22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800db26:	6865      	ldr	r5, [r4, #4]
 800db28:	60a5      	str	r5, [r4, #8]
 800db2a:	2d00      	cmp	r5, #0
 800db2c:	bfa2      	ittt	ge
 800db2e:	6821      	ldrge	r1, [r4, #0]
 800db30:	f021 0104 	bicge.w	r1, r1, #4
 800db34:	6021      	strge	r1, [r4, #0]
 800db36:	b90e      	cbnz	r6, 800db3c <_printf_i+0x118>
 800db38:	2d00      	cmp	r5, #0
 800db3a:	d04d      	beq.n	800dbd8 <_printf_i+0x1b4>
 800db3c:	4615      	mov	r5, r2
 800db3e:	fbb6 f1f3 	udiv	r1, r6, r3
 800db42:	fb03 6711 	mls	r7, r3, r1, r6
 800db46:	5dc7      	ldrb	r7, [r0, r7]
 800db48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800db4c:	4637      	mov	r7, r6
 800db4e:	42bb      	cmp	r3, r7
 800db50:	460e      	mov	r6, r1
 800db52:	d9f4      	bls.n	800db3e <_printf_i+0x11a>
 800db54:	2b08      	cmp	r3, #8
 800db56:	d10b      	bne.n	800db70 <_printf_i+0x14c>
 800db58:	6823      	ldr	r3, [r4, #0]
 800db5a:	07de      	lsls	r6, r3, #31
 800db5c:	d508      	bpl.n	800db70 <_printf_i+0x14c>
 800db5e:	6923      	ldr	r3, [r4, #16]
 800db60:	6861      	ldr	r1, [r4, #4]
 800db62:	4299      	cmp	r1, r3
 800db64:	bfde      	ittt	le
 800db66:	2330      	movle	r3, #48	; 0x30
 800db68:	f805 3c01 	strble.w	r3, [r5, #-1]
 800db6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800db70:	1b52      	subs	r2, r2, r5
 800db72:	6122      	str	r2, [r4, #16]
 800db74:	f8cd a000 	str.w	sl, [sp]
 800db78:	464b      	mov	r3, r9
 800db7a:	aa03      	add	r2, sp, #12
 800db7c:	4621      	mov	r1, r4
 800db7e:	4640      	mov	r0, r8
 800db80:	f7ff fee2 	bl	800d948 <_printf_common>
 800db84:	3001      	adds	r0, #1
 800db86:	d14c      	bne.n	800dc22 <_printf_i+0x1fe>
 800db88:	f04f 30ff 	mov.w	r0, #4294967295
 800db8c:	b004      	add	sp, #16
 800db8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db92:	4835      	ldr	r0, [pc, #212]	; (800dc68 <_printf_i+0x244>)
 800db94:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800db98:	6829      	ldr	r1, [r5, #0]
 800db9a:	6823      	ldr	r3, [r4, #0]
 800db9c:	f851 6b04 	ldr.w	r6, [r1], #4
 800dba0:	6029      	str	r1, [r5, #0]
 800dba2:	061d      	lsls	r5, r3, #24
 800dba4:	d514      	bpl.n	800dbd0 <_printf_i+0x1ac>
 800dba6:	07df      	lsls	r7, r3, #31
 800dba8:	bf44      	itt	mi
 800dbaa:	f043 0320 	orrmi.w	r3, r3, #32
 800dbae:	6023      	strmi	r3, [r4, #0]
 800dbb0:	b91e      	cbnz	r6, 800dbba <_printf_i+0x196>
 800dbb2:	6823      	ldr	r3, [r4, #0]
 800dbb4:	f023 0320 	bic.w	r3, r3, #32
 800dbb8:	6023      	str	r3, [r4, #0]
 800dbba:	2310      	movs	r3, #16
 800dbbc:	e7b0      	b.n	800db20 <_printf_i+0xfc>
 800dbbe:	6823      	ldr	r3, [r4, #0]
 800dbc0:	f043 0320 	orr.w	r3, r3, #32
 800dbc4:	6023      	str	r3, [r4, #0]
 800dbc6:	2378      	movs	r3, #120	; 0x78
 800dbc8:	4828      	ldr	r0, [pc, #160]	; (800dc6c <_printf_i+0x248>)
 800dbca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dbce:	e7e3      	b.n	800db98 <_printf_i+0x174>
 800dbd0:	0659      	lsls	r1, r3, #25
 800dbd2:	bf48      	it	mi
 800dbd4:	b2b6      	uxthmi	r6, r6
 800dbd6:	e7e6      	b.n	800dba6 <_printf_i+0x182>
 800dbd8:	4615      	mov	r5, r2
 800dbda:	e7bb      	b.n	800db54 <_printf_i+0x130>
 800dbdc:	682b      	ldr	r3, [r5, #0]
 800dbde:	6826      	ldr	r6, [r4, #0]
 800dbe0:	6961      	ldr	r1, [r4, #20]
 800dbe2:	1d18      	adds	r0, r3, #4
 800dbe4:	6028      	str	r0, [r5, #0]
 800dbe6:	0635      	lsls	r5, r6, #24
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	d501      	bpl.n	800dbf0 <_printf_i+0x1cc>
 800dbec:	6019      	str	r1, [r3, #0]
 800dbee:	e002      	b.n	800dbf6 <_printf_i+0x1d2>
 800dbf0:	0670      	lsls	r0, r6, #25
 800dbf2:	d5fb      	bpl.n	800dbec <_printf_i+0x1c8>
 800dbf4:	8019      	strh	r1, [r3, #0]
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	6123      	str	r3, [r4, #16]
 800dbfa:	4615      	mov	r5, r2
 800dbfc:	e7ba      	b.n	800db74 <_printf_i+0x150>
 800dbfe:	682b      	ldr	r3, [r5, #0]
 800dc00:	1d1a      	adds	r2, r3, #4
 800dc02:	602a      	str	r2, [r5, #0]
 800dc04:	681d      	ldr	r5, [r3, #0]
 800dc06:	6862      	ldr	r2, [r4, #4]
 800dc08:	2100      	movs	r1, #0
 800dc0a:	4628      	mov	r0, r5
 800dc0c:	f7f2 fb68 	bl	80002e0 <memchr>
 800dc10:	b108      	cbz	r0, 800dc16 <_printf_i+0x1f2>
 800dc12:	1b40      	subs	r0, r0, r5
 800dc14:	6060      	str	r0, [r4, #4]
 800dc16:	6863      	ldr	r3, [r4, #4]
 800dc18:	6123      	str	r3, [r4, #16]
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dc20:	e7a8      	b.n	800db74 <_printf_i+0x150>
 800dc22:	6923      	ldr	r3, [r4, #16]
 800dc24:	462a      	mov	r2, r5
 800dc26:	4649      	mov	r1, r9
 800dc28:	4640      	mov	r0, r8
 800dc2a:	47d0      	blx	sl
 800dc2c:	3001      	adds	r0, #1
 800dc2e:	d0ab      	beq.n	800db88 <_printf_i+0x164>
 800dc30:	6823      	ldr	r3, [r4, #0]
 800dc32:	079b      	lsls	r3, r3, #30
 800dc34:	d413      	bmi.n	800dc5e <_printf_i+0x23a>
 800dc36:	68e0      	ldr	r0, [r4, #12]
 800dc38:	9b03      	ldr	r3, [sp, #12]
 800dc3a:	4298      	cmp	r0, r3
 800dc3c:	bfb8      	it	lt
 800dc3e:	4618      	movlt	r0, r3
 800dc40:	e7a4      	b.n	800db8c <_printf_i+0x168>
 800dc42:	2301      	movs	r3, #1
 800dc44:	4632      	mov	r2, r6
 800dc46:	4649      	mov	r1, r9
 800dc48:	4640      	mov	r0, r8
 800dc4a:	47d0      	blx	sl
 800dc4c:	3001      	adds	r0, #1
 800dc4e:	d09b      	beq.n	800db88 <_printf_i+0x164>
 800dc50:	3501      	adds	r5, #1
 800dc52:	68e3      	ldr	r3, [r4, #12]
 800dc54:	9903      	ldr	r1, [sp, #12]
 800dc56:	1a5b      	subs	r3, r3, r1
 800dc58:	42ab      	cmp	r3, r5
 800dc5a:	dcf2      	bgt.n	800dc42 <_printf_i+0x21e>
 800dc5c:	e7eb      	b.n	800dc36 <_printf_i+0x212>
 800dc5e:	2500      	movs	r5, #0
 800dc60:	f104 0619 	add.w	r6, r4, #25
 800dc64:	e7f5      	b.n	800dc52 <_printf_i+0x22e>
 800dc66:	bf00      	nop
 800dc68:	0800f4f1 	.word	0x0800f4f1
 800dc6c:	0800f502 	.word	0x0800f502

0800dc70 <__retarget_lock_acquire_recursive>:
 800dc70:	4770      	bx	lr

0800dc72 <__retarget_lock_release_recursive>:
 800dc72:	4770      	bx	lr

0800dc74 <memcpy>:
 800dc74:	440a      	add	r2, r1
 800dc76:	4291      	cmp	r1, r2
 800dc78:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc7c:	d100      	bne.n	800dc80 <memcpy+0xc>
 800dc7e:	4770      	bx	lr
 800dc80:	b510      	push	{r4, lr}
 800dc82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc8a:	4291      	cmp	r1, r2
 800dc8c:	d1f9      	bne.n	800dc82 <memcpy+0xe>
 800dc8e:	bd10      	pop	{r4, pc}

0800dc90 <memmove>:
 800dc90:	4288      	cmp	r0, r1
 800dc92:	b510      	push	{r4, lr}
 800dc94:	eb01 0402 	add.w	r4, r1, r2
 800dc98:	d902      	bls.n	800dca0 <memmove+0x10>
 800dc9a:	4284      	cmp	r4, r0
 800dc9c:	4623      	mov	r3, r4
 800dc9e:	d807      	bhi.n	800dcb0 <memmove+0x20>
 800dca0:	1e43      	subs	r3, r0, #1
 800dca2:	42a1      	cmp	r1, r4
 800dca4:	d008      	beq.n	800dcb8 <memmove+0x28>
 800dca6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dcae:	e7f8      	b.n	800dca2 <memmove+0x12>
 800dcb0:	4402      	add	r2, r0
 800dcb2:	4601      	mov	r1, r0
 800dcb4:	428a      	cmp	r2, r1
 800dcb6:	d100      	bne.n	800dcba <memmove+0x2a>
 800dcb8:	bd10      	pop	{r4, pc}
 800dcba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dcbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dcc2:	e7f7      	b.n	800dcb4 <memmove+0x24>

0800dcc4 <_realloc_r>:
 800dcc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcc8:	4680      	mov	r8, r0
 800dcca:	4614      	mov	r4, r2
 800dccc:	460e      	mov	r6, r1
 800dcce:	b921      	cbnz	r1, 800dcda <_realloc_r+0x16>
 800dcd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dcd4:	4611      	mov	r1, r2
 800dcd6:	f7ff bc2b 	b.w	800d530 <_malloc_r>
 800dcda:	b92a      	cbnz	r2, 800dce8 <_realloc_r+0x24>
 800dcdc:	f7ff fbbc 	bl	800d458 <_free_r>
 800dce0:	4625      	mov	r5, r4
 800dce2:	4628      	mov	r0, r5
 800dce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dce8:	f000 f81b 	bl	800dd22 <_malloc_usable_size_r>
 800dcec:	4284      	cmp	r4, r0
 800dcee:	4607      	mov	r7, r0
 800dcf0:	d802      	bhi.n	800dcf8 <_realloc_r+0x34>
 800dcf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dcf6:	d812      	bhi.n	800dd1e <_realloc_r+0x5a>
 800dcf8:	4621      	mov	r1, r4
 800dcfa:	4640      	mov	r0, r8
 800dcfc:	f7ff fc18 	bl	800d530 <_malloc_r>
 800dd00:	4605      	mov	r5, r0
 800dd02:	2800      	cmp	r0, #0
 800dd04:	d0ed      	beq.n	800dce2 <_realloc_r+0x1e>
 800dd06:	42bc      	cmp	r4, r7
 800dd08:	4622      	mov	r2, r4
 800dd0a:	4631      	mov	r1, r6
 800dd0c:	bf28      	it	cs
 800dd0e:	463a      	movcs	r2, r7
 800dd10:	f7ff ffb0 	bl	800dc74 <memcpy>
 800dd14:	4631      	mov	r1, r6
 800dd16:	4640      	mov	r0, r8
 800dd18:	f7ff fb9e 	bl	800d458 <_free_r>
 800dd1c:	e7e1      	b.n	800dce2 <_realloc_r+0x1e>
 800dd1e:	4635      	mov	r5, r6
 800dd20:	e7df      	b.n	800dce2 <_realloc_r+0x1e>

0800dd22 <_malloc_usable_size_r>:
 800dd22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd26:	1f18      	subs	r0, r3, #4
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	bfbc      	itt	lt
 800dd2c:	580b      	ldrlt	r3, [r1, r0]
 800dd2e:	18c0      	addlt	r0, r0, r3
 800dd30:	4770      	bx	lr
	...

0800dd34 <_init>:
 800dd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd36:	bf00      	nop
 800dd38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd3a:	bc08      	pop	{r3}
 800dd3c:	469e      	mov	lr, r3
 800dd3e:	4770      	bx	lr

0800dd40 <_fini>:
 800dd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd42:	bf00      	nop
 800dd44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd46:	bc08      	pop	{r3}
 800dd48:	469e      	mov	lr, r3
 800dd4a:	4770      	bx	lr
