************************************************************************
              Input file after include files are included
                and undefined subcircuits and models are
                    resolved through library search
************************************************************************


****************** MAIN CIRCUIT @ INPUT/INCLUDE FILE *******************
* C:\Users\nicol\Documents\Projects\lab-bench-power-supply\sim\Simetrix\lab_bench_tracking.wxsch
.node_map Isen_lin 107
.node_map Vdd 110
.node_map Isen 105
.node_map Vdrive 113
.node_map Islope 109
.node_map Vlink 101
.node_map G_H 102
.node_map G_L 106
.node_map Vsen_buck 100
.node_map CLK 108
.node_map G_SW 103
.node_map Vsen_lin 104
.node_map Vref 111
.node_map Iref 112
.print  ALL
.options PSP_NPT=50001 POP_ITRMAX=20 POP_USE_TRAN_SNAPSHOT POP_OUTPUT_CYCLES=5 SNAPSHOT_INTVL=0
+ SNAPSHOT_NPT=11 MIN_AVG_TOPOLOGY_DUR=1a AVG_TOPOLOGY_DUR_MEASUREMENT_WINDOW=128
.tran 10m 0
C1 61 0 100n
C2 61 62 47u
C3 101 0 4.7u
C4 83 82 2.7n
C5 104 0 10p
C6 87 86 100n
C7 89 88 100n
E1 0 90 104 0 1
E2 102 103 71 0 1
E3 106 0 81 0 1
X$H2 105 0 64 101 H2$TP_CCVS$1
X$H3 107 0 65 104 H3$TP_CCVS$2
L2 103 63 47u
.PRINT V(#Vlink)
.PRINT V(#Vsen_buck)
.GRAPH "db(:#Vlink/:#Vsen_buck)" Curvelabel="Gain" nowarn=true yunit="dB" complete=True
+ analysis="ac" ylog=lin xlog=auto  ydelta=20 persistence=-1 colourname=Probe1_bode_color
+    axisname=bodemag order=1    userid=Probe1$GAIN. MeasureSpec="Gain\sCrossover\sFrequency\s(dB\sPlot)|0|0|0|0!Gain\sMargin\s(dB\sPlot)|0|0|0|0"
.post_process probe_measure Probe1$GAIN. Gain\sCrossover\sFrequency\s(dB\sPlot)|0|0|0|0!Gain\sMargin\s(dB\sPlot)|0|0|0|0
.GRAPH "ph(:#Vlink/:#Vsen_buck)" Curvelabel="Phase" nowarn=true yunit="degrees" complete=True
+ analysis="ac" ylog=lin xlog=auto  ydelta=45 persistence=-1 colourname=Probe1_bode_color
+   axistype=grid axisname=bodephase order=0    userid=Probe1$PHASE. MeasureSpec="Phase\sMargin\s(Phase\sPlot)|0|0|0|0"
.post_process probe_measure Probe1$PHASE. Phase\sMargin\s(Phase\sPlot)|0|0|0|0
X$Q3 67 94 95 NPN_SPICE_V3$3
X$Q4 67 93 95 NPN_SPICE_V3$4
X$Q5 66 68 0 NPN_SPICE_V3$5
X$Q6 65 66 101 PNP_SPICE_V3$6
R1 61 60 100m
R10 92 107 10k
R12 86 111 1K
R13 95 0 10
R14 93 87 22k
R15 94 89 22k
R16 101 67 47k
R17 101 66 100
R19 104 0 10
R2 62 0 10m
R26 68 67 10k
R3 64 63 10m
R5 91 104 10k
R7 78 83 8k
R8 82 100 10k
R9 88 112 1K
X$U1 70 77 0 108 75 SIMPLIS_DIGI1_SRLATCH_Y$7
X$U10 103 106 0 TechSwitch
X$U2 72 76 0 70 SIMPLIS_DIGI1_BUF_Y$8
X$U3 71 73 0 70 72 SIMPLIS_DIGI1_AND2_Y$9
X$U4 80 81 0 72 70 SIMPLIS_DIGI1_OR2_Y$10
X$U5 84 0 104 85 SIMPLIS_SUMMER2_BB$11
X$U6 85 0 111 90 SIMPLIS_SUMMER2_BB$12
X$U7 75 79 0 74 78 SIMPLIS_DIGI1_COMP_Y$13
X$U8 74 0 105 109 SIMPLIS_SUMMER2_BB$14
X$U9 61 102 103 TechSwitch
X$V1 108 0 PUL_SOURCE$15
V13 111 0 15
V2 60 0 35
X$V3 109 0 SAW_SOURCE$16
V4 113 0 10
V6 100 101 AC 1
V7 110 0 40
V9 112 0 5
X1 84 82 110 0 78 PARAM_OPAMP$17
X2 108 69 PERIODIC_OP$18
X3 92 112 110 0 89 PARAM_OPAMP$19
X4 91 111 110 0 87 PARAM_OPAMP$20

********  SUBCIRCUIT PARAM_OPAMP$20 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt PARAM_OPAMP$20  1 36 20 12 15
.NODE_MAP inp 1
.NODE_MAP inn 36
.NODE_MAP vsp 20
.NODE_MAP vsn 12
.NODE_MAP out 15
VOSBAL  7  29  DC   0
EU1     7  1 20 12  1e-05
IB5     1 12 DC     1.005e-07
IB6     36 12 DC    9.95e-08
RDM    36 29        1000000
RCM    12 13 5.000000e+11
G5     12 13 36 31 1e-12
G6     12 13  1 31 1e-12
RP1    31 20        15000
RP2    31 12        15000
GCM    16 12 13 12  1e-05
R1     12 16        628.318530717959
GDM    12 16 29 36 1
R2     31   6           1.99999996
G3      6  31  16 12    1.59154946274994e-06
G4     11  31   6 31    1000000
ROUT   31  11           50
RO1    11 15            50

********  MODEL M3M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M3M VPWLR NSEG= 2     X0= 0.0         Y0= 0.0     X1= 1.0         Y1= 0.01U
+     X2= 2.0         Y2= 10
R03    15 20 200.0MEG
R02    15 12 200.0MEG
FF1     12  28  RO1  1.0
!R_FF2  28  12  M3M  IC=2
!R_FF3  12  28  M3M  IC=2
FF2     20  31  !R_FF2  1.0
FF3     31  12  !R_FF3  1.0
!R_SLEW_RATE  16  12  M1M  IC=2

********  MODEL M1M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M1M VPWLR NSEG= 3     X0= -101 Y0= -1MEG     X1= -100 Y1=  0.     X2= 100 Y2=
+  0.0     X3= 101 Y3=  1MEG
H_IOUT_LIMIT 301 12 RO1 1K
!R_IOUT_LIMIT 301 12 M2M IC=2

********  MODEL M2M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M2M VPWLR NSEG= 3     X0= -6 Y0= -1.0     X1= -5 Y1=  0.0     X2= 5 Y2=  0.0
+     X3= 6 Y3=  1.0
F_IOUT_LIMIT  11 31 !R_IOUT_LIMIT 10K
VP1    20  30  DC 1
!R_VP_LIMIT 15 30 M3M IC=1
VM1    32  12  DC 1
!R_VM_LIMIT 32 15 M3M IC=1
C2  11   6 1.59154943091895e-10 
.ends PARAM_OPAMP$20

********  SUBCIRCUIT PARAM_OPAMP$19 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt PARAM_OPAMP$19  1 36 20 12 15
.NODE_MAP inp 1
.NODE_MAP inn 36
.NODE_MAP vsp 20
.NODE_MAP vsn 12
.NODE_MAP out 15
VOSBAL  7  29  DC   0
EU1     7  1 20 12  1e-05
IB5     1 12 DC     1.005e-07
IB6     36 12 DC    9.95e-08
RDM    36 29        1000000
RCM    12 13 5.000000e+11
G5     12 13 36 31 1e-12
G6     12 13  1 31 1e-12
RP1    31 20        15000
RP2    31 12        15000
GCM    16 12 13 12  1e-05
R1     12 16        628.318530717959
GDM    12 16 29 36 1
R2     31   6           1.99999996
G3      6  31  16 12    1.59154946274994e-06
G4     11  31   6 31    1000000
ROUT   31  11           50
RO1    11 15            50

********  MODEL M3M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M3M VPWLR NSEG= 2     X0= 0.0         Y0= 0.0     X1= 1.0         Y1= 0.01U
+     X2= 2.0         Y2= 10
R03    15 20 200.0MEG
R02    15 12 200.0MEG
FF1     12  28  RO1  1.0
!R_FF2  28  12  M3M  IC=2
!R_FF3  12  28  M3M  IC=2
FF2     20  31  !R_FF2  1.0
FF3     31  12  !R_FF3  1.0
!R_SLEW_RATE  16  12  M1M  IC=2

********  MODEL M1M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M1M VPWLR NSEG= 3     X0= -101 Y0= -1MEG     X1= -100 Y1=  0.     X2= 100 Y2=
+  0.0     X3= 101 Y3=  1MEG
H_IOUT_LIMIT 301 12 RO1 1K
!R_IOUT_LIMIT 301 12 M2M IC=2

********  MODEL M2M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M2M VPWLR NSEG= 3     X0= -6 Y0= -1.0     X1= -5 Y1=  0.0     X2= 5 Y2=  0.0
+     X3= 6 Y3=  1.0
F_IOUT_LIMIT  11 31 !R_IOUT_LIMIT 10K
VP1    20  30  DC 1
!R_VP_LIMIT 15 30 M3M IC=1
VM1    32  12  DC 1
!R_VM_LIMIT 32 15 M3M IC=1
C2  11   6 1.59154943091895e-10 
.ends PARAM_OPAMP$19

********  SUBCIRCUIT PERIODIC_OP$18 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt PERIODIC_OP$18  1 3
.NODE_MAP IN 1
.NODE_MAP OUT 3
!D_CYCLE 3 0 1 302 M1M IC=0
VREF 302 0 DC 2.5

********  MODEL M1M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M1M COMP RIN=10MEG ROUT=50 VOL=0 VOH=5  HYSTWD=2 DELAY=0
.ends PERIODIC_OP$18

********  SUBCIRCUIT PARAM_OPAMP$17 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt PARAM_OPAMP$17  1 36 20 12 15
.NODE_MAP inp 1
.NODE_MAP inn 36
.NODE_MAP vsp 20
.NODE_MAP vsn 12
.NODE_MAP out 15
VOSBAL  7  29  DC   0
EU1     7  1 20 12  1e-05
IB5     1 12 DC     1.005e-07
IB6     36 12 DC    9.95e-08
RDM    36 29        1000000
RCM    12 13 5.000000e+11
G5     12 13 36 31 1e-12
G6     12 13  1 31 1e-12
RP1    31 20        15000
RP2    31 12        15000
GCM    16 12 13 12  1e-05
R1     12 16        628.318530717959
GDM    12 16 29 36 1
R2     31   6           1.99999996
G3      6  31  16 12    1.59154946274994e-06
G4     11  31   6 31    1000000
ROUT   31  11           50
RO1    11 15            50

********  MODEL M3M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M3M VPWLR NSEG= 2     X0= 0.0         Y0= 0.0     X1= 1.0         Y1= 0.01U
+     X2= 2.0         Y2= 10
R03    15 20 200.0MEG
R02    15 12 200.0MEG
FF1     12  28  RO1  1.0
!R_FF2  28  12  M3M  IC=2
!R_FF3  12  28  M3M  IC=2
FF2     20  31  !R_FF2  1.0
FF3     31  12  !R_FF3  1.0
!R_SLEW_RATE  16  12  M1M  IC=2

********  MODEL M1M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M1M VPWLR NSEG= 3     X0= -101 Y0= -1MEG     X1= -100 Y1=  0.     X2= 100 Y2=
+  0.0     X3= 101 Y3=  1MEG
H_IOUT_LIMIT 301 12 RO1 1K
!R_IOUT_LIMIT 301 12 M2M IC=2

********  MODEL M2M @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL M2M VPWLR NSEG= 3     X0= -6 Y0= -1.0     X1= -5 Y1=  0.0     X2= 5 Y2=  0.0
+     X3= 6 Y3=  1.0
F_IOUT_LIMIT  11 31 !R_IOUT_LIMIT 10K
VP1    20  30  DC 1
!R_VP_LIMIT 15 30 M3M IC=1
VM1    32  12  DC 1
!R_VM_LIMIT 32 15 M3M IC=1
C2  11   6 1.59154943091895e-10 
.ends PARAM_OPAMP$17

********  SUBCIRCUIT SAW_SOURCE$16 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SAW_SOURCE$16  1 2
.NODE_MAP P 1
.NODE_MAP N 2
V1 1 2 SAW   V1=0   V2=0.66   FREQ=200000   DELAY=0   OFF_UNTIL_DELAY=NO   IDLE_IN_POP=NO
.ends SAW_SOURCE$16

********  SUBCIRCUIT PUL_SOURCE$15 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt PUL_SOURCE$15  1 2
.NODE_MAP P 1
.NODE_MAP N 2
V1 1 2 PUL   V1=0   V2=5   FREQ=200000   T_RISE=5e-09   T_FALL=5e-09   PWIDTH=4.5e-08
+   DELAY=0   OFF_UNTIL_DELAY=NO   IDLE_IN_POP=NO
.ends PUL_SOURCE$15

********  SUBCIRCUIT SIMPLIS_SUMMER2_BB$14 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_SUMMER2_BB$14  9221 9200 9211 9212
.NODE_MAP OUT 9221
.NODE_MAP RTN 9200
.NODE_MAP IN1 9211
.NODE_MAP IN2 9212
.KEEP -**V
.KEEP -**I
.REQUIRED_VERSION 8.00
R9201 9201 9200 1024
I9210 9200 9201 0
G9211 9200 9201 9211 9200 1
G9212 9200 9201 9212 9200 1
E9221 9221 9200 9201 9200 976.5625u
.ends SIMPLIS_SUMMER2_BB$14

********  SUBCIRCUIT SIMPLIS_DIGI1_COMP_Y$13 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_DIGI1_COMP_Y$13  201 202 100 101 102
.NODE_MAP OUT 201
.NODE_MAP OUT_BAR 202
.NODE_MAP RTN 100
.NODE_MAP INP 101
.NODE_MAP INN 102
R_INP  101 100 10000000
R_INN  102 100 10000000
E_DIFF 103 100 101 102 1.0
A_COMP %gnd_ref 100 [ 201 202 ] [ 103 ] MODEL=MD_A_COMPM IC=0

********  MODEL MD_A_COMPM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MD_A_COMPM DIGITAL1 D_BUFFER ROUT=10 VOL=0 VOH=5  RIN=10000000 TH=0.0 HYSTWD=0.002
+  OUT_DELAY=2e-12
.ends SIMPLIS_DIGI1_COMP_Y$13

********  SUBCIRCUIT SIMPLIS_SUMMER2_BB$12 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_SUMMER2_BB$12  9221 9200 9211 9212
.NODE_MAP OUT 9221
.NODE_MAP RTN 9200
.NODE_MAP IN1 9211
.NODE_MAP IN2 9212
.KEEP -**V
.KEEP -**I
.REQUIRED_VERSION 8.00
R9201 9201 9200 1024
I9210 9200 9201 0
G9211 9200 9201 9211 9200 1
G9212 9200 9201 9212 9200 1
E9221 9221 9200 9201 9200 976.5625u
.ends SIMPLIS_SUMMER2_BB$12

********  SUBCIRCUIT SIMPLIS_SUMMER2_BB$11 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_SUMMER2_BB$11  9221 9200 9211 9212
.NODE_MAP OUT 9221
.NODE_MAP RTN 9200
.NODE_MAP IN1 9211
.NODE_MAP IN2 9212
.KEEP -**V
.KEEP -**I
.REQUIRED_VERSION 8.00
R9201 9201 9200 1024
I9210 9200 9201 0
G9211 9200 9201 9211 9200 1
G9212 9200 9201 9212 9200 1
E9221 9221 9200 9201 9200 976.5625u
.ends SIMPLIS_SUMMER2_BB$11

********  SUBCIRCUIT SIMPLIS_DIGI1_OR2_Y$10 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_DIGI1_OR2_Y$10  201 202 100 101 102
.NODE_MAP OUT 201
.NODE_MAP OUT_BAR 202
.NODE_MAP RTN 100
.NODE_MAP IN1 101
.NODE_MAP IN2 102
A_OR %gnd_ref 100 [ 201 202 ] [ 101 102 ] MODEL=MD_ORM IC=0

********  MODEL MD_ORM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MD_ORM DIGITAL1 D_OR ROUT=10 VOL=0 VOH=10  RIN=10000000 TH=2.5 HYSTWD=1  NUM_INVERTED_INPUTS=0
+ OUT_DELAY=2e-12
.ends SIMPLIS_DIGI1_OR2_Y$10

********  SUBCIRCUIT SIMPLIS_DIGI1_AND2_Y$9 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_DIGI1_AND2_Y$9  201 202 100 101 102
.NODE_MAP OUT 201
.NODE_MAP OUT_BAR 202
.NODE_MAP RTN 100
.NODE_MAP IN1 101
.NODE_MAP IN2 102
A_AND %gnd_ref 100 [ 201 202 ] [ 101 102 ] MODEL=MD_ANDM IC=0

********  MODEL MD_ANDM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MD_ANDM DIGITAL1 D_AND ROUT=10 VOL=0 VOH=10  RIN=10000000 TH=2.5 HYSTWD=1 
+ NUM_INVERTED_INPUTS=0 OUT_DELAY=2e-12
.ends SIMPLIS_DIGI1_AND2_Y$9

********  SUBCIRCUIT SIMPLIS_DIGI1_BUF_Y$8 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_DIGI1_BUF_Y$8  201 202 100 101
.NODE_MAP OUT 201
.NODE_MAP OUT_BAR 202
.NODE_MAP RTN 100
.NODE_MAP IN1 101
A_BUF %gnd_ref 100 [ 201 202 ] [ 101 ] MODEL=MD_BUFM IC=0

********  MODEL MD_BUFM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MD_BUFM DIGITAL1 D_BUFFER ROUT=10 VOL=0 VOH=5  RIN=10000000 TH=2.5 HYSTWD=1
+  OUT_DELAY=2e-07
.ends SIMPLIS_DIGI1_BUF_Y$8

********  SUBCIRCUIT TechSwitch @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt TechSwitch  6 7 8
.node_map Source 8
.node_map Gate 7
.node_map Drain 6
R1 6 5 100u
!R$R10 8 5 R10$TP_SSPWLR IC=3 

********  MODEL R10$TP_SSPWLR @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL R10$TP_SSPWLR IPWLR NSEG=3 X0=-1499 Y0=-0.001 X1=0 Y1=0 X2=0.7 Y2=0.001 X3=0.71
+ Y3=150 
X$S1 5 8 7 0 VC_SWITCH_V2$21

********  SUBCIRCUIT VC_SWITCH_V2$21 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt VC_SWITCH_V2$21  1 2 3 4
.NODE_MAP P 1
.NODE_MAP N 2
.NODE_MAP CP 3
.NODE_MAP CN 4
S1 1 2 3 4 SW IC=OPEN

********  MODEL SW @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL SW VCSW ROFF=1000000 RON=0.003 TH=2 HYSTWD=0.1 LOGIC=POS
.ends VC_SWITCH_V2$21
.ends TechSwitch

********  SUBCIRCUIT SIMPLIS_DIGI1_SRLATCH_Y$7 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt SIMPLIS_DIGI1_SRLATCH_Y$7  201 202 100 101 102
.NODE_MAP Q    201
.NODE_MAP QN   202
.NODE_MAP RTN  100
.NODE_MAP S    101
.NODE_MAP R    102
A_SRLATCH  %gnd_ref 100 [ 201 202 ] [ 101 102 ] MODEL=MD_SRLATCHM IC=0

********  MODEL MD_SRLATCHM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MD_SRLATCHM DIGITAL1 D_SRLATCH  RIN=10000000 TH=2.5 HYSTWD=1  ROUT=10 VOL=0
+ VOH=5  OUT_DELAY=2e-12  SET_RESET_LEVEL=1  DOM=R
.ends SIMPLIS_DIGI1_SRLATCH_Y$7

********  SUBCIRCUIT PNP_SPICE_V3$6 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt PNP_SPICE_V3$6  1 2 3
.NODE_MAP C 1
.NODE_MAP B 2
.NODE_MAP E 3
X_PNP 1 2 3 BJT_SPICE_V3$22

********  SUBCIRCUIT BJT_SPICE_V3$22 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt BJT_SPICE_V3$22  1 2 3
RE 3 6 0.08
RC 1 4 0.02
!RBE 6 2 MRBEM IC=1

********  MODEL MRBEM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBEM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.761186933557927	Y1=4.37358494408704e-13
+   X2=0.827637733557927 Y2=5
!RBC 4 2 MRBCM IC=1

********  MODEL MRBCM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBCM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.761186933557927 Y1=4.77908288592292e-13
+   X2=0.827637733557927 Y2=5.4635761589404
FCB 4 2 !RBE -0.993377483443709
FEB 6 2 !RBC -0.909090909090909
.ends BJT_SPICE_V3$22
.ends PNP_SPICE_V3$6

********  SUBCIRCUIT NPN_SPICE_V3$5 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt NPN_SPICE_V3$5  1 2 3
.NODE_MAP C 1
.NODE_MAP B 2
.NODE_MAP E 3
X_NPN 1 2 3 BJT_SPICE_V3$23

********  SUBCIRCUIT BJT_SPICE_V3$23 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt BJT_SPICE_V3$23  1 2 3
RE 3 6 0.2
RC 1 4 0.05
!RBE 2 6 MRBEM IC=1

********  MODEL MRBEM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBEM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.69780561815528	Y1=4.58964391906022e-14
+   X2=0.76425641815528 Y2=0.05
!RBC 2 4 MRBCM IC=1

********  MODEL MRBCM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBCM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.69780561815528 Y1=5.03064173334714e-14
+   X2=0.76425641815528 Y2=0.0548042704626335
FCB 4 2 !RBE 0.99644128113879
FEB 6 2 !RBC 0.909090909090909
.ends BJT_SPICE_V3$23
.ends NPN_SPICE_V3$5

********  SUBCIRCUIT NPN_SPICE_V3$4 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt NPN_SPICE_V3$4  1 2 3
.NODE_MAP C 1
.NODE_MAP B 2
.NODE_MAP E 3
X_NPN 1 2 3 BJT_SPICE_V3$24

********  SUBCIRCUIT BJT_SPICE_V3$24 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt BJT_SPICE_V3$24  1 2 3
RE 3 6 0.2
RC 1 4 0.05
!RBE 2 6 MRBEM IC=1

********  MODEL MRBEM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBEM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.69780561815528	Y1=4.58964391906022e-14
+   X2=0.76425641815528 Y2=0.05
!RBC 2 4 MRBCM IC=1

********  MODEL MRBCM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBCM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.69780561815528 Y1=5.03064173334714e-14
+   X2=0.76425641815528 Y2=0.0548042704626335
FCB 4 2 !RBE 0.99644128113879
FEB 6 2 !RBC 0.909090909090909
.ends BJT_SPICE_V3$24
.ends NPN_SPICE_V3$4

********  SUBCIRCUIT NPN_SPICE_V3$3 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt NPN_SPICE_V3$3  1 2 3
.NODE_MAP C 1
.NODE_MAP B 2
.NODE_MAP E 3
X_NPN 1 2 3 BJT_SPICE_V3$25

********  SUBCIRCUIT BJT_SPICE_V3$25 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt BJT_SPICE_V3$25  1 2 3
RE 3 6 0.2
RC 1 4 0.05
!RBE 2 6 MRBEM IC=1

********  MODEL MRBEM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBEM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.69780561815528	Y1=4.58964391906022e-14
+   X2=0.76425641815528 Y2=0.05
!RBC 2 4 MRBCM IC=1

********  MODEL MRBCM @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.MODEL MRBCM VPWLR NSEG=2   X0=0.0   Y0=0.0   X1=0.69780561815528 Y1=5.03064173334714e-14
+   X2=0.76425641815528 Y2=0.0548042704626335
FCB 4 2 !RBE 0.99644128113879
FEB 6 2 !RBC 0.909090909090909
.ends BJT_SPICE_V3$25
.ends NPN_SPICE_V3$3

********  SUBCIRCUIT H3$TP_CCVS$2 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt H3$TP_CCVS$2  1 2 3 4
.node_map P 1
.node_map N 2
.node_map CP 3
.node_map CN 4
H1 1 2 V1 1
V1 3 4 0
.ends H3$TP_CCVS$2

********  SUBCIRCUIT H2$TP_CCVS$1 @ input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck
.subckt H2$TP_CCVS$1  1 2 3 4
.node_map P 1
.node_map N 2
.node_map CP 3
.node_map CN 4
H1 1 2 V1 1
V1 3 4 0
.ends H2$TP_CCVS$1
.end
********  END OF input file C:/Users/nicol/Documents/Projects/lab-bench-power-supply/sim/Simetrix/SIMPLIS_Data/lab_bench_tracking.deck


