//
// Module mopshub_lib.control_bus.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:39:36 02/09/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module control_bus( 
   // Port Declarations
   input   wire      clk, 
   input   wire      cs, 
   input   wire      miso, 
   input   wire      rst, 
   output  wire      cs_active, 
   output  wire      mosi, 
   output  wire      sck
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire        busy;
wire  [7:0] spi_select;
wire        transceive;


// Instances 
spi_master #(40000000,10000000) spi_master0( 
   .clk        (clk), 
   .rst        (rst), 
   .sck        (sck), 
   .miso       (miso), 
   .mosi       (mosi), 
   .txdat      (), 
   .rxdat      (), 
   .transceive (transceive), 
   .busy       (busy)
); 

// HDL Embedded Text Block 7 eb7


assign transceive = !cs;//1'b1;
assign cs_active = cs;
































endmodule // control_bus

