Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Apr 25 15:20:43 2025
| Host         : DESKTOP-DU0SUV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file synth_audio_output_timing_summary_routed.rpt -pb synth_audio_output_timing_summary_routed.pb -rpx synth_audio_output_timing_summary_routed.rpx -warn_on_violation
| Design       : synth_audio_output
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1           
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.627       -3.627                      1                   99        0.264        0.000                      0                   99        4.500        0.000                       0                    82  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -3.627       -3.627                      1                   99        0.264        0.000                      0                   99        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -3.627ns,  Total Violation       -3.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.627ns  (required time - arrival time)
  Source:                 pwm_limit_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 6.032ns (44.891%)  route 7.405ns (55.109%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.637     5.240    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  pwm_limit_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 f  pwm_limit_reg[10]/Q
                         net (fo=19, routed)          0.877     6.573    sel0[10]
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  pwm_out_i_272/O
                         net (fo=1, routed)           0.623     7.320    pwm_out_i_272_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.930 r  pwm_out_reg_i_218/O[3]
                         net (fo=3, routed)           0.618     8.547    pwm_out_reg_i_218_n_4
    SLICE_X9Y82          LUT3 (Prop_lut3_I2_O)        0.307     8.854 r  pwm_out_i_302/O
                         net (fo=3, routed)           0.415     9.269    pwm_out_i_302_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     9.393 r  pwm_out_i_237/O
                         net (fo=1, routed)           0.553     9.946    pwm_out_i_237_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.496 r  pwm_out_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.496    pwm_out_reg_i_191_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  pwm_out_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.613    pwm_out_reg_i_147_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  pwm_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.730    pwm_out_reg_i_141_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.847 r  pwm_out_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.847    pwm_out_reg_i_107_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.964 r  pwm_out_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.964    pwm_out_reg_i_101_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.081 r  pwm_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    11.081    pwm_out_reg_i_64_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.404 r  pwm_out_reg_i_58/O[1]
                         net (fo=12, routed)          0.735    12.139    pwm_out_reg_i_58_n_6
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.306    12.445 r  pwm_out_i_167/O
                         net (fo=1, routed)           0.559    13.004    pwm_out_i_167_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.402 r  pwm_out_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.402    pwm_out_reg_i_120_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  pwm_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    13.516    pwm_out_reg_i_69_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.850 r  pwm_out_reg_i_31/O[1]
                         net (fo=41, routed)          0.798    14.648    pwm_out_reg_i_31_n_6
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    14.951 r  pwm_out_i_74/O
                         net (fo=1, routed)           0.000    14.951    pwm_out_i_74_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.352 f  pwm_out_reg_i_32/CO[3]
                         net (fo=40, routed)          1.026    16.378    pwm_out_reg_i_32_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I5_O)        0.124    16.502 r  pwm_out_i_142/O
                         net (fo=1, routed)           0.466    16.968    pwm_out_i_142_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124    17.092 r  pwm_out_i_90/O
                         net (fo=1, routed)           0.735    17.828    pwm_out_i_90_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.335 r  pwm_out_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.335    pwm_out_reg_i_43_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.449 r  pwm_out_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.449    pwm_out_reg_i_21_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.563 r  pwm_out_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.563    pwm_out_reg_i_9_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.677 r  pwm_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.677    p_2_in
    SLICE_X4Y90          FDRE                                         r  pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  pwm_out_reg/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)       -0.198    15.049    pwm_out_reg
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -18.677    
  -------------------------------------------------------------------
                         slack                                 -3.627    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 1.182ns (18.522%)  route 5.200ns (81.478%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          1.153    11.623    pwm_counter[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.631    14.615    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 1.182ns (18.522%)  route 5.200ns (81.478%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          1.153    11.623    pwm_counter[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.631    14.615    pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 1.182ns (18.522%)  route 5.200ns (81.478%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          1.153    11.623    pwm_counter[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.631    14.615    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 1.182ns (18.522%)  route 5.200ns (81.478%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          1.153    11.623    pwm_counter[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.631    14.615    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.182ns (19.112%)  route 5.002ns (80.888%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.956    11.426    pwm_counter[0]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[28]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.631    14.620    pwm_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.182ns (19.112%)  route 5.002ns (80.888%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.956    11.426    pwm_counter[0]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[29]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.631    14.620    pwm_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.182ns (19.112%)  route 5.002ns (80.888%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.956    11.426    pwm_counter[0]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[30]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.631    14.620    pwm_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.182ns (19.112%)  route 5.002ns (80.888%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.956    11.426    pwm_counter[0]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[31]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.631    14.620    pwm_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 pwm_limit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 1.182ns (19.126%)  route 4.998ns (80.874%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  pwm_limit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  pwm_limit_reg[15]/Q
                         net (fo=31, routed)          1.697     7.395    sel0[15]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.153     7.548 r  pwm_counter[0]_i_8/O
                         net (fo=1, routed)           0.289     7.837    pwm_counter[0]_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.331     8.168 r  pwm_counter[0]_i_5/O
                         net (fo=1, routed)           0.906     9.074    pwm_counter[0]_i_5_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  pwm_counter[0]_i_2/O
                         net (fo=34, routed)          1.154    10.352    pwm_counter
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.118    10.470 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.952    11.422    pwm_counter[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  pwm_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  pwm_counter_reg[12]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.631    14.618    pwm_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  3.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  pwm_counter_reg[31]/Q
                         net (fo=3, routed)           0.120     1.785    pwm_counter_reg[31]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  pwm_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    pwm_counter_reg[28]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[31]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    pwm_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  pwm_counter_reg[28]/Q
                         net (fo=3, routed)           0.117     1.782    pwm_counter_reg[28]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.897 r  pwm_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    pwm_counter_reg[28]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[28]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    pwm_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pwm_counter_reg[24]/Q
                         net (fo=4, routed)           0.117     1.781    pwm_counter_reg[24]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  pwm_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    pwm_counter_reg[24]_i_1_n_7
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    pwm_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pwm_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pwm_counter_reg[26]/Q
                         net (fo=3, routed)           0.122     1.785    pwm_counter_reg[26]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  pwm_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    pwm_counter_reg[24]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[26]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    pwm_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pwm_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  pwm_counter_reg[30]/Q
                         net (fo=3, routed)           0.122     1.786    pwm_counter_reg[30]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  pwm_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    pwm_counter_reg[28]_i_1_n_5
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  pwm_counter_reg[30]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    pwm_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pwm_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pwm_counter_reg[27]/Q
                         net (fo=3, routed)           0.133     1.796    pwm_counter_reg[27]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  pwm_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    pwm_counter_reg[24]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  pwm_counter_reg[27]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    pwm_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  pwm_counter_reg[6]/Q
                         net (fo=7, routed)           0.133     1.794    pwm_counter_reg[6]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  pwm_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    pwm_counter_reg[4]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  pwm_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  pwm_counter_reg[12]/Q
                         net (fo=7, routed)           0.129     1.792    pwm_counter_reg[12]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  pwm_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    pwm_counter_reg[12]_i_1_n_7
    SLICE_X3Y89          FDRE                                         r  pwm_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  pwm_counter_reg[12]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    pwm_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 pwm_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.621%)  route 0.142ns (36.379%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pwm_counter_reg[19]/Q
                         net (fo=7, routed)           0.142     1.806    pwm_counter_reg[19]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  pwm_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    pwm_counter_reg[16]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    pwm_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 pwm_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.621%)  route 0.142ns (36.379%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  pwm_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pwm_counter_reg[23]/Q
                         net (fo=7, routed)           0.142     1.806    pwm_counter_reg[23]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  pwm_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    pwm_counter_reg[20]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  pwm_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  pwm_counter_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    pwm_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     pwm_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     pwm_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     pwm_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     pwm_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     pwm_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     pwm_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     pwm_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     pwm_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     pwm_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     pwm_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     pwm_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pwm_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 4.022ns (53.210%)  route 3.537ns (46.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  pwm_out_reg/Q
                         net (fo=1, routed)           3.537     9.318    AUD_PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.566    12.884 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000    12.884    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.408ns (55.626%)  route 1.123ns (44.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  pwm_out_reg/Q
                         net (fo=1, routed)           1.123     2.785    AUD_PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.267     4.052 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000     4.052    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            pwm_limit_reg[3]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.412ns  (logic 1.839ns (17.658%)  route 8.574ns (82.342%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  SW_IBUF[12]_inst/O
                         net (fo=11, routed)          5.116     6.582    SW_IBUF[12]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.706 f  pwm_limit[3]_i_4/O
                         net (fo=2, routed)           1.002     7.709    pwm_limit[3]_i_4_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.833 r  pwm_limit[3]_i_2/O
                         net (fo=1, routed)           1.218     9.051    pwm_limit[3]_i_2_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.175 r  pwm_limit[3]_i_1/O
                         net (fo=3, routed)           1.237    10.412    pwm_limit[3]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  pwm_limit_reg[3]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.592     5.015    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  pwm_limit_reg[3]_replica/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pwm_limit_reg[6]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.176ns  (logic 1.854ns (18.219%)  route 8.322ns (81.781%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          5.229     6.711    SW_IBUF[9]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.835 f  pwm_limit[15]_i_2/O
                         net (fo=5, routed)           0.818     7.654    pwm_limit[15]_i_2_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  pwm_limit[6]_i_3/O
                         net (fo=1, routed)           0.997     8.775    pwm_limit[6]_i_3_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  pwm_limit[6]_i_1/O
                         net (fo=4, routed)           1.277    10.176    pwm_limit[6]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  pwm_limit_reg[6]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.593     5.016    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  pwm_limit_reg[6]_replica_2/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pwm_limit_reg[6]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.129ns  (logic 1.854ns (18.303%)  route 8.275ns (81.697%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          5.229     6.711    SW_IBUF[9]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.835 f  pwm_limit[15]_i_2/O
                         net (fo=5, routed)           0.818     7.654    pwm_limit[15]_i_2_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  pwm_limit[6]_i_3/O
                         net (fo=1, routed)           0.997     8.775    pwm_limit[6]_i_3_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  pwm_limit[6]_i_1/O
                         net (fo=4, routed)           1.231    10.129    pwm_limit[6]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  pwm_limit_reg[6]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.588     5.011    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  pwm_limit_reg[6]_replica_1/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pwm_limit_reg[9]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.002ns  (logic 1.854ns (18.536%)  route 8.148ns (81.464%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          5.229     6.711    SW_IBUF[9]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.835 r  pwm_limit[15]_i_2/O
                         net (fo=5, routed)           0.420     7.255    pwm_limit[15]_i_2_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  pwm_limit[9]_i_2/O
                         net (fo=1, routed)           1.252     8.631    pwm_limit[9]_i_2_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.755 r  pwm_limit[9]_i_1/O
                         net (fo=3, routed)           1.247    10.002    pwm_limit[9]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  pwm_limit_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591     5.014    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  pwm_limit_reg[9]_replica/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            pwm_limit_reg[3]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.800ns  (logic 1.839ns (18.761%)  route 7.961ns (81.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  SW_IBUF[12]_inst/O
                         net (fo=11, routed)          5.116     6.582    SW_IBUF[12]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.706 f  pwm_limit[3]_i_4/O
                         net (fo=2, routed)           1.002     7.709    pwm_limit[3]_i_4_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.833 r  pwm_limit[3]_i_2/O
                         net (fo=1, routed)           1.218     9.051    pwm_limit[3]_i_2_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.175 r  pwm_limit[3]_i_1/O
                         net (fo=3, routed)           0.625     9.800    pwm_limit[3]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  pwm_limit_reg[3]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.513     4.936    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  pwm_limit_reg[3]_replica_1/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            pwm_limit_reg[12]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.798ns  (logic 1.839ns (18.765%)  route 7.959ns (81.235%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=11, routed)          5.116     6.582    SW_IBUF[12]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.706 r  pwm_limit[3]_i_4/O
                         net (fo=2, routed)           0.655     7.361    pwm_limit[3]_i_4_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  pwm_limit[12]_i_2/O
                         net (fo=1, routed)           1.003     8.488    pwm_limit[12]_i_2_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.612 r  pwm_limit[12]_i_1/O
                         net (fo=3, routed)           1.186     9.798    pwm_limit[12]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  pwm_limit_reg[12]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.513     4.936    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  pwm_limit_reg[12]_replica/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pwm_limit_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.703ns  (logic 1.854ns (19.107%)  route 7.849ns (80.893%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          5.229     6.711    SW_IBUF[9]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.835 f  pwm_limit[15]_i_2/O
                         net (fo=5, routed)           0.818     7.654    pwm_limit[15]_i_2_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.778 r  pwm_limit[6]_i_3/O
                         net (fo=1, routed)           0.997     8.775    pwm_limit[6]_i_3_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  pwm_limit[6]_i_1/O
                         net (fo=4, routed)           0.805     9.703    pwm_limit[6]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  pwm_limit_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.514     4.937    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  pwm_limit_reg[6]_replica/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pwm_limit_reg[13]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 1.854ns (19.462%)  route 7.672ns (80.538%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          5.229     6.711    SW_IBUF[9]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.835 f  pwm_limit[15]_i_2/O
                         net (fo=5, routed)           0.595     7.430    pwm_limit[15]_i_2_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  pwm_limit[13]_i_2/O
                         net (fo=1, routed)           0.785     8.339    pwm_limit[13]_i_2_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     8.463 r  pwm_limit[13]_i_1/O
                         net (fo=3, routed)           1.063     9.526    pwm_limit[13]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  pwm_limit_reg[13]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.514     4.937    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  pwm_limit_reg[13]_replica_1/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            pwm_limit_reg[12]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.490ns  (logic 1.839ns (19.374%)  route 7.651ns (80.626%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=11, routed)          5.116     6.582    SW_IBUF[12]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.706 r  pwm_limit[3]_i_4/O
                         net (fo=2, routed)           0.655     7.361    pwm_limit[3]_i_4_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  pwm_limit[12]_i_2/O
                         net (fo=1, routed)           1.003     8.488    pwm_limit[12]_i_2_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.612 r  pwm_limit[12]_i_1/O
                         net (fo=3, routed)           0.878     9.490    pwm_limit[12]_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  pwm_limit_reg[12]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.592     5.015    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  pwm_limit_reg[12]_replica_1/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pwm_limit_reg[13]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.475ns  (logic 1.854ns (19.568%)  route 7.621ns (80.432%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          5.229     6.711    SW_IBUF[9]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.835 f  pwm_limit[15]_i_2/O
                         net (fo=5, routed)           0.595     7.430    pwm_limit[15]_i_2_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  pwm_limit[13]_i_2/O
                         net (fo=1, routed)           0.785     8.339    pwm_limit[13]_i_2_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     8.463 r  pwm_limit[13]_i_1/O
                         net (fo=3, routed)           1.011     9.475    pwm_limit[13]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  pwm_limit_reg[13]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.592     5.015    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  pwm_limit_reg[13]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            pwm_limit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.310ns (37.640%)  route 0.514ns (62.360%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=12, routed)          0.514     0.779    SW_IBUF[5]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.045     0.824 r  pwm_limit[11]_i_1/O
                         net (fo=4, routed)           0.000     0.824    pwm_limit[11]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  pwm_limit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  pwm_limit_reg[11]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            pwm_limit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.290ns (34.545%)  route 0.550ns (65.455%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[3]_inst/O
                         net (fo=11, routed)          0.550     0.795    SW_IBUF[3]
    SLICE_X3Y80          LUT6 (Prop_lut6_I3_O)        0.045     0.840 r  pwm_limit[7]_i_1/O
                         net (fo=4, routed)           0.000     0.840    pwm_limit[7]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  pwm_limit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  pwm_limit_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_limit_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.254ns (29.331%)  route 0.611ns (70.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.611     0.865    RESET_IBUF
    SLICE_X4Y79          FDRE                                         r  pwm_limit_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  pwm_limit_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.296ns (31.431%)  route 0.645ns (68.569%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.462     0.715    RESET_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.042     0.757 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.183     0.940    pwm_counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.296ns (31.431%)  route 0.645ns (68.569%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.462     0.715    RESET_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.042     0.757 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.183     0.940    pwm_counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.296ns (31.431%)  route 0.645ns (68.569%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.462     0.715    RESET_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.042     0.757 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.183     0.940    pwm_counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.296ns (31.431%)  route 0.645ns (68.569%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.462     0.715    RESET_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.042     0.757 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.183     0.940    pwm_counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  pwm_counter_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_out_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.299ns (29.945%)  route 0.699ns (70.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.462     0.715    RESET_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  pwm_out_i_1/O
                         net (fo=1, routed)           0.237     0.997    pwm_out0
    SLICE_X4Y90          FDRE                                         r  pwm_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  pwm_out_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.296ns (29.451%)  route 0.708ns (70.549%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.462     0.715    RESET_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.042     0.757 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.247     1.004    pwm_counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  pwm_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  pwm_counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            pwm_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.296ns (29.451%)  route 0.708ns (70.549%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=23, routed)          0.462     0.715    RESET_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.042     0.757 r  pwm_counter[0]_i_1/O
                         net (fo=32, routed)          0.247     1.004    pwm_counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  pwm_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  pwm_counter_reg[5]/C





