<stg><name>neural_network_Pipeline_VITIS_LOOP_68_3</name>


<trans_list>

<trans id="373" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:1 %zext_ln73_19_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_19

]]></Node>
<StgValue><ssdm name="zext_ln73_19_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:2 %zext_ln73_18_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_18

]]></Node>
<StgValue><ssdm name="zext_ln73_18_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:3 %zext_ln73_17_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_17

]]></Node>
<StgValue><ssdm name="zext_ln73_17_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %zext_ln73_16_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_16

]]></Node>
<StgValue><ssdm name="zext_ln73_16_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:5 %zext_ln73_15_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_15

]]></Node>
<StgValue><ssdm name="zext_ln73_15_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:6 %zext_ln73_14_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_14

]]></Node>
<StgValue><ssdm name="zext_ln73_14_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:7 %zext_ln73_13_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_13

]]></Node>
<StgValue><ssdm name="zext_ln73_13_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:8 %zext_ln73_12_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="zext_ln73_12_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:9 %zext_ln73_11_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_11

]]></Node>
<StgValue><ssdm name="zext_ln73_11_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:10 %zext_ln73_10_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="zext_ln73_10_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:11 %zext_ln73_9_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="zext_ln73_9_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:12 %zext_ln73_8_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="zext_ln73_8_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:13 %zext_ln73_7_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="zext_ln73_7_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:14 %zext_ln73_6_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="zext_ln73_6_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:15 %zext_ln73_5_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="zext_ln73_5_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:16 %zext_ln73_4_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="zext_ln73_4_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:17 %zext_ln73_3_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="zext_ln73_3_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:18 %zext_ln73_2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln73_2_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:19 %zext_ln73_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:20 %zext_ln73_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:21 %zext_ln73_19_cast = zext i15 %zext_ln73_19_read

]]></Node>
<StgValue><ssdm name="zext_ln73_19_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:22 %zext_ln73_18_cast = zext i15 %zext_ln73_18_read

]]></Node>
<StgValue><ssdm name="zext_ln73_18_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:23 %zext_ln73_17_cast = zext i15 %zext_ln73_17_read

]]></Node>
<StgValue><ssdm name="zext_ln73_17_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:24 %zext_ln73_16_cast = zext i15 %zext_ln73_16_read

]]></Node>
<StgValue><ssdm name="zext_ln73_16_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:25 %zext_ln73_15_cast = zext i15 %zext_ln73_15_read

]]></Node>
<StgValue><ssdm name="zext_ln73_15_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:26 %zext_ln73_14_cast = zext i15 %zext_ln73_14_read

]]></Node>
<StgValue><ssdm name="zext_ln73_14_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:27 %zext_ln73_13_cast = zext i15 %zext_ln73_13_read

]]></Node>
<StgValue><ssdm name="zext_ln73_13_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:28 %zext_ln73_12_cast = zext i15 %zext_ln73_12_read

]]></Node>
<StgValue><ssdm name="zext_ln73_12_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:29 %zext_ln73_11_cast = zext i15 %zext_ln73_11_read

]]></Node>
<StgValue><ssdm name="zext_ln73_11_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:30 %zext_ln73_10_cast = zext i15 %zext_ln73_10_read

]]></Node>
<StgValue><ssdm name="zext_ln73_10_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:31 %zext_ln73_9_cast = zext i15 %zext_ln73_9_read

]]></Node>
<StgValue><ssdm name="zext_ln73_9_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:32 %zext_ln73_8_cast = zext i15 %zext_ln73_8_read

]]></Node>
<StgValue><ssdm name="zext_ln73_8_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:33 %zext_ln73_7_cast = zext i15 %zext_ln73_7_read

]]></Node>
<StgValue><ssdm name="zext_ln73_7_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:34 %zext_ln73_6_cast = zext i15 %zext_ln73_6_read

]]></Node>
<StgValue><ssdm name="zext_ln73_6_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:35 %zext_ln73_5_cast = zext i15 %zext_ln73_5_read

]]></Node>
<StgValue><ssdm name="zext_ln73_5_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:36 %zext_ln73_4_cast = zext i15 %zext_ln73_4_read

]]></Node>
<StgValue><ssdm name="zext_ln73_4_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:37 %zext_ln73_3_cast = zext i15 %zext_ln73_3_read

]]></Node>
<StgValue><ssdm name="zext_ln73_3_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:38 %zext_ln73_2_cast = zext i15 %zext_ln73_2_read

]]></Node>
<StgValue><ssdm name="zext_ln73_2_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:39 %zext_ln73_1_cast = zext i15 %zext_ln73_1_read

]]></Node>
<StgValue><ssdm name="zext_ln73_1_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="15">
<![CDATA[
newFuncRoot:40 %zext_ln73_cast = zext i15 %zext_ln73_read

]]></Node>
<StgValue><ssdm name="zext_ln73_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_bias, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:62 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:63 %br_ln0 = br void %for.body31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body31:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body31:1 %icmp_ln68 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body31:2 %add_ln68 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body31:3 %br_ln68 = br i1 %icmp_ln68, void %for.body31.split, void %for.end56.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="3">
<![CDATA[
for.body31.split:0 %zext_ln68 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:4 %layer2_weights_0_addr = getelementptr i11 %layer2_weights_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_0_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:5 %layer2_weights_0_load = load i3 %layer2_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_0_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:8 %layer2_weights_1_addr = getelementptr i11 %layer2_weights_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_1_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:9 %layer2_weights_1_load = load i3 %layer2_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_1_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body31.split:148 %store_ln68 = store i3 %add_ln68, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:5 %layer2_weights_0_load = load i3 %layer2_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_0_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:9 %layer2_weights_1_load = load i3 %layer2_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_1_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:10 %sext_ln73_1 = sext i11 %layer2_weights_1_load

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:11 %mul_ln73_1 = mul i24 %sext_ln73_1, i24 %zext_ln73_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:15 %layer2_weights_2_addr = getelementptr i11 %layer2_weights_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_2_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:16 %layer2_weights_2_load = load i3 %layer2_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:6 %sext_ln73 = sext i11 %layer2_weights_0_load

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:7 %mul_ln73 = mul i24 %sext_ln73, i24 %zext_ln73_cast

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:11 %mul_ln73_1 = mul i24 %sext_ln73_1, i24 %zext_ln73_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:12 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:16 %layer2_weights_2_load = load i3 %layer2_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_2_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:17 %sext_ln73_2 = sext i11 %layer2_weights_2_load

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:18 %mul_ln73_2 = mul i24 %sext_ln73_2, i24 %zext_ln73_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:22 %layer2_weights_3_addr = getelementptr i11 %layer2_weights_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_3_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:23 %layer2_weights_3_load = load i3 %layer2_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="115" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:11 %mul_ln73_1 = mul i24 %sext_ln73_1, i24 %zext_ln73_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:13 %shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:14 %add_ln73 = add i24 %shl_ln1, i24 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:18 %mul_ln73_2 = mul i24 %sext_ln73_2, i24 %zext_ln73_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:23 %layer2_weights_3_load = load i3 %layer2_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_3_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:24 %sext_ln73_3 = sext i11 %layer2_weights_3_load

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:25 %mul_ln73_3 = mul i24 %sext_ln73_3, i24 %zext_ln73_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:29 %layer2_weights_4_addr = getelementptr i10 %layer2_weights_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_4_addr"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:30 %layer2_weights_4_load = load i3 %layer2_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_4_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="124" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:14 %add_ln73 = add i24 %shl_ln1, i24 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:18 %mul_ln73_2 = mul i24 %sext_ln73_2, i24 %zext_ln73_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:19 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:20 %shl_ln73_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:21 %add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:25 %mul_ln73_3 = mul i24 %sext_ln73_3, i24 %zext_ln73_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:30 %layer2_weights_4_load = load i3 %layer2_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_4_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:31 %sext_ln73_4 = sext i10 %layer2_weights_4_load

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:32 %mul_ln73_4 = mul i24 %sext_ln73_4, i24 %zext_ln73_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:36 %layer2_weights_5_addr = getelementptr i10 %layer2_weights_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_5_addr"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:37 %layer2_weights_5_load = load i3 %layer2_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="135" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:21 %add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:25 %mul_ln73_3 = mul i24 %sext_ln73_3, i24 %zext_ln73_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:26 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:27 %shl_ln73_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:28 %add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:32 %mul_ln73_4 = mul i24 %sext_ln73_4, i24 %zext_ln73_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:37 %layer2_weights_5_load = load i3 %layer2_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_5_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:38 %sext_ln73_5 = sext i10 %layer2_weights_5_load

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:39 %mul_ln73_5 = mul i24 %sext_ln73_5, i24 %zext_ln73_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:43 %layer2_weights_6_addr = getelementptr i10 %layer2_weights_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_6_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:44 %layer2_weights_6_load = load i3 %layer2_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_6_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="146" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:28 %add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:32 %mul_ln73_4 = mul i24 %sext_ln73_4, i24 %zext_ln73_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:33 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:34 %shl_ln73_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:35 %add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:39 %mul_ln73_5 = mul i24 %sext_ln73_5, i24 %zext_ln73_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:44 %layer2_weights_6_load = load i3 %layer2_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_6_load"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:45 %sext_ln73_6 = sext i10 %layer2_weights_6_load

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:46 %mul_ln73_6 = mul i24 %sext_ln73_6, i24 %zext_ln73_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:50 %layer2_weights_7_addr = getelementptr i10 %layer2_weights_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_7_addr"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:51 %layer2_weights_7_load = load i3 %layer2_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_7_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="157" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:35 %add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:39 %mul_ln73_5 = mul i24 %sext_ln73_5, i24 %zext_ln73_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:40 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:41 %shl_ln73_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:42 %add_ln73_4 = add i24 %shl_ln73_4, i24 %mul_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:46 %mul_ln73_6 = mul i24 %sext_ln73_6, i24 %zext_ln73_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:51 %layer2_weights_7_load = load i3 %layer2_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_7_load"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:52 %sext_ln73_7 = sext i10 %layer2_weights_7_load

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:53 %mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:57 %layer2_weights_8_addr = getelementptr i11 %layer2_weights_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_8_addr"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:58 %layer2_weights_8_load = load i3 %layer2_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_8_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="168" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:42 %add_ln73_4 = add i24 %shl_ln73_4, i24 %mul_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:46 %mul_ln73_6 = mul i24 %sext_ln73_6, i24 %zext_ln73_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:47 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:48 %shl_ln73_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_5"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:49 %add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:53 %mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:58 %layer2_weights_8_load = load i3 %layer2_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_8_load"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:59 %sext_ln73_8 = sext i11 %layer2_weights_8_load

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:60 %mul_ln73_8 = mul i24 %sext_ln73_8, i24 %zext_ln73_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:64 %layer2_weights_9_addr = getelementptr i11 %layer2_weights_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_9_addr"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:65 %layer2_weights_9_load = load i3 %layer2_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_9_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="179" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:49 %add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:53 %mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:54 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:55 %shl_ln73_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_6"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:56 %add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:60 %mul_ln73_8 = mul i24 %sext_ln73_8, i24 %zext_ln73_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:65 %layer2_weights_9_load = load i3 %layer2_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_9_load"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:66 %sext_ln73_9 = sext i11 %layer2_weights_9_load

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:67 %mul_ln73_9 = mul i24 %sext_ln73_9, i24 %zext_ln73_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:71 %layer2_weights_10_addr = getelementptr i11 %layer2_weights_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_10_addr"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:72 %layer2_weights_10_load = load i3 %layer2_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_10_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="190" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:56 %add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:60 %mul_ln73_8 = mul i24 %sext_ln73_8, i24 %zext_ln73_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:61 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:62 %shl_ln73_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_7"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:63 %add_ln73_7 = add i24 %shl_ln73_7, i24 %mul_ln73_8

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:67 %mul_ln73_9 = mul i24 %sext_ln73_9, i24 %zext_ln73_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:72 %layer2_weights_10_load = load i3 %layer2_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_10_load"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:73 %sext_ln73_10 = sext i11 %layer2_weights_10_load

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:74 %mul_ln73_10 = mul i24 %sext_ln73_10, i24 %zext_ln73_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:78 %layer2_weights_11_addr = getelementptr i10 %layer2_weights_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_11_addr"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:79 %layer2_weights_11_load = load i3 %layer2_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_11_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="201" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:63 %add_ln73_7 = add i24 %shl_ln73_7, i24 %mul_ln73_8

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:67 %mul_ln73_9 = mul i24 %sext_ln73_9, i24 %zext_ln73_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:68 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:69 %shl_ln73_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_8"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:70 %add_ln73_8 = add i24 %shl_ln73_8, i24 %mul_ln73_9

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:74 %mul_ln73_10 = mul i24 %sext_ln73_10, i24 %zext_ln73_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:79 %layer2_weights_11_load = load i3 %layer2_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_11_load"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:80 %sext_ln73_11 = sext i10 %layer2_weights_11_load

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:81 %mul_ln73_11 = mul i24 %sext_ln73_11, i24 %zext_ln73_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:85 %layer2_weights_12_addr = getelementptr i12 %layer2_weights_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_12_addr"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="3">
<![CDATA[
for.body31.split:86 %layer2_weights_12_load = load i3 %layer2_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_12_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="212" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:70 %add_ln73_8 = add i24 %shl_ln73_8, i24 %mul_ln73_9

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:74 %mul_ln73_10 = mul i24 %sext_ln73_10, i24 %zext_ln73_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:75 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:76 %shl_ln73_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_9"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:77 %add_ln73_9 = add i24 %shl_ln73_9, i24 %mul_ln73_10

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:81 %mul_ln73_11 = mul i24 %sext_ln73_11, i24 %zext_ln73_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="3">
<![CDATA[
for.body31.split:86 %layer2_weights_12_load = load i3 %layer2_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_12_load"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="12">
<![CDATA[
for.body31.split:87 %sext_ln73_12 = sext i12 %layer2_weights_12_load

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:88 %mul_ln73_12 = mul i24 %sext_ln73_12, i24 %zext_ln73_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:92 %layer2_weights_13_addr = getelementptr i11 %layer2_weights_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_13_addr"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:93 %layer2_weights_13_load = load i3 %layer2_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_13_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="223" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:77 %add_ln73_9 = add i24 %shl_ln73_9, i24 %mul_ln73_10

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:81 %mul_ln73_11 = mul i24 %sext_ln73_11, i24 %zext_ln73_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:82 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:83 %shl_ln73_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:84 %add_ln73_10 = add i24 %shl_ln73_s, i24 %mul_ln73_11

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:88 %mul_ln73_12 = mul i24 %sext_ln73_12, i24 %zext_ln73_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:93 %layer2_weights_13_load = load i3 %layer2_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_13_load"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:94 %sext_ln73_13 = sext i11 %layer2_weights_13_load

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:95 %mul_ln73_13 = mul i24 %sext_ln73_13, i24 %zext_ln73_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:99 %layer2_weights_14_addr = getelementptr i11 %layer2_weights_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_14_addr"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:100 %layer2_weights_14_load = load i3 %layer2_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_14_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="234" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:84 %add_ln73_10 = add i24 %shl_ln73_s, i24 %mul_ln73_11

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:88 %mul_ln73_12 = mul i24 %sext_ln73_12, i24 %zext_ln73_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:89 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:90 %shl_ln73_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_10"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:91 %add_ln73_11 = add i24 %shl_ln73_10, i24 %mul_ln73_12

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:95 %mul_ln73_13 = mul i24 %sext_ln73_13, i24 %zext_ln73_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:100 %layer2_weights_14_load = load i3 %layer2_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_14_load"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:101 %sext_ln73_14 = sext i11 %layer2_weights_14_load

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:102 %mul_ln73_14 = mul i24 %sext_ln73_14, i24 %zext_ln73_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:106 %layer2_weights_15_addr = getelementptr i10 %layer2_weights_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_15_addr"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:107 %layer2_weights_15_load = load i3 %layer2_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_15_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="245" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:91 %add_ln73_11 = add i24 %shl_ln73_10, i24 %mul_ln73_12

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:95 %mul_ln73_13 = mul i24 %sext_ln73_13, i24 %zext_ln73_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:96 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:97 %shl_ln73_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_11"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:98 %add_ln73_12 = add i24 %shl_ln73_11, i24 %mul_ln73_13

]]></Node>
<StgValue><ssdm name="add_ln73_12"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:102 %mul_ln73_14 = mul i24 %sext_ln73_14, i24 %zext_ln73_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="3">
<![CDATA[
for.body31.split:107 %layer2_weights_15_load = load i3 %layer2_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_15_load"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="10">
<![CDATA[
for.body31.split:108 %sext_ln73_15 = sext i10 %layer2_weights_15_load

]]></Node>
<StgValue><ssdm name="sext_ln73_15"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:109 %mul_ln73_15 = mul i24 %sext_ln73_15, i24 %zext_ln73_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:113 %layer2_weights_16_addr = getelementptr i11 %layer2_weights_16, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_16_addr"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:114 %layer2_weights_16_load = load i3 %layer2_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_16_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="256" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:98 %add_ln73_12 = add i24 %shl_ln73_11, i24 %mul_ln73_13

]]></Node>
<StgValue><ssdm name="add_ln73_12"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:102 %mul_ln73_14 = mul i24 %sext_ln73_14, i24 %zext_ln73_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:103 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:104 %shl_ln73_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_12"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:105 %add_ln73_13 = add i24 %shl_ln73_12, i24 %mul_ln73_14

]]></Node>
<StgValue><ssdm name="add_ln73_13"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:109 %mul_ln73_15 = mul i24 %sext_ln73_15, i24 %zext_ln73_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:114 %layer2_weights_16_load = load i3 %layer2_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_16_load"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:115 %sext_ln73_16 = sext i11 %layer2_weights_16_load

]]></Node>
<StgValue><ssdm name="sext_ln73_16"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:116 %mul_ln73_16 = mul i24 %sext_ln73_16, i24 %zext_ln73_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:120 %layer2_weights_17_addr = getelementptr i11 %layer2_weights_17, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_17_addr"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:121 %layer2_weights_17_load = load i3 %layer2_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_17_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="267" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:105 %add_ln73_13 = add i24 %shl_ln73_12, i24 %mul_ln73_14

]]></Node>
<StgValue><ssdm name="add_ln73_13"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:109 %mul_ln73_15 = mul i24 %sext_ln73_15, i24 %zext_ln73_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:110 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:111 %shl_ln73_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_13"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:112 %add_ln73_14 = add i24 %shl_ln73_13, i24 %mul_ln73_15

]]></Node>
<StgValue><ssdm name="add_ln73_14"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:116 %mul_ln73_16 = mul i24 %sext_ln73_16, i24 %zext_ln73_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:121 %layer2_weights_17_load = load i3 %layer2_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_17_load"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:122 %sext_ln73_17 = sext i11 %layer2_weights_17_load

]]></Node>
<StgValue><ssdm name="sext_ln73_17"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:123 %mul_ln73_17 = mul i24 %sext_ln73_17, i24 %zext_ln73_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:127 %layer2_weights_18_addr = getelementptr i11 %layer2_weights_18, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_18_addr"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:128 %layer2_weights_18_load = load i3 %layer2_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_18_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="278" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:112 %add_ln73_14 = add i24 %shl_ln73_13, i24 %mul_ln73_15

]]></Node>
<StgValue><ssdm name="add_ln73_14"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:116 %mul_ln73_16 = mul i24 %sext_ln73_16, i24 %zext_ln73_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:117 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:118 %shl_ln73_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_14"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:119 %add_ln73_15 = add i24 %shl_ln73_14, i24 %mul_ln73_16

]]></Node>
<StgValue><ssdm name="add_ln73_15"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:123 %mul_ln73_17 = mul i24 %sext_ln73_17, i24 %zext_ln73_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:128 %layer2_weights_18_load = load i3 %layer2_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_18_load"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:129 %sext_ln73_18 = sext i11 %layer2_weights_18_load

]]></Node>
<StgValue><ssdm name="sext_ln73_18"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:130 %mul_ln73_18 = mul i24 %sext_ln73_18, i24 %zext_ln73_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:134 %layer2_weights_19_addr = getelementptr i11 %layer2_weights_19, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_weights_19_addr"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:135 %layer2_weights_19_load = load i3 %layer2_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_19_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="289" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:119 %add_ln73_15 = add i24 %shl_ln73_14, i24 %mul_ln73_16

]]></Node>
<StgValue><ssdm name="add_ln73_15"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:123 %mul_ln73_17 = mul i24 %sext_ln73_17, i24 %zext_ln73_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:124 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:125 %shl_ln73_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_15"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:126 %add_ln73_16 = add i24 %shl_ln73_15, i24 %mul_ln73_17

]]></Node>
<StgValue><ssdm name="add_ln73_16"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:130 %mul_ln73_18 = mul i24 %sext_ln73_18, i24 %zext_ln73_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="3">
<![CDATA[
for.body31.split:135 %layer2_weights_19_load = load i3 %layer2_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_19_load"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="11">
<![CDATA[
for.body31.split:136 %sext_ln73_19 = sext i11 %layer2_weights_19_load

]]></Node>
<StgValue><ssdm name="sext_ln73_19"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:137 %mul_ln73_19 = mul i24 %sext_ln73_19, i24 %zext_ln73_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="298" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:126 %add_ln73_16 = add i24 %shl_ln73_15, i24 %mul_ln73_17

]]></Node>
<StgValue><ssdm name="add_ln73_16"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:130 %mul_ln73_18 = mul i24 %sext_ln73_18, i24 %zext_ln73_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:131 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:132 %shl_ln73_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_16"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:133 %add_ln73_17 = add i24 %shl_ln73_16, i24 %mul_ln73_18

]]></Node>
<StgValue><ssdm name="add_ln73_17"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:137 %mul_ln73_19 = mul i24 %sext_ln73_19, i24 %zext_ln73_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:142 %layer2_bias_addr = getelementptr i9 %layer2_bias, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_bias_addr"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="3">
<![CDATA[
for.body31.split:143 %layer2_bias_load = load i3 %layer2_bias_addr

]]></Node>
<StgValue><ssdm name="layer2_bias_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="306" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:133 %add_ln73_17 = add i24 %shl_ln73_16, i24 %mul_ln73_18

]]></Node>
<StgValue><ssdm name="add_ln73_17"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:137 %mul_ln73_19 = mul i24 %sext_ln73_19, i24 %zext_ln73_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:138 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body31.split:139 %shl_ln73_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_17"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:140 %add_ln73_18 = add i24 %shl_ln73_17, i24 %mul_ln73_19

]]></Node>
<StgValue><ssdm name="add_ln73_18"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="3">
<![CDATA[
for.body31.split:143 %layer2_bias_load = load i3 %layer2_bias_addr

]]></Node>
<StgValue><ssdm name="layer2_bias_load"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0">
<![CDATA[
for.end56.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body31.split:1 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body31.split:2 %speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln68"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body31.split:3 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body31.split:140 %add_ln73_18 = add i24 %shl_ln73_17, i24 %mul_ln73_19

]]></Node>
<StgValue><ssdm name="add_ln73_18"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.split:141 %sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="9">
<![CDATA[
for.body31.split:144 %sext_ln75 = sext i9 %layer2_bias_load

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body31.split:145 %sum_1 = add i16 %sext_ln75, i16 %sum

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:146 %layer2_output_addr = getelementptr i16 %layer2_output, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="layer2_output_addr"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
for.body31.split:147 %store_ln76 = store i16 %sum_1, i3 %layer2_output_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
for.body31.split:149 %br_ln68 = br void %for.body31

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
