INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvece00/Digital-electronics-1/labs/project/pwm/pwm.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvece00/Digital-electronics-1/labs/project/pwm/pwm.srcs/sources_1/new/aud.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sound_gen'
