*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f filelist.f
        ../src/timescale.sv
        ../src/rom.sv
        ../tb/DDS_tb.sv
        ../src/DDS.sv

Highest level modules:
DDS_tb


*Warning* port sizes differ (1 vs 32) in port connection (port enable)
"../src/DDS.sv", 56: 
Total	0 error(s),   1 warning(s)
