{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704910874852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704910874854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:21:14 2024 " "Processing started: Wed Jan 10 21:21:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704910874854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704910874854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VertebrateVerilog -c VertebrateVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off VertebrateVerilog -c VertebrateVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704910874854 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704910875063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910875092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910875092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file interrupt_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910875094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910875094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_adapter " "Found entity 1: switch_adapter" {  } { { "switch_adapter.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/switch_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910875096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910875096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_adapter_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_adapter_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_adapter_4 " "Found entity 1: seven_segment_adapter_4" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910875097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910875097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910875099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910875099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_adapter_for_interrupt.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_adapter_for_interrupt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_adapter_for_interrupt " "Found entity 1: switch_adapter_for_interrupt" {  } { { "switch_adapter_for_interrupt.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/switch_adapter_for_interrupt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910875100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910875100 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(33) " "Verilog HDL Instantiation warning at main.sv(33): instance has no name" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1704910875101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704910875120 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "174 0 2047 main.sv(68) " "Verilog HDL warning at main.sv(68): number of words (174) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 68 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1704910875127 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "address\[11\] 0 main.sv(13) " "Net \"address\[11\]\" at main.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1704910875166 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "main.sv" "CPU" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910875177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu.sv(55) " "Verilog HDL assignment warning at cpu.sv(55): truncated value with size 32 to match size of target (12)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875180 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu.sv(61) " "Verilog HDL assignment warning at cpu.sv(61): truncated value with size 32 to match size of target (12)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875180 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(106) " "Verilog HDL assignment warning at cpu.sv(106): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875180 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(115) " "Verilog HDL assignment warning at cpu.sv(115): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(130) " "Verilog HDL assignment warning at cpu.sv(130): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(140) " "Verilog HDL assignment warning at cpu.sv(140): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(155) " "Verilog HDL assignment warning at cpu.sv(155): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(162) " "Verilog HDL assignment warning at cpu.sv(162): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(175) " "Verilog HDL assignment warning at cpu.sv(175): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(181) " "Verilog HDL assignment warning at cpu.sv(181): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 cpu.sv(188) " "Verilog HDL assignment warning at cpu.sv(188): truncated value with size 16 to match size of target (12)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(266) " "Verilog HDL assignment warning at cpu.sv(266): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(267) " "Verilog HDL assignment warning at cpu.sv(267): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(268) " "Verilog HDL assignment warning at cpu.sv(268): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875181 "|main|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller interrupt_controller:comb_4 " "Elaborating entity \"interrupt_controller\" for hierarchy \"interrupt_controller:comb_4\"" {  } { { "main.sv" "comb_4" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910875182 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INTV interrupt_controller.sv(20) " "Verilog HDL Always Construct warning at interrupt_controller.sv(20): inferring latch(es) for variable \"INTV\", which holds its previous value in one or more paths through the always construct" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704910875182 "|main|interrupt_controller:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRQs interrupt_controller.sv(20) " "Verilog HDL Always Construct warning at interrupt_controller.sv(20): inferring latch(es) for variable \"IRQs\", which holds its previous value in one or more paths through the always construct" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704910875182 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[0\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[0\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875182 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[1\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[1\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875182 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[2\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[2\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875182 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[3\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[3\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875182 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[4\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[4\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875183 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[5\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[5\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875183 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[6\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[6\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875183 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQs\[7\] interrupt_controller.sv(20) " "Inferred latch for \"IRQs\[7\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875183 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INTV\[0\] interrupt_controller.sv(20) " "Inferred latch for \"INTV\[0\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875183 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INTV\[1\] interrupt_controller.sv(20) " "Inferred latch for \"INTV\[1\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875183 "|main|interrupt_controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INTV\[2\] interrupt_controller.sv(20) " "Inferred latch for \"INTV\[2\]\" at interrupt_controller.sv(20)" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704910875183 "|main|interrupt_controller:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_adapter switch_adapter:sal " "Elaborating entity \"switch_adapter\" for hierarchy \"switch_adapter:sal\"" {  } { { "main.sv" "sal" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910875184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_adapter_for_interrupt switch_adapter_for_interrupt:sar " "Elaborating entity \"switch_adapter_for_interrupt\" for hierarchy \"switch_adapter_for_interrupt:sar\"" {  } { { "main.sv" "sar" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910875185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_adapter_4 seven_segment_adapter_4:ssa_4 " "Elaborating entity \"seven_segment_adapter_4\" for hierarchy \"seven_segment_adapter_4:ssa_4\"" {  } { { "main.sv" "ssa_4" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704910875186 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "seven_segment_adapter_4.sv(18) " "Verilog HDL or VHDL warning at the seven_segment_adapter_4.sv(18): index expression is not wide enough to address all of the elements in the array" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 18 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(21) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(21): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(22) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(22): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(23) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(23): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(24) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(24): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(25) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(25): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(26) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(26): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(27) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(27): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(28) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(28): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment_adapter_4.sv(36) " "Verilog HDL assignment warning at seven_segment_adapter_4.sv(36): truncated value with size 32 to match size of target (2)" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910875186 "|seven_segment_adapter_4"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM " "RAM logic \"RAM\" is uninferred due to asynchronous read logic" {  } { { "main.sv" "RAM" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1704910875424 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1704910875424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/db/VertebrateVerilog.ram0_main_3dde57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/db/VertebrateVerilog.ram0_main_3dde57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1704910875838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1704910897823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_display\[0\] GND " "Pin \"seven_segment_display\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704910922587 "|main|seven_segment_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_display\[4\] VCC " "Pin \"seven_segment_display\[4\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704910922587 "|main|seven_segment_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_display\[5\] VCC " "Pin \"seven_segment_display\[5\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704910922587 "|main|seven_segment_display[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1704910922587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704910924951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704910961369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910961369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57671 " "Implemented 57671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704910965037 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704910965037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57657 " "Implemented 57657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704910965037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704910965037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704910965085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:22:45 2024 " "Processing ended: Wed Jan 10 21:22:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704910965085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704910965085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704910965085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704910965085 ""}
