Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Nov 30 18:32:10 2024
| Host         : Fabrizzio-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    379         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (379)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1187)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (379)
--------------------------
 There are 379 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1187)
---------------------------------------------------
 There are 1187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.657        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.657        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.924ns (27.425%)  route 2.445ns (72.575%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_div_counter_reg[26]/Q
                         net (fo=1, routed)           0.725     6.267    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  slow_clk_BUFG_inst/O
                         net (fo=380, routed)         1.720     8.083    slow_clk_BUFG
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.455 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.455    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.657 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.657    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.546 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.546    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.543 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.543    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.522 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.522    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.448 r  clk_div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.448    clk_div_counter_reg[20]_i_1_n_5
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.432 r  clk_div_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.432    clk_div_counter_reg[20]_i_1_n_7
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.429 r  clk_div_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.429    clk_div_counter_reg[16]_i_1_n_6
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.408    clk_div_counter_reg[16]_i_1_n_4
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    display_inst/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  display_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  display_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.080    display_inst/refresh_counter_reg_n_0_[1]
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.430 r  display_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.430    display_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)        0.062    15.143    display_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    display_inst/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    display_inst/refresh_counter_reg_n_0_[11]
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.105     1.577    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    display_inst/refresh_counter_reg_n_0_[15]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  display_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    display_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.984    display_inst/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105     1.576    display_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    display_inst/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    display_inst/refresh_counter_reg_n_0_[3]
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X59Y60         FDRE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    display_inst/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.105     1.578    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    display_inst/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    display_inst/refresh_counter_reg_n_0_[7]
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X59Y61         FDRE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    display_inst/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.105     1.578    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.717    display_inst/refresh_counter_reg_n_0_[12]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  display_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    display_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.984    display_inst/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105     1.576    display_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.717    display_inst/refresh_counter_reg_n_0_[16]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  display_inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    display_inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.984    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.105     1.576    display_inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    display_inst/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    display_inst/refresh_counter_reg_n_0_[4]
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  display_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    display_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X59Y61         FDRE                                         r  display_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    display_inst/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.105     1.578    display_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    display_inst/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    display_inst/refresh_counter_reg_n_0_[8]
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  display_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    display_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.105     1.577    display_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    display_inst/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.723    display_inst/refresh_counter_reg_n_0_[10]
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  display_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    display_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    display_inst/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.105     1.577    display_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.722    display_inst/refresh_counter_reg_n_0_[14]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  display_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    display_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.984    display_inst/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105     1.576    display_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1194 Endpoints
Min Delay          1194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.962ns  (logic 3.137ns (22.468%)  route 10.825ns (77.532%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.365 f  arm_inst/dp/wa3mreg/q_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.192    10.557    arm_inst/dp/wa3mreg/alu/sum[22]
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.331    10.888 f  arm_inst/dp/wa3mreg/q[2]_i_20/O
                         net (fo=1, routed)           0.692    11.580    arm_inst/dp/ra2reg/q[2]_i_4_6
    SLICE_X52Y76         LUT6 (Prop_lut6_I5_O)        0.331    11.911 f  arm_inst/dp/ra2reg/q[2]_i_8/O
                         net (fo=1, routed)           0.768    12.679    arm_inst/dp/wa3mreg/q_reg[2]_3
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.803 f  arm_inst/dp/wa3mreg/q[2]_i_4/O
                         net (fo=1, routed)           1.035    13.838    arm_inst/dp/wa3mreg/q[2]_i_4_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.962 r  arm_inst/dp/wa3mreg/q[2]_i_1__3/O
                         net (fo=1, routed)           0.000    13.962    arm_inst/c/flagsreg/D[0]
    SLICE_X56Y74         FDCE                                         r  arm_inst/c/flagsreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.557ns  (logic 2.873ns (22.880%)  route 9.684ns (77.120%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.460 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.665    10.125    arm_inst/dp/wa3mreg/alu/sum[21]
    SLICE_X50Y74         LUT4 (Prop_lut4_I0_O)        0.303    10.428 r  arm_inst/dp/wa3mreg/q[21]_i_3/O
                         net (fo=2, routed)           0.831    11.259    arm_inst/dp/wa3mreg/q_reg[0]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.383 r  arm_inst/dp/wa3mreg/q[21]_i_1__1/O
                         net (fo=2, routed)           1.050    12.433    arm_inst/dp/wa3mreg/q_reg[0]_0[19]
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.124    12.557 r  arm_inst/dp/wa3mreg/q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    12.557    arm_inst/dp/pcreg/D[21]
    SLICE_X50Y74         FDCE                                         r  arm_inst/dp/pcreg/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.400ns  (logic 3.005ns (24.234%)  route 9.395ns (75.766%))
  Logic Levels:           16  (CARRY4=8 FDCE=1 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.249    arm_inst/dp/aluresreg/q_reg[27]_2[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  arm_inst/dp/aluresreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.363    arm_inst/dp/wa3mreg/q_reg[31]_0[0]
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.602 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.768    10.370    arm_inst/dp/wa3mreg/alu/sum[30]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.302    10.672 r  arm_inst/dp/wa3mreg/q[30]_i_4/O
                         net (fo=2, routed)           1.054    11.726    arm_inst/dp/wa3mreg/q[30]_i_4_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.850 r  arm_inst/dp/wa3mreg/q[30]_i_2/O
                         net (fo=2, routed)           0.426    12.276    arm_inst/dp/wa3mreg/q_reg[0]_0[25]
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.400 r  arm_inst/dp/wa3mreg/q[30]_i_1__2/O
                         net (fo=1, routed)           0.000    12.400    arm_inst/dp/pcreg/D[30]
    SLICE_X58Y77         FDCE                                         r  arm_inst/dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.336ns  (logic 2.959ns (23.988%)  route 9.377ns (76.012%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.249    arm_inst/dp/aluresreg/q_reg[27]_2[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  arm_inst/dp/aluresreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.363    arm_inst/dp/wa3mreg/q_reg[31]_0[0]
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.676 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[3]
                         net (fo=3, routed)           0.874    10.550    arm_inst/dp/wa3mreg/alu/sum[31]
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.306    10.856 r  arm_inst/dp/wa3mreg/q[31]_i_1__3/O
                         net (fo=3, routed)           0.977    11.833    arm_inst/c/flagsreg/q_reg[3]_1[0]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  arm_inst/c/flagsreg/q[3]_i_1__7/O
                         net (fo=1, routed)           0.379    12.336    arm_inst/c/flagsreg/FlagsNextE[3]
    SLICE_X60Y74         FDCE                                         r  arm_inst/c/flagsreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.246ns  (logic 2.881ns (23.525%)  route 9.365ns (76.475%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.249    arm_inst/dp/aluresreg/q_reg[27]_2[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  arm_inst/dp/aluresreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.363    arm_inst/dp/wa3mreg/q_reg[31]_0[0]
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.602 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.768    10.370    arm_inst/dp/wa3mreg/alu/sum[30]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.302    10.672 r  arm_inst/dp/wa3mreg/q[30]_i_4/O
                         net (fo=2, routed)           1.054    11.726    arm_inst/dp/wa3mreg/q[30]_i_4_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.850 r  arm_inst/dp/wa3mreg/q[30]_i_2/O
                         net (fo=2, routed)           0.397    12.246    arm_inst/dp/aluresreg/q_reg[31]_1[27]
    SLICE_X58Y76         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.157ns  (logic 2.531ns (20.820%)  route 9.626ns (79.180%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.118 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/O[1]
                         net (fo=1, routed)           0.662     9.780    arm_inst/dp/aluresreg/alu/sum[9]
    SLICE_X55Y70         LUT4 (Prop_lut4_I0_O)        0.303    10.083 r  arm_inst/dp/aluresreg/q[9]_i_3/O
                         net (fo=2, routed)           0.646    10.729    arm_inst/dp/wa3mreg/q_reg[9]
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.853 r  arm_inst/dp/wa3mreg/q[9]_i_1__1/O
                         net (fo=2, routed)           1.179    12.033    arm_inst/dp/wa3mreg/q_reg[0]_0[8]
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.124    12.157 r  arm_inst/dp/wa3mreg/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.157    arm_inst/dp/pcreg/D[9]
    SLICE_X51Y69         FDCE                                         r  arm_inst/dp/pcreg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.069ns  (logic 3.115ns (25.809%)  route 8.954ns (74.191%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.249    arm_inst/dp/aluresreg/q_reg[27]_2[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.583 r  arm_inst/dp/aluresreg/q_reg[27]_i_4/O[1]
                         net (fo=2, routed)           0.994    10.577    arm_inst/dp/aluresreg/alu/sum[25]
    SLICE_X50Y75         LUT5 (Prop_lut5_I4_O)        0.331    10.908 r  arm_inst/dp/aluresreg/q[25]_i_1__4/O
                         net (fo=2, routed)           0.814    11.721    arm_inst/dp/aluresreg/ALUResultE[25]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.348    12.069 r  arm_inst/dp/aluresreg/q[25]_i_1__3/O
                         net (fo=1, routed)           0.000    12.069    arm_inst/dp/pcreg/D[25]
    SLICE_X52Y76         FDCE                                         r  arm_inst/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.965ns  (logic 2.871ns (23.994%)  route 9.094ns (76.005%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.249    arm_inst/dp/aluresreg/q_reg[27]_2[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  arm_inst/dp/aluresreg/q_reg[27]_i_4/O[0]
                         net (fo=1, routed)           0.638    10.109    arm_inst/dp/aluresreg/alu/sum[24]
    SLICE_X56Y74         LUT4 (Prop_lut4_I0_O)        0.299    10.408 r  arm_inst/dp/aluresreg/q[24]_i_3/O
                         net (fo=2, routed)           0.563    10.971    arm_inst/dp/wa3mreg/q_reg[24]_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.095 r  arm_inst/dp/wa3mreg/q[24]_i_1__1/O
                         net (fo=2, routed)           0.747    11.841    arm_inst/dp/wa3mreg/q_reg[0]_0[22]
    SLICE_X55Y77         LUT5 (Prop_lut5_I0_O)        0.124    11.965 r  arm_inst/dp/wa3mreg/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    11.965    arm_inst/dp/pcreg/D[24]
    SLICE_X55Y77         FDCE                                         r  arm_inst/dp/pcreg/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.943ns  (logic 2.653ns (22.214%)  route 9.290ns (77.786%))
  Logic Levels:           13  (CARRY4=6 FDCE=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.365 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.192    10.557    arm_inst/dp/wa3mreg/alu/sum[22]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.302    10.859 r  arm_inst/dp/wa3mreg/q[22]_i_1__2/O
                         net (fo=2, routed)           0.960    11.819    arm_inst/dp/wa3mreg/q_reg[0]_0[20]
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.124    11.943 r  arm_inst/dp/wa3mreg/q[22]_i_1__1/O
                         net (fo=1, routed)           0.000    11.943    arm_inst/dp/pcreg/D[22]
    SLICE_X51Y75         FDCE                                         r  arm_inst/dp/pcreg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3mreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 2.731ns (23.033%)  route 9.126ns (76.967%))
  Logic Levels:           13  (CARRY4=6 FDCE=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE                         0.000     0.000 r  arm_inst/dp/wa3mreg/q_reg[1]/C
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3mreg/q_reg[1]/Q
                         net (fo=3, routed)           1.019     1.475    arm_inst/dp/wa3mreg/q_reg[2]_0[1]
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     1.599 f  arm_inst/dp/wa3mreg/q[31]_i_5__0/O
                         net (fo=35, routed)          1.192     2.791    arm_inst/dp/ra2reg/q_reg[31]_4
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124     2.915 f  arm_inst/dp/ra2reg/q[31]_i_3__0/O
                         net (fo=39, routed)          4.050     6.965    arm_inst/dp/ra2reg/q[31]_i_3__0_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.089 r  arm_inst/dp/ra2reg/q[0]_i_1__7/O
                         net (fo=2, routed)           0.169     7.258    arm_inst/c/regsE/q_reg[3]_i_4[0]
    SLICE_X58Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  arm_inst/c/regsE/q[3]_i_6/O
                         net (fo=1, routed)           0.708     8.090    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.670 r  arm_inst/dp/wa3mreg/q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.670    arm_inst/dp/wa3mreg/q_reg[3]_i_4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    arm_inst/dp/aluresreg/q_reg[10]_0[0]
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  arm_inst/dp/aluresreg/q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.898    arm_inst/dp/wa3mreg/CO[0]
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.012    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  arm_inst/dp/wa3mreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.126    arm_inst/dp/wa3mreg/q_reg[19]_i_4_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.439 r  arm_inst/dp/wa3mreg/q_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.841    10.280    arm_inst/dp/wa3mreg/alu/sum[23]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.306    10.586 r  arm_inst/dp/wa3mreg/q[23]_i_1__2/O
                         net (fo=3, routed)           1.147    11.733    arm_inst/dp/wa3mreg/q_reg[0]_0[21]
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.124    11.857 r  arm_inst/dp/wa3mreg/q[23]_i_1__1/O
                         net (fo=1, routed)           0.000    11.857    arm_inst/dp/pcreg/D[23]
    SLICE_X51Y75         FDCE                                         r  arm_inst/dp/pcreg/q_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/instrreg/q_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsE/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE                         0.000     0.000 r  arm_inst/dp/instrreg/q_reg[25]/C
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/dp/instrreg/q_reg[25]/Q
                         net (fo=1, routed)           0.051     0.215    arm_inst/dp/instrreg/q_reg_n_0_[25]
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.045     0.260 r  arm_inst/dp/instrreg/q[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.260    arm_inst/c/regsE/q_reg[5]_0[2]
    SLICE_X61Y73         FDCE                                         r  arm_inst/c/regsE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3ereg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wa3mreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE                         0.000     0.000 r  arm_inst/dp/wa3ereg/q_reg[0]/C
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wa3ereg/q_reg[0]/Q
                         net (fo=3, routed)           0.135     0.263    arm_inst/dp/wa3mreg/q_reg[2]_9[0]
    SLICE_X59Y74         FDCE                                         r  arm_inst/dp/wa3mreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.398%)  route 0.123ns (46.602%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[12]/C
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/wdreg/q_reg[12]/Q
                         net (fo=1, routed)           0.123     0.264    dmem_inst/RAM_reg_0[12]
    RAMB18_X2Y28         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsM/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsW/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDCE                         0.000     0.000 r  arm_inst/c/regsM/q_reg[1]/C
    SLICE_X61Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/c/regsM/q_reg[1]/Q
                         net (fo=3, routed)           0.128     0.269    arm_inst/c/regsW/D[1]
    SLICE_X61Y72         FDCE                                         r  arm_inst/c/regsW/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[14]/C
    SLICE_X56Y72         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/dp/wdreg/q_reg[14]/Q
                         net (fo=1, routed)           0.108     0.272    dmem_inst/RAM_reg_0[14]
    RAMB18_X2Y28         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[9]/C
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/dp/wdreg/q_reg[9]/Q
                         net (fo=1, routed)           0.108     0.272    dmem_inst/RAM_reg_0[9]
    RAMB18_X2Y28         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.669%)  route 0.137ns (49.331%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[19]/C
    SLICE_X51Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[19]/Q
                         net (fo=4, routed)           0.137     0.278    arm_inst/dp/aluoutreg/q_reg[31]_0[19]
    SLICE_X51Y73         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.576%)  route 0.143ns (50.424%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[5]/C
    SLICE_X58Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[5]/Q
                         net (fo=7, routed)           0.143     0.284    arm_inst/dp/aluoutreg/q_reg[31]_0[5]
    SLICE_X59Y72         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.132%)  route 0.123ns (42.868%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[8]/C
    SLICE_X54Y70         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/dp/wdreg/q_reg[8]/Q
                         net (fo=1, routed)           0.123     0.287    dmem_inst/RAM_reg_0[8]
    RAMB18_X2Y28         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.755%)  route 0.148ns (51.245%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[16]/C
    SLICE_X49Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[16]/Q
                         net (fo=4, routed)           0.148     0.289    arm_inst/dp/aluoutreg/q_reg[31]_0[16]
    SLICE_X48Y72         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.337ns  (logic 4.444ns (42.994%)  route 5.893ns (57.006%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.331     6.928    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.031     8.082    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I2_O)        0.152     8.234 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.531    11.766    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    15.478 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.478    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 4.445ns (43.729%)  route 5.719ns (56.271%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.331     6.928    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.029     8.080    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I2_O)        0.152     8.232 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.360    11.592    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.305 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.305    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.110ns  (logic 4.235ns (41.892%)  route 5.875ns (58.108%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.331     6.928    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.821     7.872    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.996 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.723    11.720    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.251 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.251    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.457ns (45.180%)  route 5.408ns (54.820%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.331     6.928    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.819     7.870    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I2_O)        0.154     8.024 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.258    11.283    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    15.006 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.006    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 4.239ns (43.315%)  route 5.548ns (56.685%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.331     6.928    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.031     8.082    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.186    11.393    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.928 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.928    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.240ns (43.668%)  route 5.469ns (56.332%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.331     6.928    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.819     7.870    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.994 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.320    11.314    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.850 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.850    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.233ns (43.792%)  route 5.433ns (56.208%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.331     6.928    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.052 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.029     8.080    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.124     8.204 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.074    11.278    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.807 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.807    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.342ns (52.648%)  route 3.905ns (47.352%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.157     6.754    display_inst/active_digit[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.152     6.906 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.748     9.654    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.389 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.389    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 4.079ns (50.502%)  route 3.998ns (49.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.165     6.762    display_inst/active_digit[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.886 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.833     9.719    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.218 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.218    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.309ns (53.770%)  route 3.705ns (46.230%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.165     6.762    display_inst/active_digit[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.146     6.908 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.540     9.448    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    13.154 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.154    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.455ns (57.027%)  route 1.096ns (42.973%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.389     2.001    display_inst/active_digit[1]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.044     2.045 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.708     2.753    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.023 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.023    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.410ns (54.947%)  route 1.156ns (45.053%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.384     1.996    display_inst/active_digit[1]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.041 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.813    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.037 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.037    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.386ns (53.462%)  route 1.207ns (46.538%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.389     2.001    display_inst/active_digit[1]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.045     2.046 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.864    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.064 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.064    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.470ns (55.369%)  route 1.185ns (44.631%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.384     1.996    display_inst/active_digit[1]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.041 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.801     2.842    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.127 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.127    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.461ns (50.383%)  route 1.439ns (49.617%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.300     1.912    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.212     2.169    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.214 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.927     3.141    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.371 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.371    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.957ns  (logic 1.467ns (49.608%)  route 1.490ns (50.392%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.300     1.912    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.212     2.169    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.214 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.978     3.192    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.428 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.428    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.467ns (47.277%)  route 1.636ns (52.723%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.300     1.912    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.285     2.242    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.287 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.052     3.339    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.575 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.575    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.506ns (48.501%)  route 1.599ns (51.499%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.300     1.912    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.212     2.169    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I1_O)        0.046     2.215 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.087     3.302    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.576 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.576    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.517ns (48.836%)  route 1.589ns (51.164%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.300     1.912    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.957 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.285     2.242    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.287 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.004     3.291    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     4.577 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.577    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.504ns (47.478%)  route 1.663ns (52.522%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    display_inst/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.300     1.912    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.957 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.212     2.169    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.214 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.151     3.366    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.638 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.638    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/C





