Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Mar 24 16:53:55 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.747        0.000                      0                10413        0.046        0.000                      0                10413        9.020        0.000                       0                  4232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.747        0.000                      0                10413        0.046        0.000                      0                10413        9.020        0.000                       0                  4232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.901ns  (logic 8.626ns (45.639%)  route 10.275ns (54.361%))
  Logic Levels:           28  (CARRY4=16 LUT2=1 LUT3=3 LUT4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          1.122     9.053    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.327     9.380 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1/O
                         net (fo=1, routed)           0.000     9.380    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.912 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.912    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.134 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__1/O[0]
                         net (fo=5, routed)           0.630    10.764    system_i/PL_Section/EV/SD_0/inst/mult2/p0/in002_out[4]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.299    11.063 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4/O
                         net (fo=1, routed)           0.000    11.063    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.464 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.464    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.798 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.800    12.598    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_n_6
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.303    12.901 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    12.901    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_9_0[1]
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.451 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.451    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.785 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.886    14.671    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00[25]
    SLICE_X52Y87         LUT3 (Prop_lut3_I1_O)        0.303    14.974 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.974    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.524 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.837 f  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.988    16.825    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_1[31]
    SLICE_X58Y85         LUT4 (Prop_lut4_I3_O)        0.306    17.131 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w2[0]_INST_0/O
                         net (fo=11, routed)          0.812    17.943    system_i/PL_Section/EV/SD_0/panjang_w2[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124    18.067 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    18.067    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_64_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.599 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.599    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_39_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.713 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.713    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_21_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.827 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.827    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_3_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.941 f  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.260    20.200    system_i/PL_Section/EV/SD_0/comp/w_level_r24
    SLICE_X60Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.324 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0/O
                         net (fo=2, routed)           0.811    21.136    system_i/PL_Section/EV/SD_0/inst/gsg0/goal_sig_0[2]
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.260 f  system_i/PL_Section/EV/SD_0/inst/gsg0/goal_sig_INST_0/O
                         net (fo=2, routed)           0.444    21.704    system_i/PL_Section/CU_0/inst/goal_sig
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    21.828 r  system_i/PL_Section/CU_0/inst/FSM_onehot_ns[5]_i_1/O
                         net (fo=1, routed)           0.000    21.828    system_i/PL_Section/CU_0/inst/FSM_onehot_ns[5]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.540    22.719    system_i/PL_Section/CU_0/inst/clk
    SLICE_X60Y93         FDRE                                         r  system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[5]/C
                         clock pessimism              0.129    22.848    
                         clock uncertainty           -0.302    22.546    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.029    22.575    system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[5]
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                         -21.828    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.927ns  (logic 8.652ns (45.713%)  route 10.275ns (54.287%))
  Logic Levels:           28  (CARRY4=16 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          1.122     9.053    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.327     9.380 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1/O
                         net (fo=1, routed)           0.000     9.380    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.912 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.912    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.134 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__1/O[0]
                         net (fo=5, routed)           0.630    10.764    system_i/PL_Section/EV/SD_0/inst/mult2/p0/in002_out[4]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.299    11.063 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4/O
                         net (fo=1, routed)           0.000    11.063    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.464 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.464    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.798 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.800    12.598    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_n_6
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.303    12.901 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    12.901    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_9_0[1]
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.451 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.451    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.785 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.886    14.671    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00[25]
    SLICE_X52Y87         LUT3 (Prop_lut3_I1_O)        0.303    14.974 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.974    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.524 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.837 f  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.988    16.825    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_1[31]
    SLICE_X58Y85         LUT4 (Prop_lut4_I3_O)        0.306    17.131 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w2[0]_INST_0/O
                         net (fo=11, routed)          0.812    17.943    system_i/PL_Section/EV/SD_0/panjang_w2[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124    18.067 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    18.067    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_64_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.599 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.599    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_39_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.713 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.713    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_21_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.827 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.827    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_3_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.941 f  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.260    20.200    system_i/PL_Section/EV/SD_0/comp/w_level_r24
    SLICE_X60Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.324 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0/O
                         net (fo=2, routed)           0.811    21.136    system_i/PL_Section/EV/SD_0/inst/gsg0/goal_sig_0[2]
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.260 r  system_i/PL_Section/EV/SD_0/inst/gsg0/goal_sig_INST_0/O
                         net (fo=2, routed)           0.444    21.704    system_i/PL_Section/CU_0/inst/goal_sig
    SLICE_X60Y93         LUT3 (Prop_lut3_I1_O)        0.150    21.854 r  system_i/PL_Section/CU_0/inst/FSM_onehot_ns[6]_i_1/O
                         net (fo=1, routed)           0.000    21.854    system_i/PL_Section/CU_0/inst/FSM_onehot_ns[6]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.540    22.719    system_i/PL_Section/CU_0/inst/clk
    SLICE_X60Y93         FDRE                                         r  system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[6]/C
                         clock pessimism              0.129    22.848    
                         clock uncertainty           -0.302    22.546    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.075    22.621    system_i/PL_Section/CU_0/inst/FSM_onehot_ns_reg[6]
  -------------------------------------------------------------------
                         required time                         22.621    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.060ns  (logic 8.378ns (46.390%)  route 9.682ns (53.610%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          1.122     9.053    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.327     9.380 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1/O
                         net (fo=1, routed)           0.000     9.380    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.912 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.912    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.134 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__1/O[0]
                         net (fo=5, routed)           0.630    10.764    system_i/PL_Section/EV/SD_0/inst/mult2/p0/in002_out[4]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.299    11.063 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4/O
                         net (fo=1, routed)           0.000    11.063    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.464 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.464    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.798 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.800    12.598    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_n_6
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.303    12.901 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    12.901    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_9_0[1]
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.451 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.451    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.785 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.886    14.671    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00[25]
    SLICE_X52Y87         LUT3 (Prop_lut3_I1_O)        0.303    14.974 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.974    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.524 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.837 f  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.988    16.825    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_1[31]
    SLICE_X58Y85         LUT4 (Prop_lut4_I3_O)        0.306    17.131 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w2[0]_INST_0/O
                         net (fo=11, routed)          0.812    17.943    system_i/PL_Section/EV/SD_0/panjang_w2[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124    18.067 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    18.067    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_64_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.599 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.599    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_39_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.713 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.713    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_21_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.827 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.827    system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_3_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.941 f  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.260    20.200    system_i/PL_Section/EV/SD_0/comp/w_level_r24
    SLICE_X60Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.324 r  system_i/PL_Section/EV/SD_0/next_state[4]_INST_0/O
                         net (fo=2, routed)           0.663    20.987    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[4]
    SLICE_X57Y89         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.535    22.714    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X57Y89         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[4]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)       -0.058    22.483    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[4]
  -------------------------------------------------------------------
                         required time                         22.483    
                         arrival time                         -20.987    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.611ns  (logic 8.410ns (47.753%)  route 9.201ns (52.247%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=2 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          0.964     8.895    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X40Y88         LUT4 (Prop_lut4_I0_O)        0.327     9.222 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_13__2/O
                         net (fo=1, routed)           0.000     9.222    system_i/PL_Section/EV/SD_0/out00_carry__2_i_13__2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.772 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.772    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__2_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.106 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__2/O[1]
                         net (fo=5, routed)           1.069    11.175    system_i/PL_Section/EV/SD_0/inst/mult3/p0/in000_out[5]
    SLICE_X51Y87         LUT5 (Prop_lut5_I2_O)        0.303    11.478 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4_i_8__3/O
                         net (fo=1, routed)           0.000    11.478    system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4_i_8__3_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.010 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.010    system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.344 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.773    13.118    system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__5_n_6
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.303    13.421 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.421    system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[27]_INST_0_i_9_0[1]
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  system_i/PL_Section/EV/SD_0/inst/mult3/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.971    system_i/PL_Section/EV/SD_0/inst/mult3/p1/out00_carry__5_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.305 r  system_i/PL_Section/EV/SD_0/inst/mult3/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.562    14.867    system_i/PL_Section/EV/SD_0/inst/mult3/p1/O[1]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.303    15.170 r  system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.170    system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[31]_INST_0_i_7_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.810 f  system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.855    16.665    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_2[31]
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.306    16.971 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w3[1]_INST_0/O
                         net (fo=11, routed)          0.691    17.662    system_i/PL_Section/EV/SD_0/panjang_w3[1]
    SLICE_X62Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.786 r  system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    17.786    system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_64_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.299 r  system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.299    system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_39_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.416 r  system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.416    system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_21_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.533 r  system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_3_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.650 f  system_i/PL_Section/EV/SD_0/next_state[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.376    20.026    system_i/PL_Section/EV/SD_0/comp/w_level_r34
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.150 r  system_i/PL_Section/EV/SD_0/next_state[6]_INST_0/O
                         net (fo=2, routed)           0.389    20.538    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[6]
    SLICE_X60Y92         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.539    22.718    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X60Y92         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[6]/C
                         clock pessimism              0.129    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X60Y92         FDRE (Setup_fdre_C_D)       -0.061    22.484    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[6]
  -------------------------------------------------------------------
                         required time                         22.484    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.571ns  (logic 8.067ns (45.911%)  route 9.504ns (54.089%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=3 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 22.713 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          1.031     8.962    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.327     9.289 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14/O
                         net (fo=1, routed)           0.000     9.289    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.802 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.802    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.021 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9/O[0]
                         net (fo=5, routed)           0.774    10.795    system_i/PL_Section/EV/SD_0/inst/mult0/p0/in006_out[4]
    SLICE_X48Y85         LUT5 (Prop_lut5_I4_O)        0.295    11.090 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3_i_6__6/O
                         net (fo=1, routed)           0.000    11.090    system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3_i_6__6_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.488 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.710 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.626    12.335    system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__4_n_7
    SLICE_X49Y86         LUT4 (Prop_lut4_I3_O)        0.299    12.634 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    12.634    system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_9_0[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.166 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.166    system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_carry__4_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.500 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.742    14.242    system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_0[25]
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.303    14.545 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.545    system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_8_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.078 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.078    system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.393 f  system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.917    16.310    system_i/PL_Section/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.307    16.617 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w0[4]_INST_0/O
                         net (fo=11, routed)          1.124    17.741    system_i/PL_Section/EV/SD_0/inst/gsg0/D[4]
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.124    17.865 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_98/O
                         net (fo=1, routed)           0.000    17.865    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_98_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.263 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.263    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_67_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.377 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.377    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_40_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.491 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.491    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_13_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.605 f  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0_i_2/CO[3]
                         net (fo=2, routed)           1.142    19.747    system_i/PL_Section/EV/SD_0/inst/gsg0/init_panjang_r0[31][0]
    SLICE_X54Y93         LUT4 (Prop_lut4_I2_O)        0.124    19.871 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[1]_INST_0/O
                         net (fo=2, routed)           0.627    20.498    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[1]
    SLICE_X54Y90         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.534    22.713    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X54Y90         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[1]/C
                         clock pessimism              0.129    22.842    
                         clock uncertainty           -0.302    22.540    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)       -0.045    22.495    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.495    
                         arrival time                         -20.498    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.534ns  (logic 7.906ns (45.091%)  route 9.628ns (54.909%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          0.746     8.677    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.327     9.004 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__0/O
                         net (fo=1, routed)           0.000     9.004    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.536 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.536    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__0_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.870 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__0/O[1]
                         net (fo=5, routed)           0.761    10.631    system_i/PL_Section/EV/SD_0/inst/mult1/p0/in004_out[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I2_O)        0.303    10.934 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4_i_8__5/O
                         net (fo=1, routed)           0.000    10.934    system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4_i_8__5_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.466 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.779 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__5/O[3]
                         net (fo=1, routed)           0.825    12.605    system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__5_n_4
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.306    12.911 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__5_i_5__1/O
                         net (fo=1, routed)           0.000    12.911    system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_9_0[3]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.287 r  system_i/PL_Section/EV/SD_0/inst/mult1/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.287    system_i/PL_Section/EV/SD_0/inst/mult1/p1/out00_carry__5_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.506 r  system_i/PL_Section/EV/SD_0/inst/mult1/p1/out00_carry__6/O[0]
                         net (fo=2, routed)           0.625    14.131    system_i/PL_Section/EV/SD_0/inst/mult1/p1/O[0]
    SLICE_X47Y88         LUT3 (Prop_lut3_I1_O)        0.295    14.426 r  system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.426    system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_8_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.032 f  system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          1.245    16.277    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_0[31]
    SLICE_X53Y80         LUT4 (Prop_lut4_I3_O)        0.306    16.583 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w1[6]_INST_0/O
                         net (fo=11, routed)          1.274    17.857    system_i/PL_Section/EV/SD_0/panjang_w1[6]
    SLICE_X54Y88         LUT4 (Prop_lut4_I1_O)        0.124    17.981 r  system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    17.981    system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_61_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.357 r  system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.357    system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_39_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.474 r  system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.474    system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_21_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.591 r  system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.591    system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_3_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.708 f  system_i/PL_Section/EV/SD_0/next_state[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.098    19.806    system_i/PL_Section/EV/SD_0/comp/w_level_r14
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.930 r  system_i/PL_Section/EV/SD_0/next_state[2]_INST_0/O
                         net (fo=2, routed)           0.531    20.461    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[2]
    SLICE_X56Y93         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.537    22.716    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X56Y93         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[2]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)       -0.081    22.462    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.462    
                         arrival time                         -20.461    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.533ns  (logic 8.378ns (47.784%)  route 9.155ns (52.216%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=3 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          1.122     9.053    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.327     9.380 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1/O
                         net (fo=1, routed)           0.000     9.380    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.912 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.912    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__1_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.134 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__1/O[0]
                         net (fo=5, routed)           0.630    10.764    system_i/PL_Section/EV/SD_0/inst/mult2/p0/in002_out[4]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.299    11.063 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4/O
                         net (fo=1, routed)           0.000    11.063    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_i_5__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.464 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.464    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.798 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.800    12.598    system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_n_6
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.303    12.901 r  system_i/PL_Section/EV/SD_0/inst/mult2/p0/out00_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    12.901    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_9_0[1]
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.451 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.451    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.785 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.886    14.671    system_i/PL_Section/EV/SD_0/inst/mult2/p1/out00[25]
    SLICE_X52Y87         LUT3 (Prop_lut3_I1_O)        0.303    14.974 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.974    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.524 r  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.837 f  system_i/PL_Section/EV/SD_0/inst/mult2/p1/panjang_r2[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.988    16.825    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_1[31]
    SLICE_X58Y85         LUT4 (Prop_lut4_I3_O)        0.306    17.131 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w2[0]_INST_0/O
                         net (fo=11, routed)          0.829    17.960    system_i/PL_Section/EV/SD_0/inst/gsg0/init_panjang_r2[30][0]
    SLICE_X61Y88         LUT4 (Prop_lut4_I1_O)        0.124    18.084 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_92/O
                         net (fo=1, routed)           0.000    18.084    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_92_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.616 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.616    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_58_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.730 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.730    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_31_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.844 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.844    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_4_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.958 f  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.034    19.992    system_i/PL_Section/EV/SD_0/inst/gsg0/init_panjang_r2[31]_1[0]
    SLICE_X60Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.116 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[5]_INST_0/O
                         net (fo=2, routed)           0.344    20.460    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[5]
    SLICE_X60Y92         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.539    22.718    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X60Y92         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[5]/C
                         clock pessimism              0.129    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X60Y92         FDRE (Setup_fdre_C_D)       -0.081    22.464    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                         -20.460    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.473ns  (logic 7.906ns (45.246%)  route 9.567ns (54.754%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=3 LUT4=5 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          0.746     8.677    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.327     9.004 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__0/O
                         net (fo=1, routed)           0.000     9.004    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.536 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.536    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__0_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.870 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__0/O[1]
                         net (fo=5, routed)           0.761    10.631    system_i/PL_Section/EV/SD_0/inst/mult1/p0/in004_out[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I2_O)        0.303    10.934 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4_i_8__5/O
                         net (fo=1, routed)           0.000    10.934    system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4_i_8__5_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.466 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__4_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.779 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__5/O[3]
                         net (fo=1, routed)           0.825    12.605    system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__5_n_4
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.306    12.911 r  system_i/PL_Section/EV/SD_0/inst/mult1/p0/out00_carry__5_i_5__1/O
                         net (fo=1, routed)           0.000    12.911    system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_9_0[3]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.287 r  system_i/PL_Section/EV/SD_0/inst/mult1/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.287    system_i/PL_Section/EV/SD_0/inst/mult1/p1/out00_carry__5_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.506 r  system_i/PL_Section/EV/SD_0/inst/mult1/p1/out00_carry__6/O[0]
                         net (fo=2, routed)           0.625    14.131    system_i/PL_Section/EV/SD_0/inst/mult1/p1/O[0]
    SLICE_X47Y88         LUT3 (Prop_lut3_I1_O)        0.295    14.426 r  system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.426    system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_8_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.032 f  system_i/PL_Section/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          1.245    16.277    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_0[31]
    SLICE_X53Y80         LUT4 (Prop_lut4_I3_O)        0.306    16.583 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w1[6]_INST_0/O
                         net (fo=11, routed)          1.067    17.650    system_i/PL_Section/EV/SD_0/inst/gsg0/init_panjang_r1[30][6]
    SLICE_X54Y82         LUT4 (Prop_lut4_I1_O)        0.124    17.774 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    17.774    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_89_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.150 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.150    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_58_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.267 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.267    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_31_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.384 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.384    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.501 f  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.245    19.745    system_i/PL_Section/EV/SD_0/inst/gsg0/init_panjang_r1[31]_1[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.869 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[3]_INST_0/O
                         net (fo=2, routed)           0.531    20.400    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[3]
    SLICE_X56Y93         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.537    22.716    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X56Y93         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[3]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)       -0.061    22.482    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[3]
  -------------------------------------------------------------------
                         required time                         22.482    
                         arrival time                         -20.400    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.426ns  (logic 8.067ns (46.293%)  route 9.359ns (53.707%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          1.031     8.962    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.327     9.289 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_14/O
                         net (fo=1, routed)           0.000     9.289    system_i/PL_Section/EV/SD_0/out00_carry__2_i_14_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.802 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.802    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.021 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9/O[0]
                         net (fo=5, routed)           0.774    10.795    system_i/PL_Section/EV/SD_0/inst/mult0/p0/in006_out[4]
    SLICE_X48Y85         LUT5 (Prop_lut5_I4_O)        0.295    11.090 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3_i_6__6/O
                         net (fo=1, routed)           0.000    11.090    system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3_i_6__6_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.488 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.710 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.626    12.335    system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__4_n_7
    SLICE_X49Y86         LUT4 (Prop_lut4_I3_O)        0.299    12.634 r  system_i/PL_Section/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    12.634    system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_9_0[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.166 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.166    system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_carry__4_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.500 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.742    14.242    system_i/PL_Section/EV/SD_0/inst/mult0/p1/out00_0[25]
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.303    14.545 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.545    system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_8_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.078 r  system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.078    system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.393 f  system_i/PL_Section/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.917    16.310    system_i/PL_Section/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.307    16.617 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w0[4]_INST_0/O
                         net (fo=11, routed)          0.986    17.603    system_i/PL_Section/EV/SD_0/panjang_w0[4]
    SLICE_X53Y85         LUT4 (Prop_lut4_I1_O)        0.124    17.727 r  system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    17.727    system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_62_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.125 r  system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.125    system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_39_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.239 r  system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.239    system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_21_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.353 r  system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.353    system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_3_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.467 f  system_i/PL_Section/EV/SD_0/next_state[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.408    19.875    system_i/PL_Section/EV/SD_0/comp/w_level_r04
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.999 r  system_i/PL_Section/EV/SD_0/next_state[0]_INST_0/O
                         net (fo=2, routed)           0.354    20.353    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[0]
    SLICE_X56Y93         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.537    22.716    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X56Y93         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[0]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)       -0.067    22.476    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -20.353    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 system_i/PL_Section/CU_0/inst/ec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.407ns  (logic 8.420ns (48.370%)  route 8.987ns (51.630%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=2 LUT4=6 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.633     2.927    system_i/PL_Section/CU_0/inst/clk
    SLICE_X42Y76         FDRE                                         r  system_i/PL_Section/CU_0/inst/ec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  system_i/PL_Section/CU_0/inst/ec_reg[0]/Q
                         net (fo=4, routed)           0.626     4.071    system_i/PL_Section/CU_0/inst/wire_ec[0]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.195 r  system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.195    system_i/PL_Section/CU_0/inst/epsilon0_carry_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  system_i/PL_Section/CU_0/inst/epsilon0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.708    system_i/PL_Section/CU_0/inst/epsilon0_carry_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.825 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.825    system_i/PL_Section/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.064 r  system_i/PL_Section/CU_0/inst/epsilon0_carry__1/O[2]
                         net (fo=2, routed)           0.773     5.837    system_i/PL_Section/CU_0/inst/in7[10]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.301     6.138 r  system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.138    system_i/PL_Section/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.688 f  system_i/PL_Section/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           1.123     7.811    system_i/PL_Section/AGENT/PG_0/inst/en0/sel
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.120     7.931 r  system_i/PL_Section/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=37, routed)          0.964     8.895    system_i/PL_Section/EV/SD_0/act[0]
    SLICE_X40Y88         LUT4 (Prop_lut4_I0_O)        0.327     9.222 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_13__2/O
                         net (fo=1, routed)           0.000     9.222    system_i/PL_Section/EV/SD_0/out00_carry__2_i_13__2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.772 r  system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.772    system_i/PL_Section/EV/SD_0/out00_carry__2_i_9__2_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.106 r  system_i/PL_Section/EV/SD_0/out00_carry__3_i_9__2/O[1]
                         net (fo=5, routed)           1.069    11.175    system_i/PL_Section/EV/SD_0/inst/mult3/p0/in000_out[5]
    SLICE_X51Y87         LUT5 (Prop_lut5_I2_O)        0.303    11.478 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4_i_8__3/O
                         net (fo=1, routed)           0.000    11.478    system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4_i_8__3_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.010 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.010    system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__4_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.344 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.773    13.118    system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__5_n_6
    SLICE_X55Y88         LUT4 (Prop_lut4_I3_O)        0.303    13.421 r  system_i/PL_Section/EV/SD_0/inst/mult3/p0/out00_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.421    system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[27]_INST_0_i_9_0[1]
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.971 r  system_i/PL_Section/EV/SD_0/inst/mult3/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.971    system_i/PL_Section/EV/SD_0/inst/mult3/p1/out00_carry__5_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.305 r  system_i/PL_Section/EV/SD_0/inst/mult3/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.562    14.867    system_i/PL_Section/EV/SD_0/inst/mult3/p1/O[1]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.303    15.170 r  system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.170    system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[31]_INST_0_i_7_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.810 f  system_i/PL_Section/EV/SD_0/inst/mult3/p1/panjang_r3[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.553    16.362    system_i/PL_Section/EV/SD_0/inst/gsg0/out00_2[31]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.306    16.668 r  system_i/PL_Section/EV/SD_0/inst/gsg0/panjang_w3[0]_INST_0/O
                         net (fo=11, routed)          0.993    17.661    system_i/PL_Section/EV/SD_0/inst/gsg0/init_panjang_r3[30][0]
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.124    17.785 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    17.785    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_100_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.317 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.317    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_67_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.431 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.431    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_40_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.545 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.545    system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_13_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.659 f  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0_i_2/CO[3]
                         net (fo=2, routed)           1.198    19.857    system_i/PL_Section/EV/SD_0/inst/gsg0/init_panjang_r3[31]_0[0]
    SLICE_X61Y93         LUT4 (Prop_lut4_I2_O)        0.124    19.981 r  system_i/PL_Section/EV/SD_0/inst/gsg0/next_state[7]_INST_0/O
                         net (fo=2, routed)           0.353    20.334    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/next_state[7]
    SLICE_X60Y92         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        1.539    22.718    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/clk
    SLICE_X60Y92         FDRE                                         r  system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[7]/C
                         clock pessimism              0.129    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X60Y92         FDRE (Setup_fdre_C_D)       -0.058    22.487    system_i/PL_Section/bram_interface_0/inst/reg0/reg0/out0_reg[7]
  -------------------------------------------------------------------
                         required time                         22.487    
                         arrival time                         -20.334    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (38.983%)  route 0.200ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.548     0.884    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X52Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.200     1.212    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[33]
    SLICE_X49Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.819     1.185    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X49Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.016     1.166    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.211ns (47.788%)  route 0.231ns (52.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.565     0.901    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[19]/Q
                         net (fo=1, routed)           0.231     1.295    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[19]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.047     1.342 r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1/O
                         net (fo=1, routed)           0.000     1.342    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.826     1.192    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y50         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.131     1.293    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.550     0.886    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y67         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.110     1.137    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X42Y66         SRLC32E                                      r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.817     1.183    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y66         SRLC32E                                      r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X42Y66         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.084    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.600%)  route 0.184ns (55.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.548     0.884    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X50Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.184     1.215    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[25]
    SLICE_X49Y67         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.816     1.182    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X49Y67         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.013     1.160    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.212ns (48.994%)  route 0.221ns (51.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.552     0.888    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y53         FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[1]/Q
                         net (fo=2, routed)           0.221     1.272    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[1]
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.048     1.320 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.320    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[36]
    SLICE_X45Y53         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.824     1.190    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X45Y53         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.107     1.262    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.384%)  route 0.224ns (63.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.550     0.886    system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X51Y60         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/Q
                         net (fo=2, routed)           0.224     1.237    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rid[11]
    SLICE_X48Y60         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.822     1.188    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y60         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y60         FDRE (Hold_fdre_C_D)         0.025     1.178    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.439%)  route 0.205ns (49.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.543     0.879    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X50Y70         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/Q
                         net (fo=3, routed)           0.205     1.248    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11][2]
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.293 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.293    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_awaddr[0]
    SLICE_X48Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.811     1.177    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.091     1.233    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.109%)  route 0.261ns (64.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.551     0.887    system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y58         FDRE                                         r  system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[11]/Q
                         net (fo=2, routed)           0.261     1.288    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rid[11]
    SLICE_X48Y59         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.823     1.189    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y59         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.070     1.224    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.851%)  route 0.218ns (49.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.545     0.881    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X49Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     1.009 f  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=10, routed)          0.218     1.227    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]_0[40]
    SLICE_X50Y71         LUT6 (Prop_lut6_I0_O)        0.098     1.325 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.325    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[2]
    SLICE_X50Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.808     1.174    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X50Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121     1.260    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.251ns (54.264%)  route 0.212ns (45.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.565     0.901    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[29]/Q
                         net (fo=1, routed)           0.212     1.260    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[29]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.103     1.363 r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1/O
                         net (fo=1, routed)           0.000     1.363    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4232, routed)        0.826     1.192    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y50         FDRE                                         r  system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.131     1.293    system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8   system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8   system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10  system_i/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10  system_i/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y56  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y56  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y51  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y51  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y58  system_i/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y58  system_i/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y48  system_i/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y56  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y56  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y51  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y51  system_i/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y58  system_i/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y58  system_i/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



