{
  "questions": [
    {
      "question": "What is the primary purpose of a \"Netlist\" in digital IC design?",
      "options": [
        "To specify the physical layout geometry of transistors on the silicon die.",
        "To describe the interconnections between logical components (e.g., gates, flip-flops) and their ports.",
        "To define the precise timing constraints and clock frequencies for the entire design.",
        "To generate the automated test patterns for manufacturing defect detection.",
        "To store the original Register Transfer Level (RTL) behavioral description."
      ],
      "correct": 1
    },
    {
      "question": "In a pipelined processor, what is the primary purpose of \"branch prediction\"?",
      "options": [
        "To reduce the overall number of instructions that need to be executed by the program.",
        "To predict the outcome of complex arithmetic operations to accelerate data path computations.",
        "To guess the target address or outcome of conditional branch instructions to avoid pipeline stalls.",
        "To determine the most efficient memory access patterns for better cache utilization.",
        "To prioritize which instructions should be dispatched to execution units in a superscalar processor."
      ],
      "correct": 2
    },
    {
      "question": "Which of the following best describes the primary role of \"synthesis\" in the digital IC design flow?",
      "options": [
        "The process of verifying the design's functional correctness through extensive simulation.",
        "The translation of a high-level Register Transfer Level (RTL) description into an optimized gate-level netlist.",
        "The step where the gate-level netlist is mapped to a physical layout on the silicon die.",
        "The analysis of the circuit's power consumption and thermal characteristics.",
        "The generation of test vectors for Design for Testability (DFT) implementation."
      ],
      "correct": 1
    },
    {
      "question": "In post-layout timing analysis, what is the significance of \"On-Chip Variation (OCV)\"?",
      "options": [
        "It refers to the statistical distribution of different memory types (e.g., SRAM, DRAM) used on a single chip.",
        "It quantifies the dynamic power fluctuations across various functional blocks within the SoC.",
        "It models the statistical variations in gate delays and interconnect delays due to manufacturing process variations, temperature, and voltage gradients across the chip, impacting timing closure.",
        "It describes the capability of a chip to operate at different clock frequencies based on performance requirements.",
        "It aims to equalize the signal propagation delays for all critical paths across the chip."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary function of a \"Reservation Station\" in a modern out-of-order execution processor?",
      "options": [
        "To store the results of instructions that have completed execution but are waiting to be committed to architectural state.",
        "To hold instructions whose operands are not yet available, awaiting their readiness before dispatching them to an execution unit.",
        "To reorder instructions back into their original program order for precise exception handling and retirement.",
        "To manage the mapping between logical registers specified by the ISA and physical registers in the processor's register file.",
        "To cache frequently accessed instruction sequences to reduce instruction fetch latency."
      ],
      "correct": 1
    }
  ]
}