# 16BitMipsVHDL <!-- omit in toc -->

Bilgisayar Mimarisi Proje Ã–devi - 2019

> PDF iÃ§in [buraya](./16BitMipsVHDL.pdf) bakabilirsin.

| Ä°sim                     | Ã–ÄŸrenci No |
| ------------------------ | ---------- |
| Yunus Emre Ak            | 1306150001 |
| Sefa YalÃ§Ä±ndaÄŸ           | 1306150069 |
| Ahmet Demir              | 1306150003 |
| Muhammed Furkan YÄ±ldÄ±rÄ±m | 1306150032 |

## Ä°Ã§erikler <!-- omit in toc -->

- [TanÄ±tÄ±m](#Tan%C4%B1t%C4%B1m)
  - [Birebir VarsayÄ±msal EÅŸleÅŸtirilmiÅŸ Hali](#Birebir-Varsay%C4%B1msal-E%C5%9Fle%C5%9Ftirilmi%C5%9F-Hali)
  - [Ä°stenilene GÃ¶re SadeleÅŸtirilmiÅŸ Hali](#%C4%B0stenilene-G%C3%B6re-Sadele%C5%9Ftirilmi%C5%9F-Hali)
  - [Orjinal Hali](#Orjinal-Hali)
- [Gereksinimler](#Gereksinimler)
  - [XILINX ISE Design Studio](#XILINX-ISE-Design-Studio)
  - [XILINX KullanÄ±mÄ±](#XILINX-Kullan%C4%B1m%C4%B1)
    - [Proje OluÅŸturma](#Proje-Olu%C5%9Fturma)
    - [Proje Ä°ÅŸlemleri](#Proje-%C4%B0%C5%9Flemleri)
    - [SimÃ¼le Etme](#Sim%C3%BCle-Etme)
  - [Teslim Åekli](#Teslim-%C5%9Eekli)
- [Ã‡alÄ±ÅŸma NotlarÄ±](#%C3%87al%C4%B1%C5%9Fma-Notlar%C4%B1)
  - [Hata Ã‡Ã¶zÃ¼mleri](#Hata-%C3%87%C3%B6z%C3%BCmleri)
    - [VirtualBox Host only Adaptor Disappeared HatasÄ±](#VirtualBox-Host-only-Adaptor-Disappeared-Hatas%C4%B1)
    - [Wait Statement Without UNTIL Clause not Supported for Synthesis HatasÄ±](#Wait-Statement-Without-UNTIL-Clause-not-Supported-for-Synthesis-Hatas%C4%B1)
  - [Similasyon NotlarÄ±](#Similasyon-Notlar%C4%B1)
  - [Eksiklik NotlarÄ±](#Eksiklik-Notlar%C4%B1)
  - [VHDL YapÄ±sÄ±](#VHDL-Yap%C4%B1s%C4%B1)
- [OlasÄ± Sorunlar](#Olas%C4%B1-Sorunlar)
- [YapÄ±lacaklar](#Yap%C4%B1lacaklar)
- [Harici BaÄŸlantÄ±lar](#Harici-Ba%C4%9Flant%C4%B1lar)

<div class="page"/>

## TanÄ±tÄ±m

### Birebir VarsayÄ±msal EÅŸleÅŸtirilmiÅŸ Hali

![birebir](res/Birebir&#32;Hali.png)

### Ä°stenilene GÃ¶re SadeleÅŸtirilmiÅŸ Hali

![sade](res/SadeleÅŸtirilmiÅŸ&#32;hal.png)

### Orjinal Hali

![orijin](res/Orjinal&#32;Hali.png)

<div class="page"/>

## Gereksinimler

Proje Ã¶devinin PDF'ine [buradan][Proje Ã–devi] yararlandÄ±ÄŸÄ±m kaynaÄŸa [buradan][16bit Mips VHDL] ulaÅŸabilirsin

- Grup sayÄ±sÄ± 5 kiÅŸiliktir
- Son teslim tarihi: 15.05.2019 Ã‡arÅŸamba
- XILINX ISE Design Studio
- VHDL bilgisi

### XILINX ISE Design Studio

- Resmi sitesinde indirmek iÃ§in [buraya][XILINX ISE Design Studio] tÄ±klayabilirsin
  - Username: `yemreak`
  - Password: `yemreak.com1`
- **XILINX ISE Design Studio**'yu direkt olarak [buradan][XILINX ISE Design Studio - Direct] indirebilirsin.
- **Drive** Ã¼zerinden indirmek iÃ§in [buraya][XILINX ISE Design Studio - Drive] bakabilirsin.

### XILINX KullanÄ±mÄ±

HocanÄ±n hazÄ±rlamÄ±ÅŸ olduÄŸu videolar:

- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #1](https://www.youtube.com/watch?v=-SZuTT3xa18)
- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #2](https://www.youtube.com/watch?v=H7jihUQz-Io)
- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #3](https://www.youtube.com/watch?v=Sw5ktjHl1zc)

> Alttaki bilgilerde yapÄ±lacak iÅŸlermler Ã¶zetlenmiÅŸtir.

#### Proje OluÅŸturma

- `New Project`
- Top-level source type: `HDL`
- `XST`, `ISIM`, Preffered Language: `VHDL`

#### Proje Ä°ÅŸlemleri

- `New Source` > `VHDL_module`
- ModÃ¼lÃ¼ boÅŸ bÄ±rakÄ±n devam edin.

#### SimÃ¼le Etme

- Similasyon oluÅŸturmak iÃ§in [buraya][XILINX ISE - Simulation] bakabilirsin.
  - `Start with a semantic of the top-level block`
- SimÃ¼lasyona veri giriÅŸi iÃ§in [buraya][ISIM Simulator] bakabailirsin.
  - `restart` Yeniden baÅŸlatma
  - `put <pbje_ismi> <deÄŸer>` Veri atama
    - Ã–rn: `put tt_g1 0`
  - `run all` Hepsini Ã§alÄ±ÅŸtÄ±rma

<div class="page"/>

### Teslim Åekli

- Similasyon sonuÃ§larÄ± raporlanacak ve pdf haline getirilecek
- Verilen *instruction*'larÄ±n hepsi gerÃ§ekleÅŸtirilecek
- SonuÃ§lar similatÃ¶rde gÃ¶sterilecek
- PDF ile `.vhd` uzantÄ±lÄ± kaynak kodlarÄ±nÄ± sisteme yÃ¼klenecek
  - Aksis - DÃ¶kÃ¼man paylaÅŸÄ±mÄ± - Bilgisayar Mimarisi - Proje

## Ã‡alÄ±ÅŸma NotlarÄ±

- `mips.vhd` dosyasÄ± `Implement top level module` olarak Ã§alÄ±ÅŸtÄ±rÄ±lmalÄ±
- `testbench.vhd` dosyasÄ±nÄ±n `Source` ayarlarÄ±nda `All` yerine `Simulation` seÃ§ilmeli
- `add`, `sub`, `and`, `slt` gibi komutlar R type'dÄ±r, **ALU OP** ile gerÃ§ekleÅŸtirilir
- `X"..."` komutu 16bit anlamÄ±na gelmektedir
  - `x"000"` deÄŸeri `"000000000000"` (4*3 = 12 tane 0) deÄŸerine denktir
- Clock deÄŸerini otomatik olarak atamak iÃ§in `isim force add {/mips_vhdl/clk} 1 -radix bin -value 0 -radix bin -time 100 ns -repeat 200 ns`

### Hata Ã‡Ã¶zÃ¼mleri

#### VirtualBox Host only Adaptor Disappeared HatasÄ±

`VirtualBox host only adaptor disappeared (Interface (â€˜VirtualBox Host-Only Ethernet Adapterâ€™) is not a Host-Only Adapter interface (VERR_INTERNAL_ERROR) SOLVED` hatasÄ± iÃ§in [buraya][Hata Ã‡Ã¶zÃ¼mÃ¼ 1] bakabilirsin.

![ss1](res/ss1.png)
![ss2](res/ss2.png)
![ss3](res/ss3.png)
![ss4](res/ss4.png)

<div class="page"/>

#### Wait Statement Without UNTIL Clause not Supported for Synthesis HatasÄ±

`Error: wait statement without UNTIL clause not supported for synthesis` sorunu Ã§Ã¶zÃ¼mÃ¼ iÃ§in [buraya][Wait until sorunu] bakabilirsin.

![ss5](res/ss5.png)

### Similasyon NotlarÄ±

Similasyonu Ã§alÄ±ÅŸtÄ±rmak iÃ§in yazdÄ±ÄŸÄ±mÄ±z komutlar.

```isim
put reset 1
put clk 0
run
isim force add {/mips_vhdl/clk} 1 -radix bin -value 0 -radix bin -time 100 ns -repeat 200 ns
put reset 0
# 2.60us Ã§alÄ±ÅŸtÄ±r
```

### Eksiklik NotlarÄ±

- `Bne` komutu elden eklendiÄŸi (out sinyal oluÅŸturulmadÄ±ÄŸÄ±) iÃ§in `Branch_ne_out` deÄŸiÅŸkeni bulunmamaktadÄ±r

<div class="page"/>

### VHDL YapÄ±sÄ±

![src_explain](res/processorComponents.png)

## OlasÄ± Sorunlar

- 16Bit olmasÄ± sorun teÅŸkil edebilir

## YapÄ±lacaklar

- [x] Baz alÄ±nan kaynaÄŸÄ±n test edilmesi gerek
- [x] VHDL kodlarÄ± dosyalÄ± yapÄ± ile bu projeye yerleÅŸtirilecek

## Harici BaÄŸlantÄ±lar

- [16bit Mips VHDL]
- [MIPS-Processor-VHDL - Github]
- [PiJoules/MIPS-processor]
- [dugagjin/MIPS]

[Proje Ã–devi]: https://drive.google.com/open?id=1eWEJXmVy-XBVtcUSaC1gVu5lnZK-_lmq
[XILINX ISE Design Studio]: https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html
[XILINX ISE Design Studio - Direct]: https://xilinx-ax-dl.entitlenow.com/dl/ul/2018/02/21/R209898474/Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip/70f417f0787735862bdf9e9e3107e2af/5CC73BF4?akdm=0&filename=Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip
[XILINX ISE Design Studio - Drive]: https://drive.google.com/open?id=1-4j-ZBZmA5axu2G3ebxcITROWsR2IUny
[XILINX ISE - Simulation]: https://youtu.be/H7jihUQz-Io?t=637
[ISIM Simulator]: https://youtu.be/Sw5ktjHl1zc?t=576
[Hata Ã‡Ã¶zÃ¼mÃ¼ 1]: https://darrenoneill.eu/?p=627
[Wait until sorunu]: https://forums.xilinx.com/t5/General-Technical-Discussion/Error-wait-statement-without-UNTIL-clause-not-supported-for/m-p/496314/highlight/true#M19498

[16bit Mips VHDL]: https://www.fpga4student.com/2017/09/vhdl-code-for-mips-processor.html
[MIPS-Processor-VHDL - Github]: https://github.com/cm4233/MIPS-Processor-VHDL
[PiJoules/MIPS-processor]: https://github.com/PiJoules/MIPS-processor
[dugagjin/MIPS]: https://github.com/dugagjin/MIPS

## ğŸ’– Destek ve Ä°letiÅŸim

â€‹[â€‹![Github](https://drive.google.com/uc?id=1PzkuWOoBNMg0uOMmqwHtVoYt0WCqi-O5)â€‹](https://github.com/yedhrab) [â€‹![LinkedIn](https://drive.google.com/uc?id=1hvdil0ZHVEzekQ4AYELdnPOqzunKpnzJ)â€‹](https://www.linkedin.com/in/yemreak/) [â€‹![Website](https://drive.google.com/uc?id=1wR8Ph0FBs36ZJl0Ud-HkS0LZ9b66JBqJ)â€‹](https://yemreak.com/) [â€‹![Mail](https://drive.google.com/uc?id=142rP0hbrnY8T9kj_84_r7WxPG1hzWEcN)â€‹](mailto::yedhrab@gmail.com?subject=16BitMipsVHDL%20%7C%20Github)â€‹

â€‹[â€‹![Patreon](https://drive.google.com/uc?id=11YmCRmySX7v7QDFS62ST2JZuE70RFjDG)](https://www.patreon.com/yemreak/)

## ğŸ” Lisans

**The** [**Apache 2.0 License**](https://choosealicense.com/licenses/apache-2.0/) **Â©ï¸ Yunus Emre Ak**

![YEmreAk](https://drive.google.com/uc?id=1Wd_YLVOkAhXPVqFMx_aZyFvyTy_88H-Z)
