DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "readout_card"
unitName "fsfb_calc_pack"
)
]
instances [
(Instance
name "i_fsfb_proc_pidz"
duLibraryName "readout_card"
duName "fsfb_proc_pidz"
elements [
]
mwi 0
uid 390,0
)
(Instance
name "i_fsfb_proc_ramp"
duLibraryName "readout_card"
duName "fsfb_proc_ramp"
elements [
]
mwi 0
uid 600,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "ramp_dat_ltch_proc"
number "2"
)
(EmbeddedInstance
name "ramp_update_delay"
number "3"
)
(EmbeddedInstance
name "const_dat_ltch_proc"
number "4"
)
(EmbeddedInstance
name "fsfb_proc_mux"
number "5"
)
]
libraryRefs [
"ieee"
"readout_card"
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\fsfb_processor\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\fsfb_processor\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\fsfb_processor"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\fsfb_processor"
)
(vvPair
variable "date"
value "10/25/2004"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "fsfb_processor"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "fsfb_processor"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\fsfb_processor\\rtl.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\fsfb_processor\\rtl.bd"
)
(vvPair
variable "project_name"
value "mce"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "15:23:47"
)
(vvPair
variable "unit"
value "fsfb_processor"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
optionalChildren [
*1 (Net
uid 9,0
optionalChildren [
*2 (Property
uid 11,0
pclass "comment"
pname "1,0"
pvalue "-- internal signal declarations"
ptn "String"
)
*3 (Property
uid 12,0
pclass "comment"
pname "5,0"
pvalue "-- constant mode enable"
ptn "String"
)
]
name "const_mode_en"
type "std_logic"
orderNo 1
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,53600,54000,55200"
st "-- internal signal declarations
SIGNAL const_mode_en           : std_logic -- constant mode enable
"
)
)
*4 (Net
uid 13,0
optionalChildren [
*5 (Property
uid 15,0
pclass "comment"
pname "5,0"
pvalue "-- ramp mode enable"
ptn "String"
)
]
name "ramp_mode_en"
type "std_logic"
orderNo 2
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,55200,52000,56000"
st "SIGNAL ramp_mode_en            : std_logic -- ramp mode enable
"
)
)
*6 (Net
uid 16,0
optionalChildren [
*7 (Property
uid 18,0
pclass "comment"
pname "5,0"
pvalue "-- lock mode enable"
ptn "String"
)
]
name "lock_mode_en"
type "std_logic"
orderNo 3
declText (MLText
uid 17,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,56000,52000,56800"
st "SIGNAL lock_mode_en            : std_logic -- lock mode enable
"
)
)
*8 (Net
uid 19,0
optionalChildren [
*9 (Property
uid 21,0
pclass "comment"
pname "5,0"
pvalue "-- PIDZ lock mode result update"
ptn "String"
)
]
name "pidz_update"
type "std_logic"
orderNo 4
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,56800,58000,57600"
st "SIGNAL pidz_update             : std_logic -- PIDZ lock mode result update
"
)
)
*10 (Net
uid 22,0
optionalChildren [
*11 (Property
uid 24,0
pclass "comment"
pname "5,0"
pvalue "-- PIDZ sum"
ptn "String"
)
]
name "pidz_sum"
type "std_logic_vector"
bounds "(COEFF_QUEUE_DATA_WIDTH*2+1 downto 0)"
orderNo 5
declText (MLText
uid 23,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,57600,70000,58400"
st "SIGNAL pidz_sum                : std_logic_vector(COEFF_QUEUE_DATA_WIDTH*2+1 downto 0) -- PIDZ sum
"
)
)
*12 (Net
uid 25,0
optionalChildren [
*13 (Property
uid 27,0
pclass "comment"
pname "5,0"
pvalue "-- Ramp mode result update from ramp processor block"
ptn "String"
)
]
name "ramp_update"
type "std_logic"
orderNo 6
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,58400,68500,59200"
st "SIGNAL ramp_update             : std_logic -- Ramp mode result update from ramp processor block
"
)
)
*14 (Net
uid 28,0
optionalChildren [
*15 (Property
uid 30,0
pclass "comment"
pname "5,0"
pvalue "-- Actual ramp mode result update from fsfb processor"
ptn "String"
)
]
name "ramp_update_1d"
type "std_logic"
orderNo 7
declText (MLText
uid 29,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,59200,69000,60000"
st "SIGNAL ramp_update_1d          : std_logic -- Actual ramp mode result update from fsfb processor
"
)
)
*16 (Net
uid 31,0
optionalChildren [
*17 (Property
uid 33,0
pclass "comment"
pname "5,0"
pvalue "-- Ramp mode processor result"
ptn "String"
)
]
name "ramp_dat"
type "std_logic_vector"
bounds "(FSFB_QUEUE_DATA_WIDTH downto 0)"
orderNo 8
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,60000,76500,60800"
st "SIGNAL ramp_dat                : std_logic_vector(FSFB_QUEUE_DATA_WIDTH downto 0) -- Ramp mode processor result
"
)
)
*18 (Net
uid 34,0
optionalChildren [
*19 (Property
uid 36,0
pclass "comment"
pname "5,0"
pvalue "-- Latched ramp mode processor result (fixed for configurable number of frame cycles)"
ptn "String"
)
]
name "ramp_dat_ltch"
type "std_logic_vector"
bounds "(FSFB_QUEUE_DATA_WIDTH downto 0)"
orderNo 9
declText (MLText
uid 35,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,60800,104500,61600"
st "SIGNAL ramp_dat_ltch           : std_logic_vector(FSFB_QUEUE_DATA_WIDTH downto 0) -- Latched ramp mode processor result (fixed for configurable number of frame cycles)
"
)
)
*20 (Net
uid 37,0
optionalChildren [
*21 (Property
uid 39,0
pclass "comment"
pname "5,0"
pvalue "-- Latched constant mode result (to created consistent timing behaviour with ramp mode result)"
ptn "String"
)
]
name "const_dat_ltch"
type "std_logic_vector"
bounds "(FSFB_QUEUE_DATA_WIDTH downto 0)"
orderNo 10
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,61600,109000,62400"
st "SIGNAL const_dat_ltch          : std_logic_vector(FSFB_QUEUE_DATA_WIDTH downto 0) -- Latched constant mode result (to created consistent timing behaviour with ramp mode result)
"
)
)
*22 (PortIoIn
uid 40,0
shape (CompositeShape
uid 41,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 42,0
sl 0
ro 270
xt "-4000,17625,-2500,18375"
)
(Line
uid 43,0
sl 0
ro 270
xt "-2500,18000,-2000,18000"
pts [
"-2500,18000"
"-2000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 44,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45,0
va (VaSet
)
xt "-6500,17500,-5000,18500"
st "rst_i"
ju 2
blo "-5000,18300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 46,0
name "rst_i"
type "std_logic"
orderNo 11
declText (MLText
uid 47,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,34000,38000,34800"
st "rst_i                   : std_logic
"
)
)
*24 (PortIoIn
uid 54,0
shape (CompositeShape
uid 55,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 56,0
sl 0
ro 270
xt "-4000,16625,-2500,17375"
)
(Line
uid 57,0
sl 0
ro 270
xt "-2500,17000,-2000,17000"
pts [
"-2500,17000"
"-2000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 58,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 59,0
va (VaSet
)
xt "-7700,16500,-5000,17500"
st "clk_50_i"
ju 2
blo "-5000,17300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 60,0
name "clk_50_i"
type "std_logic"
orderNo 12
declText (MLText
uid 61,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,34800,38000,35600"
st "clk_50_i                : std_logic
"
)
)
*26 (PortIoIn
uid 68,0
shape (CompositeShape
uid 69,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 70,0
sl 0
ro 270
xt "-4000,14625,-2500,15375"
)
(Line
uid 71,0
sl 0
ro 270
xt "-2500,15000,-2000,15000"
pts [
"-2500,15000"
"-2000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 73,0
va (VaSet
)
xt "-10400,14500,-5000,15500"
st "coadd_done_i"
ju 2
blo "-5000,15300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 74,0
name "coadd_done_i"
type "std_logic"
orderNo 13
declText (MLText
uid 75,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,35600,38000,36400"
st "coadd_done_i            : std_logic
"
)
)
*28 (PortIoIn
uid 82,0
shape (CompositeShape
uid 83,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 84,0
sl 0
ro 270
xt "80000,-1375,81500,-625"
)
(Line
uid 85,0
sl 0
ro 270
xt "81500,-1000,82000,-1000"
pts [
"81500,-1000"
"82000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 86,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 87,0
va (VaSet
)
xt "71400,-1500,79000,-500"
st "current_coadd_dat_i"
ju 2
blo "79000,-700"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 88,0
name "current_coadd_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(COADD_QUEUE_DATA_WIDTH-1 downto 0)"
orderNo 14
declText (MLText
uid 89,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,36400,59500,37200"
st "current_coadd_dat_i     : STD_LOGIC_VECTOR(COADD_QUEUE_DATA_WIDTH-1 downto 0)
"
)
)
*30 (PortIoIn
uid 96,0
shape (CompositeShape
uid 97,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 98,0
sl 0
ro 270
xt "80000,-375,81500,375"
)
(Line
uid 99,0
sl 0
ro 270
xt "81500,0,82000,0"
pts [
"81500,0"
"82000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 100,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101,0
va (VaSet
)
xt "72400,-500,79000,500"
st "current_diff_dat_i"
ju 2
blo "79000,300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 102,0
name "current_diff_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(COADD_QUEUE_DATA_WIDTH-1 downto 0)"
orderNo 15
declText (MLText
uid 103,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,37200,59500,38000"
st "current_diff_dat_i      : STD_LOGIC_VECTOR(COADD_QUEUE_DATA_WIDTH-1 downto 0)
"
)
)
*32 (PortIoIn
uid 110,0
shape (CompositeShape
uid 111,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 112,0
sl 0
ro 270
xt "80000,625,81500,1375"
)
(Line
uid 113,0
sl 0
ro 270
xt "81500,1000,82000,1000"
pts [
"81500,1000"
"82000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 114,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 115,0
va (VaSet
)
xt "70400,500,79000,1500"
st "current_integral_dat_i"
ju 2
blo "79000,1300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 116,0
name "current_integral_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(COADD_QUEUE_DATA_WIDTH-1 downto 0)"
orderNo 16
declText (MLText
uid 117,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,38000,59500,38800"
st "current_integral_dat_i  : STD_LOGIC_VECTOR(COADD_QUEUE_DATA_WIDTH-1 downto 0)
"
)
)
*34 (PortIoIn
uid 124,0
shape (CompositeShape
uid 125,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 126,0
sl 0
ro 270
xt "42000,4625,43500,5375"
)
(Line
uid 127,0
sl 0
ro 270
xt "43500,5000,44000,5000"
pts [
"43500,5000"
"44000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 128,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 129,0
va (VaSet
)
xt "33600,4500,41000,5500"
st "ramp_update_new_i"
ju 2
blo "41000,5300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 130,0
name "ramp_update_new_i"
type "std_logic"
orderNo 17
declText (MLText
uid 131,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,38800,38000,39600"
st "ramp_update_new_i       : std_logic
"
)
)
*36 (PortIoIn
uid 138,0
shape (CompositeShape
uid 139,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 140,0
sl 0
ro 270
xt "-4000,15625,-2500,16375"
)
(Line
uid 141,0
sl 0
ro 270
xt "-2500,16000,-2000,16000"
pts [
"-2500,16000"
"-2000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 142,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 143,0
va (VaSet
)
xt "-13700,15500,-5000,16500"
st "initialize_window_ext_i"
ju 2
blo "-5000,16300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 144,0
name "initialize_window_ext_i"
type "std_logic"
orderNo 18
declText (MLText
uid 145,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,39600,38000,40400"
st "initialize_window_ext_i : std_logic
"
)
)
*38 (PortIoIn
uid 152,0
shape (CompositeShape
uid 153,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 154,0
sl 0
ro 270
xt "4000,2625,5500,3375"
)
(Line
uid 155,0
sl 0
ro 270
xt "5500,3000,6000,3000"
pts [
"5500,3000"
"6000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 156,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157,0
va (VaSet
)
xt "-6000,2500,3000,3500"
st "previous_fsfb_dat_rdy_i"
ju 2
blo "3000,3300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 158,0
name "previous_fsfb_dat_rdy_i"
type "std_logic"
orderNo 19
declText (MLText
uid 159,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,40400,38000,41200"
st "previous_fsfb_dat_rdy_i : std_logic
"
)
)
*40 (PortIoIn
uid 166,0
shape (CompositeShape
uid 167,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 168,0
sl 0
ro 270
xt "4000,3625,5500,4375"
)
(Line
uid 169,0
sl 0
ro 270
xt "5500,4000,6000,4000"
pts [
"5500,4000"
"6000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 170,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 171,0
va (VaSet
)
xt "-4200,3500,3000,4500"
st "previous_fsfb_dat_i"
ju 2
blo "3000,4300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 172,0
name "previous_fsfb_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(FSFB_QUEUE_DATA_WIDTH downto 0)"
orderNo 20
declText (MLText
uid 173,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,41200,58000,42000"
st "previous_fsfb_dat_i     : STD_LOGIC_VECTOR(FSFB_QUEUE_DATA_WIDTH downto 0)
"
)
)
*42 (PortIoIn
uid 180,0
shape (CompositeShape
uid 181,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 182,0
sl 0
ro 270
xt "-4000,13625,-2500,14375"
)
(Line
uid 183,0
sl 0
ro 270
xt "-2500,14000,-2000,14000"
pts [
"-2500,14000"
"-2000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 184,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 185,0
va (VaSet
)
xt "-10400,13500,-5000,14500"
st "servo_mode_i"
ju 2
blo "-5000,14300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 186,0
name "servo_mode_i"
type "STD_LOGIC_VECTOR"
bounds "(SERVO_MODE_SEL_WIDTH-1 downto 0)"
orderNo 21
declText (MLText
uid 187,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,42000,58500,42800"
st "servo_mode_i            : STD_LOGIC_VECTOR(SERVO_MODE_SEL_WIDTH-1 downto 0)
"
)
)
*44 (PortIoIn
uid 194,0
shape (CompositeShape
uid 195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 196,0
sl 0
ro 270
xt "4000,4625,5500,5375"
)
(Line
uid 197,0
sl 0
ro 270
xt "5500,5000,6000,5000"
pts [
"5500,5000"
"6000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199,0
va (VaSet
)
xt "-3700,4500,3000,5500"
st "ramp_step_size_i"
ju 2
blo "3000,5300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 200,0
name "ramp_step_size_i"
type "STD_LOGIC_VECTOR"
bounds "(RAMP_STEP_WIDTH-1 downto 0)"
orderNo 22
declText (MLText
uid 201,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,42800,56000,43600"
st "ramp_step_size_i        : STD_LOGIC_VECTOR(RAMP_STEP_WIDTH-1 downto 0)
"
)
)
*46 (PortIoIn
uid 208,0
shape (CompositeShape
uid 209,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 210,0
sl 0
ro 270
xt "4000,5625,5500,6375"
)
(Line
uid 211,0
sl 0
ro 270
xt "5500,6000,6000,6000"
pts [
"5500,6000"
"6000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 212,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 213,0
va (VaSet
)
xt "-1900,5500,3000,6500"
st "ramp_amp_i"
ju 2
blo "3000,6300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 214,0
name "ramp_amp_i"
type "STD_LOGIC_VECTOR"
bounds "(RAMP_AMP_WIDTH-1 downto 0)"
orderNo 23
declText (MLText
uid 215,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,43600,55500,44400"
st "ramp_amp_i              : STD_LOGIC_VECTOR(RAMP_AMP_WIDTH-1 downto 0)
"
)
)
*48 (PortIoIn
uid 222,0
shape (CompositeShape
uid 223,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 224,0
sl 0
ro 270
xt "90000,23625,91500,24375"
)
(Line
uid 225,0
sl 0
ro 270
xt "91500,24000,92000,24000"
pts [
"91500,24000"
"92000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 226,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 227,0
va (VaSet
)
xt "84500,23500,89000,24500"
st "const_val_i"
ju 2
blo "89000,24300"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 228,0
name "const_val_i"
type "STD_LOGIC_VECTOR"
bounds "(CONST_VAL_WIDTH-1 downto 0)"
orderNo 24
declText (MLText
uid 229,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,44400,56000,45200"
st "const_val_i             : STD_LOGIC_VECTOR(CONST_VAL_WIDTH-1 downto 0)
"
)
)
*50 (PortIoIn
uid 236,0
shape (CompositeShape
uid 237,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 238,0
sl 0
ro 270
xt "80000,1625,81500,2375"
)
(Line
uid 239,0
sl 0
ro 270
xt "81500,2000,82000,2000"
pts [
"81500,2000"
"82000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 240,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 241,0
va (VaSet
)
xt "76600,1500,79000,2500"
st "p_dat_i"
ju 2
blo "79000,2300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 242,0
name "p_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
orderNo 25
declText (MLText
uid 243,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,45200,59500,46000"
st "p_dat_i                 : STD_LOGIC_VECTOR(COEFF_QUEUE_DATA_WIDTH-1 downto 0)
"
)
)
*52 (PortIoIn
uid 250,0
shape (CompositeShape
uid 251,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 252,0
sl 0
ro 270
xt "80000,2625,81500,3375"
)
(Line
uid 253,0
sl 0
ro 270
xt "81500,3000,82000,3000"
pts [
"81500,3000"
"82000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 254,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 255,0
va (VaSet
)
xt "76800,2500,79000,3500"
st "i_dat_i"
ju 2
blo "79000,3300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 256,0
name "i_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
orderNo 26
declText (MLText
uid 257,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,46000,59500,46800"
st "i_dat_i                 : STD_LOGIC_VECTOR(COEFF_QUEUE_DATA_WIDTH-1 downto 0)
"
)
)
*54 (PortIoIn
uid 264,0
shape (CompositeShape
uid 265,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 266,0
sl 0
ro 270
xt "80000,3625,81500,4375"
)
(Line
uid 267,0
sl 0
ro 270
xt "81500,4000,82000,4000"
pts [
"81500,4000"
"82000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 268,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 269,0
va (VaSet
)
xt "76600,3500,79000,4500"
st "d_dat_i"
ju 2
blo "79000,4300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 270,0
name "d_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
orderNo 27
declText (MLText
uid 271,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,46800,59500,47600"
st "d_dat_i                 : STD_LOGIC_VECTOR(COEFF_QUEUE_DATA_WIDTH-1 downto 0)
"
)
)
*56 (PortIoIn
uid 278,0
shape (CompositeShape
uid 279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 280,0
sl 0
ro 270
xt "80000,4625,81500,5375"
)
(Line
uid 281,0
sl 0
ro 270
xt "81500,5000,82000,5000"
pts [
"81500,5000"
"82000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 282,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 283,0
va (VaSet
)
xt "76600,4500,79000,5500"
st "z_dat_i"
ju 2
blo "79000,5300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 284,0
name "z_dat_i"
type "STD_LOGIC_VECTOR"
bounds "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
orderNo 28
declText (MLText
uid 285,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,47600,59500,48400"
st "z_dat_i                 : STD_LOGIC_VECTOR(COEFF_QUEUE_DATA_WIDTH-1 downto 0)
"
)
)
*58 (PortIoOut
uid 292,0
shape (CompositeShape
uid 293,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 294,0
sl 0
ro 270
xt "69500,5625,71000,6375"
)
(Line
uid 295,0
sl 0
ro 270
xt "69000,6000,69500,6000"
pts [
"69000,6000"
"69500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 296,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 297,0
va (VaSet
)
xt "72000,5500,79300,6500"
st "fsfb_proc_update_o"
blo "72000,6300"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 298,0
name "fsfb_proc_update_o"
type "std_logic"
orderNo 29
declText (MLText
uid 299,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,48400,38000,49200"
st "fsfb_proc_update_o      : std_logic
"
)
)
*60 (PortIoOut
uid 306,0
shape (CompositeShape
uid 307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 308,0
sl 0
ro 270
xt "122500,5625,124000,6375"
)
(Line
uid 309,0
sl 0
ro 270
xt "122000,6000,122500,6000"
pts [
"122000,6000"
"122500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 310,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 311,0
va (VaSet
)
xt "125000,5500,131100,6500"
st "fsfb_proc_dat_o"
blo "125000,6300"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 312,0
name "fsfb_proc_dat_o"
type "STD_LOGIC_VECTOR"
bounds "(FSFB_QUEUE_DATA_WIDTH downto 0)"
orderNo 30
declText (MLText
uid 313,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,49200,58000,50000"
st "fsfb_proc_dat_o         : STD_LOGIC_VECTOR(FSFB_QUEUE_DATA_WIDTH downto 0)
"
)
)
*62 (SaComponent
uid 390,0
optionalChildren [
*63 (CptPort
uid 399,0
optionalChildren [
*64 (Property
uid 403,0
pclass "comment"
pname "1,0"
pvalue "-- global signals"
ptn "String"
)
*65 (Property
uid 404,0
pclass "comment"
pname "5,0"
pvalue "-- global reset"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,8625,84000,9375"
)
n "rst_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 402,0
va (VaSet
)
xt "85000,8500,86500,9500"
st "rst_i"
blo "85000,9300"
)
)
)
*66 (CptPort
uid 405,0
optionalChildren [
*67 (Property
uid 409,0
pclass "comment"
pname "5,0"
pvalue "-- global clock"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,7625,84000,8375"
)
n "clk_50_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "85000,7500,87700,8500"
st "clk_50_i"
blo "85000,8300"
)
)
)
*68 (CptPort
uid 410,0
optionalChildren [
*69 (Property
uid 414,0
pclass "comment"
pname "1,0"
pvalue "-- signals from adc_sample_coadd block"
ptn "String"
)
*70 (Property
uid 415,0
pclass "comment"
pname "5,0"
pvalue "-- done signal issued by coadd block to indicate coadd data valid (one-clk period pulse)"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,6625,84000,7375"
)
n "coadd_done_i"
t "std_logic"
o 3
r 3
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 413,0
va (VaSet
)
xt "85000,6500,90400,7500"
st "coadd_done_i"
blo "85000,7300"
)
)
)
*71 (CptPort
uid 416,0
optionalChildren [
*72 (Property
uid 420,0
pclass "comment"
pname "5,0"
pvalue "-- current coadded value"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-1375,84000,-625"
)
n "current_coadd_dat_i"
t "STD_LOGIC_VECTOR"
b "(COADD_QUEUE_DATA_WIDTH-1 downto 0)"
o 4
r 4
tg (CPTG
uid 418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 419,0
va (VaSet
)
xt "85000,-1500,92600,-500"
st "current_coadd_dat_i"
blo "85000,-700"
)
)
)
*73 (CptPort
uid 421,0
optionalChildren [
*74 (Property
uid 425,0
pclass "comment"
pname "5,0"
pvalue "-- current difference"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-375,84000,375"
)
n "current_diff_dat_i"
t "STD_LOGIC_VECTOR"
b "(COADD_QUEUE_DATA_WIDTH-1 downto 0)"
o 5
r 5
tg (CPTG
uid 423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 424,0
va (VaSet
)
xt "85000,-500,91600,500"
st "current_diff_dat_i"
blo "85000,300"
)
)
)
*75 (CptPort
uid 426,0
optionalChildren [
*76 (Property
uid 430,0
pclass "comment"
pname "5,0"
pvalue "-- current integral"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,625,84000,1375"
)
n "current_integral_dat_i"
t "STD_LOGIC_VECTOR"
b "(COADD_QUEUE_DATA_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 429,0
va (VaSet
)
xt "85000,500,93600,1500"
st "current_integral_dat_i"
blo "85000,1300"
)
)
)
*77 (CptPort
uid 431,0
optionalChildren [
*78 (Property
uid 435,0
pclass "comment"
pname "1,0"
pvalue "-- control signals from configuration registers"
ptn "String"
)
*79 (Property
uid 436,0
pclass "comment"
pname "5,0"
pvalue "-- lock mode enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,5625,84000,6375"
)
n "lock_mode_en_i"
t "std_logic"
o 7
r 7
tg (CPTG
uid 433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
)
xt "85000,5500,91100,6500"
st "lock_mode_en_i"
blo "85000,6300"
)
)
)
*80 (CptPort
uid 437,0
optionalChildren [
*81 (Property
uid 441,0
pclass "comment"
pname "1,0"
pvalue "-- PIDZ coefficient queue interface"
ptn "String"
)
*82 (Property
uid 442,0
pclass "comment"
pname "5,0"
pvalue "-- P coefficient input, to be multiplied with current coadded value"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,1625,84000,2375"
)
n "p_dat_i"
t "STD_LOGIC_VECTOR"
b "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
o 8
r 8
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "85000,1500,87400,2500"
st "p_dat_i"
blo "85000,2300"
)
)
)
*83 (CptPort
uid 443,0
optionalChildren [
*84 (Property
uid 447,0
pclass "comment"
pname "5,0"
pvalue "-- I coefficient input, to be multiplied with current integral"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,2625,84000,3375"
)
n "i_dat_i"
t "STD_LOGIC_VECTOR"
b "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
o 9
r 9
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
)
xt "85000,2500,87200,3500"
st "i_dat_i"
blo "85000,3300"
)
)
)
*85 (CptPort
uid 448,0
optionalChildren [
*86 (Property
uid 452,0
pclass "comment"
pname "5,0"
pvalue "-- D coefficient input, to be multiplied with current difference"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,3625,84000,4375"
)
n "d_dat_i"
t "STD_LOGIC_VECTOR"
b "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
o 10
r 10
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
)
xt "85000,3500,87400,4500"
st "d_dat_i"
blo "85000,4300"
)
)
)
*87 (CptPort
uid 453,0
optionalChildren [
*88 (Property
uid 457,0
pclass "comment"
pname "5,0"
pvalue "-- Z coefficient input, to be added to the three multiply results"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,4625,84000,5375"
)
n "z_dat_i"
t "STD_LOGIC_VECTOR"
b "(COEFF_QUEUE_DATA_WIDTH-1 downto 0)"
o 11
r 11
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "85000,4500,87400,5500"
st "z_dat_i"
blo "85000,5300"
)
)
)
*89 (CptPort
uid 458,0
optionalChildren [
*90 (Property
uid 462,0
pclass "comment"
pname "1,0"
pvalue "-- outputs from first stage feedback processor block"
ptn "String"
)
*91 (Property
uid 463,0
pclass "comment"
pname "5,0"
pvalue "-- update pulse to indicate P*Xn+I*In+D*Dn+Z result is ready"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,8625,104750,9375"
)
n "fsfb_proc_pidz_update_o"
t "std_logic"
m 1
o 12
r 12
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "93500,8500,103000,9500"
st "fsfb_proc_pidz_update_o"
ju 2
blo "103000,9300"
)
)
)
*92 (CptPort
uid 464,0
optionalChildren [
*93 (Property
uid 468,0
pclass "comment"
pname "5,0"
pvalue "-- P*Xn+I*In+D*Dn+Z result"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,-1375,104750,-625"
)
n "fsfb_proc_pidz_sum_o"
t "STD_LOGIC_VECTOR"
b "(COEFF_QUEUE_DATA_WIDTH*2+1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 466,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 467,0
va (VaSet
)
xt "94300,-1500,103000,-500"
st "fsfb_proc_pidz_sum_o"
ju 2
blo "103000,-700"
)
)
)
*94 (CommentText
uid 547,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 548,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "94500,10000,109500,14000"
)
text (MLText
uid 549,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "94700,10200,107900,14200"
st "
 instance port mappings
   
    this block performs the lock mode operation

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 391,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,-2000,104000,10000"
)
ttg (MlTextGroup
uid 392,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 393,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "90500,9000,96200,10000"
st "readout_card"
blo "90500,9800"
)
*96 (Text
uid 394,0
va (VaSet
font "Arial,8,1"
)
xt "90500,10000,96900,11000"
st "fsfb_proc_pidz"
blo "90500,10800"
)
*97 (Text
uid 395,0
va (VaSet
font "Arial,8,1"
)
xt "90500,11000,97500,12000"
st "i_fsfb_proc_pidz"
blo "90500,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 396,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 397,0
text (MLText
uid 398,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "79100,-13500,79100,-13500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*98 (SaComponent
uid 600,0
optionalChildren [
*99 (CptPort
uid 609,0
optionalChildren [
*100 (Property
uid 613,0
pclass "comment"
pname "1,0"
pvalue "-- global signals"
ptn "String"
)
*101 (Property
uid 614,0
pclass "comment"
pname "5,0"
pvalue "-- global reset"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,6625,8000,7375"
)
n "rst_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 612,0
va (VaSet
)
xt "9000,6500,10500,7500"
st "rst_i"
blo "9000,7300"
)
)
)
*102 (CptPort
uid 615,0
optionalChildren [
*103 (Property
uid 619,0
pclass "comment"
pname "5,0"
pvalue "-- global clock"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,7625,8000,8375"
)
n "clk_50_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 618,0
va (VaSet
)
xt "9000,7500,11700,8500"
st "clk_50_i"
blo "9000,8300"
)
)
)
*104 (CptPort
uid 620,0
optionalChildren [
*105 (Property
uid 624,0
pclass "comment"
pname "1,0"
pvalue "-- adder/subtractor input from first stage feedback queue"
ptn "String"
)
*106 (Property
uid 625,0
pclass "comment"
pname "5,0"
pvalue "-- indiate previous fsfb queue value is ready"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,2625,8000,3375"
)
n "previous_fsfb_dat_rdy_i"
t "std_logic"
o 3
r 3
tg (CPTG
uid 622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 623,0
va (VaSet
)
xt "9000,2500,18000,3500"
st "previous_fsfb_dat_rdy_i"
blo "9000,3300"
)
)
)
*107 (CptPort
uid 626,0
optionalChildren [
*108 (Property
uid 630,0
pclass "comment"
pname "5,0"
pvalue "-- previous fsfb queue value"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,3625,8000,4375"
)
n "previous_fsfb_dat_i"
t "STD_LOGIC_VECTOR"
b "(FSFB_QUEUE_DATA_WIDTH downto 0)"
o 4
r 4
tg (CPTG
uid 628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 629,0
va (VaSet
)
xt "9000,3500,16200,4500"
st "previous_fsfb_dat_i"
blo "9000,4300"
)
)
)
*109 (CptPort
uid 631,0
optionalChildren [
*110 (Property
uid 635,0
pclass "comment"
pname "1,0"
pvalue "-- control signals from configuration registers"
ptn "String"
)
*111 (Property
uid 636,0
pclass "comment"
pname "5,0"
pvalue "-- ramp mode enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,8625,8000,9375"
)
n "ramp_mode_en_i"
t "std_logic"
o 5
r 5
tg (CPTG
uid 633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 634,0
va (VaSet
)
xt "9000,8500,15500,9500"
st "ramp_mode_en_i"
blo "9000,9300"
)
)
)
*112 (CptPort
uid 637,0
optionalChildren [
*113 (Property
uid 641,0
pclass "comment"
pname "5,0"
pvalue "-- ramp step increments/decrements"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,4625,8000,5375"
)
n "ramp_step_size_i"
t "STD_LOGIC_VECTOR"
b "(RAMP_STEP_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
)
xt "9000,4500,15700,5500"
st "ramp_step_size_i"
blo "9000,5300"
)
)
)
*114 (CptPort
uid 642,0
optionalChildren [
*115 (Property
uid 646,0
pclass "comment"
pname "5,0"
pvalue "-- ramp peak amplitude"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,5625,8000,6375"
)
n "ramp_amp_i"
t "STD_LOGIC_VECTOR"
b "(RAMP_AMP_WIDTH-1 downto 0)"
o 7
r 7
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 645,0
va (VaSet
)
xt "9000,5500,13900,6500"
st "ramp_amp_i"
blo "9000,6300"
)
)
)
*116 (CptPort
uid 647,0
optionalChildren [
*117 (Property
uid 651,0
pclass "comment"
pname "1,0"
pvalue "-- outputs from first stage feedback processor block"
ptn "String"
)
*118 (Property
uid 652,0
pclass "comment"
pname "5,0"
pvalue "-- update pulse to indicate ramp result is ready"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,8625,29750,9375"
)
n "fsfb_proc_ramp_update_o"
t "std_logic"
m 1
o 8
r 8
tg (CPTG
uid 649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 650,0
va (VaSet
)
xt "18200,8500,28000,9500"
st "fsfb_proc_ramp_update_o"
ju 2
blo "28000,9300"
)
)
)
*119 (CptPort
uid 653,0
optionalChildren [
*120 (Property
uid 657,0
pclass "comment"
pname "1,0"
pvalue "-- for the current fsfb_queue"
ptn "String"
)
*121 (Property
uid 658,0
pclass "comment"
pname "5,0"
pvalue "-- ramp result"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,2625,29750,3375"
)
n "fsfb_proc_ramp_dat_o"
t "STD_LOGIC_VECTOR"
b "(FSFB_QUEUE_DATA_WIDTH downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
)
xt "19400,2500,28000,3500"
st "fsfb_proc_ramp_dat_o"
ju 2
blo "28000,3300"
)
)
)
*122 (CommentText
uid 713,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 714,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "19000,10000,34000,14000"
)
text (MLText
uid 715,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "19200,10200,32200,12200"
st "
 this block performs the ramp mode operation

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 601,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,2000,29000,10000"
)
ttg (MlTextGroup
uid 602,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 603,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14850,9000,20550,10000"
st "readout_card"
blo "14850,9800"
)
*124 (Text
uid 604,0
va (VaSet
font "Arial,8,1"
)
xt "14850,10000,21550,11000"
st "fsfb_proc_ramp"
blo "14850,10800"
)
*125 (Text
uid 605,0
va (VaSet
font "Arial,8,1"
)
xt "14850,11000,22150,12000"
st "i_fsfb_proc_ramp"
blo "14850,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 606,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 607,0
text (MLText
uid 608,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2950,-7500,2950,-7500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*126 (HdlText
uid 716,0
optionalChildren [
*127 (EmbeddedText
uid 721,0
commentText (CommentText
uid 722,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 723,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "73000,5000,91000,10000"
)
text (MLText
uid 724,0
va (VaSet
isHidden 1
)
xt "73200,5200,90000,9200"
st "
-- Generate enable signals for different servo mode settings
   -- 00:  Invalid
   -- 01:  Constant
   const_mode_en <= not(servo_mode_i(1)) and servo_mode_i(0);
-- 10:  Ramp (Sawtooth)
   ramp_mode_en  <= servo_mode_i(1) and not(servo_mode_i(0));
-- 11:  Lock 
   lock_mode_en  <= servo_mode_i(1) and servo_mode_i(0);
-- Logic connections for update control output to the current queue
   fsfb_proc_update_o <= (coadd_done_i and const_mode_en) or ramp_update_1d or pidz_update;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 717,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "65000,5000,68000,10000"
)
textGroup (MlTextGroup
uid 718,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 719,0
va (VaSet
font "Arial,8,1"
)
xt "65850,6500,67150,7500"
st "eb1"
blo "65850,7300"
tm "HdlTextNameMgr"
)
*129 (Text
uid 720,0
va (VaSet
font "Arial,8,1"
)
xt "65850,7500,66250,8500"
st "1"
blo "65850,8300"
tm "HdlTextNumberMgr"
)
]
)
)
*130 (HdlText
uid 789,0
optionalChildren [
*131 (EmbeddedText
uid 794,0
commentText (CommentText
uid 795,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 796,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,4000,71000,9000"
)
text (MLText
uid 797,0
va (VaSet
isHidden 1
)
xt "53200,4200,70700,8200"
st "
-- Latch ramp mode data input with new fsfb_proc_ramp result only when 
   -- ramp_update_new_i = '1'
   ramp_dat_ltch_proc : process (rst_i, clk_50_i)
   begin
      if (rst_i = '1') then
         ramp_dat_ltch <= (others => '0');
      elsif (clk_50_i'event and clk_50_i = '1') then
         if (initialize_window_ext_i = '1') then
            ramp_dat_ltch <= (others => '0');
         elsif (ramp_update_new_i = '1') then
            ramp_dat_ltch <= ramp_dat;
         end if;
      end if;
   end process ramp_dat_ltch_proc;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 790,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,4000,48000,10000"
)
textGroup (MlTextGroup
uid 791,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 792,0
va (VaSet
font "Arial,8,1"
)
xt "42400,6000,50600,7000"
st "ramp_dat_ltch_proc"
blo "42400,6800"
tm "HdlTextNameMgr"
)
*133 (Text
uid 793,0
va (VaSet
font "Arial,8,1"
)
xt "42400,7000,42800,8000"
st "2"
blo "42400,7800"
tm "HdlTextNumberMgr"
)
]
)
)
*134 (HdlText
uid 846,0
optionalChildren [
*135 (EmbeddedText
uid 851,0
commentText (CommentText
uid 852,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 853,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "73000,22000,91000,27000"
)
text (MLText
uid 854,0
va (VaSet
isHidden 1
)
xt "73200,22200,90500,26200"
st "
-- Adjust the ramp update by 1 clk cycle to account for the latch delay
   ramp_update_delay : process (rst_i, clk_50_i)
   begin
      if (rst_i = '1') then
         ramp_update_1d <= '0';
      elsif (clk_50_i'event and clk_50_i = '1') then
         ramp_update_1d <= ramp_update;
      end if;
   end process ramp_update_delay;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 847,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "65000,22000,68000,26000"
)
textGroup (MlTextGroup
uid 848,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
uid 849,0
va (VaSet
font "Arial,8,1"
)
xt "62550,23000,70450,24000"
st "ramp_update_delay"
blo "62550,23800"
tm "HdlTextNameMgr"
)
*137 (Text
uid 850,0
va (VaSet
font "Arial,8,1"
)
xt "62550,24000,62950,25000"
st "3"
blo "62550,24800"
tm "HdlTextNumberMgr"
)
]
)
)
*138 (HdlText
uid 887,0
optionalChildren [
*139 (EmbeddedText
uid 892,0
commentText (CommentText
uid 893,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 894,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "101000,22000,119000,27000"
)
text (MLText
uid 895,0
va (VaSet
isHidden 1
)
xt "101200,22200,118800,26200"
st "
-- Latch the constant value input 
   const_dat_ltch_proc : process (rst_i, clk_50_i)
   begin
      if (rst_i = '1') then
         const_dat_ltch <= (others => '0');
      elsif (clk_50_i'event and clk_50_i = '1') then
         if (initialize_window_ext_i = '1') then
            const_dat_ltch <= (others => '0');
         else
            const_dat_ltch <= ZEROES & \"000\" & const_val_i;
         end if;
      end if;
   end process const_dat_ltch_proc;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 888,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,22000,96000,27000"
)
textGroup (MlTextGroup
uid 889,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 890,0
va (VaSet
font "Arial,8,1"
)
xt "90300,23500,98700,24500"
st "const_dat_ltch_proc"
blo "90300,24300"
tm "HdlTextNameMgr"
)
*141 (Text
uid 891,0
va (VaSet
font "Arial,8,1"
)
xt "90300,24500,90700,25500"
st "4"
blo "90300,25300"
tm "HdlTextNumberMgr"
)
]
)
)
*142 (HdlText
uid 936,0
optionalChildren [
*143 (EmbeddedText
uid 941,0
commentText (CommentText
uid 942,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 943,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "126000,5000,144000,10000"
)
text (MLText
uid 944,0
va (VaSet
isHidden 1
)
xt "126200,5200,143000,9200"
st "
-- Muxes for update control and data output to the current queue
   fsfb_proc_mux : process (servo_mode_i, const_dat_ltch, ramp_dat_ltch, pidz_sum)
   begin
      -- The most significant bit of the FSFB_QUEUE will store the flag for
      -- the next operation (add/subtract) performed in RAMP mode.  All other modes
      -- would ignore this bit setting.
      
      update_dat : case servo_mode_i is
         -- constant mode setting
         --when \"01\"   => fsfb_proc_dat_o <= ZEROES & \"000\" & const_val_i;
         when \"01\"   => fsfb_proc_dat_o <= const_dat_ltch;
         -- ramp mode setting
         when \"10\"   => fsfb_proc_dat_o <= ramp_dat_ltch;
         -- lock mode setting
         when \"11\"   => fsfb_proc_dat_o <= pidz_sum(FSFB_QUEUE_DATA_WIDTH downto 0);
         -- invalid setting
         when others => fsfb_proc_dat_o <= (others => '0');
      end case update_dat;
          
   end process fsfb_proc_mux;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 937,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "118000,5000,121000,10000"
)
textGroup (MlTextGroup
uid 938,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
uid 939,0
va (VaSet
font "Arial,8,1"
)
xt "116300,6500,122700,7500"
st "fsfb_proc_mux"
blo "116300,7300"
tm "HdlTextNameMgr"
)
*145 (Text
uid 940,0
va (VaSet
font "Arial,8,1"
)
xt "116300,7500,116700,8500"
st "5"
blo "116300,8300"
tm "HdlTextNumberMgr"
)
]
)
)
*146 (CommentText
uid 985,0
shape (Rectangle
uid 986,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-11000,29000,-5000"
)
text (MLText
uid 987,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "Arial,10,0"
)
xt "-3800,-10800,28500,-5600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 15:23:47 10/25/2004
from - C:\\scuba2_repository\\cards\\readout_card\\fsfb_calc\\source\\rtl\\fsfb_processor.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*147 (Grouping
uid 988,0
optionalChildren [
*148 (CommentGraphic
uid 990,0
shape (ZoomableIcon
uid 991,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "125480,32900,129000,38000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ubc.jpg"
)
oxt "269480,230900,273000,236000"
)
*149 (CommentGraphic
uid 992,0
shape (PolyLine2D
pts [
"111000,32000"
"111000,39000"
]
uid 993,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "111000,32000,111000,39000"
)
oxt "255000,230000,255000,237000"
)
*150 (CommentGraphic
uid 994,0
shape (PolyLine2D
pts [
"151000,32000"
"151000,39000"
]
uid 995,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "151000,32000,151000,39000"
)
oxt "295000,230000,295000,237000"
)
*151 (CommentGraphic
uid 996,0
shape (PolyLine2D
pts [
"111000,32000"
"151000,32000"
]
uid 997,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "111000,32000,151000,32000"
)
oxt "255000,230000,295000,230000"
)
*152 (CommentText
uid 998,0
shape (Rectangle
uid 999,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "131000,32000,151000,34000"
)
oxt "275000,230000,295000,232000"
text (MLText
uid 1000,0
va (VaSet
fg "32768,0,0"
)
xt "131800,32500,150200,33500"
st "
Particle Physics and Astronomy Research Council
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 20000
)
position 4
)
*153 (CommentText
uid 1001,0
shape (Rectangle
uid 1002,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "116000,43000,131000,45000"
)
oxt "260000,241000,275000,243000"
text (MLText
uid 1003,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "116200,43500,126500,44500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*154 (CommentText
uid 1004,0
shape (Rectangle
uid 1005,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "131000,34000,151000,39000"
)
oxt "275000,232000,295000,237000"
text (MLText
uid 1006,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,11,1"
)
xt "131950,34400,150050,38600"
st "
Royal Observatory Edinburgh

University of British Columbia
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
position 1
)
*155 (CommentText
uid 1007,0
shape (Rectangle
uid 1008,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "111000,41000,116000,43000"
)
oxt "255000,239000,260000,241000"
text (MLText
uid 1009,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,41500,112900,42500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*156 (CommentText
uid 1010,0
shape (Rectangle
uid 1011,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "131000,43000,139000,45000"
)
oxt "275000,241000,283000,243000"
text (MLText
uid 1012,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,43500,133300,44500"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*157 (CommentText
uid 1013,0
shape (Rectangle
uid 1014,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "131000,41000,139000,43000"
)
oxt "275000,239000,283000,241000"
text (MLText
uid 1015,0
va (VaSet
fg "0,0,32768"
)
xt "131200,41500,134300,42500"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*158 (CommentText
uid 1016,0
shape (Rectangle
uid 1017,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "111000,39000,116000,41000"
)
oxt "255000,237000,260000,239000"
text (MLText
uid 1018,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,39500,112900,40500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*159 (CommentText
uid 1019,0
shape (Rectangle
uid 1020,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "116000,39000,131000,41000"
)
oxt "260000,237000,275000,239000"
text (MLText
uid 1021,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "116200,39500,118400,40500"
st "
<title>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*160 (CommentText
uid 1022,0
shape (Rectangle
uid 1023,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "131000,39000,139000,41000"
)
oxt "275000,237000,283000,239000"
text (MLText
uid 1024,0
va (VaSet
fg "0,0,32768"
)
xt "131200,39500,136100,40500"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*161 (CommentGraphic
uid 1025,0
shape (ZoomableIcon
uid 1026,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "113000,33112,123000,38000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ATC.jpg"
)
oxt "257000,231112,267000,236000"
)
*162 (CommentText
uid 1027,0
shape (Rectangle
uid 1028,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "111000,43000,116000,45000"
)
oxt "255000,241000,260000,243000"
text (MLText
uid 1029,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,43500,113500,44500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*163 (CommentText
uid 1030,0
shape (Rectangle
uid 1031,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "116000,41000,131000,43000"
)
oxt "260000,239000,275000,241000"
text (MLText
uid 1032,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "116200,41500,125200,42500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*164 (CommentText
uid 1033,0
shape (Rectangle
uid 1034,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "139000,43000,151000,45000"
)
oxt "283000,241000,295000,243000"
text (MLText
uid 1035,0
va (VaSet
fg "0,0,32768"
)
xt "139200,43500,141200,44500"
st "
n of m
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*165 (CommentText
uid 1036,0
shape (Rectangle
uid 1037,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "139000,39000,151000,41000"
)
oxt "283000,237000,295000,239000"
text (MLText
uid 1038,0
va (VaSet
fg "0,0,32768"
)
xt "139200,39500,144700,40500"
st "
<drawing no>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*166 (CommentText
uid 1039,0
shape (Rectangle
uid 1040,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "139000,41000,151000,43000"
)
oxt "283000,239000,295000,241000"
text (MLText
uid 1041,0
va (VaSet
fg "0,0,32768"
)
xt "139200,41500,141200,42500"
st "
<rev>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
]
shape (GroupingShape
uid 989,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "111000,32000,151000,45000"
)
oxt "255000,230000,295000,243000"
)
*167 (Wire
uid 48,0
optionalChildren [
*168 (BdJunction
uid 1054,0
ps "OnConnectorStrategy"
shape (Circle
uid 1055,0
va (VaSet
vasetType 1
)
xt "-400,17600,400,18400"
radius 400
)
)
*169 (BdJunction
uid 1056,0
ps "OnConnectorStrategy"
shape (Circle
uid 1057,0
va (VaSet
vasetType 1
)
xt "36600,17600,37400,18400"
radius 400
)
)
*170 (BdJunction
uid 1058,0
ps "OnConnectorStrategy"
shape (Circle
uid 1059,0
va (VaSet
vasetType 1
)
xt "56600,17600,57400,18400"
radius 400
)
)
*171 (BdJunction
uid 1060,0
ps "OnConnectorStrategy"
shape (Circle
uid 1061,0
va (VaSet
vasetType 1
)
xt "77600,17600,78400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 49,0
va (VaSet
vasetType 3
)
xt "-2000,9000,83250,18000"
pts [
"-2000,18000"
"78000,18000"
"78000,9000"
"83250,9000"
]
)
start &22
end &63
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 52,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53,0
va (VaSet
isHidden 1
)
xt "81000,8000,82500,9000"
st "rst_i"
blo "81000,8800"
tm "WireNameMgr"
)
)
on &23
)
*172 (Wire
uid 62,0
optionalChildren [
*173 (BdJunction
uid 1046,0
ps "OnConnectorStrategy"
shape (Circle
uid 1047,0
va (VaSet
vasetType 1
)
xt "600,16600,1400,17400"
radius 400
)
)
*174 (BdJunction
uid 1048,0
ps "OnConnectorStrategy"
shape (Circle
uid 1049,0
va (VaSet
vasetType 1
)
xt "37600,16600,38400,17400"
radius 400
)
)
*175 (BdJunction
uid 1050,0
ps "OnConnectorStrategy"
shape (Circle
uid 1051,0
va (VaSet
vasetType 1
)
xt "57600,16600,58400,17400"
radius 400
)
)
*176 (BdJunction
uid 1052,0
ps "OnConnectorStrategy"
shape (Circle
uid 1053,0
va (VaSet
vasetType 1
)
xt "76600,16600,77400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 63,0
va (VaSet
vasetType 3
)
xt "-2000,8000,83250,17000"
pts [
"-2000,17000"
"77000,17000"
"77000,8000"
"83250,8000"
]
)
start &24
end &66
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 66,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67,0
va (VaSet
isHidden 1
)
xt "80000,7000,82700,8000"
st "clk_50_i"
blo "80000,7800"
tm "WireNameMgr"
)
)
on &25
)
*177 (Wire
uid 76,0
optionalChildren [
*178 (BdJunction
uid 1044,0
ps "OnConnectorStrategy"
shape (Circle
uid 1045,0
va (VaSet
vasetType 1
)
xt "56600,14600,57400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 77,0
va (VaSet
vasetType 3
)
xt "-2000,7000,83250,15000"
pts [
"-2000,15000"
"76000,15000"
"76000,7000"
"83250,7000"
]
)
start &26
end &68
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 80,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81,0
va (VaSet
isHidden 1
)
xt "77000,6000,82400,7000"
st "coadd_done_i"
blo "77000,6800"
tm "WireNameMgr"
)
)
on &27
)
*179 (Wire
uid 90,0
shape (OrthoPolyLine
uid 91,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,-1000,83250,-1000"
pts [
"82000,-1000"
"83250,-1000"
]
)
start &28
end &71
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 94,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 95,0
va (VaSet
isHidden 1
)
xt "71000,-2000,78600,-1000"
st "current_coadd_dat_i"
blo "71000,-1200"
tm "WireNameMgr"
)
)
on &29
)
*180 (Wire
uid 104,0
shape (OrthoPolyLine
uid 105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,0,83250,0"
pts [
"82000,0"
"83250,0"
]
)
start &30
end &73
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 109,0
va (VaSet
isHidden 1
)
xt "72000,-1000,78600,0"
st "current_diff_dat_i"
blo "72000,-200"
tm "WireNameMgr"
)
)
on &31
)
*181 (Wire
uid 118,0
shape (OrthoPolyLine
uid 119,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,1000,83250,1000"
pts [
"82000,1000"
"83250,1000"
]
)
start &32
end &75
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 123,0
va (VaSet
isHidden 1
)
xt "71000,0,79600,1000"
st "current_integral_dat_i"
blo "71000,800"
tm "WireNameMgr"
)
)
on &33
)
*182 (Wire
uid 132,0
shape (OrthoPolyLine
uid 133,0
va (VaSet
vasetType 3
)
xt "44000,5000,45000,5000"
pts [
"44000,5000"
"45000,5000"
]
)
start &34
end &130
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 137,0
va (VaSet
isHidden 1
)
xt "41000,4000,48400,5000"
st "ramp_update_new_i"
blo "41000,4800"
tm "WireNameMgr"
)
)
on &35
)
*183 (Wire
uid 146,0
optionalChildren [
*184 (BdJunction
uid 1042,0
ps "OnConnectorStrategy"
shape (Circle
uid 1043,0
va (VaSet
vasetType 1
)
xt "38600,15600,39400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 147,0
va (VaSet
vasetType 3
)
xt "-2000,16000,93000,23000"
pts [
"-2000,16000"
"87000,16000"
"87000,23000"
"93000,23000"
]
)
start &36
end &138
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 151,0
va (VaSet
isHidden 1
)
xt "84000,22000,92700,23000"
st "initialize_window_ext_i"
blo "84000,22800"
tm "WireNameMgr"
)
)
on &37
)
*185 (Wire
uid 160,0
shape (OrthoPolyLine
uid 161,0
va (VaSet
vasetType 3
)
xt "6000,3000,7250,3000"
pts [
"6000,3000"
"7250,3000"
]
)
start &38
end &104
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165,0
va (VaSet
isHidden 1
)
xt "2000,2000,11000,3000"
st "previous_fsfb_dat_rdy_i"
blo "2000,2800"
tm "WireNameMgr"
)
)
on &39
)
*186 (Wire
uid 174,0
shape (OrthoPolyLine
uid 175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,4000,7250,4000"
pts [
"6000,4000"
"7250,4000"
]
)
start &40
end &107
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 179,0
va (VaSet
isHidden 1
)
xt "-4000,3000,3200,4000"
st "previous_fsfb_dat_i"
blo "-4000,3800"
tm "WireNameMgr"
)
)
on &41
)
*187 (Wire
uid 188,0
optionalChildren [
*188 (BdJunction
uid 1062,0
ps "OnConnectorStrategy"
shape (Circle
uid 1063,0
va (VaSet
vasetType 1
)
xt "55600,13600,56400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 189,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,9000,118000,14000"
pts [
"-2000,14000"
"112000,14000"
"112000,9000"
"118000,9000"
]
)
start &42
end &142
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 193,0
va (VaSet
isHidden 1
)
xt "98000,8000,103400,9000"
st "servo_mode_i"
blo "98000,8800"
tm "WireNameMgr"
)
)
on &43
)
*189 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,5000,7250,5000"
pts [
"6000,5000"
"7250,5000"
]
)
start &44
end &112
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 207,0
va (VaSet
isHidden 1
)
xt "-2000,4000,4700,5000"
st "ramp_step_size_i"
blo "-2000,4800"
tm "WireNameMgr"
)
)
on &45
)
*190 (Wire
uid 216,0
shape (OrthoPolyLine
uid 217,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,6000,7250,6000"
pts [
"6000,6000"
"7250,6000"
]
)
start &46
end &114
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 221,0
va (VaSet
isHidden 1
)
xt "-1000,5000,3900,6000"
st "ramp_amp_i"
blo "-1000,5800"
tm "WireNameMgr"
)
)
on &47
)
*191 (Wire
uid 230,0
shape (OrthoPolyLine
uid 231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,24000,93000,24000"
pts [
"92000,24000"
"93000,24000"
]
)
start &48
end &138
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235,0
va (VaSet
isHidden 1
)
xt "85000,23000,89500,24000"
st "const_val_i"
blo "85000,23800"
tm "WireNameMgr"
)
)
on &49
)
*192 (Wire
uid 244,0
shape (OrthoPolyLine
uid 245,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,2000,83250,2000"
pts [
"82000,2000"
"83250,2000"
]
)
start &50
end &80
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
isHidden 1
)
xt "74000,1000,76400,2000"
st "p_dat_i"
blo "74000,1800"
tm "WireNameMgr"
)
)
on &51
)
*193 (Wire
uid 258,0
shape (OrthoPolyLine
uid 259,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,3000,83250,3000"
pts [
"82000,3000"
"83250,3000"
]
)
start &52
end &83
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 263,0
va (VaSet
isHidden 1
)
xt "74000,2000,76200,3000"
st "i_dat_i"
blo "74000,2800"
tm "WireNameMgr"
)
)
on &53
)
*194 (Wire
uid 272,0
shape (OrthoPolyLine
uid 273,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,4000,83250,4000"
pts [
"82000,4000"
"83250,4000"
]
)
start &54
end &85
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 277,0
va (VaSet
isHidden 1
)
xt "74000,3000,76400,4000"
st "d_dat_i"
blo "74000,3800"
tm "WireNameMgr"
)
)
on &55
)
*195 (Wire
uid 286,0
shape (OrthoPolyLine
uid 287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,5000,83250,5000"
pts [
"82000,5000"
"83250,5000"
]
)
start &56
end &87
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 291,0
va (VaSet
isHidden 1
)
xt "74000,4000,76400,5000"
st "z_dat_i"
blo "74000,4800"
tm "WireNameMgr"
)
)
on &57
)
*196 (Wire
uid 535,0
shape (OrthoPolyLine
uid 536,0
va (VaSet
vasetType 3
)
xt "58000,8000,110000,12000"
pts [
"104750,9000"
"110000,9000"
"110000,12000"
"58000,12000"
"58000,8000"
"65000,8000"
]
)
start &89
end &126
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
isHidden 1
)
xt "59000,7000,63800,8000"
st "pidz_update"
blo "59000,7800"
tm "WireNameMgr"
)
)
on &8
)
*197 (Wire
uid 541,0
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
)
xt "104750,-1000,118000,7000"
pts [
"104750,-1000"
"110000,-1000"
"110000,7000"
"118000,7000"
]
)
start &92
end &142
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "98000,6000,101200,7000"
st "pidz_sum"
blo "98000,6800"
tm "WireNameMgr"
)
)
on &10
)
*198 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "0,7000,7250,18000"
pts [
"0,18000"
"0,7000"
"7250,7000"
]
)
start &168
end &99
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
isHidden 1
)
xt "5000,6000,6500,7000"
st "rst_i"
blo "5000,6800"
tm "WireNameMgr"
)
)
on &23
)
*199 (Wire
uid 665,0
shape (OrthoPolyLine
uid 666,0
va (VaSet
vasetType 3
)
xt "1000,8000,7250,17000"
pts [
"1000,17000"
"1000,8000"
"7250,8000"
]
)
start &173
end &102
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
va (VaSet
isHidden 1
)
xt "4000,7000,6700,8000"
st "clk_50_i"
blo "4000,7800"
tm "WireNameMgr"
)
)
on &25
)
*200 (Wire
uid 701,0
shape (OrthoPolyLine
uid 702,0
va (VaSet
vasetType 3
)
xt "29750,9000,65000,23000"
pts [
"29750,9000"
"35000,9000"
"35000,23000"
"65000,23000"
]
)
start &116
end &134
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 706,0
va (VaSet
isHidden 1
)
xt "59000,22000,64100,23000"
st "ramp_update"
blo "59000,22800"
tm "WireNameMgr"
)
)
on &12
)
*201 (Wire
uid 707,0
shape (OrthoPolyLine
uid 708,0
va (VaSet
vasetType 3
)
xt "29750,3000,45000,6000"
pts [
"29750,3000"
"35000,3000"
"35000,6000"
"45000,6000"
]
)
start &119
end &130
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 712,0
va (VaSet
isHidden 1
)
xt "28000,5000,31100,6000"
st "ramp_dat"
blo "28000,5800"
tm "WireNameMgr"
)
)
on &16
)
*202 (Wire
uid 725,0
shape (OrthoPolyLine
uid 726,0
va (VaSet
vasetType 3
)
xt "57000,7000,65000,15000"
pts [
"57000,15000"
"57000,7000"
"65000,7000"
]
)
start &178
end &126
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 732,0
va (VaSet
isHidden 1
)
xt "59000,6000,64400,7000"
st "coadd_done_i"
blo "59000,6800"
tm "WireNameMgr"
)
)
on &27
)
*203 (Wire
uid 749,0
shape (OrthoPolyLine
uid 750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,6000,65000,14000"
pts [
"56000,14000"
"56000,6000"
"65000,6000"
]
)
start &188
end &126
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "45000,5000,50400,6000"
st "servo_mode_i"
blo "45000,5800"
tm "WireNameMgr"
)
)
on &43
)
*204 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "68000,8000,70000,8000"
pts [
"68000,8000"
"70000,8000"
]
)
start &126
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
isHidden 1
)
xt "71000,7000,77000,8000"
st "const_mode_en"
blo "71000,7800"
tm "WireNameMgr"
)
)
on &1
)
*205 (Wire
uid 765,0
shape (OrthoPolyLine
uid 766,0
va (VaSet
vasetType 3
)
xt "68000,6000,69000,6000"
pts [
"68000,6000"
"69000,6000"
]
)
start &126
end &58
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 772,0
va (VaSet
isHidden 1
)
xt "65000,5000,72300,6000"
st "fsfb_proc_update_o"
blo "65000,5800"
tm "WireNameMgr"
)
)
on &59
)
*206 (Wire
uid 773,0
shape (OrthoPolyLine
uid 774,0
va (VaSet
vasetType 3
)
xt "68000,6000,83250,7000"
pts [
"68000,7000"
"74000,7000"
"74000,6000"
"83250,6000"
]
)
start &126
end &77
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
isHidden 1
)
xt "69000,6000,74500,7000"
st "lock_mode_en"
blo "69000,6800"
tm "WireNameMgr"
)
)
on &6
)
*207 (Wire
uid 781,0
shape (OrthoPolyLine
uid 782,0
va (VaSet
vasetType 3
)
xt "2000,9000,74000,11000"
pts [
"68000,9000"
"74000,9000"
"74000,11000"
"2000,11000"
"2000,9000"
"7250,9000"
]
)
start &126
end &109
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 788,0
va (VaSet
isHidden 1
)
xt "69000,8000,74900,9000"
st "ramp_mode_en"
blo "69000,8800"
tm "WireNameMgr"
)
)
on &4
)
*208 (Wire
uid 798,0
shape (OrthoPolyLine
uid 799,0
va (VaSet
vasetType 3
)
xt "38000,8000,45000,17000"
pts [
"38000,17000"
"38000,8000"
"45000,8000"
]
)
start &174
end &130
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 805,0
va (VaSet
isHidden 1
)
xt "41000,7000,43700,8000"
st "clk_50_i"
blo "41000,7800"
tm "WireNameMgr"
)
)
on &25
)
*209 (Wire
uid 806,0
shape (OrthoPolyLine
uid 807,0
va (VaSet
vasetType 3
)
xt "39000,9000,45000,16000"
pts [
"39000,16000"
"39000,9000"
"45000,9000"
]
)
start &184
end &130
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
isHidden 1
)
xt "36000,8000,44700,9000"
st "initialize_window_ext_i"
blo "36000,8800"
tm "WireNameMgr"
)
)
on &37
)
*210 (Wire
uid 830,0
shape (OrthoPolyLine
uid 831,0
va (VaSet
vasetType 3
)
xt "37000,7000,45000,18000"
pts [
"37000,18000"
"37000,7000"
"45000,7000"
]
)
start &169
end &130
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 837,0
va (VaSet
isHidden 1
)
xt "43000,6000,44500,7000"
st "rst_i"
blo "43000,6800"
tm "WireNameMgr"
)
)
on &23
)
*211 (Wire
uid 838,0
shape (OrthoPolyLine
uid 839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,-3000,118000,6000"
pts [
"48000,5000"
"54000,5000"
"54000,-3000"
"112000,-3000"
"112000,6000"
"118000,6000"
]
)
start &130
end &142
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 845,0
va (VaSet
isHidden 1
)
xt "49000,4000,54500,5000"
st "ramp_dat_ltch"
blo "49000,4800"
tm "WireNameMgr"
)
)
on &18
)
*212 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
)
xt "58000,17000,65000,25000"
pts [
"58000,17000"
"58000,25000"
"65000,25000"
]
)
start &175
end &134
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 862,0
va (VaSet
isHidden 1
)
xt "61000,24000,63700,25000"
st "clk_50_i"
blo "61000,24800"
tm "WireNameMgr"
)
)
on &25
)
*213 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "57000,18000,65000,24000"
pts [
"57000,18000"
"57000,24000"
"65000,24000"
]
)
start &170
end &134
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
isHidden 1
)
xt "63000,23000,64500,24000"
st "rst_i"
blo "63000,23800"
tm "WireNameMgr"
)
)
on &23
)
*214 (Wire
uid 879,0
shape (OrthoPolyLine
uid 880,0
va (VaSet
vasetType 3
)
xt "59000,9000,74000,27000"
pts [
"68000,25000"
"74000,25000"
"74000,27000"
"59000,27000"
"59000,9000"
"65000,9000"
]
)
start &134
end &126
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
isHidden 1
)
xt "69000,24000,75300,25000"
st "ramp_update_1d"
blo "69000,24800"
tm "WireNameMgr"
)
)
on &14
)
*215 (Wire
uid 896,0
shape (OrthoPolyLine
uid 897,0
va (VaSet
vasetType 3
)
xt "77000,17000,93000,26000"
pts [
"77000,17000"
"86000,17000"
"86000,26000"
"93000,26000"
]
)
start &176
end &138
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 903,0
va (VaSet
isHidden 1
)
xt "89000,25000,91700,26000"
st "clk_50_i"
blo "89000,25800"
tm "WireNameMgr"
)
)
on &25
)
*216 (Wire
uid 920,0
shape (OrthoPolyLine
uid 921,0
va (VaSet
vasetType 3
)
xt "78000,18000,93000,25000"
pts [
"78000,18000"
"85000,18000"
"85000,25000"
"93000,25000"
]
)
start &171
end &138
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 927,0
va (VaSet
isHidden 1
)
xt "91000,24000,92500,25000"
st "rst_i"
blo "91000,24800"
tm "WireNameMgr"
)
)
on &23
)
*217 (Wire
uid 928,0
shape (OrthoPolyLine
uid 929,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,8000,118000,23000"
pts [
"96000,23000"
"105000,23000"
"105000,8000"
"118000,8000"
]
)
start &138
end &142
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 935,0
va (VaSet
isHidden 1
)
xt "97000,22000,102600,23000"
st "const_dat_ltch"
blo "97000,22800"
tm "WireNameMgr"
)
)
on &20
)
*218 (Wire
uid 977,0
shape (OrthoPolyLine
uid 978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,6000,122000,6000"
pts [
"121000,6000"
"122000,6000"
]
)
start &142
end &60
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 984,0
va (VaSet
isHidden 1
)
xt "112000,5000,118100,6000"
st "fsfb_proc_dat_o"
blo "112000,5800"
tm "WireNameMgr"
)
)
on &61
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *219 (PackageList
uid 1064,0
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 1065,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,32000,6400,33000"
st "Package List"
blo "1000,32800"
)
*221 (MLText
uid 1066,0
va (VaSet
isHidden 1
)
xt "1000,33000,14700,39000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

LIBRARY readout_card;
USE readout_card.fsfb_calc_pack.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1067,0
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 1068,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,32000,29100,33000"
st "Compiler Directives"
blo "21000,32800"
)
*223 (Text
uid 1069,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,33000,30600,34000"
st "Pre-module directives:"
blo "21000,33800"
)
*224 (MLText
uid 1070,0
va (VaSet
isHidden 1
)
xt "21000,34000,28500,36000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*225 (Text
uid 1071,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,36000,31100,37000"
st "Post-module directives:"
blo "21000,36800"
)
*226 (MLText
uid 1072,0
va (VaSet
isHidden 1
)
xt "21000,32000,21000,32000"
tm "BdCompilerDirectivesTextMgr"
)
*227 (Text
uid 1073,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,37000,30900,38000"
st "End-module directives:"
blo "21000,37800"
)
*228 (MLText
uid 1074,0
va (VaSet
isHidden 1
)
xt "21000,38000,21000,38000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,895,750"
viewArea "-13700,-3000,151000,45000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 1074,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*230 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*231 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
gi *232 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*234 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*235 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
)
*237 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
)
*238 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*240 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*241 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*243 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*244 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*245 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*246 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*248 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*249 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*250 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,32000,22400,33000"
st "Declarations"
blo "17000,32800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,33000,19300,34000"
st "Ports:"
blo "17000,33800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,50000,20400,51000"
st "Pre User:"
blo "17000,50800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,51000,51000,52600"
st "-- constant declarations
   constant ZEROES : std_logic_vector := \"0000000000000000\";
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,52600,24100,53600"
st "Diagram Signals:"
blo "17000,53400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,62400,21700,63400"
st "Post User:"
blo "17000,63200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "17000,32000,17000,32000"
tm "BdDeclarativeTextMgr"
)
)
createCompDecls 0
ordering 1
)
