{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556685474784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556685474784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:37:54 2019 " "Processing started: Wed May 01 00:37:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556685474784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556685474784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556685474784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556685475659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg8decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg8decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg8Decoder-Arena_Arch_Seg8Decoder " "Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder" {  } { { "Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg8Decoder " "Found entity 1: Arena_Seg8Decoder" {  } { { "Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg7Decoder-Arena_Arch_Seg7Decoder " "Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder" {  } { { "Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg7Decoder " "Found entity 1: Arena_Seg7Decoder" {  } { { "Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg6decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg6decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg6Decoder-Arena_Arch_Seg6Decoder " "Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder" {  } { { "Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg6Decoder " "Found entity 1: Arena_Seg6Decoder" {  } { { "Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg5decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg5decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg5Decoder-Arena_Arch_Seg5Decoder " "Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder" {  } { { "Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg5Decoder " "Found entity 1: Arena_Seg5Decoder" {  } { { "Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg4Decoder-Arena_Arch_Seg4Decoder " "Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder" {  } { { "Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg4Decoder " "Found entity 1: Arena_Seg4Decoder" {  } { { "Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg3decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg3decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg3Decoder-Arena_Arch_Seg3Decoder " "Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder" {  } { { "Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg3Decoder " "Found entity 1: Arena_Seg3Decoder" {  } { { "Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg2decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg2decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg2Decoder-Arena_Arch_Seg2Decoder " "Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder" {  } { { "Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg2Decoder " "Found entity 1: Arena_Seg2Decoder" {  } { { "Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg1decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg1decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg1Decoder-Arena_Arch_Seg1Decoder " "Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder" {  } { { "Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg1Decoder " "Found entity 1: Arena_Seg1Decoder" {  } { { "Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_4bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultiplier " "Found entity 1: Arena_4bit_arrayMultiplier" {  } { { "Arena_4bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitRegister-Arena_32bitRegister_arch " "Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitRegister " "Found entity 1: Arena_32bitRegister" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitAdder-Arena_32bitAdder_arch " "Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAdder " "Found entity 1: Arena_32bitAdder" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullAdder-Arena_fullAdder_arch " "Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullAdder " "Found entity 1: Arena_fullAdder" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_D_FlipFlop-Arena_D_FlipFlop_arch " "Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_D_FlipFlop " "Found entity 1: Arena_D_FlipFlop" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator " "Found entity 1: Arena_32bitAccumulator" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput-Arena_32bitInput_arch " "Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput " "Found entity 1: Arena_32bitInput" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier " "Found entity 1: Arena_32bit_arrayMultiplier" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier_with_8bitadders.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier_with_8bitadders.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier_with_8bitAdders " "Found entity 1: Arena_32bit_arrayMultiplier_with_8bitAdders" {  } { { "Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitAdder " "Found entity 1: Arena_16bitAdder" {  } { { "Arena_16bitAdder.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_4bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch " "Found design unit 1: Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultipler " "Found entity 1: Arena_4bit_arrayMultipler" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch " "Found design unit 1: Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bit_arrayMultipler " "Found entity 1: Arena_16bit_arrayMultipler" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bitFullAdder-Arena_16bitFullAdder_arch " "Found design unit 1: Arena_16bitFullAdder-Arena_16bitFullAdder_arch" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitFullAdder " "Found entity 1: Arena_16bitFullAdder" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultipler_with_16bitfulladders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bit_arraymultipler_with_16bitfulladders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch " "Found design unit 1: Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders " "Found entity 1: Arena_32bit_arrayMultipler_with_16bitFullAdders" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476643 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bitmultiplier_with_wallacetree.vhd 0 0 " "Found 0 design units, including 0 entities, in source file arena_4bitmultiplier_with_wallacetree.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_paralleladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_paralleladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arena_paralleladder-SYN " "Found design unit 1: arena_paralleladder-SYN" {  } { { "Arena_parallelAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_parallelAdder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_parallelAdder " "Found entity 1: Arena_parallelAdder" {  } { { "Arena_parallelAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_parallelAdder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator_withSegmentDisplay " "Found entity 1: Arena_32bitAccumulator_withSegmentDisplay" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitmultiplier_using_registers_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_using_registers_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitMultiplier_using_registers_v1 " "Found entity 1: Arena_16bitMultiplier_using_registers_v1" {  } { { "Arena_16bitMultiplier_using_registers_v1.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitMultiplier_using_registers_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitmultiplier_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitMultiplier_withSegmentDisplay " "Found entity 1: Arena_16bitMultiplier_withSegmentDisplay" {  } { { "Arena_16bitMultiplier_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitMultiplier_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685476659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_32bitAccumulator_withSegmentDisplay " "Elaborating entity \"Arena_32bitAccumulator_withSegmentDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556685476800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitAccumulator Arena_32bitAccumulator:inst " "Elaborating entity \"Arena_32bitAccumulator\" for hierarchy \"Arena_32bitAccumulator:inst\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 48 264 608 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685476800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_D_FlipFlop Arena_32bitAccumulator:inst\|Arena_D_FlipFlop:inst5 " "Elaborating entity \"Arena_D_FlipFlop\" for hierarchy \"Arena_32bitAccumulator:inst\|Arena_D_FlipFlop:inst5\"" {  } { { "Arena_32bitAccumulator.bdf" "inst5" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 352 808 992 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685476815 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_data Arena_D_FlipFlop.vhd(18) " "Inferred latch for \"Arena_data\" at Arena_D_FlipFlop.vhd(18)" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_D_FlipFlop:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitAdder Arena_32bitAccumulator:inst\|Arena_32bitAdder:inst " "Elaborating entity \"Arena_32bitAdder\" for hierarchy \"Arena_32bitAccumulator:inst\|Arena_32bitAdder:inst\"" {  } { { "Arena_32bitAccumulator.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 456 768 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685476815 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_Bin_32bit Arena_32bitAdder.vhd(73) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(73): signal \"Arena_Bin_32bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_Bin_32bit Arena_32bitAdder.vhd(75) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(75): signal \"Arena_Bin_32bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_Bin_32bit Arena_32bitAdder.vhd(76) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(76): signal \"Arena_Bin_32bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_AccumOut_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_AccumOut_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Cout_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Cout_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Cin_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Cin_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Cout_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Cout_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Difference_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Difference_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Bout_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Bout_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Bin_32bit_vars Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Bin_32bit_vars\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_Bout_32bit Arena_32bitAdder.vhd(38) " "VHDL Process Statement warning at Arena_32bitAdder.vhd(38): inferring latch(es) for signal or variable \"Arena_Bout_32bit\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Bout_32bit Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Bout_32bit\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[0\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[0\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[1\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[1\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[2\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[2\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[3\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[3\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[4\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[4\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[5\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[5\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[6\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[6\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[7\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[7\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[8\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[8\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[9\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[9\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[10\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[10\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[11\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[11\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[12\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[12\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[13\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[13\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[14\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[14\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[15\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[15\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[16\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[16\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[17\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[17\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[18\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[18\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[19\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[19\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[20\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[20\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[21\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[21\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[22\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[22\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[23\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[23\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[24\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[24\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[25\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[25\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[26\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[26\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[27\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[27\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[28\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[28\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[29\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[29\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[30\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[30\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Difference_32bit\[31\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Difference_32bit\[31\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_Cout_32bit Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_Cout_32bit\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[0\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[0\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[1\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[1\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[2\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[2\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[3\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[3\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[4\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[4\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[5\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[5\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[6\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[6\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[7\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[7\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[8\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[8\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[9\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[9\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[10\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[10\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476815 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[11\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[11\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[12\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[12\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[13\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[13\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[14\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[14\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[15\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[15\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[16\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[16\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[17\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[17\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[18\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[18\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[19\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[19\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[20\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[20\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[21\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[21\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[22\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[22\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[23\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[23\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[24\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[24\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[25\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[25\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[26\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[26\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[27\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[27\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[28\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[28\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[29\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[29\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[30\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[30\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_AccumOut_32bit\[31\] Arena_32bitAdder.vhd(38) " "Inferred latch for \"Arena_AccumOut_32bit\[31\]\" at Arena_32bitAdder.vhd(38)" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685476831 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Elaborating entity \"BUSMUX\" for hierarchy \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\"" {  } { { "Arena_32bitAccumulator.bdf" "inst7" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685476862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Elaborated megafunction instantiation \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\"" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556685476862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Instantiated megafunction \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685476862 ""}  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556685476862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685476909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000 Arena_32bitAccumulator:inst\|BUSMUX:inst7 " "Elaborated megafunction instantiation \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { { 192 856 968 280 "inst7" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685476909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556685477034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556685477034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"Arena_32bitAccumulator:inst\|BUSMUX:inst7\|lpm_mux:\$00000\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitInput Arena_32bitInput:inst2 " "Elaborating entity \"Arena_32bitInput\" for hierarchy \"Arena_32bitInput:inst2\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst2" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 16 -152 136 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477050 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet0 Arena_32bitInput.vhd(61) " "VHDL Process Statement warning at Arena_32bitInput.vhd(61): signal \"Arena_octet0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet1 Arena_32bitInput.vhd(62) " "VHDL Process Statement warning at Arena_32bitInput.vhd(62): signal \"Arena_octet1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet0 Arena_32bitInput.vhd(18) " "VHDL Process Statement warning at Arena_32bitInput.vhd(18): inferring latch(es) for signal or variable \"Arena_octet0\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet1 Arena_32bitInput.vhd(18) " "VHDL Process Statement warning at Arena_32bitInput.vhd(18): inferring latch(es) for signal or variable \"Arena_octet1\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[0\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[0\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[1\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[1\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[2\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[2\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[3\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[3\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[4\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[4\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[5\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[5\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[6\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[6\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[7\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[7\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[8\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[8\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[9\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[9\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[10\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[10\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[11\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[11\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[12\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[12\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[13\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[13\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[14\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[14\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[15\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet1\[15\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[0\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[0\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[1\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[1\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[2\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[2\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[3\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[3\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[4\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[4\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[5\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[5\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[6\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[6\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[7\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[7\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[8\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[8\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[9\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[9\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[10\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[10\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[11\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[11\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[12\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[12\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[13\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[13\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[14\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[14\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[15\] Arena_32bitInput.vhd(18) " "Inferred latch for \"Arena_octet0\[15\]\" at Arena_32bitInput.vhd(18)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556685477050 "|Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg1Decoder Arena_Seg1Decoder:inst1 " "Elaborating entity \"Arena_Seg1Decoder\" for hierarchy \"Arena_Seg1Decoder:inst1\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 968 1240 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg2Decoder Arena_Seg2Decoder:inst3 " "Elaborating entity \"Arena_Seg2Decoder\" for hierarchy \"Arena_Seg2Decoder:inst3\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst3" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 1520 1792 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg3Decoder Arena_Seg3Decoder:inst4 " "Elaborating entity \"Arena_Seg3Decoder\" for hierarchy \"Arena_Seg3Decoder:inst4\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst4" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 2136 2408 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg4Decoder Arena_Seg4Decoder:inst5 " "Elaborating entity \"Arena_Seg4Decoder\" for hierarchy \"Arena_Seg4Decoder:inst5\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst5" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 152 2728 3008 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg5Decoder Arena_Seg5Decoder:inst19 " "Elaborating entity \"Arena_Seg5Decoder\" for hierarchy \"Arena_Seg5Decoder:inst19\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst19" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 440 960 1232 616 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg6Decoder Arena_Seg6Decoder:inst22 " "Elaborating entity \"Arena_Seg6Decoder\" for hierarchy \"Arena_Seg6Decoder:inst22\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst22" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 432 1520 1792 608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg7Decoder Arena_Seg7Decoder:inst30 " "Elaborating entity \"Arena_Seg7Decoder\" for hierarchy \"Arena_Seg7Decoder:inst30\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst30" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 440 2128 2400 616 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg8Decoder Arena_Seg8Decoder:inst38 " "Elaborating entity \"Arena_Seg8Decoder\" for hierarchy \"Arena_Seg8Decoder:inst38\"" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "inst38" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 440 2728 3000 616 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556685477096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556685478456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556685478456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "515 " "Implemented 515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556685478565 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556685478565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "370 " "Implemented 370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556685478565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556685478565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556685478612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:37:58 2019 " "Processing ended: Wed May 01 00:37:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556685478612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556685478612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556685478612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556685478612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556685480440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556685480440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:37:59 2019 " "Processing started: Wed May 01 00:37:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556685480440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556685480440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556685480440 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556685480628 ""}
{ "Info" "0" "" "Project  = Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Project  = Add_Sub_Mul_Div_Accum_Lab4" 0 0 "Fitter" 0 0 1556685480643 ""}
{ "Info" "0" "" "Revision = Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Revision = Add_Sub_Mul_Div_Accum_Lab4" 0 0 "Fitter" 0 0 1556685480643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1556685480879 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Add_Sub_Mul_Div_Accum_Lab4 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Add_Sub_Mul_Div_Accum_Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556685480897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556685480939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556685480939 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556685481048 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556685481064 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556685481939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556685481939 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556685481939 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556685481939 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556685481939 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556685481939 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556685481939 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 145 " "No exact pin location assignment(s) for 65 pins of 145 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[31\] " "Pin Arena_AccumOut_32bit\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[31] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[30\] " "Pin Arena_AccumOut_32bit\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[30] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[29\] " "Pin Arena_AccumOut_32bit\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[29] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[28\] " "Pin Arena_AccumOut_32bit\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[28] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[27\] " "Pin Arena_AccumOut_32bit\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[27] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[26\] " "Pin Arena_AccumOut_32bit\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[26] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[25\] " "Pin Arena_AccumOut_32bit\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[25] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[24\] " "Pin Arena_AccumOut_32bit\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[24] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[23\] " "Pin Arena_AccumOut_32bit\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[23] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[22\] " "Pin Arena_AccumOut_32bit\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[22] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[21\] " "Pin Arena_AccumOut_32bit\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[21] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[20\] " "Pin Arena_AccumOut_32bit\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[20] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[19\] " "Pin Arena_AccumOut_32bit\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[19] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[18\] " "Pin Arena_AccumOut_32bit\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[18] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[17\] " "Pin Arena_AccumOut_32bit\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[17] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[16\] " "Pin Arena_AccumOut_32bit\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[16] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[15\] " "Pin Arena_AccumOut_32bit\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[15] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[14\] " "Pin Arena_AccumOut_32bit\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[14] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[13\] " "Pin Arena_AccumOut_32bit\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[13] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[12\] " "Pin Arena_AccumOut_32bit\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[12] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[11\] " "Pin Arena_AccumOut_32bit\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[11] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[10\] " "Pin Arena_AccumOut_32bit\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[10] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[9\] " "Pin Arena_AccumOut_32bit\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[9] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[8\] " "Pin Arena_AccumOut_32bit\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[8] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[7\] " "Pin Arena_AccumOut_32bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[7] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[6\] " "Pin Arena_AccumOut_32bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[6] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[5\] " "Pin Arena_AccumOut_32bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[5] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[4\] " "Pin Arena_AccumOut_32bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[4] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[3\] " "Pin Arena_AccumOut_32bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[3] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[2\] " "Pin Arena_AccumOut_32bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[2] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[1\] " "Pin Arena_AccumOut_32bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[1] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_AccumOut_32bit\[0\] " "Pin Arena_AccumOut_32bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_AccumOut_32bit[0] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 656 899 88 "Arena_AccumOut_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_AccumOut_32bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[31\] " "Pin Arena_A\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[31] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[30\] " "Pin Arena_A\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[30] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[29\] " "Pin Arena_A\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[29] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[28\] " "Pin Arena_A\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[28] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[27\] " "Pin Arena_A\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[27] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[26\] " "Pin Arena_A\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[26] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[25\] " "Pin Arena_A\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[25] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[24\] " "Pin Arena_A\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[24] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[23\] " "Pin Arena_A\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[23] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[22\] " "Pin Arena_A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[22] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[21\] " "Pin Arena_A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[21] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[20\] " "Pin Arena_A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[20] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[19\] " "Pin Arena_A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[19] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[18\] " "Pin Arena_A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[18] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[17\] " "Pin Arena_A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[17] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[16\] " "Pin Arena_A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[16] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[15\] " "Pin Arena_A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[15] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[14\] " "Pin Arena_A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[14] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[13\] " "Pin Arena_A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[13] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[12\] " "Pin Arena_A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[12] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[11\] " "Pin Arena_A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[11] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[10\] " "Pin Arena_A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[10] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[9\] " "Pin Arena_A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[9] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[8\] " "Pin Arena_A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[8] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[7\] " "Pin Arena_A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[7] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[6\] " "Pin Arena_A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[6] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[5\] " "Pin Arena_A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[5] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[4\] " "Pin Arena_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[4] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[3\] " "Pin Arena_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[3] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[2\] " "Pin Arena_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[2] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[1\] " "Pin Arena_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[1] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_A\[0\] " "Pin Arena_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_A[0] } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 8 248 424 24 "Arena_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_Bin_32bit " "Pin Arena_Bin_32bit not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_Bin_32bit } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 216 -64 112 232 "Arena_Bin_32bit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_Bin_32bit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556685482148 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556685482148 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "100 " "TimeQuest Timing Analyzer is analyzing 100 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1556685482356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Add_Sub_Mul_Div_Accum_Lab4.sdc " "Synopsys Design Constraints File file not found: 'Add_Sub_Mul_Div_Accum_Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556685482356 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556685482356 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556685482371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_clk (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node Arena_clk (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556685482403 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arena_clk" } } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 144 -64 104 160 "Arena_clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556685482403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_button\[0\] (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node Arena_button\[0\] (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556685482403 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_button[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arena_button\[0\]" } } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 -376 -192 88 "Arena_button" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_button[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556685482403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_button\[1\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node Arena_button\[1\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556685482403 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_button[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arena_button\[1\]" } } } } { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { { 72 -376 -192 88 "Arena_button" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_button[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556685482403 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556685482543 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556685482543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556685482543 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556685482543 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556685482543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556685482543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556685482543 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556685482558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556685482558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556685482558 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556685482558 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 1 64 0 " "Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 1 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556685482574 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556685482574 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556685482574 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 54 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556685482574 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556685482574 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556685482574 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556685482699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556685484622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556685484872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556685484888 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556685486974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556685486974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556685487115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556685489878 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556685489878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556685490832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556685490832 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556685490832 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.05 " "Total time spent on timing analysis during the Fitter is 2.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556685490847 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556685490863 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "122 " "Found 122 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_Cout_32bit 0 " "Pin \"Arena_Cout_32bit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_Bout_32bit 0 " "Pin \"Arena_Bout_32bit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_A 0 " "Pin \"Arena_segment1_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[31\] 0 " "Pin \"Arena_AccumOut_32bit\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[30\] 0 " "Pin \"Arena_AccumOut_32bit\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[29\] 0 " "Pin \"Arena_AccumOut_32bit\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[28\] 0 " "Pin \"Arena_AccumOut_32bit\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[27\] 0 " "Pin \"Arena_AccumOut_32bit\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[26\] 0 " "Pin \"Arena_AccumOut_32bit\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[25\] 0 " "Pin \"Arena_AccumOut_32bit\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[24\] 0 " "Pin \"Arena_AccumOut_32bit\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[23\] 0 " "Pin \"Arena_AccumOut_32bit\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[22\] 0 " "Pin \"Arena_AccumOut_32bit\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[21\] 0 " "Pin \"Arena_AccumOut_32bit\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[20\] 0 " "Pin \"Arena_AccumOut_32bit\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[19\] 0 " "Pin \"Arena_AccumOut_32bit\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[18\] 0 " "Pin \"Arena_AccumOut_32bit\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[17\] 0 " "Pin \"Arena_AccumOut_32bit\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[16\] 0 " "Pin \"Arena_AccumOut_32bit\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[15\] 0 " "Pin \"Arena_AccumOut_32bit\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[14\] 0 " "Pin \"Arena_AccumOut_32bit\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[13\] 0 " "Pin \"Arena_AccumOut_32bit\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[12\] 0 " "Pin \"Arena_AccumOut_32bit\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[11\] 0 " "Pin \"Arena_AccumOut_32bit\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[10\] 0 " "Pin \"Arena_AccumOut_32bit\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[9\] 0 " "Pin \"Arena_AccumOut_32bit\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[8\] 0 " "Pin \"Arena_AccumOut_32bit\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[7\] 0 " "Pin \"Arena_AccumOut_32bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[6\] 0 " "Pin \"Arena_AccumOut_32bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[5\] 0 " "Pin \"Arena_AccumOut_32bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[4\] 0 " "Pin \"Arena_AccumOut_32bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[3\] 0 " "Pin \"Arena_AccumOut_32bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[2\] 0 " "Pin \"Arena_AccumOut_32bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[1\] 0 " "Pin \"Arena_AccumOut_32bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_AccumOut_32bit\[0\] 0 " "Pin \"Arena_AccumOut_32bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_B 0 " "Pin \"Arena_segment1_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_C 0 " "Pin \"Arena_segment1_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_D 0 " "Pin \"Arena_segment1_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_E 0 " "Pin \"Arena_segment1_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_F 0 " "Pin \"Arena_segment1_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_G 0 " "Pin \"Arena_segment1_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_A 0 " "Pin \"Arena_segment2_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_B 0 " "Pin \"Arena_segment2_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_C 0 " "Pin \"Arena_segment2_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_D 0 " "Pin \"Arena_segment2_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_E 0 " "Pin \"Arena_segment2_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_F 0 " "Pin \"Arena_segment2_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_G 0 " "Pin \"Arena_segment2_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_A 0 " "Pin \"Arena_segment3_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_C 0 " "Pin \"Arena_segment3_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_D 0 " "Pin \"Arena_segment3_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_E 0 " "Pin \"Arena_segment3_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_F 0 " "Pin \"Arena_segment3_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_G 0 " "Pin \"Arena_segment3_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_B 0 " "Pin \"Arena_segment3_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_A 0 " "Pin \"Arena_segment4_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_B 0 " "Pin \"Arena_segment4_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_C 0 " "Pin \"Arena_segment4_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_D 0 " "Pin \"Arena_segment4_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_E 0 " "Pin \"Arena_segment4_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_F 0 " "Pin \"Arena_segment4_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_G 0 " "Pin \"Arena_segment4_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_A 0 " "Pin \"Arena_segment5_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_B 0 " "Pin \"Arena_segment5_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_C 0 " "Pin \"Arena_segment5_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_D 0 " "Pin \"Arena_segment5_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_E 0 " "Pin \"Arena_segment5_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_F 0 " "Pin \"Arena_segment5_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_G 0 " "Pin \"Arena_segment5_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_A 0 " "Pin \"Arena_segment6_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_B 0 " "Pin \"Arena_segment6_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_C 0 " "Pin \"Arena_segment6_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_D 0 " "Pin \"Arena_segment6_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_E 0 " "Pin \"Arena_segment6_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_F 0 " "Pin \"Arena_segment6_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_G 0 " "Pin \"Arena_segment6_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_A 0 " "Pin \"Arena_segment7_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_B 0 " "Pin \"Arena_segment7_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_C 0 " "Pin \"Arena_segment7_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_D 0 " "Pin \"Arena_segment7_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_E 0 " "Pin \"Arena_segment7_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_F 0 " "Pin \"Arena_segment7_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_G 0 " "Pin \"Arena_segment7_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_A 0 " "Pin \"Arena_segment8_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_B 0 " "Pin \"Arena_segment8_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_C 0 " "Pin \"Arena_segment8_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_D 0 " "Pin \"Arena_segment8_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_E 0 " "Pin \"Arena_segment8_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_F 0 " "Pin \"Arena_segment8_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_G 0 " "Pin \"Arena_segment8_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[31\] 0 " "Pin \"Arena_A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[30\] 0 " "Pin \"Arena_A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[29\] 0 " "Pin \"Arena_A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[28\] 0 " "Pin \"Arena_A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[27\] 0 " "Pin \"Arena_A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[26\] 0 " "Pin \"Arena_A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[25\] 0 " "Pin \"Arena_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[24\] 0 " "Pin \"Arena_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[23\] 0 " "Pin \"Arena_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[22\] 0 " "Pin \"Arena_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[21\] 0 " "Pin \"Arena_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[20\] 0 " "Pin \"Arena_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[19\] 0 " "Pin \"Arena_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[18\] 0 " "Pin \"Arena_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[17\] 0 " "Pin \"Arena_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[16\] 0 " "Pin \"Arena_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[15\] 0 " "Pin \"Arena_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[14\] 0 " "Pin \"Arena_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[13\] 0 " "Pin \"Arena_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[12\] 0 " "Pin \"Arena_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[11\] 0 " "Pin \"Arena_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[10\] 0 " "Pin \"Arena_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[9\] 0 " "Pin \"Arena_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[8\] 0 " "Pin \"Arena_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[7\] 0 " "Pin \"Arena_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[6\] 0 " "Pin \"Arena_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[5\] 0 " "Pin \"Arena_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[4\] 0 " "Pin \"Arena_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[3\] 0 " "Pin \"Arena_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[2\] 0 " "Pin \"Arena_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[1\] 0 " "Pin \"Arena_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_A\[0\] 0 " "Pin \"Arena_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556685490878 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1556685490878 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556685491144 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556685491191 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556685491457 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556685491972 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1556685492222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/output_files/Add_Sub_Mul_Div_Accum_Lab4.fit.smsg " "Generated suppressed messages file C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/output_files/Add_Sub_Mul_Div_Accum_Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556685492410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556685492785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:38:12 2019 " "Processing ended: Wed May 01 00:38:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556685492785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556685492785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556685492785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556685492785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556685494175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556685494175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:38:13 2019 " "Processing started: Wed May 01 00:38:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556685494175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556685494175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556685494175 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556685496316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556685496425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556685497284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:38:17 2019 " "Processing ended: Wed May 01 00:38:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556685497284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556685497284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556685497284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556685497284 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556685497956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556685499019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:38:18 2019 " "Processing started: Wed May 01 00:38:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556685499019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556685499019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_sta Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556685499019 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556685499206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556685499628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556685499675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556685499675 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "100 " "TimeQuest Timing Analyzer is analyzing 100 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1556685499816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Add_Sub_Mul_Div_Accum_Lab4.sdc " "Synopsys Design Constraints File file not found: 'Add_Sub_Mul_Div_Accum_Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556685499831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556685499831 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_clk Arena_clk " "create_clock -period 1.000 -name Arena_clk Arena_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_button\[0\] Arena_button\[0\] " "create_clock -period 1.000 -name Arena_button\[0\] Arena_button\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_sub_add Arena_sub_add " "create_clock -period 1.000 -name Arena_sub_add Arena_sub_add" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_button\[1\] Arena_button\[1\] " "create_clock -period 1.000 -name Arena_button\[1\] Arena_button\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499831 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499831 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556685499847 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1556685499862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556685499862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556685499878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.767 " "Worst-case setup slack is -17.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.767      -672.589 Arena_sub_add  " "  -17.767      -672.589 Arena_sub_add " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -2.326 Arena_clk  " "   -0.432        -2.326 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556685499878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.346 " "Worst-case hold slack is -0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346        -1.382 Arena_clk  " "   -0.346        -1.382 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630         0.000 Arena_sub_add  " "    1.630         0.000 Arena_sub_add " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556685499894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556685499894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556685499894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -65.222 Arena_clk  " "   -1.222       -65.222 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Arena_button\[0\]  " "   -1.222        -1.222 Arena_button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Arena_button\[1\]  " "   -1.222        -1.222 Arena_button\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Arena_sub_add  " "   -1.222        -1.222 Arena_sub_add " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685499909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556685499909 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556685500066 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1556685500066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556685500112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.474 " "Worst-case setup slack is -7.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.474      -276.782 Arena_sub_add  " "   -7.474      -276.782 Arena_sub_add " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207         0.000 Arena_clk  " "    0.207         0.000 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556685500112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.452 " "Worst-case hold slack is -0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452        -7.986 Arena_clk  " "   -0.452        -7.986 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015         0.000 Arena_sub_add  " "    1.015         0.000 Arena_sub_add " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556685500128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556685500128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556685500144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -65.222 Arena_clk  " "   -1.222       -65.222 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Arena_button\[0\]  " "   -1.222        -1.222 Arena_button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Arena_button\[1\]  " "   -1.222        -1.222 Arena_button\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Arena_sub_add  " "   -1.222        -1.222 Arena_sub_add " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556685500144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556685500144 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556685500362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556685501065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556685501065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556685501237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:38:21 2019 " "Processing ended: Wed May 01 00:38:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556685501237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556685501237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556685501237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556685501237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556685502612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556685502612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:38:22 2019 " "Processing started: Wed May 01 00:38:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556685502612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556685502612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556685502612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Add_Sub_Mul_Div_Accum_Lab4.vo C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/simulation/modelsim/ simulation " "Generated file Add_Sub_Mul_Div_Accum_Lab4.vo in folder \"C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556685503409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556685503487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:38:23 2019 " "Processing ended: Wed May 01 00:38:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556685503487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556685503487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556685503487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556685503487 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556685504175 ""}
