\hypertarget{group___r_c_c___m_c_ox___clock___prescaler}{}\doxysection{MCOx Clock Prescaler}
\label{group___r_c_c___m_c_ox___clock___prescaler}\index{MCOx Clock Prescaler@{MCOx Clock Prescaler}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{RCC\+\_\+\+MCODIV\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}{RCC\+\_\+\+MCODIV\+\_\+3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{RCC\+\_\+\+MCODIV\+\_\+4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}{RCC\+\_\+\+MCODIV\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}\label{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}} 
\index{MCOx Clock Prescaler@{MCOx Clock Prescaler}!RCC\_MCODIV\_1@{RCC\_MCODIV\_1}}
\index{RCC\_MCODIV\_1@{RCC\_MCODIV\_1}!MCOx Clock Prescaler@{MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_1}{RCC\_MCODIV\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+1~0x00000000U}

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}\label{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}} 
\index{MCOx Clock Prescaler@{MCOx Clock Prescaler}!RCC\_MCODIV\_2@{RCC\_MCODIV\_2}}
\index{RCC\_MCODIV\_2@{RCC\_MCODIV\_2}!MCOx Clock Prescaler@{MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_2}{RCC\_MCODIV\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}}

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}\label{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}} 
\index{MCOx Clock Prescaler@{MCOx Clock Prescaler}!RCC\_MCODIV\_3@{RCC\_MCODIV\_3}}
\index{RCC\_MCODIV\_3@{RCC\_MCODIV\_3}!MCOx Clock Prescaler@{MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_3}{RCC\_MCODIV\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})}

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}\label{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}} 
\index{MCOx Clock Prescaler@{MCOx Clock Prescaler}!RCC\_MCODIV\_4@{RCC\_MCODIV\_4}}
\index{RCC\_MCODIV\_4@{RCC\_MCODIV\_4}!MCOx Clock Prescaler@{MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_4}{RCC\_MCODIV\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+4~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})}

\mbox{\Hypertarget{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}\label{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}} 
\index{MCOx Clock Prescaler@{MCOx Clock Prescaler}!RCC\_MCODIV\_5@{RCC\_MCODIV\_5}}
\index{RCC\_MCODIV\_5@{RCC\_MCODIV\_5}!MCOx Clock Prescaler@{MCOx Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{RCC\_MCODIV\_5}{RCC\_MCODIV\_5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCODIV\+\_\+5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}}

