# Xilinx CORE Generator 6.3.01i; Cores Update # 3
SELECT Pipelined_Divider Virtex2P Xilinx,_Inc. 3.0
CSET has_sclr = false
CSET divclk_sel = 1_Clock
CSET dividend_width = 29
CSET fractional_width = 4
CSET has_ce = true
CSET divisor_width = 4
CSET sync_enable = CE_Overrides_SCLR
CSET signed_b = Unsigned
CSET fractional_b = Integer
CSET has_aclr = true
CSET component_name = div_w29_r4
GENERATE
