(export (version D)
  (design
    (source "/Users/ohadformanair/Desktop/ZF_workspace/feedback/run_txt.py")
    (date "03/20/2024 12:13 AM")
    (tool "SKiDL (1.2.1)"))
  (components
    (comp (ref R1)
      (value 1K)
      (footprint Resistor_SMD:R_0805_2012Metric)
      (libsource (lib NO_LIB) (part R))
      (sheetpath (names /top/5811432950597387607) (tstamps /top/5811432950597387607)))
    (comp (ref R2)
      (value 500)
      (footprint Resistor_SMD:R_0805_2012Metric)
      (libsource (lib NO_LIB) (part R))
      (sheetpath (names /top/12080885553472573493) (tstamps /top/12080885553472573493))))
  (nets
    (net (code 1) (name GND)
      (node (ref R2) (pin 2)))
    (net (code 2) (name VI)
      (node (ref R1) (pin 1)))
    (net (code 3) (name VO)
      (node (ref R1) (pin 2))
      (node (ref R2) (pin 1))))
)
