Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: digital_PLL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digital_PLL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digital_PLL"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : digital_PLL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/PT8616/development_src/FPGA/digital_pll_phase_detector.vhd" in Library work.
Architecture behavioral of Entity digital_pll_phase_detector is up to date.
Compiling vhdl file "C:/PT8616/development_src/FPGA/digital_phase_loop.vhd" in Library work.
Entity <digital_phase_loop> compiled.
Entity <digital_phase_loop> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/PT8616/development_src/FPGA/digital_pll.vhd" in Library work.
Architecture behavioral of Entity digital_pll is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <digital_PLL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digital_pll_phase_detector> in library <work> (architecture <behavioral>) with generics.
	vcxo_div_per = 594

Analyzing hierarchy for entity <digital_phase_loop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <digital_PLL> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/PT8616/development_src/FPGA/digital_pll.vhd" line 76: Unconnected output port 'lock_warning_o' of component 'digital_pll_phase_detector'.
WARNING:Xst:753 - "C:/PT8616/development_src/FPGA/digital_pll.vhd" line 76: Unconnected output port 'lock_error_o' of component 'digital_pll_phase_detector'.
Entity <digital_PLL> analyzed. Unit <digital_PLL> generated.

Analyzing generic Entity <digital_pll_phase_detector> in library <work> (Architecture <behavioral>).
	vcxo_div_per = 594
Entity <digital_pll_phase_detector> analyzed. Unit <digital_pll_phase_detector> generated.

Analyzing Entity <digital_phase_loop> in library <work> (Architecture <behavioral>).
Entity <digital_phase_loop> analyzed. Unit <digital_phase_loop> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <digital_pll_phase_detector>.
    Related source file is "C:/PT8616/development_src/FPGA/digital_pll_phase_detector.vhd".
WARNING:Xst:1780 - Signal <clk_vcxo_decimated_delayed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <vcxo_dec_falling_tick_o> equivalent to <period_end_delayed<2>> has been removed
    Found 10-bit register for signal <phase_diff_o>.
    Found 1-bit register for signal <clk_vcxo_decimated_o>.
    Found 2-bit register for signal <clk_ref_dec_delayed>.
    Found 1-bit register for signal <clk_ref_dec_rising>.
    Found 1-bit register for signal <clk_vcxo_decimated>.
    Found 1-bit register for signal <make_longer>.
    Found 1-bit register for signal <make_shorter>.
    Found 4-bit register for signal <period_end_delayed>.
    Found 10-bit register for signal <phase_count>.
    Found 10-bit subtractor for signal <phase_count$addsub0000> created at line 112.
    Found 10-bit register for signal <phase_diff>.
    Found 1-bit register for signal <ref_decimated>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_pll_phase_detector> synthesized.


Synthesizing Unit <digital_phase_loop>.
    Related source file is "C:/PT8616/development_src/FPGA/digital_phase_loop.vhd".
WARNING:Xst:646 - Signal <out_sum<17:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit up accumulator for signal <integrator>.
    Found 18-bit register for signal <out_sum>.
    Found 18-bit adder for signal <out_sum$mux0001>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_phase_loop> synthesized.


Synthesizing Unit <digital_PLL>.
    Related source file is "C:/PT8616/development_src/FPGA/digital_pll.vhd".
    Found 16-bit register for signal <cv_word_o>.
    Found 1-bit register for signal <update_dac_o>.
    Found 1-bit register for signal <pps_148_tick_o>.
    Found 1-bit register for signal <ref_clk>.
    Found 9-bit up counter for signal <ref_clk_count>.
    Found 1-bit register for signal <resync_148_period>.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <digital_PLL> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 18-bit adder                                          : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 26-bit up accumulator                                 : 1
# Registers                                            : 20
 1-bit register                                        : 14
 10-bit register                                       : 3
 16-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <out_sum_16> of sequential type is unconnected in block <VCXO_phase_loop>.
WARNING:Xst:2677 - Node <out_sum_17> of sequential type is unconnected in block <VCXO_phase_loop>.
WARNING:Xst:2677 - Node <out_sum_16> of sequential type is unconnected in block <digital_phase_loop>.
WARNING:Xst:2677 - Node <out_sum_17> of sequential type is unconnected in block <digital_phase_loop>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 18-bit adder                                          : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 26-bit up accumulator                                 : 1
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <integrator_0> of sequential type is unconnected in block <digital_phase_loop>.
WARNING:Xst:2677 - Node <integrator_1> of sequential type is unconnected in block <digital_phase_loop>.
WARNING:Xst:2677 - Node <integrator_2> of sequential type is unconnected in block <digital_phase_loop>.
WARNING:Xst:2677 - Node <integrator_24> of sequential type is unconnected in block <digital_phase_loop>.
WARNING:Xst:2677 - Node <integrator_25> of sequential type is unconnected in block <digital_phase_loop>.

Optimizing unit <digital_PLL> ...

Optimizing unit <digital_pll_phase_detector> ...

Optimizing unit <digital_phase_loop> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <update_dac_o> in Unit <digital_PLL> is equivalent to the following FF/Latch, which will be removed : <phase_detector/period_end_delayed_3> 
Found area constraint ratio of 100 (+ 5) on block digital_PLL, actual ratio is 2.

Final Macro Processing ...

Processing Unit <digital_PLL> :
	Found 2-bit shift register for signal <phase_detector/clk_vcxo_decimated_o>.
	Found 2-bit shift register for signal <phase_detector/clk_ref_dec_delayed_0>.
Unit <digital_PLL> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : digital_PLL.ngr
Top Level Output File Name         : digital_PLL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 179
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 9
#      LUT2                        : 37
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT4                        : 12
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 48
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 105
#      FD                          : 39
#      FDE                         : 47
#      FDR                         : 12
#      FDS                         : 3
#      FDSE                        : 4
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 21
#      IBUF                        : 1
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-5 

 Number of Slices:                       68  out of   2448     2%  
 Number of Slice Flip Flops:            105  out of   4896     2%  
 Number of 4 input LUTs:                 79  out of   4896     1%  
    Number used as logic:                77
    Number used as Shift registers:       2
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     66    34%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ref_clk_i                          | BUFGP                  | 11    |
clk_i                              | BUFGP                  | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.837ns (Maximum Frequency: 206.742MHz)
   Minimum input arrival time before clock: 3.813ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ref_clk_i'
  Clock period: 4.837ns (frequency: 206.742MHz)
  Total number of paths / destination ports: 146 / 21
-------------------------------------------------------------------------
Delay:               4.837ns (Levels of Logic = 3)
  Source:            ref_clk_count_0 (FF)
  Destination:       ref_clk_count_0 (FF)
  Source Clock:      ref_clk_i rising
  Destination Clock: ref_clk_i rising

  Data Path: ref_clk_count_0 to ref_clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  ref_clk_count_0 (ref_clk_count_0)
     LUT3:I0->O            1   0.612   0.360  resync_148_period_and00001_SW0 (N5)
     LUT4_D:I3->LO         1   0.612   0.103  resync_148_period_and00001 (N11)
     LUT4:I3->O            9   0.612   0.697  ref_clk_count_or00001 (ref_clk_count_or0000)
     FDR:R                     0.795          ref_clk_count_0
    ----------------------------------------
    Total                      4.837ns (3.145ns logic, 1.692ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 4.484ns (frequency: 222.998MHz)
  Total number of paths / destination ports: 1152 / 147
-------------------------------------------------------------------------
Delay:               4.484ns (Levels of Logic = 12)
  Source:            phase_detector/phase_count_0 (FF)
  Destination:       phase_detector/phase_count_9 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: phase_detector/phase_count_0 to phase_detector/phase_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.603  phase_detector/phase_count_0 (phase_detector/phase_count_0)
     LUT1:I0->O            1   0.612   0.000  phase_detector/Msub_phase_count_addsub0000_cy<0>_rt (phase_detector/Msub_phase_count_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  phase_detector/Msub_phase_count_addsub0000_cy<0> (phase_detector/Msub_phase_count_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  phase_detector/Msub_phase_count_addsub0000_cy<1> (phase_detector/Msub_phase_count_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  phase_detector/Msub_phase_count_addsub0000_cy<2> (phase_detector/Msub_phase_count_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  phase_detector/Msub_phase_count_addsub0000_cy<3> (phase_detector/Msub_phase_count_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  phase_detector/Msub_phase_count_addsub0000_cy<4> (phase_detector/Msub_phase_count_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  phase_detector/Msub_phase_count_addsub0000_cy<5> (phase_detector/Msub_phase_count_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  phase_detector/Msub_phase_count_addsub0000_cy<6> (phase_detector/Msub_phase_count_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  phase_detector/Msub_phase_count_addsub0000_cy<7> (phase_detector/Msub_phase_count_addsub0000_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  phase_detector/Msub_phase_count_addsub0000_cy<8> (phase_detector/Msub_phase_count_addsub0000_cy<8>)
     XORCY:CI->O           1   0.699   0.360  phase_detector/Msub_phase_count_addsub0000_xor<9> (phase_detector/phase_count_addsub0000<9>)
     LUT4:I3->O            1   0.612   0.000  phase_detector/phase_count_mux0001<0>2 (phase_detector/phase_count_mux0001<0>)
     FD:D                      0.268          phase_detector/phase_count_9
    ----------------------------------------
    Total                      4.484ns (3.521ns logic, 0.963ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ref_clk_i'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.813ns (Levels of Logic = 2)
  Source:            pps_i (PAD)
  Destination:       ref_clk_count_0 (FF)
  Destination Clock: ref_clk_i rising

  Data Path: pps_i to ref_clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.603  pps_i_IBUF (pps_i_IBUF)
     LUT4:I0->O            9   0.612   0.697  ref_clk_count_or00001 (ref_clk_count_or0000)
     FDR:R                     0.795          ref_clk_count_0
    ----------------------------------------
    Total                      3.813ns (2.513ns logic, 1.300ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            update_dac_o (FF)
  Destination:       update_dac_o (PAD)
  Source Clock:      clk_i rising

  Data Path: update_dac_o to update_dac_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  update_dac_o (phase_detector/period_end_delayed_3)
     OBUF:I->O                 3.169          update_dac_o_OBUF (update_dac_o)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ref_clk_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            ref_clk (FF)
  Destination:       ref_clk_o (PAD)
  Source Clock:      ref_clk_i rising

  Data Path: ref_clk to ref_clk_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             4   0.514   0.499  ref_clk (ref_clk)
     OBUF:I->O                 3.169          ref_clk_o_OBUF (ref_clk_o)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.15 secs
 
--> 

Total memory usage is 150948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

