// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module LRWPANPacketAssembler(
  input         clock,
                reset,
  output        io_in_control_ready,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  input         io_in_control_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  input  [7:0]  io_in_control_bits_pduLength,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  output        io_in_data_ready,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  input         io_in_data_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  input  [7:0]  io_in_data_bits,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  output        io_out_control_done,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  input         io_out_data_ready,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  output        io_out_data_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
                io_out_data_bits,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  input  [23:0] io_constants_crcSeed,	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
  output [2:0]  io_state	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14]
);

  wire            io_in_control_ready_0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:107:32]
  wire [15:0]     _crc_io_out;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:235:19]
  reg  [2:0]      state;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22]
  reg  [7:0]      counter;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24]
  reg  [2:0]      counter_byte;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:78:29]
  reg  [7:0]      data;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:81:21]
  reg  [7:0]      sfd;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:82:20]
  reg  [7:0]      pdu_length;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27]
  reg  [6:0]      frame_length;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:84:29]
  wire            crc_reset = io_in_control_ready_0 & io_in_control_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:107:32, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg             data_in_ready;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:98:26]
  reg             data_out_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:99:27]
  wire            data_out_fire = io_out_data_ready & data_out_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:99:27, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign io_in_control_ready_0 = state == 3'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :107:32]
  reg             done;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:110:17]
  wire [7:0]      _crc_data_T = data >> counter_byte;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:78:29, :81:21, :112:27]
  wire            _GEN = state == 3'h4;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:29, :72:22, :178:20]
  wire            _GEN_0 = data_out_fire & (&counter_byte);	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:42:16, :45:50, :51:23, :52:35, :53:22, :78:29, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire            _GEN_1 = counter == 8'h0 & (&counter_byte) & data_out_fire;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{18,50,58}, :77:24, :78:29, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire            data_in_fire = data_in_ready & io_in_data_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:98:26, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire            _GEN_2 = state == 3'h1;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :124:13, :132:20]
  wire            _GEN_3 = counter == 8'h3 & (&counter_byte) & data_out_fire;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{18,50,58}, :77:24, :78:29, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire            _GEN_4 = state == 3'h2;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:46:16, :72:22, :147:20]
  wire            _GEN_5 = (&counter_byte) & data_out_fire;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:50, :78:29, :153:31, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire            _GEN_6 = state == 3'h3;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:46:16, :72:22, :159:20]
  wire            _GEN_7 = pdu_length == 8'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24, :83:27, :160:37]
  wire            _GEN_8 = _GEN_5 & _GEN_7;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:153:31, :160:37, :166:49]
  wire            _GEN_9 = counter == pdu_length - 8'h1 & (&counter_byte) & data_out_fire;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{18,29,50,58}, :77:24, :78:29, :83:27, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire            _GEN_10 = state == 3'h5;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :160:25, :195:20]
  wire            _GEN_11 = counter == 8'h1 & (&counter_byte) & data_out_fire;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{18,50,58}, :77:24, :78:29, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [2:0]      stateOut_4 = _GEN_11 ? 3'h0 : 3'h5;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{58,72}, :46:16, :50:16, :72:22, :160:25]
  wire            _GEN_12 = {stateOut_4[2], stateOut_4[0]} == 2'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:72, :46:16, :50:16, :205:20]
  wire            _GEN_13 = _GEN_10 & _GEN_12;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:110:17, :195:{20,31}, :205:{20,32}, :206:12]
  wire            _GEN_14 = _GEN_2 | _GEN_4 | _GEN_6 | _GEN;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:110:17, :132:{20,36}, :147:{20,31}, :159:{20,31}, :178:{20,40}, :195:31]
  wire [7:0]      counterOut_4 = _GEN_11 ? 8'h0 : _GEN_0 ? counter + 8'h1 : counter;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:42:16, :45:{18,58,72}, :47:18, :51:23, :52:35, :53:{22,33}, :77:24]
  wire            _GEN_15 = _GEN_14 | ~_GEN_13;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27, :99:27, :110:17, :132:36, :147:31, :159:31, :178:40, :195:31, :205:32, :206:12, :207:22]
  wire [7:0]      _GEN_16 = _GEN_15 ? pdu_length : 8'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24, :83:27, :132:36, :147:31, :159:31, :178:40, :195:31]
  wire [6:0]      _GEN_17 = _GEN_15 ? frame_length : 7'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27, :84:29, :132:36, :147:31, :159:31, :178:40, :195:31]
  wire [7:0]      _GEN_18 = _GEN_15 ? sfd : 8'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24, :82:20, :83:27, :132:36, :147:31, :159:31, :178:40, :195:31]
  wire [2:0]      _GEN_19 = ~_GEN_10 | _GEN_11 ? 3'h0 : 3'h5;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:58, :72:22, :160:25, :195:{20,31}, :197:11, :214:11]
  wire [7:0][2:0] _GEN_20 = {{_GEN_19}, {_GEN_19}, {_GEN_19}, {{2'h2, _GEN_9}}, {_GEN_1 ? {2'h2, _GEN_7} : 3'h3}, {{2'h1, _GEN_1}}, {_GEN_3 ? 3'h2 : 3'h1}, {crc_reset ? 3'h1 : state}};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{58,72}, :46:16, :50:16, :72:22, :107:32, :118:26, :123:30, :124:13, :132:{20,36}, :134:11, :147:{20,31}, :149:11, :159:{20,31}, :160:{25,37}, :162:11, :178:{20,40}, :180:11, :195:31, :197:11, :214:11, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [7:0][7:0] _GEN_21 = {{counter}, {counter}, {counterOut_4}, {_GEN_9 ? 8'h0 : _GEN_0 ? counter + 8'h1 : counter}, {_GEN_1 ? 8'h0 : _GEN_0 ? counter + 8'h1 : counter}, {_GEN_1 ? 8'h0 : _GEN_0 ? counter + 8'h1 : counter}, {_GEN_3 ? 8'h0 : _GEN_0 ? counter + 8'h1 : counter}, {crc_reset ? 8'h0 : counter}};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:42:16, :45:{18,58,72}, :47:18, :51:23, :52:35, :53:{22,33}, :77:24, :107:32, :118:26, :123:30, :125:15, :132:{20,36}, :135:13, :147:{20,31}, :150:13, :159:{20,31}, :163:13, :178:{20,40}, :181:13, :195:{20,31}, :198:13, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [7:0][2:0] _GEN_22 = {{counter_byte}, {counter_byte}, {_GEN_11 ? 3'h0 : data_out_fire ? ((&counter_byte) ? 3'h0 : counter_byte + 3'h1) : counter_byte}, {_GEN_9 ? 3'h0 : data_out_fire ? ((&counter_byte) ? 3'h0 : counter_byte + 3'h1) : counter_byte}, {_GEN_1 ? 3'h0 : data_out_fire ? ((&counter_byte) ? 3'h0 : counter_byte + 3'h1) : counter_byte}, {_GEN_1 ? 3'h0 : data_out_fire ? ((&counter_byte) ? 3'h0 : counter_byte + 3'h1) : counter_byte}, {_GEN_3 ? 3'h0 : data_out_fire ? ((&counter_byte) ? 3'h0 : counter_byte + 3'h1) : counter_byte}, {crc_reset ? 3'h0 : counter_byte}};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:43:20, :45:{50,58,72}, :48:22, :51:23, :52:35, :54:26, :56:{26,41}, :72:22, :78:29, :107:32, :118:26, :123:30, :124:13, :126:20, :132:{20,36}, :136:18, :147:{20,31}, :151:18, :159:{20,31}, :164:18, :178:{20,40}, :182:18, :195:{20,31}, :199:18, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [7:0][7:0] _GEN_23 = {{data}, {data}, {_GEN_12 ? 8'h0 : counterOut_4 == 8'h1 ? _crc_io_out[15:8] : data}, {_GEN_9 ? _crc_io_out[7:0] : data}, {_GEN_8 ? _crc_io_out[7:0] : _GEN_5 ? data : {1'h0, frame_length}}, {_GEN_5 ? {1'h0, frame_length} : sfd}, {_GEN_3 ? sfd : 8'h0}, {data}};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{18,58,72}, :47:18, :51:23, :77:24, :81:21, :82:20, :84:29, :107:32, :118:26, :132:{20,36}, :140:69, :141:12, :145:12, :147:{20,31}, :153:{31,49}, :154:{12,18}, :157:12, :159:{20,31}, :166:{49,74}, :167:{12,25}, :170:55, :174:{12,18}, :178:{20,40}, :184:31, :185:{12,25}, :195:{20,31}, :201:{21,30}, :202:{12,25}, :205:{20,32}, :208:12, :235:19]
  wire [7:0][7:0] _GEN_24 = {{_GEN_18}, {_GEN_18}, {_GEN_18}, {sfd}, {sfd}, {sfd}, {sfd}, {crc_reset ? 8'hA7 : sfd}};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:63:14, :82:20, :107:32, :118:26, :123:30, :127:11, :132:36, :147:31, :159:31, :178:40, :195:31, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [7:0][7:0] _GEN_25 = {{_GEN_16}, {_GEN_16}, {_GEN_16}, {pdu_length}, {pdu_length}, {pdu_length}, {pdu_length}, {crc_reset ? io_in_control_bits_pduLength : pdu_length}};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27, :107:32, :118:26, :123:30, :128:18, :132:36, :147:31, :159:31, :178:40, :195:31, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [7:0][6:0] _GEN_26 = {{_GEN_17}, {_GEN_17}, {_GEN_17}, {frame_length}, {frame_length}, {frame_length}, {frame_length}, {crc_reset ? io_in_control_bits_pduLength[6:0] + 7'h2 : frame_length}};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:84:29, :107:32, :118:26, :123:30, :129:47, :130:20, :132:36, :147:31, :159:31, :178:40, :195:31, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  always @(posedge clock) begin
    if (reset) begin
      state <= 3'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22]
      counter <= 8'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24]
      counter_byte <= 3'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :78:29]
      data <= 8'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24, :81:21]
      sfd <= 8'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24, :82:20]
      pdu_length <= 8'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:77:24, :83:27]
      frame_length <= 7'h0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:84:29]
    end
    else begin
      state <= _GEN_20[state];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :107:32, :118:26, :123:30, :132:{20,36}, :134:11, :147:{20,31}, :149:11, :159:{20,31}, :162:11, :178:{20,40}, :180:11, :195:31]
      counter <= _GEN_21[state];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :77:24, :107:32, :118:26, :123:30, :132:{20,36}, :135:13, :147:{20,31}, :150:13, :159:{20,31}, :163:13, :178:{20,40}, :181:13, :195:{20,31}, :198:13]
      counter_byte <= _GEN_22[state];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :78:29, :107:32, :118:26, :123:30, :132:{20,36}, :136:18, :147:{20,31}, :151:18, :159:{20,31}, :164:18, :178:{20,40}, :182:18, :195:{20,31}, :199:18]
      if (_GEN & data_in_fire)	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:118:26, :178:20, :218:34, :219:24, :220:12, src/main/scala/chisel3/util/Decoupled.scala:52:35]
        data <= io_in_data_bits;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:81:21]
      else	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:118:26, :218:34, :219:24, :220:12]
        data <= _GEN_23[state];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :81:21, :107:32, :118:26, :132:{20,36}, :140:69, :147:{20,31}, :153:49, :159:{20,31}, :166:74, :178:{20,40}, :184:31, :195:{20,31}, :205:32]
      sfd <= _GEN_24[state];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :82:20, :107:32, :118:26, :123:30, :132:36, :147:31, :159:31, :178:40, :195:31]
      pdu_length <= _GEN_25[state];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :83:27, :107:32, :118:26, :123:30, :132:36, :147:31, :159:31, :178:40, :195:31]
      frame_length <= _GEN_26[state];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :84:29, :107:32, :118:26, :123:30, :132:36, :147:31, :159:31, :178:40, :195:31]
    end
    data_in_ready <= ~io_in_control_ready_0 & (_GEN_2 ? ~_GEN_3 & data_in_ready : _GEN_4 ? ~_GEN_5 & data_in_ready : _GEN_6 ? ~_GEN_8 & _GEN_5 : _GEN ? ~_GEN_9 & (_GEN_5 | ~data_in_fire & data_in_ready) : data_in_ready);	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:58, :98:26, :107:32, :118:26, :119:19, :132:{20,36}, :140:69, :142:21, :147:{20,31}, :153:{31,49}, :155:21, :159:{20,31}, :166:{49,74}, :168:21, :170:55, :178:{20,40}, :184:31, :186:21, :188:56, :189:21, :191:31, :192:21, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    data_out_valid <= ~io_in_control_ready_0 & (_GEN_2 | _GEN_4 | (_GEN_6 ? _GEN_8 | ~_GEN_5 : _GEN ? _GEN_9 | ~_GEN_5 & (data_in_fire | data_out_valid) : ~_GEN_13 & data_out_valid));	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:45:{29,58}, :98:26, :99:27, :107:32, :110:17, :118:26, :119:19, :120:20, :132:{20,36}, :140:69, :147:{20,31}, :152:20, :153:{31,49}, :155:21, :159:{20,31}, :166:{49,74}, :169:22, :170:55, :172:22, :176:22, :178:{20,40}, :184:31, :187:22, :188:56, :190:22, :191:31, :193:22, :195:31, :205:32, :206:12, :207:22, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    done <= ~io_in_control_ready_0 & (~_GEN_14 & _GEN_13 | done);	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:107:32, :110:17, :118:26, :119:19, :121:10, :132:36, :147:31, :159:31, :178:40, :195:31, :205:32, :206:12]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        state = _RANDOM[1'h0][2:0];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22]
        counter = _RANDOM[1'h0][10:3];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :77:24]
        counter_byte = _RANDOM[1'h0][13:11];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :78:29]
        data = _RANDOM[1'h0][21:14];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :81:21]
        sfd = _RANDOM[1'h0][29:22];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :82:20]
        pdu_length = {_RANDOM[1'h0][31:30], _RANDOM[1'h1][5:0]};	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22, :83:27]
        frame_length = _RANDOM[1'h1][12:6];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27, :84:29]
        data_in_ready = _RANDOM[1'h1][13];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27, :98:26]
        data_out_valid = _RANDOM[1'h1][14];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27, :99:27]
        done = _RANDOM[1'h1][15];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:83:27, :110:17]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CRC_2 crc (	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:235:19]
    .clock         (clock),
    .reset         (reset),
    .io_in_valid   (_GEN & data_out_fire),	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:178:20, :225:34, :227:15, :230:15, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_in_bits    (_GEN & _crc_data_T[0]),	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:112:27, :178:20, :225:34, :226:{14,21}, :229:14]
    .io_out        (_crc_io_out),
    .io_seed_valid (crc_reset),	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_seed_bits  (io_constants_crcSeed[15:0])	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:237:21]
  );
  assign io_in_control_ready = io_in_control_ready_0;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:107:32]
  assign io_in_data_ready = data_in_ready;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:98:26]
  assign io_out_control_done = done;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:110:17]
  assign io_out_data_valid = data_out_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:99:27]
  assign io_out_data_bits = _crc_data_T[0];	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:112:27]
  assign io_state = state;	// @[generators/baseband/src/main/scala/baseband/LRWPANPacketAssembler.scala:72:22]
endmodule

