----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: 0
IF.PC: 4
ID.nop: 0
ID.Instr: 11000001000000000000000000000000
EX.nop: 1
EX.instr: 
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 0
MEM.nop: 2
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 3
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: 0
IF.PC: 8
ID.nop: 0
ID.Instr: 11000000100000000000001000000000
EX.nop: 0
EX.instr: 11000001000000000000000000000000
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 20
EX.wrt_enable: 1
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 2
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: 0
IF.PC: 12
ID.nop: 0
ID.Instr: 11001101100000010000010000000000
EX.nop: 0
EX.instr: 11000000100000000000001000000000
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: 0
IF.PC: 12
ID.nop: 0
ID.Instr: 11001101100000010000010000000000
EX.nop: 1
EX.instr: 11001101100000010000010000000000
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: 0
IF.PC: 16
ID.nop: 0
ID.Instr: 11001100010000010000010000000010
EX.nop: 0
EX.instr: 11001101100000010000010000000000
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 4
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: 0
IF.PC: 20
ID.nop: 0
ID.Instr: 11000100001001000000110000000000
EX.nop: 0
EX.instr: 11001100010000010000010000000010
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 4
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: 0
IF.PC: 24
ID.nop: 0
ID.Instr: 11000100011001000000001000000000
EX.nop: 0
EX.instr: 11000100001001000000110000000000
EX.Read_data1: 0
EX.Read_data2: 8
EX.Imm: 8
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 8
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: 0
IF.PC: 28
ID.nop: 0
ID.Instr: 11001101010011101000100000000000
EX.nop: 0
EX.instr: 11000100011001000000001000000000
EX.Read_data1: 0
EX.Read_data2: 8
EX.Imm: 12
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 02
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 8
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: 0
IF.PC: 32
ID.nop: 0
ID.Instr: 11001100110001101000100000000000
EX.nop: 0
EX.instr: 11001101010011101000100000000000
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 12
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 5
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 12
MEM.Store_data: 8
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: 0
IF.PC: 36
ID.nop: 0
ID.Instr: 11001101110000101000100000000000
EX.nop: 0
EX.instr: 11001100110001101000100000000000
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 12
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 6
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 1
MEM.Store_data: 8
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: 0
IF.PC: 40
ID.nop: 0
ID.Instr: 11000000100000000000000010000000
EX.nop: 0
EX.instr: 11001101110000101000100000000000
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 12
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 7
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 7
MEM.Store_data: 1
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 6
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: 0
IF.PC: 44
ID.nop: 0
ID.Instr: 11001100001000010000010000000000
EX.nop: 0
EX.instr: 11000000100000000000000010000000
EX.Read_data1: 0
EX.Read_data2: 5
EX.Imm: 16
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 00
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 6
MEM.Store_data: 7
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 7
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 7
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 6
WB.wrt_enable: 1
