// Seed: 1245864386
module module_1 #(
    parameter id_17 = 32'd32
) (
    output wor id_0,
    input supply0 id_1,
    output uwire id_2,
    output wand id_3,
    input tri id_4,
    output wand id_5,
    input tri1 module_0,
    output tri1 id_7,
    output wor id_8,
    output wand id_9,
    input wor id_10,
    output supply0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wor id_15
);
  logic [1 : 1] _id_17;
  wire [1 'b0 &&  -1  *  id_17  -  1 'b0 : -1] id_18;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
