########################################################################
# NOTE: This is a tool-generated file and should not be edited manually.
########################################################################

# Core: u_ila_0
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 4 [get_debug_cores u_ila_0]
set_property C_MEMORY_TYPE 0 [get_debug_cores u_ila_0]
set_property C_NUM_OF_PROBES 15 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list {cpm_pcie_pio_i/versal_cips_0/inst/cpm_0/inst/pcie1_user_clk} ]]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[0]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[1]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[2]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[3]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[4]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[5]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[6]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[7]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[8]} {pcie_app_versal_i/PIO_i/pio_ep/ep_rx/req_tag[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {pcie1_cfg_status_0_cq_np_req_count[0]} {pcie1_cfg_status_0_cq_np_req_count[1]} {pcie1_cfg_status_0_cq_np_req_count[2]} {pcie1_cfg_status_0_cq_np_req_count[3]} {pcie1_cfg_status_0_cq_np_req_count[4]} {pcie1_cfg_status_0_cq_np_req_count[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 512 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {pcie1_m_axis_cq_0_tdata[0]} {pcie1_m_axis_cq_0_tdata[1]} {pcie1_m_axis_cq_0_tdata[2]} {pcie1_m_axis_cq_0_tdata[3]} {pcie1_m_axis_cq_0_tdata[4]} {pcie1_m_axis_cq_0_tdata[5]} {pcie1_m_axis_cq_0_tdata[6]} {pcie1_m_axis_cq_0_tdata[7]} {pcie1_m_axis_cq_0_tdata[8]} {pcie1_m_axis_cq_0_tdata[9]} {pcie1_m_axis_cq_0_tdata[10]} {pcie1_m_axis_cq_0_tdata[11]} {pcie1_m_axis_cq_0_tdata[12]} {pcie1_m_axis_cq_0_tdata[13]} {pcie1_m_axis_cq_0_tdata[14]} {pcie1_m_axis_cq_0_tdata[15]} {pcie1_m_axis_cq_0_tdata[16]} {pcie1_m_axis_cq_0_tdata[17]} {pcie1_m_axis_cq_0_tdata[18]} {pcie1_m_axis_cq_0_tdata[19]} {pcie1_m_axis_cq_0_tdata[20]} {pcie1_m_axis_cq_0_tdata[21]} {pcie1_m_axis_cq_0_tdata[22]} {pcie1_m_axis_cq_0_tdata[23]} {pcie1_m_axis_cq_0_tdata[24]} {pcie1_m_axis_cq_0_tdata[25]} {pcie1_m_axis_cq_0_tdata[26]} {pcie1_m_axis_cq_0_tdata[27]} {pcie1_m_axis_cq_0_tdata[28]} {pcie1_m_axis_cq_0_tdata[29]} {pcie1_m_axis_cq_0_tdata[30]} {pcie1_m_axis_cq_0_tdata[31]} {pcie1_m_axis_cq_0_tdata[32]} {pcie1_m_axis_cq_0_tdata[33]} {pcie1_m_axis_cq_0_tdata[34]} {pcie1_m_axis_cq_0_tdata[35]} {pcie1_m_axis_cq_0_tdata[36]} {pcie1_m_axis_cq_0_tdata[37]} {pcie1_m_axis_cq_0_tdata[38]} {pcie1_m_axis_cq_0_tdata[39]} {pcie1_m_axis_cq_0_tdata[40]} {pcie1_m_axis_cq_0_tdata[41]} {pcie1_m_axis_cq_0_tdata[42]} {pcie1_m_axis_cq_0_tdata[43]} {pcie1_m_axis_cq_0_tdata[44]} {pcie1_m_axis_cq_0_tdata[45]} {pcie1_m_axis_cq_0_tdata[46]} {pcie1_m_axis_cq_0_tdata[47]} {pcie1_m_axis_cq_0_tdata[48]} {pcie1_m_axis_cq_0_tdata[49]} {pcie1_m_axis_cq_0_tdata[50]} {pcie1_m_axis_cq_0_tdata[51]} {pcie1_m_axis_cq_0_tdata[52]} {pcie1_m_axis_cq_0_tdata[53]} {pcie1_m_axis_cq_0_tdata[54]} {pcie1_m_axis_cq_0_tdata[55]} {pcie1_m_axis_cq_0_tdata[56]} {pcie1_m_axis_cq_0_tdata[57]} {pcie1_m_axis_cq_0_tdata[58]} {pcie1_m_axis_cq_0_tdata[59]} {pcie1_m_axis_cq_0_tdata[60]} {pcie1_m_axis_cq_0_tdata[61]} {pcie1_m_axis_cq_0_tdata[62]} {pcie1_m_axis_cq_0_tdata[63]} {pcie1_m_axis_cq_0_tdata[64]} {pcie1_m_axis_cq_0_tdata[65]} {pcie1_m_axis_cq_0_tdata[66]} {pcie1_m_axis_cq_0_tdata[67]} {pcie1_m_axis_cq_0_tdata[68]} {pcie1_m_axis_cq_0_tdata[69]} {pcie1_m_axis_cq_0_tdata[70]} {pcie1_m_axis_cq_0_tdata[71]} {pcie1_m_axis_cq_0_tdata[72]} {pcie1_m_axis_cq_0_tdata[73]} {pcie1_m_axis_cq_0_tdata[74]} {pcie1_m_axis_cq_0_tdata[75]} {pcie1_m_axis_cq_0_tdata[76]} {pcie1_m_axis_cq_0_tdata[77]} {pcie1_m_axis_cq_0_tdata[78]} {pcie1_m_axis_cq_0_tdata[79]} {pcie1_m_axis_cq_0_tdata[80]} {pcie1_m_axis_cq_0_tdata[81]} {pcie1_m_axis_cq_0_tdata[82]} {pcie1_m_axis_cq_0_tdata[83]} {pcie1_m_axis_cq_0_tdata[84]} {pcie1_m_axis_cq_0_tdata[85]} {pcie1_m_axis_cq_0_tdata[86]} {pcie1_m_axis_cq_0_tdata[87]} {pcie1_m_axis_cq_0_tdata[88]} {pcie1_m_axis_cq_0_tdata[89]} {pcie1_m_axis_cq_0_tdata[90]} {pcie1_m_axis_cq_0_tdata[91]} {pcie1_m_axis_cq_0_tdata[92]} {pcie1_m_axis_cq_0_tdata[93]} {pcie1_m_axis_cq_0_tdata[94]} {pcie1_m_axis_cq_0_tdata[95]} {pcie1_m_axis_cq_0_tdata[96]} {pcie1_m_axis_cq_0_tdata[97]} {pcie1_m_axis_cq_0_tdata[98]} {pcie1_m_axis_cq_0_tdata[99]} {pcie1_m_axis_cq_0_tdata[100]} {pcie1_m_axis_cq_0_tdata[101]} {pcie1_m_axis_cq_0_tdata[102]} {pcie1_m_axis_cq_0_tdata[103]} {pcie1_m_axis_cq_0_tdata[104]} {pcie1_m_axis_cq_0_tdata[105]} {pcie1_m_axis_cq_0_tdata[106]} {pcie1_m_axis_cq_0_tdata[107]} {pcie1_m_axis_cq_0_tdata[108]} {pcie1_m_axis_cq_0_tdata[109]} {pcie1_m_axis_cq_0_tdata[110]} {pcie1_m_axis_cq_0_tdata[111]} {pcie1_m_axis_cq_0_tdata[112]} {pcie1_m_axis_cq_0_tdata[113]} {pcie1_m_axis_cq_0_tdata[114]} {pcie1_m_axis_cq_0_tdata[115]} {pcie1_m_axis_cq_0_tdata[116]} {pcie1_m_axis_cq_0_tdata[117]} {pcie1_m_axis_cq_0_tdata[118]} {pcie1_m_axis_cq_0_tdata[119]} {pcie1_m_axis_cq_0_tdata[120]} {pcie1_m_axis_cq_0_tdata[121]} {pcie1_m_axis_cq_0_tdata[122]} {pcie1_m_axis_cq_0_tdata[123]} {pcie1_m_axis_cq_0_tdata[124]} {pcie1_m_axis_cq_0_tdata[125]} {pcie1_m_axis_cq_0_tdata[126]} {pcie1_m_axis_cq_0_tdata[127]} {pcie1_m_axis_cq_0_tdata[128]} {pcie1_m_axis_cq_0_tdata[129]} {pcie1_m_axis_cq_0_tdata[130]} {pcie1_m_axis_cq_0_tdata[131]} {pcie1_m_axis_cq_0_tdata[132]} {pcie1_m_axis_cq_0_tdata[133]} {pcie1_m_axis_cq_0_tdata[134]} {pcie1_m_axis_cq_0_tdata[135]} {pcie1_m_axis_cq_0_tdata[136]} {pcie1_m_axis_cq_0_tdata[137]} {pcie1_m_axis_cq_0_tdata[138]} {pcie1_m_axis_cq_0_tdata[139]} {pcie1_m_axis_cq_0_tdata[140]} {pcie1_m_axis_cq_0_tdata[141]} {pcie1_m_axis_cq_0_tdata[142]} {pcie1_m_axis_cq_0_tdata[143]} {pcie1_m_axis_cq_0_tdata[144]} {pcie1_m_axis_cq_0_tdata[145]} {pcie1_m_axis_cq_0_tdata[146]} {pcie1_m_axis_cq_0_tdata[147]} {pcie1_m_axis_cq_0_tdata[148]} {pcie1_m_axis_cq_0_tdata[149]} {pcie1_m_axis_cq_0_tdata[150]} {pcie1_m_axis_cq_0_tdata[151]} {pcie1_m_axis_cq_0_tdata[152]} {pcie1_m_axis_cq_0_tdata[153]} {pcie1_m_axis_cq_0_tdata[154]} {pcie1_m_axis_cq_0_tdata[155]} {pcie1_m_axis_cq_0_tdata[156]} {pcie1_m_axis_cq_0_tdata[157]} {pcie1_m_axis_cq_0_tdata[158]} {pcie1_m_axis_cq_0_tdata[159]} {pcie1_m_axis_cq_0_tdata[160]} {pcie1_m_axis_cq_0_tdata[161]} {pcie1_m_axis_cq_0_tdata[162]} {pcie1_m_axis_cq_0_tdata[163]} {pcie1_m_axis_cq_0_tdata[164]} {pcie1_m_axis_cq_0_tdata[165]} {pcie1_m_axis_cq_0_tdata[166]} {pcie1_m_axis_cq_0_tdata[167]} {pcie1_m_axis_cq_0_tdata[168]} {pcie1_m_axis_cq_0_tdata[169]} {pcie1_m_axis_cq_0_tdata[170]} {pcie1_m_axis_cq_0_tdata[171]} {pcie1_m_axis_cq_0_tdata[172]} {pcie1_m_axis_cq_0_tdata[173]} {pcie1_m_axis_cq_0_tdata[174]} {pcie1_m_axis_cq_0_tdata[175]} {pcie1_m_axis_cq_0_tdata[176]} {pcie1_m_axis_cq_0_tdata[177]} {pcie1_m_axis_cq_0_tdata[178]} {pcie1_m_axis_cq_0_tdata[179]} {pcie1_m_axis_cq_0_tdata[180]} {pcie1_m_axis_cq_0_tdata[181]} {pcie1_m_axis_cq_0_tdata[182]} {pcie1_m_axis_cq_0_tdata[183]} {pcie1_m_axis_cq_0_tdata[184]} {pcie1_m_axis_cq_0_tdata[185]} {pcie1_m_axis_cq_0_tdata[186]} {pcie1_m_axis_cq_0_tdata[187]} {pcie1_m_axis_cq_0_tdata[188]} {pcie1_m_axis_cq_0_tdata[189]} {pcie1_m_axis_cq_0_tdata[190]} {pcie1_m_axis_cq_0_tdata[191]} {pcie1_m_axis_cq_0_tdata[192]} {pcie1_m_axis_cq_0_tdata[193]} {pcie1_m_axis_cq_0_tdata[194]} {pcie1_m_axis_cq_0_tdata[195]} {pcie1_m_axis_cq_0_tdata[196]} {pcie1_m_axis_cq_0_tdata[197]} {pcie1_m_axis_cq_0_tdata[198]} {pcie1_m_axis_cq_0_tdata[199]} {pcie1_m_axis_cq_0_tdata[200]} {pcie1_m_axis_cq_0_tdata[201]} {pcie1_m_axis_cq_0_tdata[202]} {pcie1_m_axis_cq_0_tdata[203]} {pcie1_m_axis_cq_0_tdata[204]} {pcie1_m_axis_cq_0_tdata[205]} {pcie1_m_axis_cq_0_tdata[206]} {pcie1_m_axis_cq_0_tdata[207]} {pcie1_m_axis_cq_0_tdata[208]} {pcie1_m_axis_cq_0_tdata[209]} {pcie1_m_axis_cq_0_tdata[210]} {pcie1_m_axis_cq_0_tdata[211]} {pcie1_m_axis_cq_0_tdata[212]} {pcie1_m_axis_cq_0_tdata[213]} {pcie1_m_axis_cq_0_tdata[214]} {pcie1_m_axis_cq_0_tdata[215]} {pcie1_m_axis_cq_0_tdata[216]} {pcie1_m_axis_cq_0_tdata[217]} {pcie1_m_axis_cq_0_tdata[218]} {pcie1_m_axis_cq_0_tdata[219]} {pcie1_m_axis_cq_0_tdata[220]} {pcie1_m_axis_cq_0_tdata[221]} {pcie1_m_axis_cq_0_tdata[222]} {pcie1_m_axis_cq_0_tdata[223]} {pcie1_m_axis_cq_0_tdata[224]} {pcie1_m_axis_cq_0_tdata[225]} {pcie1_m_axis_cq_0_tdata[226]} {pcie1_m_axis_cq_0_tdata[227]} {pcie1_m_axis_cq_0_tdata[228]} {pcie1_m_axis_cq_0_tdata[229]} {pcie1_m_axis_cq_0_tdata[230]} {pcie1_m_axis_cq_0_tdata[231]} {pcie1_m_axis_cq_0_tdata[232]} {pcie1_m_axis_cq_0_tdata[233]} {pcie1_m_axis_cq_0_tdata[234]} {pcie1_m_axis_cq_0_tdata[235]} {pcie1_m_axis_cq_0_tdata[236]} {pcie1_m_axis_cq_0_tdata[237]} {pcie1_m_axis_cq_0_tdata[238]} {pcie1_m_axis_cq_0_tdata[239]} {pcie1_m_axis_cq_0_tdata[240]} {pcie1_m_axis_cq_0_tdata[241]} {pcie1_m_axis_cq_0_tdata[242]} {pcie1_m_axis_cq_0_tdata[243]} {pcie1_m_axis_cq_0_tdata[244]} {pcie1_m_axis_cq_0_tdata[245]} {pcie1_m_axis_cq_0_tdata[246]} {pcie1_m_axis_cq_0_tdata[247]} {pcie1_m_axis_cq_0_tdata[248]} {pcie1_m_axis_cq_0_tdata[249]} {pcie1_m_axis_cq_0_tdata[250]} {pcie1_m_axis_cq_0_tdata[251]} {pcie1_m_axis_cq_0_tdata[252]} {pcie1_m_axis_cq_0_tdata[253]} {pcie1_m_axis_cq_0_tdata[254]} {pcie1_m_axis_cq_0_tdata[255]} {pcie1_m_axis_cq_0_tdata[256]} {pcie1_m_axis_cq_0_tdata[257]} {pcie1_m_axis_cq_0_tdata[258]} {pcie1_m_axis_cq_0_tdata[259]} {pcie1_m_axis_cq_0_tdata[260]} {pcie1_m_axis_cq_0_tdata[261]} {pcie1_m_axis_cq_0_tdata[262]} {pcie1_m_axis_cq_0_tdata[263]} {pcie1_m_axis_cq_0_tdata[264]} {pcie1_m_axis_cq_0_tdata[265]} {pcie1_m_axis_cq_0_tdata[266]} {pcie1_m_axis_cq_0_tdata[267]} {pcie1_m_axis_cq_0_tdata[268]} {pcie1_m_axis_cq_0_tdata[269]} {pcie1_m_axis_cq_0_tdata[270]} {pcie1_m_axis_cq_0_tdata[271]} {pcie1_m_axis_cq_0_tdata[272]} {pcie1_m_axis_cq_0_tdata[273]} {pcie1_m_axis_cq_0_tdata[274]} {pcie1_m_axis_cq_0_tdata[275]} {pcie1_m_axis_cq_0_tdata[276]} {pcie1_m_axis_cq_0_tdata[277]} {pcie1_m_axis_cq_0_tdata[278]} {pcie1_m_axis_cq_0_tdata[279]} {pcie1_m_axis_cq_0_tdata[280]} {pcie1_m_axis_cq_0_tdata[281]} {pcie1_m_axis_cq_0_tdata[282]} {pcie1_m_axis_cq_0_tdata[283]} {pcie1_m_axis_cq_0_tdata[284]} {pcie1_m_axis_cq_0_tdata[285]} {pcie1_m_axis_cq_0_tdata[286]} {pcie1_m_axis_cq_0_tdata[287]} {pcie1_m_axis_cq_0_tdata[288]} {pcie1_m_axis_cq_0_tdata[289]} {pcie1_m_axis_cq_0_tdata[290]} {pcie1_m_axis_cq_0_tdata[291]} {pcie1_m_axis_cq_0_tdata[292]} {pcie1_m_axis_cq_0_tdata[293]} {pcie1_m_axis_cq_0_tdata[294]} {pcie1_m_axis_cq_0_tdata[295]} {pcie1_m_axis_cq_0_tdata[296]} {pcie1_m_axis_cq_0_tdata[297]} {pcie1_m_axis_cq_0_tdata[298]} {pcie1_m_axis_cq_0_tdata[299]} {pcie1_m_axis_cq_0_tdata[300]} {pcie1_m_axis_cq_0_tdata[301]} {pcie1_m_axis_cq_0_tdata[302]} {pcie1_m_axis_cq_0_tdata[303]} {pcie1_m_axis_cq_0_tdata[304]} {pcie1_m_axis_cq_0_tdata[305]} {pcie1_m_axis_cq_0_tdata[306]} {pcie1_m_axis_cq_0_tdata[307]} {pcie1_m_axis_cq_0_tdata[308]} {pcie1_m_axis_cq_0_tdata[309]} {pcie1_m_axis_cq_0_tdata[310]} {pcie1_m_axis_cq_0_tdata[311]} {pcie1_m_axis_cq_0_tdata[312]} {pcie1_m_axis_cq_0_tdata[313]} {pcie1_m_axis_cq_0_tdata[314]} {pcie1_m_axis_cq_0_tdata[315]} {pcie1_m_axis_cq_0_tdata[316]} {pcie1_m_axis_cq_0_tdata[317]} {pcie1_m_axis_cq_0_tdata[318]} {pcie1_m_axis_cq_0_tdata[319]} {pcie1_m_axis_cq_0_tdata[320]} {pcie1_m_axis_cq_0_tdata[321]} {pcie1_m_axis_cq_0_tdata[322]} {pcie1_m_axis_cq_0_tdata[323]} {pcie1_m_axis_cq_0_tdata[324]} {pcie1_m_axis_cq_0_tdata[325]} {pcie1_m_axis_cq_0_tdata[326]} {pcie1_m_axis_cq_0_tdata[327]} {pcie1_m_axis_cq_0_tdata[328]} {pcie1_m_axis_cq_0_tdata[329]} {pcie1_m_axis_cq_0_tdata[330]} {pcie1_m_axis_cq_0_tdata[331]} {pcie1_m_axis_cq_0_tdata[332]} {pcie1_m_axis_cq_0_tdata[333]} {pcie1_m_axis_cq_0_tdata[334]} {pcie1_m_axis_cq_0_tdata[335]} {pcie1_m_axis_cq_0_tdata[336]} {pcie1_m_axis_cq_0_tdata[337]} {pcie1_m_axis_cq_0_tdata[338]} {pcie1_m_axis_cq_0_tdata[339]} {pcie1_m_axis_cq_0_tdata[340]} {pcie1_m_axis_cq_0_tdata[341]} {pcie1_m_axis_cq_0_tdata[342]} {pcie1_m_axis_cq_0_tdata[343]} {pcie1_m_axis_cq_0_tdata[344]} {pcie1_m_axis_cq_0_tdata[345]} {pcie1_m_axis_cq_0_tdata[346]} {pcie1_m_axis_cq_0_tdata[347]} {pcie1_m_axis_cq_0_tdata[348]} {pcie1_m_axis_cq_0_tdata[349]} {pcie1_m_axis_cq_0_tdata[350]} {pcie1_m_axis_cq_0_tdata[351]} {pcie1_m_axis_cq_0_tdata[352]} {pcie1_m_axis_cq_0_tdata[353]} {pcie1_m_axis_cq_0_tdata[354]} {pcie1_m_axis_cq_0_tdata[355]} {pcie1_m_axis_cq_0_tdata[356]} {pcie1_m_axis_cq_0_tdata[357]} {pcie1_m_axis_cq_0_tdata[358]} {pcie1_m_axis_cq_0_tdata[359]} {pcie1_m_axis_cq_0_tdata[360]} {pcie1_m_axis_cq_0_tdata[361]} {pcie1_m_axis_cq_0_tdata[362]} {pcie1_m_axis_cq_0_tdata[363]} {pcie1_m_axis_cq_0_tdata[364]} {pcie1_m_axis_cq_0_tdata[365]} {pcie1_m_axis_cq_0_tdata[366]} {pcie1_m_axis_cq_0_tdata[367]} {pcie1_m_axis_cq_0_tdata[368]} {pcie1_m_axis_cq_0_tdata[369]} {pcie1_m_axis_cq_0_tdata[370]} {pcie1_m_axis_cq_0_tdata[371]} {pcie1_m_axis_cq_0_tdata[372]} {pcie1_m_axis_cq_0_tdata[373]} {pcie1_m_axis_cq_0_tdata[374]} {pcie1_m_axis_cq_0_tdata[375]} {pcie1_m_axis_cq_0_tdata[376]} {pcie1_m_axis_cq_0_tdata[377]} {pcie1_m_axis_cq_0_tdata[378]} {pcie1_m_axis_cq_0_tdata[379]} {pcie1_m_axis_cq_0_tdata[380]} {pcie1_m_axis_cq_0_tdata[381]} {pcie1_m_axis_cq_0_tdata[382]} {pcie1_m_axis_cq_0_tdata[383]} {pcie1_m_axis_cq_0_tdata[384]} {pcie1_m_axis_cq_0_tdata[385]} {pcie1_m_axis_cq_0_tdata[386]} {pcie1_m_axis_cq_0_tdata[387]} {pcie1_m_axis_cq_0_tdata[388]} {pcie1_m_axis_cq_0_tdata[389]} {pcie1_m_axis_cq_0_tdata[390]} {pcie1_m_axis_cq_0_tdata[391]} {pcie1_m_axis_cq_0_tdata[392]} {pcie1_m_axis_cq_0_tdata[393]} {pcie1_m_axis_cq_0_tdata[394]} {pcie1_m_axis_cq_0_tdata[395]} {pcie1_m_axis_cq_0_tdata[396]} {pcie1_m_axis_cq_0_tdata[397]} {pcie1_m_axis_cq_0_tdata[398]} {pcie1_m_axis_cq_0_tdata[399]} {pcie1_m_axis_cq_0_tdata[400]} {pcie1_m_axis_cq_0_tdata[401]} {pcie1_m_axis_cq_0_tdata[402]} {pcie1_m_axis_cq_0_tdata[403]} {pcie1_m_axis_cq_0_tdata[404]} {pcie1_m_axis_cq_0_tdata[405]} {pcie1_m_axis_cq_0_tdata[406]} {pcie1_m_axis_cq_0_tdata[407]} {pcie1_m_axis_cq_0_tdata[408]} {pcie1_m_axis_cq_0_tdata[409]} {pcie1_m_axis_cq_0_tdata[410]} {pcie1_m_axis_cq_0_tdata[411]} {pcie1_m_axis_cq_0_tdata[412]} {pcie1_m_axis_cq_0_tdata[413]} {pcie1_m_axis_cq_0_tdata[414]} {pcie1_m_axis_cq_0_tdata[415]} {pcie1_m_axis_cq_0_tdata[416]} {pcie1_m_axis_cq_0_tdata[417]} {pcie1_m_axis_cq_0_tdata[418]} {pcie1_m_axis_cq_0_tdata[419]} {pcie1_m_axis_cq_0_tdata[420]} {pcie1_m_axis_cq_0_tdata[421]} {pcie1_m_axis_cq_0_tdata[422]} {pcie1_m_axis_cq_0_tdata[423]} {pcie1_m_axis_cq_0_tdata[424]} {pcie1_m_axis_cq_0_tdata[425]} {pcie1_m_axis_cq_0_tdata[426]} {pcie1_m_axis_cq_0_tdata[427]} {pcie1_m_axis_cq_0_tdata[428]} {pcie1_m_axis_cq_0_tdata[429]} {pcie1_m_axis_cq_0_tdata[430]} {pcie1_m_axis_cq_0_tdata[431]} {pcie1_m_axis_cq_0_tdata[432]} {pcie1_m_axis_cq_0_tdata[433]} {pcie1_m_axis_cq_0_tdata[434]} {pcie1_m_axis_cq_0_tdata[435]} {pcie1_m_axis_cq_0_tdata[436]} {pcie1_m_axis_cq_0_tdata[437]} {pcie1_m_axis_cq_0_tdata[438]} {pcie1_m_axis_cq_0_tdata[439]} {pcie1_m_axis_cq_0_tdata[440]} {pcie1_m_axis_cq_0_tdata[441]} {pcie1_m_axis_cq_0_tdata[442]} {pcie1_m_axis_cq_0_tdata[443]} {pcie1_m_axis_cq_0_tdata[444]} {pcie1_m_axis_cq_0_tdata[445]} {pcie1_m_axis_cq_0_tdata[446]} {pcie1_m_axis_cq_0_tdata[447]} {pcie1_m_axis_cq_0_tdata[448]} {pcie1_m_axis_cq_0_tdata[449]} {pcie1_m_axis_cq_0_tdata[450]} {pcie1_m_axis_cq_0_tdata[451]} {pcie1_m_axis_cq_0_tdata[452]} {pcie1_m_axis_cq_0_tdata[453]} {pcie1_m_axis_cq_0_tdata[454]} {pcie1_m_axis_cq_0_tdata[455]} {pcie1_m_axis_cq_0_tdata[456]} {pcie1_m_axis_cq_0_tdata[457]} {pcie1_m_axis_cq_0_tdata[458]} {pcie1_m_axis_cq_0_tdata[459]} {pcie1_m_axis_cq_0_tdata[460]} {pcie1_m_axis_cq_0_tdata[461]} {pcie1_m_axis_cq_0_tdata[462]} {pcie1_m_axis_cq_0_tdata[463]} {pcie1_m_axis_cq_0_tdata[464]} {pcie1_m_axis_cq_0_tdata[465]} {pcie1_m_axis_cq_0_tdata[466]} {pcie1_m_axis_cq_0_tdata[467]} {pcie1_m_axis_cq_0_tdata[468]} {pcie1_m_axis_cq_0_tdata[469]} {pcie1_m_axis_cq_0_tdata[470]} {pcie1_m_axis_cq_0_tdata[471]} {pcie1_m_axis_cq_0_tdata[472]} {pcie1_m_axis_cq_0_tdata[473]} {pcie1_m_axis_cq_0_tdata[474]} {pcie1_m_axis_cq_0_tdata[475]} {pcie1_m_axis_cq_0_tdata[476]} {pcie1_m_axis_cq_0_tdata[477]} {pcie1_m_axis_cq_0_tdata[478]} {pcie1_m_axis_cq_0_tdata[479]} {pcie1_m_axis_cq_0_tdata[480]} {pcie1_m_axis_cq_0_tdata[481]} {pcie1_m_axis_cq_0_tdata[482]} {pcie1_m_axis_cq_0_tdata[483]} {pcie1_m_axis_cq_0_tdata[484]} {pcie1_m_axis_cq_0_tdata[485]} {pcie1_m_axis_cq_0_tdata[486]} {pcie1_m_axis_cq_0_tdata[487]} {pcie1_m_axis_cq_0_tdata[488]} {pcie1_m_axis_cq_0_tdata[489]} {pcie1_m_axis_cq_0_tdata[490]} {pcie1_m_axis_cq_0_tdata[491]} {pcie1_m_axis_cq_0_tdata[492]} {pcie1_m_axis_cq_0_tdata[493]} {pcie1_m_axis_cq_0_tdata[494]} {pcie1_m_axis_cq_0_tdata[495]} {pcie1_m_axis_cq_0_tdata[496]} {pcie1_m_axis_cq_0_tdata[497]} {pcie1_m_axis_cq_0_tdata[498]} {pcie1_m_axis_cq_0_tdata[499]} {pcie1_m_axis_cq_0_tdata[500]} {pcie1_m_axis_cq_0_tdata[501]} {pcie1_m_axis_cq_0_tdata[502]} {pcie1_m_axis_cq_0_tdata[503]} {pcie1_m_axis_cq_0_tdata[504]} {pcie1_m_axis_cq_0_tdata[505]} {pcie1_m_axis_cq_0_tdata[506]} {pcie1_m_axis_cq_0_tdata[507]} {pcie1_m_axis_cq_0_tdata[508]} {pcie1_m_axis_cq_0_tdata[509]} {pcie1_m_axis_cq_0_tdata[510]} {pcie1_m_axis_cq_0_tdata[511]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {pcie1_m_axis_cq_0_tkeep[0]} {pcie1_m_axis_cq_0_tkeep[1]} {pcie1_m_axis_cq_0_tkeep[2]} {pcie1_m_axis_cq_0_tkeep[3]} {pcie1_m_axis_cq_0_tkeep[4]} {pcie1_m_axis_cq_0_tkeep[5]} {pcie1_m_axis_cq_0_tkeep[6]} {pcie1_m_axis_cq_0_tkeep[7]} {pcie1_m_axis_cq_0_tkeep[8]} {pcie1_m_axis_cq_0_tkeep[9]} {pcie1_m_axis_cq_0_tkeep[10]} {pcie1_m_axis_cq_0_tkeep[11]} {pcie1_m_axis_cq_0_tkeep[12]} {pcie1_m_axis_cq_0_tkeep[13]} {pcie1_m_axis_cq_0_tkeep[14]} {pcie1_m_axis_cq_0_tkeep[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 81 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {pcie1_m_axis_cq_0_tuser[0]} {pcie1_m_axis_cq_0_tuser[1]} {pcie1_m_axis_cq_0_tuser[2]} {pcie1_m_axis_cq_0_tuser[3]} {pcie1_m_axis_cq_0_tuser[4]} {pcie1_m_axis_cq_0_tuser[5]} {pcie1_m_axis_cq_0_tuser[6]} {pcie1_m_axis_cq_0_tuser[7]} {pcie1_m_axis_cq_0_tuser[8]} {pcie1_m_axis_cq_0_tuser[9]} {pcie1_m_axis_cq_0_tuser[10]} {pcie1_m_axis_cq_0_tuser[11]} {pcie1_m_axis_cq_0_tuser[12]} {pcie1_m_axis_cq_0_tuser[13]} {pcie1_m_axis_cq_0_tuser[14]} {pcie1_m_axis_cq_0_tuser[15]} {pcie1_m_axis_cq_0_tuser[16]} {pcie1_m_axis_cq_0_tuser[17]} {pcie1_m_axis_cq_0_tuser[18]} {pcie1_m_axis_cq_0_tuser[19]} {pcie1_m_axis_cq_0_tuser[20]} {pcie1_m_axis_cq_0_tuser[21]} {pcie1_m_axis_cq_0_tuser[22]} {pcie1_m_axis_cq_0_tuser[23]} {pcie1_m_axis_cq_0_tuser[24]} {pcie1_m_axis_cq_0_tuser[25]} {pcie1_m_axis_cq_0_tuser[26]} {pcie1_m_axis_cq_0_tuser[27]} {pcie1_m_axis_cq_0_tuser[28]} {pcie1_m_axis_cq_0_tuser[29]} {pcie1_m_axis_cq_0_tuser[30]} {pcie1_m_axis_cq_0_tuser[31]} {pcie1_m_axis_cq_0_tuser[32]} {pcie1_m_axis_cq_0_tuser[33]} {pcie1_m_axis_cq_0_tuser[34]} {pcie1_m_axis_cq_0_tuser[35]} {pcie1_m_axis_cq_0_tuser[36]} {pcie1_m_axis_cq_0_tuser[37]} {pcie1_m_axis_cq_0_tuser[38]} {pcie1_m_axis_cq_0_tuser[39]} {pcie1_m_axis_cq_0_tuser[40]} {pcie1_m_axis_cq_0_tuser[41]} {pcie1_m_axis_cq_0_tuser[42]} {pcie1_m_axis_cq_0_tuser[43]} {pcie1_m_axis_cq_0_tuser[44]} {pcie1_m_axis_cq_0_tuser[45]} {pcie1_m_axis_cq_0_tuser[46]} {pcie1_m_axis_cq_0_tuser[47]} {pcie1_m_axis_cq_0_tuser[48]} {pcie1_m_axis_cq_0_tuser[49]} {pcie1_m_axis_cq_0_tuser[50]} {pcie1_m_axis_cq_0_tuser[51]} {pcie1_m_axis_cq_0_tuser[52]} {pcie1_m_axis_cq_0_tuser[53]} {pcie1_m_axis_cq_0_tuser[54]} {pcie1_m_axis_cq_0_tuser[55]} {pcie1_m_axis_cq_0_tuser[56]} {pcie1_m_axis_cq_0_tuser[57]} {pcie1_m_axis_cq_0_tuser[58]} {pcie1_m_axis_cq_0_tuser[59]} {pcie1_m_axis_cq_0_tuser[60]} {pcie1_m_axis_cq_0_tuser[61]} {pcie1_m_axis_cq_0_tuser[62]} {pcie1_m_axis_cq_0_tuser[63]} {pcie1_m_axis_cq_0_tuser[64]} {pcie1_m_axis_cq_0_tuser[65]} {pcie1_m_axis_cq_0_tuser[66]} {pcie1_m_axis_cq_0_tuser[67]} {pcie1_m_axis_cq_0_tuser[68]} {pcie1_m_axis_cq_0_tuser[69]} {pcie1_m_axis_cq_0_tuser[70]} {pcie1_m_axis_cq_0_tuser[71]} {pcie1_m_axis_cq_0_tuser[72]} {pcie1_m_axis_cq_0_tuser[73]} {pcie1_m_axis_cq_0_tuser[74]} {pcie1_m_axis_cq_0_tuser[75]} {pcie1_m_axis_cq_0_tuser[76]} {pcie1_m_axis_cq_0_tuser[77]} {pcie1_m_axis_cq_0_tuser[78]} {pcie1_m_axis_cq_0_tuser[79]} {pcie1_m_axis_cq_0_tuser[80]} ]]
create_debug_port u_ila_0 probe
set_property port_width 512 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {pcie1_s_axis_cc_0_tdata[0]} {pcie1_s_axis_cc_0_tdata[1]} {pcie1_s_axis_cc_0_tdata[2]} {pcie1_s_axis_cc_0_tdata[3]} {pcie1_s_axis_cc_0_tdata[4]} {pcie1_s_axis_cc_0_tdata[5]} {pcie1_s_axis_cc_0_tdata[6]} {pcie1_s_axis_cc_0_tdata[7]} {pcie1_s_axis_cc_0_tdata[8]} {pcie1_s_axis_cc_0_tdata[9]} {pcie1_s_axis_cc_0_tdata[10]} {pcie1_s_axis_cc_0_tdata[11]} {pcie1_s_axis_cc_0_tdata[12]} {pcie1_s_axis_cc_0_tdata[13]} {pcie1_s_axis_cc_0_tdata[14]} {pcie1_s_axis_cc_0_tdata[15]} {pcie1_s_axis_cc_0_tdata[16]} {pcie1_s_axis_cc_0_tdata[17]} {pcie1_s_axis_cc_0_tdata[18]} {pcie1_s_axis_cc_0_tdata[19]} {pcie1_s_axis_cc_0_tdata[20]} {pcie1_s_axis_cc_0_tdata[21]} {pcie1_s_axis_cc_0_tdata[22]} {pcie1_s_axis_cc_0_tdata[23]} {pcie1_s_axis_cc_0_tdata[24]} {pcie1_s_axis_cc_0_tdata[25]} {pcie1_s_axis_cc_0_tdata[26]} {pcie1_s_axis_cc_0_tdata[27]} {pcie1_s_axis_cc_0_tdata[28]} {pcie1_s_axis_cc_0_tdata[29]} {pcie1_s_axis_cc_0_tdata[30]} {pcie1_s_axis_cc_0_tdata[31]} {pcie1_s_axis_cc_0_tdata[32]} {pcie1_s_axis_cc_0_tdata[33]} {pcie1_s_axis_cc_0_tdata[34]} {pcie1_s_axis_cc_0_tdata[35]} {pcie1_s_axis_cc_0_tdata[36]} {pcie1_s_axis_cc_0_tdata[37]} {pcie1_s_axis_cc_0_tdata[38]} {pcie1_s_axis_cc_0_tdata[39]} {pcie1_s_axis_cc_0_tdata[40]} {pcie1_s_axis_cc_0_tdata[41]} {pcie1_s_axis_cc_0_tdata[42]} {pcie1_s_axis_cc_0_tdata[43]} {pcie1_s_axis_cc_0_tdata[44]} {pcie1_s_axis_cc_0_tdata[45]} {pcie1_s_axis_cc_0_tdata[46]} {pcie1_s_axis_cc_0_tdata[47]} {pcie1_s_axis_cc_0_tdata[48]} {pcie1_s_axis_cc_0_tdata[49]} {pcie1_s_axis_cc_0_tdata[50]} {pcie1_s_axis_cc_0_tdata[51]} {pcie1_s_axis_cc_0_tdata[52]} {pcie1_s_axis_cc_0_tdata[53]} {pcie1_s_axis_cc_0_tdata[54]} {pcie1_s_axis_cc_0_tdata[55]} {pcie1_s_axis_cc_0_tdata[56]} {pcie1_s_axis_cc_0_tdata[57]} {pcie1_s_axis_cc_0_tdata[58]} {pcie1_s_axis_cc_0_tdata[59]} {pcie1_s_axis_cc_0_tdata[60]} {pcie1_s_axis_cc_0_tdata[61]} {pcie1_s_axis_cc_0_tdata[62]} {pcie1_s_axis_cc_0_tdata[63]} {pcie1_s_axis_cc_0_tdata[64]} {pcie1_s_axis_cc_0_tdata[65]} {pcie1_s_axis_cc_0_tdata[66]} {pcie1_s_axis_cc_0_tdata[67]} {pcie1_s_axis_cc_0_tdata[68]} {pcie1_s_axis_cc_0_tdata[69]} {pcie1_s_axis_cc_0_tdata[70]} {pcie1_s_axis_cc_0_tdata[71]} {pcie1_s_axis_cc_0_tdata[72]} {pcie1_s_axis_cc_0_tdata[73]} {pcie1_s_axis_cc_0_tdata[74]} {pcie1_s_axis_cc_0_tdata[75]} {pcie1_s_axis_cc_0_tdata[76]} {pcie1_s_axis_cc_0_tdata[77]} {pcie1_s_axis_cc_0_tdata[78]} {pcie1_s_axis_cc_0_tdata[79]} {pcie1_s_axis_cc_0_tdata[80]} {pcie1_s_axis_cc_0_tdata[81]} {pcie1_s_axis_cc_0_tdata[82]} {pcie1_s_axis_cc_0_tdata[83]} {pcie1_s_axis_cc_0_tdata[84]} {pcie1_s_axis_cc_0_tdata[85]} {pcie1_s_axis_cc_0_tdata[86]} {pcie1_s_axis_cc_0_tdata[87]} {pcie1_s_axis_cc_0_tdata[88]} {pcie1_s_axis_cc_0_tdata[89]} {pcie1_s_axis_cc_0_tdata[90]} {pcie1_s_axis_cc_0_tdata[91]} {pcie1_s_axis_cc_0_tdata[92]} {pcie1_s_axis_cc_0_tdata[93]} {pcie1_s_axis_cc_0_tdata[94]} {pcie1_s_axis_cc_0_tdata[95]} {pcie1_s_axis_cc_0_tdata[96]} {pcie1_s_axis_cc_0_tdata[97]} {pcie1_s_axis_cc_0_tdata[98]} {pcie1_s_axis_cc_0_tdata[99]} {pcie1_s_axis_cc_0_tdata[100]} {pcie1_s_axis_cc_0_tdata[101]} {pcie1_s_axis_cc_0_tdata[102]} {pcie1_s_axis_cc_0_tdata[103]} {pcie1_s_axis_cc_0_tdata[104]} {pcie1_s_axis_cc_0_tdata[105]} {pcie1_s_axis_cc_0_tdata[106]} {pcie1_s_axis_cc_0_tdata[107]} {pcie1_s_axis_cc_0_tdata[108]} {pcie1_s_axis_cc_0_tdata[109]} {pcie1_s_axis_cc_0_tdata[110]} {pcie1_s_axis_cc_0_tdata[111]} {pcie1_s_axis_cc_0_tdata[112]} {pcie1_s_axis_cc_0_tdata[113]} {pcie1_s_axis_cc_0_tdata[114]} {pcie1_s_axis_cc_0_tdata[115]} {pcie1_s_axis_cc_0_tdata[116]} {pcie1_s_axis_cc_0_tdata[117]} {pcie1_s_axis_cc_0_tdata[118]} {pcie1_s_axis_cc_0_tdata[119]} {pcie1_s_axis_cc_0_tdata[120]} {pcie1_s_axis_cc_0_tdata[121]} {pcie1_s_axis_cc_0_tdata[122]} {pcie1_s_axis_cc_0_tdata[123]} {pcie1_s_axis_cc_0_tdata[124]} {pcie1_s_axis_cc_0_tdata[125]} {pcie1_s_axis_cc_0_tdata[126]} {pcie1_s_axis_cc_0_tdata[127]} {pcie1_s_axis_cc_0_tdata[128]} {pcie1_s_axis_cc_0_tdata[129]} {pcie1_s_axis_cc_0_tdata[130]} {pcie1_s_axis_cc_0_tdata[131]} {pcie1_s_axis_cc_0_tdata[132]} {pcie1_s_axis_cc_0_tdata[133]} {pcie1_s_axis_cc_0_tdata[134]} {pcie1_s_axis_cc_0_tdata[135]} {pcie1_s_axis_cc_0_tdata[136]} {pcie1_s_axis_cc_0_tdata[137]} {pcie1_s_axis_cc_0_tdata[138]} {pcie1_s_axis_cc_0_tdata[139]} {pcie1_s_axis_cc_0_tdata[140]} {pcie1_s_axis_cc_0_tdata[141]} {pcie1_s_axis_cc_0_tdata[142]} {pcie1_s_axis_cc_0_tdata[143]} {pcie1_s_axis_cc_0_tdata[144]} {pcie1_s_axis_cc_0_tdata[145]} {pcie1_s_axis_cc_0_tdata[146]} {pcie1_s_axis_cc_0_tdata[147]} {pcie1_s_axis_cc_0_tdata[148]} {pcie1_s_axis_cc_0_tdata[149]} {pcie1_s_axis_cc_0_tdata[150]} {pcie1_s_axis_cc_0_tdata[151]} {pcie1_s_axis_cc_0_tdata[152]} {pcie1_s_axis_cc_0_tdata[153]} {pcie1_s_axis_cc_0_tdata[154]} {pcie1_s_axis_cc_0_tdata[155]} {pcie1_s_axis_cc_0_tdata[156]} {pcie1_s_axis_cc_0_tdata[157]} {pcie1_s_axis_cc_0_tdata[158]} {pcie1_s_axis_cc_0_tdata[159]} {pcie1_s_axis_cc_0_tdata[160]} {pcie1_s_axis_cc_0_tdata[161]} {pcie1_s_axis_cc_0_tdata[162]} {pcie1_s_axis_cc_0_tdata[163]} {pcie1_s_axis_cc_0_tdata[164]} {pcie1_s_axis_cc_0_tdata[165]} {pcie1_s_axis_cc_0_tdata[166]} {pcie1_s_axis_cc_0_tdata[167]} {pcie1_s_axis_cc_0_tdata[168]} {pcie1_s_axis_cc_0_tdata[169]} {pcie1_s_axis_cc_0_tdata[170]} {pcie1_s_axis_cc_0_tdata[171]} {pcie1_s_axis_cc_0_tdata[172]} {pcie1_s_axis_cc_0_tdata[173]} {pcie1_s_axis_cc_0_tdata[174]} {pcie1_s_axis_cc_0_tdata[175]} {pcie1_s_axis_cc_0_tdata[176]} {pcie1_s_axis_cc_0_tdata[177]} {pcie1_s_axis_cc_0_tdata[178]} {pcie1_s_axis_cc_0_tdata[179]} {pcie1_s_axis_cc_0_tdata[180]} {pcie1_s_axis_cc_0_tdata[181]} {pcie1_s_axis_cc_0_tdata[182]} {pcie1_s_axis_cc_0_tdata[183]} {pcie1_s_axis_cc_0_tdata[184]} {pcie1_s_axis_cc_0_tdata[185]} {pcie1_s_axis_cc_0_tdata[186]} {pcie1_s_axis_cc_0_tdata[187]} {pcie1_s_axis_cc_0_tdata[188]} {pcie1_s_axis_cc_0_tdata[189]} {pcie1_s_axis_cc_0_tdata[190]} {pcie1_s_axis_cc_0_tdata[191]} {pcie1_s_axis_cc_0_tdata[192]} {pcie1_s_axis_cc_0_tdata[193]} {pcie1_s_axis_cc_0_tdata[194]} {pcie1_s_axis_cc_0_tdata[195]} {pcie1_s_axis_cc_0_tdata[196]} {pcie1_s_axis_cc_0_tdata[197]} {pcie1_s_axis_cc_0_tdata[198]} {pcie1_s_axis_cc_0_tdata[199]} {pcie1_s_axis_cc_0_tdata[200]} {pcie1_s_axis_cc_0_tdata[201]} {pcie1_s_axis_cc_0_tdata[202]} {pcie1_s_axis_cc_0_tdata[203]} {pcie1_s_axis_cc_0_tdata[204]} {pcie1_s_axis_cc_0_tdata[205]} {pcie1_s_axis_cc_0_tdata[206]} {pcie1_s_axis_cc_0_tdata[207]} {pcie1_s_axis_cc_0_tdata[208]} {pcie1_s_axis_cc_0_tdata[209]} {pcie1_s_axis_cc_0_tdata[210]} {pcie1_s_axis_cc_0_tdata[211]} {pcie1_s_axis_cc_0_tdata[212]} {pcie1_s_axis_cc_0_tdata[213]} {pcie1_s_axis_cc_0_tdata[214]} {pcie1_s_axis_cc_0_tdata[215]} {pcie1_s_axis_cc_0_tdata[216]} {pcie1_s_axis_cc_0_tdata[217]} {pcie1_s_axis_cc_0_tdata[218]} {pcie1_s_axis_cc_0_tdata[219]} {pcie1_s_axis_cc_0_tdata[220]} {pcie1_s_axis_cc_0_tdata[221]} {pcie1_s_axis_cc_0_tdata[222]} {pcie1_s_axis_cc_0_tdata[223]} {pcie1_s_axis_cc_0_tdata[224]} {pcie1_s_axis_cc_0_tdata[225]} {pcie1_s_axis_cc_0_tdata[226]} {pcie1_s_axis_cc_0_tdata[227]} {pcie1_s_axis_cc_0_tdata[228]} {pcie1_s_axis_cc_0_tdata[229]} {pcie1_s_axis_cc_0_tdata[230]} {pcie1_s_axis_cc_0_tdata[231]} {pcie1_s_axis_cc_0_tdata[232]} {pcie1_s_axis_cc_0_tdata[233]} {pcie1_s_axis_cc_0_tdata[234]} {pcie1_s_axis_cc_0_tdata[235]} {pcie1_s_axis_cc_0_tdata[236]} {pcie1_s_axis_cc_0_tdata[237]} {pcie1_s_axis_cc_0_tdata[238]} {pcie1_s_axis_cc_0_tdata[239]} {pcie1_s_axis_cc_0_tdata[240]} {pcie1_s_axis_cc_0_tdata[241]} {pcie1_s_axis_cc_0_tdata[242]} {pcie1_s_axis_cc_0_tdata[243]} {pcie1_s_axis_cc_0_tdata[244]} {pcie1_s_axis_cc_0_tdata[245]} {pcie1_s_axis_cc_0_tdata[246]} {pcie1_s_axis_cc_0_tdata[247]} {pcie1_s_axis_cc_0_tdata[248]} {pcie1_s_axis_cc_0_tdata[249]} {pcie1_s_axis_cc_0_tdata[250]} {pcie1_s_axis_cc_0_tdata[251]} {pcie1_s_axis_cc_0_tdata[252]} {pcie1_s_axis_cc_0_tdata[253]} {pcie1_s_axis_cc_0_tdata[254]} {pcie1_s_axis_cc_0_tdata[255]} {pcie1_s_axis_cc_0_tdata[256]} {pcie1_s_axis_cc_0_tdata[257]} {pcie1_s_axis_cc_0_tdata[258]} {pcie1_s_axis_cc_0_tdata[259]} {pcie1_s_axis_cc_0_tdata[260]} {pcie1_s_axis_cc_0_tdata[261]} {pcie1_s_axis_cc_0_tdata[262]} {pcie1_s_axis_cc_0_tdata[263]} {pcie1_s_axis_cc_0_tdata[264]} {pcie1_s_axis_cc_0_tdata[265]} {pcie1_s_axis_cc_0_tdata[266]} {pcie1_s_axis_cc_0_tdata[267]} {pcie1_s_axis_cc_0_tdata[268]} {pcie1_s_axis_cc_0_tdata[269]} {pcie1_s_axis_cc_0_tdata[270]} {pcie1_s_axis_cc_0_tdata[271]} {pcie1_s_axis_cc_0_tdata[272]} {pcie1_s_axis_cc_0_tdata[273]} {pcie1_s_axis_cc_0_tdata[274]} {pcie1_s_axis_cc_0_tdata[275]} {pcie1_s_axis_cc_0_tdata[276]} {pcie1_s_axis_cc_0_tdata[277]} {pcie1_s_axis_cc_0_tdata[278]} {pcie1_s_axis_cc_0_tdata[279]} {pcie1_s_axis_cc_0_tdata[280]} {pcie1_s_axis_cc_0_tdata[281]} {pcie1_s_axis_cc_0_tdata[282]} {pcie1_s_axis_cc_0_tdata[283]} {pcie1_s_axis_cc_0_tdata[284]} {pcie1_s_axis_cc_0_tdata[285]} {pcie1_s_axis_cc_0_tdata[286]} {pcie1_s_axis_cc_0_tdata[287]} {pcie1_s_axis_cc_0_tdata[288]} {pcie1_s_axis_cc_0_tdata[289]} {pcie1_s_axis_cc_0_tdata[290]} {pcie1_s_axis_cc_0_tdata[291]} {pcie1_s_axis_cc_0_tdata[292]} {pcie1_s_axis_cc_0_tdata[293]} {pcie1_s_axis_cc_0_tdata[294]} {pcie1_s_axis_cc_0_tdata[295]} {pcie1_s_axis_cc_0_tdata[296]} {pcie1_s_axis_cc_0_tdata[297]} {pcie1_s_axis_cc_0_tdata[298]} {pcie1_s_axis_cc_0_tdata[299]} {pcie1_s_axis_cc_0_tdata[300]} {pcie1_s_axis_cc_0_tdata[301]} {pcie1_s_axis_cc_0_tdata[302]} {pcie1_s_axis_cc_0_tdata[303]} {pcie1_s_axis_cc_0_tdata[304]} {pcie1_s_axis_cc_0_tdata[305]} {pcie1_s_axis_cc_0_tdata[306]} {pcie1_s_axis_cc_0_tdata[307]} {pcie1_s_axis_cc_0_tdata[308]} {pcie1_s_axis_cc_0_tdata[309]} {pcie1_s_axis_cc_0_tdata[310]} {pcie1_s_axis_cc_0_tdata[311]} {pcie1_s_axis_cc_0_tdata[312]} {pcie1_s_axis_cc_0_tdata[313]} {pcie1_s_axis_cc_0_tdata[314]} {pcie1_s_axis_cc_0_tdata[315]} {pcie1_s_axis_cc_0_tdata[316]} {pcie1_s_axis_cc_0_tdata[317]} {pcie1_s_axis_cc_0_tdata[318]} {pcie1_s_axis_cc_0_tdata[319]} {pcie1_s_axis_cc_0_tdata[320]} {pcie1_s_axis_cc_0_tdata[321]} {pcie1_s_axis_cc_0_tdata[322]} {pcie1_s_axis_cc_0_tdata[323]} {pcie1_s_axis_cc_0_tdata[324]} {pcie1_s_axis_cc_0_tdata[325]} {pcie1_s_axis_cc_0_tdata[326]} {pcie1_s_axis_cc_0_tdata[327]} {pcie1_s_axis_cc_0_tdata[328]} {pcie1_s_axis_cc_0_tdata[329]} {pcie1_s_axis_cc_0_tdata[330]} {pcie1_s_axis_cc_0_tdata[331]} {pcie1_s_axis_cc_0_tdata[332]} {pcie1_s_axis_cc_0_tdata[333]} {pcie1_s_axis_cc_0_tdata[334]} {pcie1_s_axis_cc_0_tdata[335]} {pcie1_s_axis_cc_0_tdata[336]} {pcie1_s_axis_cc_0_tdata[337]} {pcie1_s_axis_cc_0_tdata[338]} {pcie1_s_axis_cc_0_tdata[339]} {pcie1_s_axis_cc_0_tdata[340]} {pcie1_s_axis_cc_0_tdata[341]} {pcie1_s_axis_cc_0_tdata[342]} {pcie1_s_axis_cc_0_tdata[343]} {pcie1_s_axis_cc_0_tdata[344]} {pcie1_s_axis_cc_0_tdata[345]} {pcie1_s_axis_cc_0_tdata[346]} {pcie1_s_axis_cc_0_tdata[347]} {pcie1_s_axis_cc_0_tdata[348]} {pcie1_s_axis_cc_0_tdata[349]} {pcie1_s_axis_cc_0_tdata[350]} {pcie1_s_axis_cc_0_tdata[351]} {pcie1_s_axis_cc_0_tdata[352]} {pcie1_s_axis_cc_0_tdata[353]} {pcie1_s_axis_cc_0_tdata[354]} {pcie1_s_axis_cc_0_tdata[355]} {pcie1_s_axis_cc_0_tdata[356]} {pcie1_s_axis_cc_0_tdata[357]} {pcie1_s_axis_cc_0_tdata[358]} {pcie1_s_axis_cc_0_tdata[359]} {pcie1_s_axis_cc_0_tdata[360]} {pcie1_s_axis_cc_0_tdata[361]} {pcie1_s_axis_cc_0_tdata[362]} {pcie1_s_axis_cc_0_tdata[363]} {pcie1_s_axis_cc_0_tdata[364]} {pcie1_s_axis_cc_0_tdata[365]} {pcie1_s_axis_cc_0_tdata[366]} {pcie1_s_axis_cc_0_tdata[367]} {pcie1_s_axis_cc_0_tdata[368]} {pcie1_s_axis_cc_0_tdata[369]} {pcie1_s_axis_cc_0_tdata[370]} {pcie1_s_axis_cc_0_tdata[371]} {pcie1_s_axis_cc_0_tdata[372]} {pcie1_s_axis_cc_0_tdata[373]} {pcie1_s_axis_cc_0_tdata[374]} {pcie1_s_axis_cc_0_tdata[375]} {pcie1_s_axis_cc_0_tdata[376]} {pcie1_s_axis_cc_0_tdata[377]} {pcie1_s_axis_cc_0_tdata[378]} {pcie1_s_axis_cc_0_tdata[379]} {pcie1_s_axis_cc_0_tdata[380]} {pcie1_s_axis_cc_0_tdata[381]} {pcie1_s_axis_cc_0_tdata[382]} {pcie1_s_axis_cc_0_tdata[383]} {pcie1_s_axis_cc_0_tdata[384]} {pcie1_s_axis_cc_0_tdata[385]} {pcie1_s_axis_cc_0_tdata[386]} {pcie1_s_axis_cc_0_tdata[387]} {pcie1_s_axis_cc_0_tdata[388]} {pcie1_s_axis_cc_0_tdata[389]} {pcie1_s_axis_cc_0_tdata[390]} {pcie1_s_axis_cc_0_tdata[391]} {pcie1_s_axis_cc_0_tdata[392]} {pcie1_s_axis_cc_0_tdata[393]} {pcie1_s_axis_cc_0_tdata[394]} {pcie1_s_axis_cc_0_tdata[395]} {pcie1_s_axis_cc_0_tdata[396]} {pcie1_s_axis_cc_0_tdata[397]} {pcie1_s_axis_cc_0_tdata[398]} {pcie1_s_axis_cc_0_tdata[399]} {pcie1_s_axis_cc_0_tdata[400]} {pcie1_s_axis_cc_0_tdata[401]} {pcie1_s_axis_cc_0_tdata[402]} {pcie1_s_axis_cc_0_tdata[403]} {pcie1_s_axis_cc_0_tdata[404]} {pcie1_s_axis_cc_0_tdata[405]} {pcie1_s_axis_cc_0_tdata[406]} {pcie1_s_axis_cc_0_tdata[407]} {pcie1_s_axis_cc_0_tdata[408]} {pcie1_s_axis_cc_0_tdata[409]} {pcie1_s_axis_cc_0_tdata[410]} {pcie1_s_axis_cc_0_tdata[411]} {pcie1_s_axis_cc_0_tdata[412]} {pcie1_s_axis_cc_0_tdata[413]} {pcie1_s_axis_cc_0_tdata[414]} {pcie1_s_axis_cc_0_tdata[415]} {pcie1_s_axis_cc_0_tdata[416]} {pcie1_s_axis_cc_0_tdata[417]} {pcie1_s_axis_cc_0_tdata[418]} {pcie1_s_axis_cc_0_tdata[419]} {pcie1_s_axis_cc_0_tdata[420]} {pcie1_s_axis_cc_0_tdata[421]} {pcie1_s_axis_cc_0_tdata[422]} {pcie1_s_axis_cc_0_tdata[423]} {pcie1_s_axis_cc_0_tdata[424]} {pcie1_s_axis_cc_0_tdata[425]} {pcie1_s_axis_cc_0_tdata[426]} {pcie1_s_axis_cc_0_tdata[427]} {pcie1_s_axis_cc_0_tdata[428]} {pcie1_s_axis_cc_0_tdata[429]} {pcie1_s_axis_cc_0_tdata[430]} {pcie1_s_axis_cc_0_tdata[431]} {pcie1_s_axis_cc_0_tdata[432]} {pcie1_s_axis_cc_0_tdata[433]} {pcie1_s_axis_cc_0_tdata[434]} {pcie1_s_axis_cc_0_tdata[435]} {pcie1_s_axis_cc_0_tdata[436]} {pcie1_s_axis_cc_0_tdata[437]} {pcie1_s_axis_cc_0_tdata[438]} {pcie1_s_axis_cc_0_tdata[439]} {pcie1_s_axis_cc_0_tdata[440]} {pcie1_s_axis_cc_0_tdata[441]} {pcie1_s_axis_cc_0_tdata[442]} {pcie1_s_axis_cc_0_tdata[443]} {pcie1_s_axis_cc_0_tdata[444]} {pcie1_s_axis_cc_0_tdata[445]} {pcie1_s_axis_cc_0_tdata[446]} {pcie1_s_axis_cc_0_tdata[447]} {pcie1_s_axis_cc_0_tdata[448]} {pcie1_s_axis_cc_0_tdata[449]} {pcie1_s_axis_cc_0_tdata[450]} {pcie1_s_axis_cc_0_tdata[451]} {pcie1_s_axis_cc_0_tdata[452]} {pcie1_s_axis_cc_0_tdata[453]} {pcie1_s_axis_cc_0_tdata[454]} {pcie1_s_axis_cc_0_tdata[455]} {pcie1_s_axis_cc_0_tdata[456]} {pcie1_s_axis_cc_0_tdata[457]} {pcie1_s_axis_cc_0_tdata[458]} {pcie1_s_axis_cc_0_tdata[459]} {pcie1_s_axis_cc_0_tdata[460]} {pcie1_s_axis_cc_0_tdata[461]} {pcie1_s_axis_cc_0_tdata[462]} {pcie1_s_axis_cc_0_tdata[463]} {pcie1_s_axis_cc_0_tdata[464]} {pcie1_s_axis_cc_0_tdata[465]} {pcie1_s_axis_cc_0_tdata[466]} {pcie1_s_axis_cc_0_tdata[467]} {pcie1_s_axis_cc_0_tdata[468]} {pcie1_s_axis_cc_0_tdata[469]} {pcie1_s_axis_cc_0_tdata[470]} {pcie1_s_axis_cc_0_tdata[471]} {pcie1_s_axis_cc_0_tdata[472]} {pcie1_s_axis_cc_0_tdata[473]} {pcie1_s_axis_cc_0_tdata[474]} {pcie1_s_axis_cc_0_tdata[475]} {pcie1_s_axis_cc_0_tdata[476]} {pcie1_s_axis_cc_0_tdata[477]} {pcie1_s_axis_cc_0_tdata[478]} {pcie1_s_axis_cc_0_tdata[479]} {pcie1_s_axis_cc_0_tdata[480]} {pcie1_s_axis_cc_0_tdata[481]} {pcie1_s_axis_cc_0_tdata[482]} {pcie1_s_axis_cc_0_tdata[483]} {pcie1_s_axis_cc_0_tdata[484]} {pcie1_s_axis_cc_0_tdata[485]} {pcie1_s_axis_cc_0_tdata[486]} {pcie1_s_axis_cc_0_tdata[487]} {pcie1_s_axis_cc_0_tdata[488]} {pcie1_s_axis_cc_0_tdata[489]} {pcie1_s_axis_cc_0_tdata[490]} {pcie1_s_axis_cc_0_tdata[491]} {pcie1_s_axis_cc_0_tdata[492]} {pcie1_s_axis_cc_0_tdata[493]} {pcie1_s_axis_cc_0_tdata[494]} {pcie1_s_axis_cc_0_tdata[495]} {pcie1_s_axis_cc_0_tdata[496]} {pcie1_s_axis_cc_0_tdata[497]} {pcie1_s_axis_cc_0_tdata[498]} {pcie1_s_axis_cc_0_tdata[499]} {pcie1_s_axis_cc_0_tdata[500]} {pcie1_s_axis_cc_0_tdata[501]} {pcie1_s_axis_cc_0_tdata[502]} {pcie1_s_axis_cc_0_tdata[503]} {pcie1_s_axis_cc_0_tdata[504]} {pcie1_s_axis_cc_0_tdata[505]} {pcie1_s_axis_cc_0_tdata[506]} {pcie1_s_axis_cc_0_tdata[507]} {pcie1_s_axis_cc_0_tdata[508]} {pcie1_s_axis_cc_0_tdata[509]} {pcie1_s_axis_cc_0_tdata[510]} {pcie1_s_axis_cc_0_tdata[511]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {pcie1_s_axis_cc_0_tkeep[0]} {pcie1_s_axis_cc_0_tkeep[1]} {pcie1_s_axis_cc_0_tkeep[2]} {pcie1_s_axis_cc_0_tkeep[3]} {pcie1_s_axis_cc_0_tkeep[4]} {pcie1_s_axis_cc_0_tkeep[5]} {pcie1_s_axis_cc_0_tkeep[6]} {pcie1_s_axis_cc_0_tkeep[7]} {pcie1_s_axis_cc_0_tkeep[8]} {pcie1_s_axis_cc_0_tkeep[9]} {pcie1_s_axis_cc_0_tkeep[10]} {pcie1_s_axis_cc_0_tkeep[11]} {pcie1_s_axis_cc_0_tkeep[12]} {pcie1_s_axis_cc_0_tkeep[13]} {pcie1_s_axis_cc_0_tkeep[14]} {pcie1_s_axis_cc_0_tkeep[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {pcie1_s_axis_cc_0_tready[0]} {pcie1_s_axis_cc_0_tready[1]} {pcie1_s_axis_cc_0_tready[2]} {pcie1_s_axis_cc_0_tready[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 81 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {pcie1_s_axis_cc_0_tuser[0]} {pcie1_s_axis_cc_0_tuser[1]} {pcie1_s_axis_cc_0_tuser[2]} {pcie1_s_axis_cc_0_tuser[3]} {pcie1_s_axis_cc_0_tuser[4]} {pcie1_s_axis_cc_0_tuser[5]} {pcie1_s_axis_cc_0_tuser[6]} {pcie1_s_axis_cc_0_tuser[7]} {pcie1_s_axis_cc_0_tuser[8]} {pcie1_s_axis_cc_0_tuser[9]} {pcie1_s_axis_cc_0_tuser[10]} {pcie1_s_axis_cc_0_tuser[11]} {pcie1_s_axis_cc_0_tuser[12]} {pcie1_s_axis_cc_0_tuser[13]} {pcie1_s_axis_cc_0_tuser[14]} {pcie1_s_axis_cc_0_tuser[15]} {pcie1_s_axis_cc_0_tuser[16]} {pcie1_s_axis_cc_0_tuser[17]} {pcie1_s_axis_cc_0_tuser[18]} {pcie1_s_axis_cc_0_tuser[19]} {pcie1_s_axis_cc_0_tuser[20]} {pcie1_s_axis_cc_0_tuser[21]} {pcie1_s_axis_cc_0_tuser[22]} {pcie1_s_axis_cc_0_tuser[23]} {pcie1_s_axis_cc_0_tuser[24]} {pcie1_s_axis_cc_0_tuser[25]} {pcie1_s_axis_cc_0_tuser[26]} {pcie1_s_axis_cc_0_tuser[27]} {pcie1_s_axis_cc_0_tuser[28]} {pcie1_s_axis_cc_0_tuser[29]} {pcie1_s_axis_cc_0_tuser[30]} {pcie1_s_axis_cc_0_tuser[31]} {pcie1_s_axis_cc_0_tuser[32]} {pcie1_s_axis_cc_0_tuser[33]} {pcie1_s_axis_cc_0_tuser[34]} {pcie1_s_axis_cc_0_tuser[35]} {pcie1_s_axis_cc_0_tuser[36]} {pcie1_s_axis_cc_0_tuser[37]} {pcie1_s_axis_cc_0_tuser[38]} {pcie1_s_axis_cc_0_tuser[39]} {pcie1_s_axis_cc_0_tuser[40]} {pcie1_s_axis_cc_0_tuser[41]} {pcie1_s_axis_cc_0_tuser[42]} {pcie1_s_axis_cc_0_tuser[43]} {pcie1_s_axis_cc_0_tuser[44]} {pcie1_s_axis_cc_0_tuser[45]} {pcie1_s_axis_cc_0_tuser[46]} {pcie1_s_axis_cc_0_tuser[47]} {pcie1_s_axis_cc_0_tuser[48]} {pcie1_s_axis_cc_0_tuser[49]} {pcie1_s_axis_cc_0_tuser[50]} {pcie1_s_axis_cc_0_tuser[51]} {pcie1_s_axis_cc_0_tuser[52]} {pcie1_s_axis_cc_0_tuser[53]} {pcie1_s_axis_cc_0_tuser[54]} {pcie1_s_axis_cc_0_tuser[55]} {pcie1_s_axis_cc_0_tuser[56]} {pcie1_s_axis_cc_0_tuser[57]} {pcie1_s_axis_cc_0_tuser[58]} {pcie1_s_axis_cc_0_tuser[59]} {pcie1_s_axis_cc_0_tuser[60]} {pcie1_s_axis_cc_0_tuser[61]} {pcie1_s_axis_cc_0_tuser[62]} {pcie1_s_axis_cc_0_tuser[63]} {pcie1_s_axis_cc_0_tuser[64]} {pcie1_s_axis_cc_0_tuser[65]} {pcie1_s_axis_cc_0_tuser[66]} {pcie1_s_axis_cc_0_tuser[67]} {pcie1_s_axis_cc_0_tuser[68]} {pcie1_s_axis_cc_0_tuser[69]} {pcie1_s_axis_cc_0_tuser[70]} {pcie1_s_axis_cc_0_tuser[71]} {pcie1_s_axis_cc_0_tuser[72]} {pcie1_s_axis_cc_0_tuser[73]} {pcie1_s_axis_cc_0_tuser[74]} {pcie1_s_axis_cc_0_tuser[75]} {pcie1_s_axis_cc_0_tuser[76]} {pcie1_s_axis_cc_0_tuser[77]} {pcie1_s_axis_cc_0_tuser[78]} {pcie1_s_axis_cc_0_tuser[79]} {pcie1_s_axis_cc_0_tuser[80]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {pcie1_cfg_status_0_cq_np_req[0]} {pcie1_cfg_status_0_cq_np_req[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {pcie1_m_axis_cq_0_tlast} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {pcie1_m_axis_cq_0_tready} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {pcie1_m_axis_cq_0_tvalid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {pcie1_s_axis_cc_0_tlast} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {pcie1_s_axis_cc_0_tvalid} ]]

