// Seed: 1594931794
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output tri1 id_3,
    input  wor  id_4
);
  wand id_6 = (1);
  wire id_7;
  id_8 :
  assert property (@(posedge 1) 1)
  else $display;
  final begin : LABEL_0
    id_6 = id_6;
  end
  wire id_9;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri1 id_3,
    output tri1 id_4,
    input  wire id_5
);
  assign {id_0, 1} = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
