{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470264007232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470264007232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 10:40:06 2016 " "Processing started: Thu Aug 04 10:40:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470264007232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470264007232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470264007232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1470264007602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.vhd 14 7 " "Found 14 design units, including 7 entities, in source file group_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_counter-beh " "Found design unit 1: s_counter-beh" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n_counter-beh " "Found design unit 2: n_counter-beh" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 s_comp_7-beh " "Found design unit 3: s_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 s_comp_15-beh " "Found design unit 4: s_comp_15-beh" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 n_comp_7-beh " "Found design unit 5: n_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_reg-beh " "Found design unit 6: shift_reg-beh" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fsm-beh " "Found design unit 7: fsm-beh" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_counter " "Found entity 1: s_counter" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_ENTITY_NAME" "2 n_counter " "Found entity 2: n_counter" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_comp_7 " "Found entity 3: s_comp_7" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_ENTITY_NAME" "4 s_comp_15 " "Found entity 4: s_comp_15" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_comp_7 " "Found entity 5: n_comp_7" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_reg " "Found entity 6: shift_reg" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""} { "Info" "ISGN_ENTITY_NAME" "7 fsm " "Found entity 7: fsm" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file group_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Group_16 " "Found entity 1: Group_16" {  } { { "Group_16.bdf" "" { Schematic "D:/UART_Receiver/Group_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470264008002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Group_16 " "Elaborating entity \"Group_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1470264008042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst8 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst8\"" {  } { { "Group_16.bdf" "inst8" { Schematic "D:/UART_Receiver/Group_16.bdf" { { 32 832 1016 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst\"" {  } { { "Group_16.bdf" "inst" { Schematic "D:/UART_Receiver/Group_16.bdf" { { 168 600 784 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008052 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(208) " "VHDL Process Statement warning at Group_16.vhd(208): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(214) " "VHDL Process Statement warning at Group_16.vhd(214): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(220) " "VHDL Process Statement warning at Group_16.vhd(220): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(220) " "VHDL Process Statement warning at Group_16.vhd(220): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(226) " "VHDL Process Statement warning at Group_16.vhd(226): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(240) " "VHDL Process Statement warning at Group_16.vhd(240): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(246) " "VHDL Process Statement warning at Group_16.vhd(246): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(253) " "VHDL Process Statement warning at Group_16.vhd(253): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(253) " "VHDL Process Statement warning at Group_16.vhd(253): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(256) " "VHDL Process Statement warning at Group_16.vhd(256): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(256) " "VHDL Process Statement warning at Group_16.vhd(256): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(264) " "VHDL Process Statement warning at Group_16.vhd(264): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_S Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"reset_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_N Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"reset_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_S Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"enable_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_shift Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"enable_shift\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_N Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"enable_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_N Group_16.vhd(236) " "Inferred latch for \"enable_N\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_shift Group_16.vhd(236) " "Inferred latch for \"enable_shift\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_S Group_16.vhd(236) " "Inferred latch for \"enable_S\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_N Group_16.vhd(236) " "Inferred latch for \"reset_N\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_S Group_16.vhd(236) " "Inferred latch for \"reset_S\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "D:/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470264008052 "|Group_16|fsm:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_15 s_comp_15:inst4 " "Elaborating entity \"s_comp_15\" for hierarchy \"s_comp_15:inst4\"" {  } { { "Group_16.bdf" "inst4" { Schematic "D:/UART_Receiver/Group_16.bdf" { { 128 376 560 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_counter s_counter:inst7 " "Elaborating entity \"s_counter\" for hierarchy \"s_counter:inst7\"" {  } { { "Group_16.bdf" "inst7" { Schematic "D:/UART_Receiver/Group_16.bdf" { { 272 832 1016 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_7 s_comp_7:inst3 " "Elaborating entity \"s_comp_7\" for hierarchy \"s_comp_7:inst3\"" {  } { { "Group_16.bdf" "inst3" { Schematic "D:/UART_Receiver/Group_16.bdf" { { 216 384 560 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_comp_7 n_comp_7:inst2 " "Elaborating entity \"n_comp_7\" for hierarchy \"n_comp_7:inst2\"" {  } { { "Group_16.bdf" "inst2" { Schematic "D:/UART_Receiver/Group_16.bdf" { { 304 384 560 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter n_counter:inst6 " "Elaborating entity \"n_counter\" for hierarchy \"n_counter:inst6\"" {  } { { "Group_16.bdf" "inst6" { Schematic "D:/UART_Receiver/Group_16.bdf" { { 152 832 1016 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008052 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "s_counter:inst7\|s_cnt_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"s_counter:inst7\|s_cnt_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470264008082 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1470264008082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_counter:inst7\|lpm_counter:s_cnt_rtl_0 " "Elaborated megafunction instantiation \"s_counter:inst7\|lpm_counter:s_cnt_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470264008122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_counter:inst7\|lpm_counter:s_cnt_rtl_0 " "Instantiated megafunction \"s_counter:inst7\|lpm_counter:s_cnt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470264008122 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1470264008122 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1470264008192 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1470264008192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1470264008192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1470264008202 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1470264008202 ""} { "Info" "ICUT_CUT_TM_MCELLS" "8 " "Implemented 8 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1470264008202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1470264008202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470264008332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 10:40:08 2016 " "Processing ended: Thu Aug 04 10:40:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470264008332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470264008332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470264008332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470264008332 ""}
