Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 31 12:16:38 2018
| Host         : DESKTOP-SAKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.393        0.000                      0                 2132        0.105        0.000                      0                 2132        4.500        0.000                       0                  1052  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
in_100MHzClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in_100MHzClock        0.393        0.000                      0                 2132        0.105        0.000                      0                 2132        4.500        0.000                       0                  1052  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in_100MHzClock
  To Clock:  in_100MHzClock

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 6.383ns (66.635%)  route 3.196ns (33.365%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[12]
                         net (fo=1, routed)           0.629    14.861    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_93
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.124    14.985 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[29]_i_1/O
                         net (fo=1, routed)           0.000    14.985    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[29]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.675    15.097    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/C
                         clock pessimism              0.283    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.032    15.377    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 6.383ns (66.676%)  route 3.190ns (33.324%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[7]
                         net (fo=1, routed)           0.623    14.855    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_98
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.124    14.979 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[24]_i_1/O
                         net (fo=1, routed)           0.000    14.979    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[24]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.678    15.100    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/C
                         clock pessimism              0.283    15.384    
                         clock uncertainty           -0.035    15.348    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.029    15.377    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 6.383ns (66.812%)  route 3.171ns (33.188%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[0]
                         net (fo=1, routed)           0.604    14.835    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_105
    SLICE_X11Y19         LUT3 (Prop_lut3_I2_O)        0.124    14.959 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[17]_i_1/O
                         net (fo=1, routed)           0.000    14.959    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[17]_i_1_n_0
    SLICE_X11Y19         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.682    15.104    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]/C
                         clock pessimism              0.267    15.372    
                         clock uncertainty           -0.035    15.336    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.032    15.368    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -14.959    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 6.383ns (66.897%)  route 3.158ns (33.103%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.591    14.823    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X11Y19         LUT3 (Prop_lut3_I2_O)        0.124    14.947 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[20]_i_1/O
                         net (fo=1, routed)           0.000    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[20]_i_1_n_0
    SLICE_X11Y19         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.682    15.104    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]/C
                         clock pessimism              0.267    15.372    
                         clock uncertainty           -0.035    15.336    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.031    15.367    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 6.383ns (66.672%)  route 3.191ns (33.328%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[8]
                         net (fo=1, routed)           0.624    14.855    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_97
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.124    14.979 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[25]_i_1/O
                         net (fo=1, routed)           0.000    14.979    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[25]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.681    15.103    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/C
                         clock pessimism              0.267    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)        0.079    15.414    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 6.383ns (66.579%)  route 3.204ns (33.421%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[13]
                         net (fo=1, routed)           0.637    14.869    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_92
    SLICE_X12Y23         LUT3 (Prop_lut3_I2_O)        0.124    14.993 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[30]_i_1/O
                         net (fo=1, routed)           0.000    14.993    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[30]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.677    15.099    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/C
                         clock pessimism              0.283    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.081    15.428    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]
  -------------------------------------------------------------------
                         required time                         15.428    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 6.383ns (66.611%)  route 3.200ns (33.389%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.632    14.864    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X12Y23         LUT3 (Prop_lut3_I2_O)        0.124    14.988 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[31]_i_2/O
                         net (fo=1, routed)           0.000    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[31]_i_2_n_0
    SLICE_X12Y23         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.677    15.099    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/C
                         clock pessimism              0.283    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.079    15.426    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 6.383ns (66.721%)  route 3.184ns (33.279%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[4]
                         net (fo=1, routed)           0.617    14.848    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_101
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.124    14.972 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[21]_i_1/O
                         net (fo=1, routed)           0.000    14.972    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[21]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.681    15.103    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/C
                         clock pessimism              0.267    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)        0.077    15.412    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 6.383ns (66.655%)  route 3.193ns (33.345%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[5]
                         net (fo=1, routed)           0.626    14.858    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_100
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124    14.982 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[22]_i_1/O
                         net (fo=1, routed)           0.000    14.982    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[22]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[22]/C
                         clock pessimism              0.283    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.077    15.427    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[22]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -14.982    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 6.383ns (66.579%)  route 3.204ns (33.421%))
  Logic Levels:           6  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.803     5.406    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/Q
                         net (fo=4, routed)           0.706     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[27]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=1, routed)           0.447     7.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20/O
                         net (fo=32, routed)          0.820     8.145    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_20_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_5/O
                         net (fo=1, routed)           0.592     8.861    reactionTimerProcessor/statePrepareProcessor/lastSeed[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    12.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.714    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    14.232 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[9]
                         net (fo=1, routed)           0.637    14.869    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_96
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.124    14.993 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[26]_i_1/O
                         net (fo=1, routed)           0.000    14.993    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[26]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        1.678    15.100    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]/C
                         clock pessimism              0.305    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.081    15.451    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/startAudio_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.186%)  route 0.199ns (54.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.642     1.562    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/startAudio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  reactionTimerProcessor/stateTestProcessor/startAudio_reg/Q
                         net (fo=4, routed)           0.199     1.925    reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/startAudio_reg
    SLICE_X8Y51          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.847     2.012    reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.059     1.820    reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.669     1.589    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y44          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.141     1.730 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[19]/Q
                         net (fo=2, routed)           0.064     1.794    reactionTimerProcessor/stateIdleProcessor/out_ssdNumberDisplay_reg[31][19]
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[19]_i_1/O
                         net (fo=1, routed)           0.000     1.839    reactionTimerProcessor/stateIdleProcessor_n_14
    SLICE_X6Y44          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.946     2.111    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y44          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[19]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X6Y44          FDSE (Hold_fdse_C_D)         0.121     1.723    reactionTimerProcessor/out_ssdOutput_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 startButtonDebouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.603     1.522    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y59          FDSE                                         r  startButtonDebouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  startButtonDebouncer/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.056     1.719    startButtonDebouncer/pipeline[0]
    SLICE_X3Y59          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.876     2.041    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y59          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDSE (Hold_fdse_C_D)         0.075     1.597    startButtonDebouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.631     1.551    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[18]/Q
                         net (fo=1, routed)           0.087     1.779    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg_n_0_[18]
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.048     1.827 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2[17]_i_1/O
                         net (fo=1, routed)           0.000     1.827    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2Next[17]
    SLICE_X12Y27         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.903     2.068    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]/C
                         clock pessimism             -0.504     1.564    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.131     1.695    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mulCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.658     1.578    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mulCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.719 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mulCnt_reg[3]/Q
                         net (fo=13, routed)          0.079     1.798    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mulCnt[3]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_busy_i_1/O
                         net (fo=1, routed)           0.000     1.843    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_busy_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.932     2.097    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_busy_reg/C
                         clock pessimism             -0.506     1.591    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120     1.711    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/endAudio_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/testAudioOut/state_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.853%)  route 0.247ns (54.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.642     1.562    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/endAudio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 f  reactionTimerProcessor/stateTestProcessor/endAudio_reg/Q
                         net (fo=4, routed)           0.247     1.973    reactionTimerProcessor/stateTestProcessor/testAudioOut/stopPlayingDetector/endAudio_reg
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.045     2.018 r  reactionTimerProcessor/stateTestProcessor/testAudioOut/stopPlayingDetector/state_i_1__2/O
                         net (fo=1, routed)           0.000     2.018    reactionTimerProcessor/stateTestProcessor/testAudioOut/stopPlayingDetector_n_1
    SLICE_X8Y52          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/testAudioOut/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.847     2.012    reactionTimerProcessor/stateTestProcessor/testAudioOut/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/testAudioOut/state_reg/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.121     1.882    reactionTimerProcessor/stateTestProcessor/testAudioOut/state_reg
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.669     1.589    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[18]/Q
                         net (fo=1, routed)           0.057     1.787    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[18]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.045     1.832 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[18]_i_1/O
                         net (fo=1, routed)           0.000     1.832    reactionTimerProcessor/stateIdleProcessor_n_15
    SLICE_X4Y44          FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.946     2.111    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[18]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.092     1.694    reactionTimerProcessor/out_ssdOutput_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.669     1.589    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/Q
                         net (fo=1, routed)           0.087     1.817    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[13]
    SLICE_X6Y46          LUT5 (Prop_lut5_I2_O)        0.045     1.862 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[13]_i_1/O
                         net (fo=1, routed)           0.000     1.862    reactionTimerProcessor/stateIdleProcessor_n_20
    SLICE_X6Y46          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.946     2.111    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y46          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X6Y46          FDSE (Hold_fdse_C_D)         0.120     1.722    reactionTimerProcessor/out_ssdOutput_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.640     1.560    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y42          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDSE (Prop_fdse_C_Q)         0.141     1.701 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[11]/Q
                         net (fo=1, routed)           0.087     1.788    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[11]
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_ssdNumberDisplay[11]_i_1/O
                         net (fo=1, routed)           0.000     1.833    reactionTimerProcessor/stateResultProcessor/testResultSeperator_n_23
    SLICE_X8Y42          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.915     2.080    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y42          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X8Y42          FDSE (Hold_fdse_C_D)         0.120     1.693    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/testOutput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_leds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.624%)  route 0.332ns (61.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.604     1.523    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  reactionTimerProcessor/testOutput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  reactionTimerProcessor/testOutput_reg[0]/Q
                         net (fo=2, routed)           0.332     2.019    reactionTimerProcessor/stateTestProcessor/signalDelayer/testOutput_reg[0]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.064 r  reactionTimerProcessor/stateTestProcessor/signalDelayer/out_leds[15]_i_1/O
                         net (fo=1, routed)           0.000     2.064    reactionTimerProcessor/stateTestProcessor/signalDelayer_n_4
    SLICE_X11Y48         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_leds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1051, routed)        0.917     2.082    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_leds_reg[15]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.091     1.922    reactionTimerProcessor/stateTestProcessor/out_leds_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_100MHzClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y55     clock1kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y57     clock1kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46     reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46     reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46     reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42     reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41     reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42     reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41     reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[15]/C



