verilog util_vector_logic_v2_0_4 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_clk_wiz_0_0" \
"../../../ipstatic/ip/myip_pong2_0_1/src/design_6_util_vector_logic_0_0/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_clk_wiz_0_0" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_util_vector_logic_0_0/sim/design_6_util_vector_logic_0_0.v" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_clk_wiz.v" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_hdmi_tx_0_0/hdl/encode.v" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_hdmi_tx_0_0/hdl/serdes_10_to_1.v" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_hdmi_tx_0_0/hdl/srldelay.v" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_hdmi_tx_0_0/hdl/hdmi_tx_v1_0.v" \
"../../../../project_2.gen/sources_1/ip/myip_pong2_0_1/src/design_6_hdmi_tx_0_0/sim/design_6_hdmi_tx_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
