$date
	Tue Sep 30 17:43:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mod3_test $end
$var wire 1 ! out $end
$var wire 1 " is_out $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % clk $end
$var reg 1 & finish $end
$var reg 5 ' i [4:0] $end
$var reg 1 ( in $end
$var reg 1 ) start $end
$scope module DD1 $end
$var wire 1 % clk $end
$var wire 1 & finish $end
$var wire 1 ( in $end
$var wire 1 ) start $end
$var reg 1 " has_result $end
$var reg 1 * has_result_delay $end
$var reg 2 + inter_value [1:0] $end
$var reg 1 , is_current_bit_odd $end
$var reg 1 - is_transition_going $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
b0 +
0*
x)
x(
b0 '
x&
0%
b11101 $
b100001 #
x"
x!
$end
#50
0"
0!
0(
1)
b1 '
1%
#100
0%
#150
0)
b10 '
1-
1%
#200
0%
#250
1,
1(
b11 '
1%
#300
0%
#350
0(
b100 '
0,
b1 +
1%
#400
0%
#450
1,
b101 '
1%
#500
0%
#550
b110 '
0,
1%
#600
0%
#650
1,
b111 '
1%
#700
0%
#750
1&
1(
b1000 '
0,
1%
#800
0%
#850
1,
b0 +
1*
0-
0(
0&
b1001 '
1%
#900
0%
#950
b1010 '
1"
1!
1%
#1000
0%
#1050
b1011 '
1%
#1100
0%
#1150
b1100 '
1%
#1200
0%
#1250
b1101 '
1%
#1300
0%
#1350
b1110 '
1%
#1400
0%
#1450
b1111 '
1%
#1500
0%
#1550
1)
b10000 '
1%
#1600
0%
#1650
0!
0"
0*
0,
1-
0)
b10001 '
1%
#1700
0%
#1750
b10010 '
1,
1%
#1800
0%
#1850
0,
1(
b10011 '
1%
#1900
0%
#1950
b10100 '
1,
b10 +
1%
#2000
0%
#2050
0,
b0 +
b10101 '
1%
#2100
0%
#2150
0(
b10110 '
1,
b10 +
1%
#2200
0%
#2250
0,
1&
1(
b10111 '
1%
#2300
0%
#2350
0(
0&
b11000 '
1,
b1 +
1*
0-
1%
#2400
0%
#2450
1"
b0 '
1%
#2500
0%
#2550
1)
b1 '
1%
#2600
0%
#2650
0"
0*
0,
b0 +
1-
0)
b10 '
1%
#2700
0%
#2750
1(
b11 '
1,
1%
#2800
0%
#2850
0,
b1 +
0(
b100 '
1%
#2900
0%
#2950
b101 '
1,
1%
#3000
0%
#3050
0,
b110 '
1%
#3100
0%
#3150
b111 '
1,
1%
#3200
0%
#3250
0,
1&
1(
b1000 '
1%
#3300
0%
#3350
0(
0&
b1001 '
1,
b0 +
1*
0-
1%
#3400
0%
#3450
1"
1!
b1010 '
1%
#3500
0%
#3550
b1011 '
1%
#3600
0%
#3650
b1100 '
1%
#3700
0%
#3750
b1101 '
1%
#3800
0%
#3850
b1110 '
1%
#3900
0%
#3950
b1111 '
1%
#4000
0%
#4050
1)
b10000 '
1%
#4100
0%
#4150
0)
b10001 '
0!
0"
0*
0,
1-
1%
#4200
0%
#4250
1,
b10010 '
1%
#4300
0%
#4350
1(
b10011 '
0,
1%
#4400
0%
#4450
1,
b10 +
b10100 '
1%
#4500
0%
#4550
b10101 '
0,
b0 +
1%
#4600
0%
#4650
1,
b10 +
0(
b10110 '
1%
#4700
0%
#4750
1&
1(
b10111 '
0,
1%
#4800
0%
#4850
1,
b1 +
1*
0-
0(
0&
b11000 '
1%
#4900
0%
#4950
b0 '
1"
1%
#5000
0%
