# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DAC.srcs/sources_1/new/jc_wave.vhd" \
"../../../../DAC.srcs/sim_1/new/TB_JC.vhd" \

# Do not sort compile order
nosort
