	component ddr4_wr_rd_intel_onchip_memory_1 is
		port (
			clk        : in  std_logic                      := 'X';             -- clk
			address    : in  std_logic_vector(12 downto 0)  := (others => 'X'); -- address
			byteenable : in  std_logic_vector(15 downto 0)  := (others => 'X'); -- byteenable
			write      : in  std_logic                      := 'X';             -- write
			writedata  : in  std_logic_vector(127 downto 0) := (others => 'X'); -- writedata
			reset      : in  std_logic                      := 'X';             -- reset
			reset_req  : in  std_logic                      := 'X';             -- reset_req
			address2   : in  std_logic_vector(12 downto 0)  := (others => 'X'); -- address
			read2      : in  std_logic                      := 'X';             -- read
			readdata2  : out std_logic_vector(127 downto 0);                    -- readdata
			clk2       : in  std_logic                      := 'X';             -- clk
			reset2     : in  std_logic                      := 'X';             -- reset
			reset_req2 : in  std_logic                      := 'X'              -- reset_req
		);
	end component ddr4_wr_rd_intel_onchip_memory_1;

