
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023737                       # Number of seconds simulated
sim_ticks                                 23737126000                       # Number of ticks simulated
final_tick                                23737126000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116236                       # Simulator instruction rate (inst/s)
host_op_rate                                   226950                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105327995                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706820                       # Number of bytes of host memory used
host_seconds                                   225.36                       # Real time elapsed on the host
sim_insts                                    26195418                       # Number of instructions simulated
sim_ops                                      51146313                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           99776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          137600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              237376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        99776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          99776                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1559                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2150                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3709                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4203373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5796826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               10000200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4203373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4203373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4203373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5796826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              10000200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1559.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2150.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001100750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9838                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3709                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  237376                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   237376                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                357                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                371                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                355                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                89                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               181                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    23737034500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3709                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3137                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      480                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       79                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2006                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     117.056830                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     85.092348                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    159.239138                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1546     77.07%     77.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          289     14.41%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           54      2.69%     94.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           35      1.74%     95.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           17      0.85%     96.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      0.90%     97.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      0.60%     98.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      0.35%     98.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      1.40%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2006                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        99776                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       137600                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4203373.230609299615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5796826.456581138074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1559                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2150                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     65514750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    539946250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     42023.57                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    251137.79                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     535917250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                605461000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18545000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                     144491.04                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                163241.04                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         10.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      10.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.08                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.08                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1692                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  45.62                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     6399847.53                       # Average gap between requests
system.mem_ctrl.pageHitRate                     45.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   9089220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4808265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16457700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          975433680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             211346880                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              78410400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2755348650                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2233213920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3018756960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9303452865                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             391.936786                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           23067970000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     169902500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      412620000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11210073750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   5815685250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       86371250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   6042473250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5312160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2804505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10024560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          540268560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             119567190                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              40280640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1556463090                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1209345120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4197236040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              7681705965                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             323.615671                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           23369117750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      85624000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      228540000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   16806497750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3149337500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       53796000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3413330750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7889687                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7889687                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            862842                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4770809                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2867036                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             387598                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4770809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2342056                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2428753                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       420762                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9604738                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7809104                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         17445                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2032                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7548421                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           248                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         47474253                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             921513                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       39378531                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7889687                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5209092                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      45601381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1734504                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1143                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   7548295                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1091                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           47391403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.655316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.690818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5955969     12.57%     12.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4423115      9.33%     21.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 37012319     78.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             47391403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.166189                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.829471                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3592141                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4481725                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  36317389                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2132896                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 867252                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               71840999                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               3120413                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 867252                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  7187361                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  891687                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1677                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34722165                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3721261                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               68718134                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1515801                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 656655                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    232                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2012087                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             7338                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            61593786                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             165381026                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        120938093                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             47559                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45202472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16391314                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3106332                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11734528                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8582588                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1094564                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           316316                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   65631841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4757                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  58270119                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            617542                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        14490284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22944583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4731                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      47391403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.229550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.845356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12742831     26.89%     26.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11027025     23.27%     50.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23621547     49.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        47391403                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    496      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3988406     58.44%     58.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2835453     41.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            256550      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              40060258     68.75%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21831      0.04%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1662      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  782      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  311      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 285      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9965348     17.10%     86.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7931610     13.61%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           21458      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          10006      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               58270119                       # Type of FU issued
system.cpu.iq.rate                           1.227405                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6824407                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.117117                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          171304358                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          80040640                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     55447954                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               69232                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              91486                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        22004                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               64804560                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   33416                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3936461                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3014865                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        16151                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5383                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1064389                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          666                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 867252                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  412328                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 69850                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            65636598                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            888727                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11734528                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8582588                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1952                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    642                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 65093                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5383                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         418544                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       503346                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               921890                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              56126361                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9603650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2143758                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     17411420                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5246252                       # Number of branches executed
system.cpu.iew.exec_stores                    7807770                       # Number of stores executed
system.cpu.iew.exec_rate                     1.182248                       # Inst execution rate
system.cpu.iew.wb_sent                       55712251                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      55469958                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38298656                       # num instructions producing a value
system.cpu.iew.wb_consumers                  68886550                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.168422                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.555967                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        12960515                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            862928                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     46124695                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.108870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.922011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17367943     37.65%     37.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6367191     13.80%     51.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     22389561     48.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     46124695                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26195418                       # Number of instructions committed
system.cpu.commit.committedOps               51146313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16237862                       # Number of memory references committed
system.cpu.commit.loads                       8719663                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4989960                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      18080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  50846401                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1855286                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       137947      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         34746005     67.93%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21506      0.04%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1645      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8711217     17.03%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7509921     14.68%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         8446      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8278      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51146313                       # Class of committed instruction
system.cpu.commit.bw_lim_events              22389561                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     87841962                       # The number of ROB reads
system.cpu.rob.rob_writes                   129481175                       # The number of ROB writes
system.cpu.timesIdled                             920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26195418                       # Number of Instructions Simulated
system.cpu.committedOps                      51146313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.812311                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.812311                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.551782                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.551782                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 98441018                       # number of integer regfile reads
system.cpu.int_regfile_writes                42168706                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12406                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    12310                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9206335                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7332358                       # number of cc regfile writes
system.cpu.misc_regfile_reads                26470624                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.258397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13167350                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6688                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1968.802333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.258397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105362456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105362456                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5643356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5643356                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7517302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7517302                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     13160658                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13160658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13160661                       # number of overall hits
system.cpu.dcache.overall_hits::total        13160661                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6818                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1991                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         8809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8810                       # number of overall misses
system.cpu.dcache.overall_misses::total          8810                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    107427500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    107427500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    628873000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    628873000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    736300500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    736300500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    736300500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    736300500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5650174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5650174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13169467                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13169467                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13169471                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13169471                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001207                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000265                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000669                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000669                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15756.453505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15756.453505                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 315857.860372                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 315857.860372                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83585.026677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83585.026677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83575.539160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83575.539160                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          557                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.416667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5925                       # number of writebacks
system.cpu.dcache.writebacks::total              5925                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2112                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         2121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2121                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4706                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1982                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6689                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     72320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     72320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    626809000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    626809000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    699129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    699129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    699141000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    699141000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000508                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000508                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15367.722057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15367.722057                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 316250.756811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 316250.756811                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104534.913278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104534.913278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104521.004634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104521.004634                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6176                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.223439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7547846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4197.912125                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.223439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60388158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60388158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7546048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7546048                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7546048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7546048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7546048                       # number of overall hits
system.cpu.icache.overall_hits::total         7546048                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2247                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2247                       # number of overall misses
system.cpu.icache.overall_misses::total          2247                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    174404000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    174404000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    174404000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    174404000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    174404000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    174404000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7548295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7548295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7548295                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7548295                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7548295                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7548295                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77616.377392                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77616.377392                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77616.377392                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77616.377392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77616.377392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77616.377392                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          448                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          448                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          448                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1799                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1799                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1799                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1799                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1799                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145919500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145919500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81111.450806                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81111.450806                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81111.450806                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81111.450806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81111.450806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81111.450806                       # average overall mshr miss latency
system.cpu.icache.replacements                   1285                       # number of replacements
system.l2bus.snoop_filter.tot_requests          15949                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         7465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           94                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               21                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6505                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5925                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1778                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1981                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1981                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6506                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4881                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        19553                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24434                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       115008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       807232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   922240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               243                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8730                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013631                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.115961                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8611     98.64%     98.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                      119      1.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8730                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             19824500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4496497                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            16720499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2639.642420                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14410                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3725                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.868456                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.064229                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1315.488980                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1324.089210                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000016                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.321164                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.323264                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.644444                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3483                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          623                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2592                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.850342                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               119013                       # Number of tag accesses
system.l2cache.tags.data_accesses              119013                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         5925                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5925                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           45                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               45                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          233                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4489                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4722                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             233                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4534                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4767                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            233                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4534                       # number of overall hits
system.l2cache.overall_hits::total               4767                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1936                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1936                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1565                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          218                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1783                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1565                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2154                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3719                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1565                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2154                       # number of overall misses
system.l2cache.overall_misses::total             3719                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    623376500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    623376500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    140840500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     20257500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    161098000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    140840500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    643634000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    784474500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    140840500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    643634000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    784474500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         5925                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5925                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1981                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1981                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1798                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4707                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6505                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1798                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         6688                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8486                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1798                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         6688                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8486                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.977284                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.977284                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.870412                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.046314                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.274097                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.870412                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.322069                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.438251                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.870412                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.322069                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.438251                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 321991.993802                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 321991.993802                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 89993.929712                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 92924.311927                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90352.215367                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 89993.929712                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 298808.727948                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 210936.945415                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 89993.929712                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 298808.727948                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 210936.945415                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1936                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1936                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1565                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          218                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1783                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1565                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2154                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3719                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1565                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2154                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3719                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    619504500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    619504500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    137712500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19821500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    157534000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    137712500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    639326000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    777038500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    137712500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    639326000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    777038500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.977284                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.977284                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.870412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046314                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.274097                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.870412                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.322069                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.438251                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.870412                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.322069                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.438251                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 319991.993802                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 319991.993802                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 87995.207668                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90924.311927                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88353.337072                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 87995.207668                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 296808.727948                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 208937.483194                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 87995.207668                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 296808.727948                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 208937.483194                       # average overall mshr miss latency
system.l2cache.replacements                       242                       # number of replacements
system.l3bus.snoop_filter.tot_requests           3939                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests          221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1782                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               221                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1936                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1936                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1782                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         7657                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       237952                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               3718                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     3718    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 3718                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1969500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             9295000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2687.389681                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   3718                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3709                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.002427                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1350.259019                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1337.130662                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.041207                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.040806                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.082013                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3709                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          623                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2834                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.113190                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                63197                       # Number of tag accesses
system.l3cache.tags.data_accesses               63197                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadSharedReq_hits::.cpu.inst            5                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total            9                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               5                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data               4                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                   9                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              5                       # number of overall hits
system.l3cache.overall_hits::.cpu.data              4                       # number of overall hits
system.l3cache.overall_hits::total                  9                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data         1936                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1936                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1559                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          214                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1773                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1559                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2150                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3709                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1559                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2150                       # number of overall misses
system.l3cache.overall_misses::total             3709                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    602080500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    602080500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    123526500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     17771500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    141298000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    123526500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    619852000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    743378500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    123526500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    619852000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    743378500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         1936                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1936                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1564                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          218                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1782                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1564                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2154                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            3718                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1564                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2154                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           3718                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.996803                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.981651                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.994949                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.996803                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.998143                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.997579                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.996803                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.998143                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.997579                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 310991.993802                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 310991.993802                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 79234.445157                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 83044.392523                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79694.303440                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 79234.445157                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 288303.255814                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 200425.586411                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 79234.445157                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 288303.255814                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 200425.586411                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1936                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1936                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1559                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          214                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1773                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1559                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2150                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3709                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1559                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2150                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3709                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    598208500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    598208500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120408500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17343500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    137752000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    120408500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    615552000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    735960500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    120408500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    615552000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    735960500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.996803                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.981651                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.994949                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.996803                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.998143                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.997579                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.996803                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.998143                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.997579                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 308991.993802                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 308991.993802                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77234.445157                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81044.392523                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77694.303440                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 77234.445157                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 286303.255814                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 198425.586411                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 77234.445157                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 286303.255814                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 198425.586411                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          3709                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  23737126000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1773                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1936                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1936                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1773                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       237376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       237376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  237376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3709                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1854500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9957000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
