Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 10 13:50:27 2019
| Host         : DESKTOP-QIIVLD9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zedboard_wrapper_control_sets_placed.rpt
| Design       : zedboard_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   505 |
| Unused register locations in slices containing registers |   699 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             527 |          188 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |             679 |          258 |
| Yes          | No                    | No                     |            1637 |          431 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4039 |         1388 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                     Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                                   | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                         | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                       |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                              |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              1 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                         | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                 |                1 |              2 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                          |                1 |              2 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                          |                1 |              2 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                                          |                1 |              2 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                        |                2 |              2 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |              3 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              3 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                   | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                          |                1 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                3 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                             |                3 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                      | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                1 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                        | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                          |                1 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]                                                                                                                                                                                  |                1 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                             |                                                                                                                                                                                                                                                          |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                           | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                                  |                1 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              4 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[4] | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[4]_i_1_n_0                                                                                                          |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                                      |                                                                                                                                                                                                                                                          |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                                        |                                                                                                                                                                                                                                                          |                2 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                   | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                   |                1 |              5 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                              | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                             | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                 | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                                             | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                     | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                                                          |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                              | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                            | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                                                                                               | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                   | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                4 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                         | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | zedboard_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                    | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                             | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                     | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                            | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                    | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_1_n_0                                                                                                         |                1 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | zedboard_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                                                       | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                                                                                               | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                 |                3 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                           | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                     | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                           | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |              7 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                      |                                                                                                                                                                                                                                                          |                2 |              7 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |              7 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                              | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                      |                1 |              7 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                                                        | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                3 |              7 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                              | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                   |                1 |              7 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                6 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                            | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                                       |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                            | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                    |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                6 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg63[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                7 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg63[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                6 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                     | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg63[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg63[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                6 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                7 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                6 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                6 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[4] | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]               |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                7 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                        | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                       | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                       | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                       | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                6 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                7 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                8 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                          |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                          |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                          |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                      | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                          |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                          |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg32[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg32[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg33[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg33[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                7 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                4 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                1 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                5 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_0                                                                                                                                                                             | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                5 |              9 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |              9 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                         | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                             |                4 |              9 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                          | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |              9 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                    |                                                                                                                                                                                                                                                          |                4 |              9 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                          |                2 |              9 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                  |                4 |             10 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                5 |             10 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                     | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                2 |             10 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                          |                                                                                                                                                                                                                                                          |                3 |             10 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | zedboard_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                2 |             10 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                         | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |             10 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             11 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                4 |             11 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                          |                2 |             11 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                          | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                 |                6 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                           | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                5 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                               | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                          |                2 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                4 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                          | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                 |                5 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                          |                6 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                               | zedboard_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                          |                3 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |             12 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |                4 |             13 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                6 |             13 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                            | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                8 |             13 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                            | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                8 |             13 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                              | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |                3 |             13 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                          |                4 |             13 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                  |                                                                                                                                                                                                                                                          |                3 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                         | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                              |                3 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                          |                2 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                6 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                 |                7 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[13][0]                                                                                                                                           | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                   | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                4 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                       | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                4 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                7 |             14 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                                                                          |                5 |             15 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                          |                4 |             15 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]           | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             16 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                 |                                                                                                                                                                                                                                                          |                2 |             16 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                             | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                4 |             16 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                             | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                4 |             16 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                          |                3 |             16 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                          | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             16 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                     |                                                                                                                                                                                                                                                          |                3 |             17 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                          |                3 |             17 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             17 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                       | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                5 |             19 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                               | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |             19 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                |                                                                                                                                                                                                                                                          |                3 |             20 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                8 |             21 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg     | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                               |                3 |             21 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                      |                                                                                                                                                                                                                                                          |                8 |             21 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                          |                8 |             21 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                   | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                          | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                             | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |               11 |             24 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                              | zedboard_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                8 |             24 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                              | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                6 |             24 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                             | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                9 |             24 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                  | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                9 |             24 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |               12 |             25 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             25 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                8 |             25 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | zedboard_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |               11 |             26 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                       | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                9 |             28 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |                7 |             29 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               10 |             30 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                   | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                9 |             30 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                         | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               10 |             30 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                9 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               10 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                 |                                                                                                                                                                                                                                                          |               12 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/nn_mem_controller_0/U0/DMA_to_BRAM_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                            | zedboard_i/nn_mem_controller_0/U0/p_0_in                                                                                                                                                                                                                 |               15 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                          |                6 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        |                                                                                                                                                                                                                                                          |               11 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |               11 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               20 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                          | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |               14 |             32 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                          |                9 |             34 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               12 |             34 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                         | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                8 |             34 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_i_2_n_0                                                                                                               | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                              |                9 |             35 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               13 |             35 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               11 |             35 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                          |                7 |             36 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                          |                9 |             36 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                           | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                     |                9 |             36 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               11 |             37 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                5 |             37 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               10 |             37 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2__0_n_0                                                                                                                     | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                             |               14 |             37 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]_1[0]                                                              | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out[3]_i_1__3_n_0                                                                                                         |               15 |             37 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               12 |             37 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                9 |             40 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                          |                7 |             40 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               11 |             40 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                            | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               10 |             41 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[4][0]                                                                                                                                            | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |             41 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             41 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             41 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                             |                                                                                                                                                                                                                                                          |                6 |             42 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                8 |             42 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |               13 |             42 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               13 |             42 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                8 |             43 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                9 |             43 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               14 |             43 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                           |                                                                                                                                                                                                                                                          |               12 |             43 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                8 |             45 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                                      | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |               15 |             47 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               15 |             47 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                         | zedboard_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |               11 |             47 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               10 |             47 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                  |                                                                                                                                                                                                                                                          |                9 |             47 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               16 |             47 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |             47 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                       |                                                                                                                                                                                                                                                          |               10 |             48 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                          |                9 |             48 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                          |                9 |             48 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                   | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               13 |             48 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                          | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               15 |             48 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                       |                                                                                                                                                                                                                                                          |                9 |             48 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                    | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               10 |             59 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |               15 |             59 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                     |               15 |             59 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               29 |             65 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                          | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               16 |             66 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               23 |             67 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               15 |             67 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               29 |             70 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               23 |             73 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               11 |             73 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | zedboard_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][87]_i_1_n_0                                                                                                                                       |               15 |             76 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             80 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             80 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             88 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             88 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                          |               13 |            104 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                          |               13 |            104 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                          |               13 |            104 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                          |               14 |            112 |
|  zedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |              190 |            529 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     5 |
| 3      |                     5 |
| 4      |                    18 |
| 5      |                    10 |
| 6      |                    29 |
| 7      |                     6 |
| 8      |                   266 |
| 9      |                     6 |
| 10     |                     6 |
| 11     |                     3 |
| 12     |                    14 |
| 13     |                     6 |
| 14     |                     9 |
| 15     |                     2 |
| 16+    |                   108 |
+--------+-----------------------+


