#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fb9220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fb93b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1fcc810 .functor NOT 1, L_0x1ffc440, C4<0>, C4<0>, C4<0>;
L_0x1ffc1a0 .functor XOR 1, L_0x1ffc060, L_0x1ffc100, C4<0>, C4<0>;
L_0x1ffc330 .functor XOR 1, L_0x1ffc1a0, L_0x1ffc260, C4<0>, C4<0>;
v0x1ff52b0_0 .net *"_ivl_10", 0 0, L_0x1ffc260;  1 drivers
v0x1ff53b0_0 .net *"_ivl_12", 0 0, L_0x1ffc330;  1 drivers
v0x1ff5490_0 .net *"_ivl_2", 0 0, L_0x1ffbfc0;  1 drivers
v0x1ff5550_0 .net *"_ivl_4", 0 0, L_0x1ffc060;  1 drivers
v0x1ff5630_0 .net *"_ivl_6", 0 0, L_0x1ffc100;  1 drivers
v0x1ff5760_0 .net *"_ivl_8", 0 0, L_0x1ffc1a0;  1 drivers
v0x1ff5840_0 .net "a", 0 0, v0x1ff0120_0;  1 drivers
v0x1ff58e0_0 .net "b", 0 0, v0x1ff01c0_0;  1 drivers
v0x1ff5980_0 .net "c", 0 0, v0x1ff0260_0;  1 drivers
v0x1ff5a20_0 .var "clk", 0 0;
v0x1ff5ac0_0 .net "d", 0 0, v0x1ff03a0_0;  1 drivers
v0x1ff5b60_0 .net "q_dut", 0 0, L_0x1ffbe60;  1 drivers
v0x1ff5c00_0 .net "q_ref", 0 0, L_0x1ff62a0;  1 drivers
v0x1ff5ca0_0 .var/2u "stats1", 159 0;
v0x1ff5d40_0 .var/2u "strobe", 0 0;
v0x1ff5de0_0 .net "tb_match", 0 0, L_0x1ffc440;  1 drivers
v0x1ff5ea0_0 .net "tb_mismatch", 0 0, L_0x1fcc810;  1 drivers
v0x1ff5f60_0 .net "wavedrom_enable", 0 0, v0x1ff0490_0;  1 drivers
v0x1ff6000_0 .net "wavedrom_title", 511 0, v0x1ff0530_0;  1 drivers
L_0x1ffbfc0 .concat [ 1 0 0 0], L_0x1ff62a0;
L_0x1ffc060 .concat [ 1 0 0 0], L_0x1ff62a0;
L_0x1ffc100 .concat [ 1 0 0 0], L_0x1ffbe60;
L_0x1ffc260 .concat [ 1 0 0 0], L_0x1ff62a0;
L_0x1ffc440 .cmp/eeq 1, L_0x1ffbfc0, L_0x1ffc330;
S_0x1fb9540 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1fb93b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1fa3ea0 .functor NOT 1, v0x1ff0120_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9ca0 .functor XOR 1, L_0x1fa3ea0, v0x1ff01c0_0, C4<0>, C4<0>;
L_0x1fcc880 .functor XOR 1, L_0x1fb9ca0, v0x1ff0260_0, C4<0>, C4<0>;
L_0x1ff62a0 .functor XOR 1, L_0x1fcc880, v0x1ff03a0_0, C4<0>, C4<0>;
v0x1fcca80_0 .net *"_ivl_0", 0 0, L_0x1fa3ea0;  1 drivers
v0x1fccb20_0 .net *"_ivl_2", 0 0, L_0x1fb9ca0;  1 drivers
v0x1fa3ff0_0 .net *"_ivl_4", 0 0, L_0x1fcc880;  1 drivers
v0x1fa4090_0 .net "a", 0 0, v0x1ff0120_0;  alias, 1 drivers
v0x1fef4e0_0 .net "b", 0 0, v0x1ff01c0_0;  alias, 1 drivers
v0x1fef5f0_0 .net "c", 0 0, v0x1ff0260_0;  alias, 1 drivers
v0x1fef6b0_0 .net "d", 0 0, v0x1ff03a0_0;  alias, 1 drivers
v0x1fef770_0 .net "q", 0 0, L_0x1ff62a0;  alias, 1 drivers
S_0x1fef8d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1fb93b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1ff0120_0 .var "a", 0 0;
v0x1ff01c0_0 .var "b", 0 0;
v0x1ff0260_0 .var "c", 0 0;
v0x1ff0300_0 .net "clk", 0 0, v0x1ff5a20_0;  1 drivers
v0x1ff03a0_0 .var "d", 0 0;
v0x1ff0490_0 .var "wavedrom_enable", 0 0;
v0x1ff0530_0 .var "wavedrom_title", 511 0;
E_0x1fb40f0/0 .event negedge, v0x1ff0300_0;
E_0x1fb40f0/1 .event posedge, v0x1ff0300_0;
E_0x1fb40f0 .event/or E_0x1fb40f0/0, E_0x1fb40f0/1;
E_0x1fb4340 .event posedge, v0x1ff0300_0;
E_0x1f9c9f0 .event negedge, v0x1ff0300_0;
S_0x1fefc20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fef8d0;
 .timescale -12 -12;
v0x1fefe20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1feff20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fef8d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ff0690 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1fb93b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ff6510 .functor AND 1, L_0x1ff63d0, L_0x1ff6470, C4<1>, C4<1>;
L_0x1ff6670 .functor AND 1, L_0x1ff6510, L_0x1ff65d0, C4<1>, C4<1>;
L_0x1ff6850 .functor AND 1, L_0x1ff6670, L_0x1ff6780, C4<1>, C4<1>;
L_0x1ff6ae0 .functor AND 1, L_0x1ff6960, L_0x1ff6a00, C4<1>, C4<1>;
L_0x1ff6cc0 .functor AND 1, L_0x1ff6ae0, L_0x1ff6c20, C4<1>, C4<1>;
L_0x1ff6dd0 .functor AND 1, L_0x1ff6cc0, v0x1ff03a0_0, C4<1>, C4<1>;
L_0x1ff6ed0 .functor OR 1, L_0x1ff6850, L_0x1ff6dd0, C4<0>, C4<0>;
L_0x1ff7170 .functor AND 1, L_0x1ff6fe0, L_0x1ff70d0, C4<1>, C4<1>;
L_0x1ff72d0 .functor AND 1, L_0x1ff7170, v0x1ff0260_0, C4<1>, C4<1>;
L_0x1ff7490 .functor AND 1, L_0x1ff72d0, L_0x1ff7390, C4<1>, C4<1>;
L_0x1ff75b0 .functor OR 1, L_0x1ff6ed0, L_0x1ff7490, C4<0>, C4<0>;
L_0x1ff7820 .functor AND 1, L_0x1ff7670, v0x1ff01c0_0, C4<1>, C4<1>;
L_0x1ff7c80 .functor AND 1, L_0x1ff7820, L_0x1ff7a60, C4<1>, C4<1>;
L_0x1ff7f40 .functor AND 1, L_0x1ff7c80, L_0x1ff7d90, C4<1>, C4<1>;
L_0x1ff79f0 .functor OR 1, L_0x1ff75b0, L_0x1ff7f40, C4<0>, C4<0>;
L_0x1ff7c10 .functor AND 1, L_0x1ff8170, v0x1ff01c0_0, C4<1>, C4<1>;
L_0x1ff8410 .functor AND 1, L_0x1ff7c10, L_0x1ff8370, C4<1>, C4<1>;
L_0x1ff8520 .functor AND 1, L_0x1ff8410, v0x1ff03a0_0, C4<1>, C4<1>;
L_0x1ff8680 .functor OR 1, L_0x1ff79f0, L_0x1ff8520, C4<0>, C4<0>;
L_0x1ff88c0 .functor AND 1, v0x1ff0120_0, L_0x1ff8790, C4<1>, C4<1>;
L_0x1ff8a30 .functor AND 1, L_0x1ff88c0, L_0x1ff85e0, C4<1>, C4<1>;
L_0x1ff8c80 .functor AND 1, L_0x1ff8a30, L_0x1ff8b40, C4<1>, C4<1>;
L_0x1ff8e50 .functor OR 1, L_0x1ff8680, L_0x1ff8c80, C4<0>, C4<0>;
L_0x1ff9000 .functor AND 1, v0x1ff0120_0, L_0x1ff8f60, C4<1>, C4<1>;
L_0x1ff92e0 .functor AND 1, L_0x1ff9000, L_0x1ff9190, C4<1>, C4<1>;
L_0x1ff93f0 .functor AND 1, L_0x1ff92e0, v0x1ff03a0_0, C4<1>, C4<1>;
L_0x1ff9590 .functor OR 1, L_0x1ff8e50, L_0x1ff93f0, C4<0>, C4<0>;
L_0x1ff96a0 .functor AND 1, v0x1ff0120_0, L_0x1ff8be0, C4<1>, C4<1>;
L_0x1ff9850 .functor AND 1, L_0x1ff96a0, v0x1ff0260_0, C4<1>, C4<1>;
L_0x1ff9a70 .functor AND 1, L_0x1ff9850, L_0x1ff9910, C4<1>, C4<1>;
L_0x1ff9c80 .functor OR 1, L_0x1ff9590, L_0x1ff9a70, C4<0>, C4<0>;
L_0x1ff9d90 .functor AND 1, v0x1ff0120_0, v0x1ff01c0_0, C4<1>, C4<1>;
L_0x1ff9fb0 .functor AND 1, L_0x1ff9d90, L_0x1ff9f10, C4<1>, C4<1>;
L_0x1ffa230 .functor AND 1, L_0x1ff9fb0, L_0x1ffa0c0, C4<1>, C4<1>;
L_0x1ffa460 .functor OR 1, L_0x1ff9c80, L_0x1ffa230, C4<0>, C4<0>;
L_0x1ffa570 .functor AND 1, v0x1ff0120_0, v0x1ff01c0_0, C4<1>, C4<1>;
L_0x1ffa7b0 .functor AND 1, L_0x1ffa570, L_0x1ffa710, C4<1>, C4<1>;
L_0x1ffa8c0 .functor AND 1, L_0x1ffa7b0, v0x1ff03a0_0, C4<1>, C4<1>;
L_0x1ffaac0 .functor OR 1, L_0x1ffa460, L_0x1ffa8c0, C4<0>, C4<0>;
L_0x1ffabd0 .functor AND 1, v0x1ff0120_0, v0x1ff01c0_0, C4<1>, C4<1>;
L_0x1ffad90 .functor AND 1, L_0x1ffabd0, v0x1ff0260_0, C4<1>, C4<1>;
L_0x1ffafd0 .functor AND 1, L_0x1ffad90, L_0x1ffae50, C4<1>, C4<1>;
L_0x1ffb240 .functor OR 1, L_0x1ffaac0, L_0x1ffafd0, C4<0>, C4<0>;
L_0x1ffb350 .functor AND 1, v0x1ff0120_0, v0x1ff01c0_0, C4<1>, C4<1>;
L_0x1ffb740 .functor AND 1, L_0x1ffb350, v0x1ff0260_0, C4<1>, C4<1>;
L_0x1ffba10 .functor AND 1, L_0x1ffb740, v0x1ff03a0_0, C4<1>, C4<1>;
L_0x1ffbe60 .functor OR 1, L_0x1ffb240, L_0x1ffba10, C4<0>, C4<0>;
v0x1ff0980_0 .net *"_ivl_1", 0 0, L_0x1ff63d0;  1 drivers
v0x1ff0a40_0 .net *"_ivl_101", 0 0, L_0x1ff9910;  1 drivers
v0x1ff0b00_0 .net *"_ivl_102", 0 0, L_0x1ff9a70;  1 drivers
v0x1ff0bf0_0 .net *"_ivl_104", 0 0, L_0x1ff9c80;  1 drivers
v0x1ff0cd0_0 .net *"_ivl_106", 0 0, L_0x1ff9d90;  1 drivers
v0x1ff0e00_0 .net *"_ivl_109", 0 0, L_0x1ff9f10;  1 drivers
v0x1ff0ec0_0 .net *"_ivl_11", 0 0, L_0x1ff6780;  1 drivers
v0x1ff0f80_0 .net *"_ivl_110", 0 0, L_0x1ff9fb0;  1 drivers
v0x1ff1060_0 .net *"_ivl_113", 0 0, L_0x1ffa0c0;  1 drivers
v0x1ff1120_0 .net *"_ivl_114", 0 0, L_0x1ffa230;  1 drivers
v0x1ff1200_0 .net *"_ivl_116", 0 0, L_0x1ffa460;  1 drivers
v0x1ff12e0_0 .net *"_ivl_118", 0 0, L_0x1ffa570;  1 drivers
v0x1ff13c0_0 .net *"_ivl_12", 0 0, L_0x1ff6850;  1 drivers
v0x1ff14a0_0 .net *"_ivl_121", 0 0, L_0x1ffa710;  1 drivers
v0x1ff1560_0 .net *"_ivl_122", 0 0, L_0x1ffa7b0;  1 drivers
v0x1ff1640_0 .net *"_ivl_124", 0 0, L_0x1ffa8c0;  1 drivers
v0x1ff1720_0 .net *"_ivl_126", 0 0, L_0x1ffaac0;  1 drivers
v0x1ff1800_0 .net *"_ivl_128", 0 0, L_0x1ffabd0;  1 drivers
v0x1ff18e0_0 .net *"_ivl_130", 0 0, L_0x1ffad90;  1 drivers
v0x1ff19c0_0 .net *"_ivl_133", 0 0, L_0x1ffae50;  1 drivers
v0x1ff1a80_0 .net *"_ivl_134", 0 0, L_0x1ffafd0;  1 drivers
v0x1ff1b60_0 .net *"_ivl_136", 0 0, L_0x1ffb240;  1 drivers
v0x1ff1c40_0 .net *"_ivl_138", 0 0, L_0x1ffb350;  1 drivers
v0x1ff1d20_0 .net *"_ivl_140", 0 0, L_0x1ffb740;  1 drivers
v0x1ff1e00_0 .net *"_ivl_142", 0 0, L_0x1ffba10;  1 drivers
v0x1ff1ee0_0 .net *"_ivl_15", 0 0, L_0x1ff6960;  1 drivers
v0x1ff1fa0_0 .net *"_ivl_17", 0 0, L_0x1ff6a00;  1 drivers
v0x1ff2060_0 .net *"_ivl_18", 0 0, L_0x1ff6ae0;  1 drivers
v0x1ff2140_0 .net *"_ivl_21", 0 0, L_0x1ff6c20;  1 drivers
v0x1ff2200_0 .net *"_ivl_22", 0 0, L_0x1ff6cc0;  1 drivers
v0x1ff22e0_0 .net *"_ivl_24", 0 0, L_0x1ff6dd0;  1 drivers
v0x1ff23c0_0 .net *"_ivl_26", 0 0, L_0x1ff6ed0;  1 drivers
v0x1ff24a0_0 .net *"_ivl_29", 0 0, L_0x1ff6fe0;  1 drivers
v0x1ff2770_0 .net *"_ivl_3", 0 0, L_0x1ff6470;  1 drivers
v0x1ff2830_0 .net *"_ivl_31", 0 0, L_0x1ff70d0;  1 drivers
v0x1ff28f0_0 .net *"_ivl_32", 0 0, L_0x1ff7170;  1 drivers
v0x1ff29d0_0 .net *"_ivl_34", 0 0, L_0x1ff72d0;  1 drivers
v0x1ff2ab0_0 .net *"_ivl_37", 0 0, L_0x1ff7390;  1 drivers
v0x1ff2b70_0 .net *"_ivl_38", 0 0, L_0x1ff7490;  1 drivers
v0x1ff2c50_0 .net *"_ivl_4", 0 0, L_0x1ff6510;  1 drivers
v0x1ff2d30_0 .net *"_ivl_40", 0 0, L_0x1ff75b0;  1 drivers
v0x1ff2e10_0 .net *"_ivl_43", 0 0, L_0x1ff7670;  1 drivers
v0x1ff2ed0_0 .net *"_ivl_44", 0 0, L_0x1ff7820;  1 drivers
v0x1ff2fb0_0 .net *"_ivl_47", 0 0, L_0x1ff7a60;  1 drivers
v0x1ff3070_0 .net *"_ivl_48", 0 0, L_0x1ff7c80;  1 drivers
v0x1ff3150_0 .net *"_ivl_51", 0 0, L_0x1ff7d90;  1 drivers
v0x1ff3210_0 .net *"_ivl_52", 0 0, L_0x1ff7f40;  1 drivers
v0x1ff32f0_0 .net *"_ivl_54", 0 0, L_0x1ff79f0;  1 drivers
v0x1ff33d0_0 .net *"_ivl_57", 0 0, L_0x1ff8170;  1 drivers
v0x1ff3490_0 .net *"_ivl_58", 0 0, L_0x1ff7c10;  1 drivers
v0x1ff3570_0 .net *"_ivl_61", 0 0, L_0x1ff8370;  1 drivers
v0x1ff3630_0 .net *"_ivl_62", 0 0, L_0x1ff8410;  1 drivers
v0x1ff3710_0 .net *"_ivl_64", 0 0, L_0x1ff8520;  1 drivers
v0x1ff37f0_0 .net *"_ivl_66", 0 0, L_0x1ff8680;  1 drivers
v0x1ff38d0_0 .net *"_ivl_69", 0 0, L_0x1ff8790;  1 drivers
v0x1ff3990_0 .net *"_ivl_7", 0 0, L_0x1ff65d0;  1 drivers
v0x1ff3a50_0 .net *"_ivl_70", 0 0, L_0x1ff88c0;  1 drivers
v0x1ff3b30_0 .net *"_ivl_73", 0 0, L_0x1ff85e0;  1 drivers
v0x1ff3bf0_0 .net *"_ivl_74", 0 0, L_0x1ff8a30;  1 drivers
v0x1ff3cd0_0 .net *"_ivl_77", 0 0, L_0x1ff8b40;  1 drivers
v0x1ff3d90_0 .net *"_ivl_78", 0 0, L_0x1ff8c80;  1 drivers
v0x1ff3e70_0 .net *"_ivl_8", 0 0, L_0x1ff6670;  1 drivers
v0x1ff3f50_0 .net *"_ivl_80", 0 0, L_0x1ff8e50;  1 drivers
v0x1ff4030_0 .net *"_ivl_83", 0 0, L_0x1ff8f60;  1 drivers
v0x1ff40f0_0 .net *"_ivl_84", 0 0, L_0x1ff9000;  1 drivers
v0x1ff45e0_0 .net *"_ivl_87", 0 0, L_0x1ff9190;  1 drivers
v0x1ff46a0_0 .net *"_ivl_88", 0 0, L_0x1ff92e0;  1 drivers
v0x1ff4780_0 .net *"_ivl_90", 0 0, L_0x1ff93f0;  1 drivers
v0x1ff4860_0 .net *"_ivl_92", 0 0, L_0x1ff9590;  1 drivers
v0x1ff4940_0 .net *"_ivl_95", 0 0, L_0x1ff8be0;  1 drivers
v0x1ff4a00_0 .net *"_ivl_96", 0 0, L_0x1ff96a0;  1 drivers
v0x1ff4ae0_0 .net *"_ivl_98", 0 0, L_0x1ff9850;  1 drivers
v0x1ff4bc0_0 .net "a", 0 0, v0x1ff0120_0;  alias, 1 drivers
v0x1ff4c60_0 .net "b", 0 0, v0x1ff01c0_0;  alias, 1 drivers
v0x1ff4d50_0 .net "c", 0 0, v0x1ff0260_0;  alias, 1 drivers
v0x1ff4e40_0 .net "d", 0 0, v0x1ff03a0_0;  alias, 1 drivers
v0x1ff4f30_0 .net "q", 0 0, L_0x1ffbe60;  alias, 1 drivers
L_0x1ff63d0 .reduce/nor v0x1ff0120_0;
L_0x1ff6470 .reduce/nor v0x1ff01c0_0;
L_0x1ff65d0 .reduce/nor v0x1ff0260_0;
L_0x1ff6780 .reduce/nor v0x1ff03a0_0;
L_0x1ff6960 .reduce/nor v0x1ff0120_0;
L_0x1ff6a00 .reduce/nor v0x1ff01c0_0;
L_0x1ff6c20 .reduce/nor v0x1ff0260_0;
L_0x1ff6fe0 .reduce/nor v0x1ff0120_0;
L_0x1ff70d0 .reduce/nor v0x1ff01c0_0;
L_0x1ff7390 .reduce/nor v0x1ff03a0_0;
L_0x1ff7670 .reduce/nor v0x1ff0120_0;
L_0x1ff7a60 .reduce/nor v0x1ff0260_0;
L_0x1ff7d90 .reduce/nor v0x1ff03a0_0;
L_0x1ff8170 .reduce/nor v0x1ff0120_0;
L_0x1ff8370 .reduce/nor v0x1ff0260_0;
L_0x1ff8790 .reduce/nor v0x1ff01c0_0;
L_0x1ff85e0 .reduce/nor v0x1ff0260_0;
L_0x1ff8b40 .reduce/nor v0x1ff03a0_0;
L_0x1ff8f60 .reduce/nor v0x1ff01c0_0;
L_0x1ff9190 .reduce/nor v0x1ff0260_0;
L_0x1ff8be0 .reduce/nor v0x1ff01c0_0;
L_0x1ff9910 .reduce/nor v0x1ff03a0_0;
L_0x1ff9f10 .reduce/nor v0x1ff0260_0;
L_0x1ffa0c0 .reduce/nor v0x1ff03a0_0;
L_0x1ffa710 .reduce/nor v0x1ff0260_0;
L_0x1ffae50 .reduce/nor v0x1ff03a0_0;
S_0x1ff5090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1fb93b0;
 .timescale -12 -12;
E_0x1fb3e90 .event anyedge, v0x1ff5d40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ff5d40_0;
    %nor/r;
    %assign/vec4 v0x1ff5d40_0, 0;
    %wait E_0x1fb3e90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fef8d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ff03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff01c0_0, 0;
    %assign/vec4 v0x1ff0120_0, 0;
    %wait E_0x1f9c9f0;
    %wait E_0x1fb4340;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ff03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff01c0_0, 0;
    %assign/vec4 v0x1ff0120_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb40f0;
    %load/vec4 v0x1ff0120_0;
    %load/vec4 v0x1ff01c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1ff0260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1ff03a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ff03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff01c0_0, 0;
    %assign/vec4 v0x1ff0120_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1feff20;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb40f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ff03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff01c0_0, 0;
    %assign/vec4 v0x1ff0120_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fb93b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff5a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff5d40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fb93b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ff5a20_0;
    %inv;
    %store/vec4 v0x1ff5a20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fb93b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ff0300_0, v0x1ff5ea0_0, v0x1ff5840_0, v0x1ff58e0_0, v0x1ff5980_0, v0x1ff5ac0_0, v0x1ff5c00_0, v0x1ff5b60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fb93b0;
T_7 ;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fb93b0;
T_8 ;
    %wait E_0x1fb40f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff5ca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff5ca0_0, 4, 32;
    %load/vec4 v0x1ff5de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff5ca0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff5ca0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff5ca0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ff5c00_0;
    %load/vec4 v0x1ff5c00_0;
    %load/vec4 v0x1ff5b60_0;
    %xor;
    %load/vec4 v0x1ff5c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff5ca0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ff5ca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff5ca0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/circuit2/iter5/response1/top_module.sv";
